Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 28 15:21:53 2022
| Host         : DESKTOP-0KTBA50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Top_timing_summary_routed.rpt -pb Top_Top_timing_summary_routed.pb -rpx Top_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.255        0.000                      0                 2739        0.057        0.000                      0                 2739        3.750        0.000                       0                  1143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.255        0.000                      0                 2739        0.057        0.000                      0                 2739        3.750        0.000                       0                  1143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 inst_TOP/FC_DABIN_inst/fc_mul_add_2/fc_filter_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.532ns (37.872%)  route 4.154ns (62.128%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.635     5.238    inst_TOP/FC_DABIN_inst/fc_mul_add_2/CLK
    SLICE_X46Y97         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/fc_filter_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.478     5.716 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/fc_filter_current_reg[1]/Q
                         net (fo=8, routed)           1.183     6.898    inst_TOP/FC_DABIN_inst/fc_mul_add_2/Q[1]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.295     7.193 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_12__1/O
                         net (fo=4, routed)           0.756     7.949    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_12__1_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.073 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_8__1/O
                         net (fo=1, routed)           0.573     8.646    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_8__1_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.770 f  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_1__1/O
                         net (fo=4, routed)           0.465     9.236    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_1__1_n_0
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_2__1/O
                         net (fo=1, routed)           0.534     9.893    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_2__1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.331 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry/O[3]
                         net (fo=2, routed)           0.643    10.974    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1[3]
    SLICE_X38Y100        LUT3 (Prop_lut3_I0_O)        0.306    11.280 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.280    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0_i_6__1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.923 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.923    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0_n_4
    SLICE_X38Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.503    14.925    inst_TOP/FC_DABIN_inst/fc_mul_add_2/CLK
    SLICE_X38Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[7]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X38Y100        FDCE (Setup_fdce_C_D)        0.109    15.179    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[7]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 inst_TOP/FC_DABIN_inst/fc_mul_add_2/fc_filter_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 2.467ns (37.262%)  route 4.154ns (62.738%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.635     5.238    inst_TOP/FC_DABIN_inst/fc_mul_add_2/CLK
    SLICE_X46Y97         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/fc_filter_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.478     5.716 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/fc_filter_current_reg[1]/Q
                         net (fo=8, routed)           1.183     6.898    inst_TOP/FC_DABIN_inst/fc_mul_add_2/Q[1]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.295     7.193 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_12__1/O
                         net (fo=4, routed)           0.756     7.949    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_12__1_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.073 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_8__1/O
                         net (fo=1, routed)           0.573     8.646    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_8__1_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.770 f  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_1__1/O
                         net (fo=4, routed)           0.465     9.236    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_1__1_n_0
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_2__1/O
                         net (fo=1, routed)           0.534     9.893    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_2__1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.331 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry/O[3]
                         net (fo=2, routed)           0.643    10.974    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1[3]
    SLICE_X38Y100        LUT3 (Prop_lut3_I0_O)        0.306    11.280 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.280    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0_i_6__1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.858 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.858    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0_n_5
    SLICE_X38Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.503    14.925    inst_TOP/FC_DABIN_inst/fc_mul_add_2/CLK
    SLICE_X38Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[6]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X38Y100        FDCE (Setup_fdce_C_D)        0.109    15.179    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[6]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 inst_TOP/FC_DABIN_inst/fc_mul_add_2/fc_filter_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 2.119ns (33.781%)  route 4.154ns (66.219%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.635     5.238    inst_TOP/FC_DABIN_inst/fc_mul_add_2/CLK
    SLICE_X46Y97         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/fc_filter_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.478     5.716 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/fc_filter_current_reg[1]/Q
                         net (fo=8, routed)           1.183     6.898    inst_TOP/FC_DABIN_inst/fc_mul_add_2/Q[1]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.295     7.193 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_12__1/O
                         net (fo=4, routed)           0.756     7.949    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_12__1_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.073 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_8__1/O
                         net (fo=1, routed)           0.573     8.646    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_8__1_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.770 f  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_1__1/O
                         net (fo=4, routed)           0.465     9.236    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_1__1_n_0
    SLICE_X40Y99         LUT1 (Prop_lut1_I0_O)        0.124     9.360 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_2__1/O
                         net (fo=1, routed)           0.534     9.893    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry_i_2__1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.331 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1__0_carry/O[3]
                         net (fo=2, routed)           0.643    10.974    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next1[3]
    SLICE_X38Y100        LUT3 (Prop_lut3_I0_O)        0.306    11.280 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.280    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0_i_6__1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.510 r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.510    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_next_carry__0_n_6
    SLICE_X38Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.503    14.925    inst_TOP/FC_DABIN_inst/fc_mul_add_2/CLK
    SLICE_X38Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[5]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X38Y100        FDCE (Setup_fdce_C_D)        0.109    15.179    inst_TOP/FC_DABIN_inst/fc_mul_add_2/result_current_reg[5]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 1.421ns (22.508%)  route 4.892ns (77.492%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.642     5.245    inst_TOP/Pooling_DABIN_inst/CLK
    SLICE_X29Y94         FDCE                                         r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/Q
                         net (fo=243, routed)         4.514    10.215    inst_TOP/Pooling_DABIN_inst/valid_pooling_dabin
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.339 r  inst_TOP/Pooling_DABIN_inst/result_next_carry_i_3__0/O
                         net (fo=1, routed)           0.378    10.717    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[3]_0[1]
    SLICE_X37Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.224 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry/CO[3]
                         net (fo=1, routed)           0.000    11.224    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.558 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.558    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry__0_n_6
    SLICE_X37Y93         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.519    14.942    inst_TOP/FC_DABIN_inst/fc_mul_add_1/CLK
    SLICE_X37Y93         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[5]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X37Y93         FDCE (Setup_fdce_C_D)        0.062    15.227    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[5]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.400ns (22.250%)  route 4.892ns (77.750%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.642     5.245    inst_TOP/Pooling_DABIN_inst/CLK
    SLICE_X29Y94         FDCE                                         r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/Q
                         net (fo=243, routed)         4.514    10.215    inst_TOP/Pooling_DABIN_inst/valid_pooling_dabin
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.339 r  inst_TOP/Pooling_DABIN_inst/result_next_carry_i_3__0/O
                         net (fo=1, routed)           0.378    10.717    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[3]_0[1]
    SLICE_X37Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.224 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry/CO[3]
                         net (fo=1, routed)           0.000    11.224    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.537 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.537    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry__0_n_4
    SLICE_X37Y93         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.519    14.942    inst_TOP/FC_DABIN_inst/fc_mul_add_1/CLK
    SLICE_X37Y93         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[7]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X37Y93         FDCE (Setup_fdce_C_D)        0.062    15.227    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[7]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.326ns (21.324%)  route 4.892ns (78.676%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.642     5.245    inst_TOP/Pooling_DABIN_inst/CLK
    SLICE_X29Y94         FDCE                                         r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/Q
                         net (fo=243, routed)         4.514    10.215    inst_TOP/Pooling_DABIN_inst/valid_pooling_dabin
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.339 r  inst_TOP/Pooling_DABIN_inst/result_next_carry_i_3__0/O
                         net (fo=1, routed)           0.378    10.717    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[3]_0[1]
    SLICE_X37Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.224 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry/CO[3]
                         net (fo=1, routed)           0.000    11.224    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.463 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.463    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry__0_n_5
    SLICE_X37Y93         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.519    14.942    inst_TOP/FC_DABIN_inst/fc_mul_add_1/CLK
    SLICE_X37Y93         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[6]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X37Y93         FDCE (Setup_fdce_C_D)        0.062    15.227    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[6]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.310ns (21.121%)  route 4.892ns (78.879%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.642     5.245    inst_TOP/Pooling_DABIN_inst/CLK
    SLICE_X29Y94         FDCE                                         r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/Q
                         net (fo=243, routed)         4.514    10.215    inst_TOP/Pooling_DABIN_inst/valid_pooling_dabin
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.339 r  inst_TOP/Pooling_DABIN_inst/result_next_carry_i_3__0/O
                         net (fo=1, routed)           0.378    10.717    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[3]_0[1]
    SLICE_X37Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.224 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry/CO[3]
                         net (fo=1, routed)           0.000    11.224    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.447 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry__0/O[0]
                         net (fo=1, routed)           0.000    11.447    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry__0_n_7
    SLICE_X37Y93         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.519    14.942    inst_TOP/FC_DABIN_inst/fc_mul_add_1/CLK
    SLICE_X37Y93         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[4]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X37Y93         FDCE (Setup_fdce_C_D)        0.062    15.227    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[4]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.176ns (19.380%)  route 4.892ns (80.620%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.642     5.245    inst_TOP/Pooling_DABIN_inst/CLK
    SLICE_X29Y94         FDCE                                         r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/Q
                         net (fo=243, routed)         4.514    10.215    inst_TOP/Pooling_DABIN_inst/valid_pooling_dabin
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.339 r  inst_TOP/Pooling_DABIN_inst/result_next_carry_i_3__0/O
                         net (fo=1, routed)           0.378    10.717    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[3]_0[1]
    SLICE_X37Y92         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.313 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry/O[3]
                         net (fo=1, routed)           0.000    11.313    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry_n_4
    SLICE_X37Y92         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.518    14.941    inst_TOP/FC_DABIN_inst/fc_mul_add_1/CLK
    SLICE_X37Y92         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[3]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X37Y92         FDCE (Setup_fdce_C_D)        0.062    15.226    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[3]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 1.117ns (18.588%)  route 4.892ns (81.412%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.642     5.245    inst_TOP/Pooling_DABIN_inst/CLK
    SLICE_X29Y94         FDCE                                         r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  inst_TOP/Pooling_DABIN_inst/valid_pooling_current_reg/Q
                         net (fo=243, routed)         4.514    10.215    inst_TOP/Pooling_DABIN_inst/valid_pooling_dabin
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.339 r  inst_TOP/Pooling_DABIN_inst/result_next_carry_i_3__0/O
                         net (fo=1, routed)           0.378    10.717    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[3]_0[1]
    SLICE_X37Y92         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.254 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry/O[2]
                         net (fo=1, routed)           0.000    11.254    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_next_carry_n_5
    SLICE_X37Y92         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.518    14.941    inst_TOP/FC_DABIN_inst/fc_mul_add_1/CLK
    SLICE_X37Y92         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[2]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X37Y92         FDCE (Setup_fdce_C_D)        0.062    15.226    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[2]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 inst_TOP/Pooling_DABIN_inst/pooling_out_current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 2.267ns (39.643%)  route 3.452ns (60.357%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.641     5.244    inst_TOP/Pooling_DABIN_inst/CLK
    SLICE_X31Y94         FDCE                                         r  inst_TOP/Pooling_DABIN_inst/pooling_out_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  inst_TOP/Pooling_DABIN_inst/pooling_out_current_reg[0]/Q
                         net (fo=24, routed)          1.193     6.893    inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next1__0_carry_0[0]
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.017 f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next1__0_carry_i_11/O
                         net (fo=4, routed)           0.424     7.440    inst_TOP/Pooling_DABIN_inst/result_next1__0_carry_i_1
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.564 r  inst_TOP/Pooling_DABIN_inst/result_next1__0_carry_i_8/O
                         net (fo=1, routed)           0.351     7.915    inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next1__0_carry_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.039 f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next1__0_carry_i_1/O
                         net (fo=4, routed)           0.366     8.405    inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next1__0_carry_i_1_n_0
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     8.529 r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next1__0_carry_i_2/O
                         net (fo=1, routed)           0.568     9.097    inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next1__0_carry_i_2_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.501 r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.501    inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next1__0_carry_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.720 r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next1__0_carry__0/O[0]
                         net (fo=2, routed)           0.550    10.270    inst_TOP/Pooling_DABIN_inst/result_current_reg[7][0]
    SLICE_X31Y100        LUT2 (Prop_lut2_I1_O)        0.291    10.561 r  inst_TOP/Pooling_DABIN_inst/result_next_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.561    inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[7]_3[2]
    SLICE_X31Y100        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    10.962 r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next_carry__0/O[3]
                         net (fo=1, routed)           0.000    10.962    inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_next_carry__0_n_4
    SLICE_X31Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505    14.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X31Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[7]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X31Y100        FDCE (Setup_fdce_C_D)        0.062    15.134    inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[7]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  4.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 inst_TOP/FC_DABIN_inst/fc_filter_buf_current_reg[164]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.572%)  route 0.241ns (56.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.563     1.482    inst_TOP/FC_DABIN_inst/CLK
    SLICE_X40Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_filter_buf_current_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  inst_TOP/FC_DABIN_inst/fc_filter_buf_current_reg[164]/Q
                         net (fo=2, routed)           0.241     1.864    inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[63]_0[36]
    SLICE_X40Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current[36]_i_1/O
                         net (fo=1, routed)           0.000     1.909    inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current[36]_i_1_n_0
    SLICE_X40Y99         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.841     2.006    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X40Y99         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[36]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y99         FDCE (Hold_fdce_C_D)         0.092     1.852    inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.576%)  route 0.279ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.565     1.484    inst_TOP/CONV_TOP_inst/Controller_inst_dabin/CLK
    SLICE_X44Y87         FDCE                                         r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/Q
                         net (fo=67, routed)          0.279     1.904    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/A1
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.834     1.999    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/WCLK
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.808    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.576%)  route 0.279ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.565     1.484    inst_TOP/CONV_TOP_inst/Controller_inst_dabin/CLK
    SLICE_X44Y87         FDCE                                         r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/Q
                         net (fo=67, routed)          0.279     1.904    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/A1
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.834     1.999    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/WCLK
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.808    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.576%)  route 0.279ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.565     1.484    inst_TOP/CONV_TOP_inst/Controller_inst_dabin/CLK
    SLICE_X44Y87         FDCE                                         r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/Q
                         net (fo=67, routed)          0.279     1.904    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/A1
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.834     1.999    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/WCLK
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/CLK
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.808    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.576%)  route 0.279ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.565     1.484    inst_TOP/CONV_TOP_inst/Controller_inst_dabin/CLK
    SLICE_X44Y87         FDCE                                         r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[1]/Q
                         net (fo=67, routed)          0.279     1.904    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/A1
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.834     1.999    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/WCLK
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.808    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_TOP/FC_DABIN_inst/fc_filter_buf_current_reg[132]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.146%)  route 0.264ns (55.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.563     1.482    inst_TOP/FC_DABIN_inst/CLK
    SLICE_X42Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_filter_buf_current_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.164     1.646 r  inst_TOP/FC_DABIN_inst/fc_filter_buf_current_reg[132]/Q
                         net (fo=2, routed)           0.264     1.911    inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[63]_0[4]
    SLICE_X41Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.956 r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current[4]_i_1/O
                         net (fo=1, routed)           0.000     1.956    inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current[4]_i_1_n_0
    SLICE_X41Y98         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.841     2.006    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X41Y98         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[4]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X41Y98         FDCE (Hold_fdce_C_D)         0.092     1.852    inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.762%)  route 0.303ns (68.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.565     1.484    inst_TOP/CONV_TOP_inst/Controller_inst_dabin/CLK
    SLICE_X44Y87         FDCE                                         r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/Q
                         net (fo=68, routed)          0.303     1.928    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/A0
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.834     1.999    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/WCLK
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.809    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.762%)  route 0.303ns (68.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.565     1.484    inst_TOP/CONV_TOP_inst/Controller_inst_dabin/CLK
    SLICE_X44Y87         FDCE                                         r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/Q
                         net (fo=68, routed)          0.303     1.928    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/A0
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.834     1.999    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/WCLK
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.809    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.762%)  route 0.303ns (68.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.565     1.484    inst_TOP/CONV_TOP_inst/Controller_inst_dabin/CLK
    SLICE_X44Y87         FDCE                                         r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/Q
                         net (fo=68, routed)          0.303     1.928    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/A0
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.834     1.999    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/WCLK
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/CLK
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.809    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.762%)  route 0.303ns (68.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.565     1.484    inst_TOP/CONV_TOP_inst/Controller_inst_dabin/CLK
    SLICE_X44Y87         FDCE                                         r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  inst_TOP/CONV_TOP_inst/Controller_inst_dabin/address_4_current_reg[0]/Q
                         net (fo=68, routed)          0.303     1.928    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/A0
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.834     1.999    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/WCLK
    SLICE_X42Y87         RAMS32                                       r  inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.809    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_4_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X30Y102   FSM_onehot_curr_state_start_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y102   FSM_onehot_curr_state_start_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y102   TOP_Initialize_inst/FSM_sequential_curr_state_fc1_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X34Y94    TOP_Initialize_inst/FSM_sequential_curr_state_fc2_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y92    TOP_Initialize_inst/FSM_sequential_curr_state_fin_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y92    TOP_Initialize_inst/FSM_sequential_curr_state_fin_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y91    TOP_Initialize_inst/FSM_sequential_curr_state_read_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y102   TOP_Initialize_inst/count_fc1_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y103   TOP_Initialize_inst/count_fc1_reg[1]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y86    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y86    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y88    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y86    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y86    inst_TOP/CONV_TOP_inst/RAM_inst/RAM_1_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_ext_dabin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.555ns  (logic 9.557ns (44.339%)  route 11.998ns (55.661%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.640     5.243    inst_TOP/FC_DABIN_inst/fc_mul_add_1/CLK
    SLICE_X37Y93         FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.456     5.699 f  inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[7]/Q
                         net (fo=35, routed)          1.629     7.328    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[7]
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.152     7.480 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/L0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.802     8.281    inst_TOP/FC_DABIN_inst/fc_mul_add_1/result_current_reg[6]_0[0]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.326     8.607 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/L0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.607    inst_TOP/FC_DABIN_inst/fc_mul_add_1_n_36
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.031 r  inst_TOP/FC_DABIN_inst/L0__0_carry__0/O[1]
                         net (fo=3, routed)           0.989    10.021    inst_TOP/FC_DABIN_inst/fc_mul_add_1/O[1]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.303    10.324 r  inst_TOP/FC_DABIN_inst/fc_mul_add_1/L0__28_carry_i_1/O
                         net (fo=1, routed)           0.757    11.080    inst_TOP/FC_DABIN_inst/fc_mul_add_1_n_10
    SLICE_X38Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.476 r  inst_TOP/FC_DABIN_inst/L0__28_carry/CO[3]
                         net (fo=1, routed)           0.000    11.476    inst_TOP/FC_DABIN_inst/L0__28_carry_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.695 r  inst_TOP/FC_DABIN_inst/L0__28_carry__0/O[0]
                         net (fo=2, routed)           0.941    12.636    inst_TOP/FC_DABIN_inst/L0[7]
    SLICE_X33Y95         LUT2 (Prop_lut2_I0_O)        0.295    12.931 r  inst_TOP/FC_DABIN_inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.931    inst_TOP/FC_DABIN_inst/i__carry__0_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.332 r  inst_TOP/FC_DABIN_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.332    inst_TOP/FC_DABIN_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.554 r  inst_TOP/FC_DABIN_inst/plusOp_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.650    14.204    inst_TOP/FC_DABIN_inst/C[8]
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.299    14.503 r  inst_TOP/FC_DABIN_inst/i___33_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.503    inst_TOP/FC_DABIN_inst/i___33_carry__1_i_4_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.927 r  inst_TOP/FC_DABIN_inst/plusOp_inferred__0/i___33_carry__1/O[1]
                         net (fo=1, routed)           0.494    15.421    inst_TOP/FC_DABIN_inst/PCOUT[9]
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    16.367 f  inst_TOP/FC_DABIN_inst/plusOp_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           0.658    17.025    inst_TOP/FC_DABIN_inst/plusOp[11]
    SLICE_X31Y97         LUT2 (Prop_lut2_I0_O)        0.307    17.332 r  inst_TOP/FC_DABIN_inst/output0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    17.332    inst_TOP/FC_DABIN_inst/output0_carry__0_i_3_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.823 r  inst_TOP/FC_DABIN_inst/output0_carry__0/CO[1]
                         net (fo=1, routed)           0.640    18.464    inst_TOP/FC_DABIN_inst/output0_carry__0_n_2
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.329    18.793 r  inst_TOP/FC_DABIN_inst/output_ext_dabin_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.438    23.230    output_ext_dabin_OBUF
    V9                   OBUF (Prop_obuf_I_O)         3.567    26.798 r  output_ext_dabin_OBUF_inst/O
                         net (fo=0)                   0.000    26.798    output_ext_dabin
    V9                                                                r  output_ext_dabin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_TOP/FC_DABIN_inst/counter_current_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid_output_ext_dabin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.897ns  (logic 4.365ns (44.102%)  route 5.532ns (55.898%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.641     5.244    inst_TOP/FC_DABIN_inst/CLK
    SLICE_X31Y95         FDCE                                         r  inst_TOP/FC_DABIN_inst/counter_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  inst_TOP/FC_DABIN_inst/counter_current_reg[0]/Q
                         net (fo=7, routed)           0.880     6.580    inst_TOP/FC_DABIN_inst/counter_current_reg[0]
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.154     6.734 r  inst_TOP/FC_DABIN_inst/valid_output_ext_dabin_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.652    11.386    valid_output_ext_dabin_OBUF
    T8                   OBUF (Prop_obuf_I_O)         3.755    15.141 r  valid_output_ext_dabin_OBUF_inst/O
                         net (fo=0)                   0.000    15.141    valid_output_ext_dabin
    T8                                                                r  valid_output_ext_dabin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_TOP/FC_DABIN_inst/counter_current_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_ext_dabin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.266ns  (logic 1.494ns (45.737%)  route 1.772ns (54.263%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.571     1.490    inst_TOP/FC_DABIN_inst/CLK
    SLICE_X31Y95         FDCE                                         r  inst_TOP/FC_DABIN_inst/counter_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDCE (Prop_fdce_C_Q)         0.128     1.618 f  inst_TOP/FC_DABIN_inst/counter_current_reg[3]/Q
                         net (fo=4, routed)           0.115     1.733    inst_TOP/FC_DABIN_inst/counter_current_reg[3]
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.098     1.831 r  inst_TOP/FC_DABIN_inst/output_ext_dabin_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.658     3.489    output_ext_dabin_OBUF
    V9                   OBUF (Prop_obuf_I_O)         1.268     4.756 r  output_ext_dabin_OBUF_inst/O
                         net (fo=0)                   0.000     4.756    output_ext_dabin
    V9                                                                r  output_ext_dabin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_TOP/FC_DABIN_inst/counter_current_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid_output_ext_dabin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.406ns  (logic 1.550ns (45.499%)  route 1.856ns (54.501%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.571     1.490    inst_TOP/FC_DABIN_inst/CLK
    SLICE_X31Y95         FDCE                                         r  inst_TOP/FC_DABIN_inst/counter_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDCE (Prop_fdce_C_Q)         0.128     1.618 f  inst_TOP/FC_DABIN_inst/counter_current_reg[3]/Q
                         net (fo=4, routed)           0.115     1.733    inst_TOP/FC_DABIN_inst/counter_current_reg[3]
    SLICE_X31Y95         LUT5 (Prop_lut5_I4_O)        0.104     1.837 r  inst_TOP/FC_DABIN_inst/valid_output_ext_dabin_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.741     3.578    valid_output_ext_dabin_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.318     4.896 r  valid_output_ext_dabin_OBUF_inst/O
                         net (fo=0)                   0.000     4.896    valid_output_ext_dabin
    T8                                                                r  valid_output_ext_dabin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           888 Endpoints
Min Delay           888 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.880ns  (logic 1.524ns (12.830%)  route 10.355ns (87.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rst_IBUF_inst/O
                         net (fo=886, routed)        10.355    11.880    inst_TOP/FC_DABIN_inst/fc_mul_add_3/AR[0]
    SLICE_X31Y100        FDCE                                         f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505     4.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X31Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.880ns  (logic 1.524ns (12.830%)  route 10.355ns (87.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rst_IBUF_inst/O
                         net (fo=886, routed)        10.355    11.880    inst_TOP/FC_DABIN_inst/fc_mul_add_3/AR[0]
    SLICE_X31Y100        FDCE                                         f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505     4.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X31Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.880ns  (logic 1.524ns (12.830%)  route 10.355ns (87.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rst_IBUF_inst/O
                         net (fo=886, routed)        10.355    11.880    inst_TOP/FC_DABIN_inst/fc_mul_add_3/AR[0]
    SLICE_X31Y100        FDCE                                         f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505     4.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X31Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.880ns  (logic 1.524ns (12.830%)  route 10.355ns (87.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rst_IBUF_inst/O
                         net (fo=886, routed)        10.355    11.880    inst_TOP/FC_DABIN_inst/fc_mul_add_3/AR[0]
    SLICE_X31Y100        FDCE                                         f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505     4.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X31Y100        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/result_current_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.604ns  (logic 1.524ns (13.135%)  route 10.079ns (86.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rst_IBUF_inst/O
                         net (fo=886, routed)        10.079    11.604    inst_TOP/FC_DABIN_inst/fc_mul_add_3/AR[0]
    SLICE_X32Y101        FDCE                                         f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505     4.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X32Y101        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.604ns  (logic 1.524ns (13.135%)  route 10.079ns (86.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rst_IBUF_inst/O
                         net (fo=886, routed)        10.079    11.604    inst_TOP/FC_DABIN_inst/fc_mul_add_3/AR[0]
    SLICE_X32Y101        FDCE                                         f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505     4.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X32Y101        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.604ns  (logic 1.524ns (13.135%)  route 10.079ns (86.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rst_IBUF_inst/O
                         net (fo=886, routed)        10.079    11.604    inst_TOP/FC_DABIN_inst/fc_mul_add_3/AR[0]
    SLICE_X32Y101        FDCE                                         f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505     4.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X32Y101        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.604ns  (logic 1.524ns (13.135%)  route 10.079ns (86.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rst_IBUF_inst/O
                         net (fo=886, routed)        10.079    11.604    inst_TOP/FC_DABIN_inst/fc_mul_add_3/AR[0]
    SLICE_X32Y101        FDCE                                         f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505     4.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X32Y101        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.604ns  (logic 1.524ns (13.135%)  route 10.079ns (86.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rst_IBUF_inst/O
                         net (fo=886, routed)        10.079    11.604    inst_TOP/FC_DABIN_inst/fc_mul_add_3/AR[0]
    SLICE_X32Y101        FDCE                                         f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505     4.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X32Y101        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.604ns  (logic 1.524ns (13.135%)  route 10.079ns (86.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  rst_IBUF_inst/O
                         net (fo=886, routed)        10.079    11.604    inst_TOP/FC_DABIN_inst/fc_mul_add_3/AR[0]
    SLICE_X32Y101        FDCE                                         f  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.505     4.927    inst_TOP/FC_DABIN_inst/fc_mul_add_3/CLK
    SLICE_X32Y101        FDCE                                         r  inst_TOP/FC_DABIN_inst/fc_mul_add_3/fc_filter_current_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_ext
                            (input port)
  Destination:            FSM_onehot_curr_state_start_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.286ns (23.999%)  route 0.905ns (76.001%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  start_ext (IN)
                         net (fo=0)                   0.000     0.000    start_ext
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 f  start_ext_IBUF_inst/O
                         net (fo=2, routed)           0.905     1.146    start_ext_IBUF
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.191 r  FSM_onehot_curr_state_start[0]_i_1/O
                         net (fo=1, routed)           0.000     1.191    FSM_onehot_curr_state_start[0]_i_1_n_0
    SLICE_X30Y102        FDPE                                         r  FSM_onehot_curr_state_start_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.837     2.002    clk_IBUF_BUFG
    SLICE_X30Y102        FDPE                                         r  FSM_onehot_curr_state_start_reg[0]/C

Slack:                    inf
  Source:                 start_ext
                            (input port)
  Destination:            FSM_onehot_curr_state_start_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.286ns (23.919%)  route 0.909ns (76.081%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  start_ext (IN)
                         net (fo=0)                   0.000     0.000    start_ext
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  start_ext_IBUF_inst/O
                         net (fo=2, routed)           0.909     1.150    start_ext_IBUF
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.195 r  FSM_onehot_curr_state_start[1]_i_1/O
                         net (fo=1, routed)           0.000     1.195    FSM_onehot_curr_state_start[1]_i_1_n_0
    SLICE_X30Y102        FDCE                                         r  FSM_onehot_curr_state_start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.837     2.002    clk_IBUF_BUFG
    SLICE_X30Y102        FDCE                                         r  FSM_onehot_curr_state_start_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[36]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.292ns (20.728%)  route 1.115ns (79.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rst_IBUF_inst/O
                         net (fo=886, routed)         1.115     1.406    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/AR[0]
    SLICE_X29Y75         FDCE                                         f  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.826     1.991    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/CLK
    SLICE_X29Y75         FDCE                                         r  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[36]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/ifmap_shifter_current_reg[35]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.411ns  (logic 0.292ns (20.664%)  route 1.119ns (79.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rst_IBUF_inst/O
                         net (fo=886, routed)         1.119     1.411    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/AR[0]
    SLICE_X28Y75         FDCE                                         f  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/ifmap_shifter_current_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.826     1.991    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/CLK
    SLICE_X28Y75         FDCE                                         r  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/ifmap_shifter_current_reg[35]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/ifmap_shifter_current_reg[36]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.411ns  (logic 0.292ns (20.664%)  route 1.119ns (79.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rst_IBUF_inst/O
                         net (fo=886, routed)         1.119     1.411    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/AR[0]
    SLICE_X28Y75         FDCE                                         f  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/ifmap_shifter_current_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.826     1.991    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/CLK
    SLICE_X28Y75         FDCE                                         r  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/ifmap_shifter_current_reg[36]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[37]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.292ns (19.869%)  route 1.176ns (80.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rst_IBUF_inst/O
                         net (fo=886, routed)         1.176     1.467    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/AR[0]
    SLICE_X29Y76         FDCE                                         f  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.827     1.992    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/CLK
    SLICE_X29Y76         FDCE                                         r  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[37]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[38]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.292ns (19.869%)  route 1.176ns (80.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rst_IBUF_inst/O
                         net (fo=886, routed)         1.176     1.467    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/AR[0]
    SLICE_X29Y76         FDCE                                         f  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.827     1.992    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/CLK
    SLICE_X29Y76         FDCE                                         r  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[38]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/ifmap_shifter_current_reg[37]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.292ns (19.810%)  route 1.180ns (80.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rst_IBUF_inst/O
                         net (fo=886, routed)         1.180     1.472    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/AR[0]
    SLICE_X28Y76         FDCE                                         f  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/ifmap_shifter_current_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.827     1.992    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/CLK
    SLICE_X28Y76         FDCE                                         r  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE3_DABIN_inst/ifmap_shifter_current_reg[37]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[33]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.292ns (19.671%)  route 1.190ns (80.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rst_IBUF_inst/O
                         net (fo=886, routed)         1.190     1.482    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/AR[0]
    SLICE_X33Y73         FDCE                                         f  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.827     1.992    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/CLK
    SLICE_X33Y73         FDCE                                         r  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[33]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[35]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.292ns (19.168%)  route 1.229ns (80.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rst_IBUF_inst/O
                         net (fo=886, routed)         1.229     1.521    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/AR[0]
    SLICE_X31Y75         FDCE                                         f  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.826     1.991    inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/CLK
    SLICE_X31Y75         FDCE                                         r  inst_TOP/CONV_TOP_inst/PE_TOP_DABIN_inst/PE4_DABIN_inst/ifmap_shifter_current_reg[35]/C





