

================================================================
== Vitis HLS Report for 'csr_vmul'
================================================================
* Date:           Tue Apr  8 00:00:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        csr_vmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |       18|  97612819|  0.180 us|  0.976 sec|   19|  97612820|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+------------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles)  |  Iteration |  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |    max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+----------+------------+-----------+-----------+----------+----------+
        |- every_row        |        0|  97611776|  92 ~ 95324|          -|          -|  0 ~ 1024|        no|
        | + unroll_partial  |        0|     95232|      3 ~ 93|          -|          -|  0 ~ 1024|        no|
        +-------------------+---------+----------+------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 200
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 196 
13 --> 14 
14 --> 15 
15 --> 16 108 
16 --> 17 107 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 107 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 107 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 107 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 107 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 107 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 107 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 107 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 107 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 107 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 107 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 107 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 107 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 107 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 107 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 15 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 12 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.83>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [csr_vmul.cpp:79]   --->   Operation 201 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.00ns)   --->   "%out_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_values"   --->   Operation 202 'read' 'out_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 203 [1/1] (1.00ns)   --->   "%vector_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vector_values"   --->   Operation 203 'read' 'vector_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 204 [1/1] (1.00ns)   --->   "%matrix_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_values"   --->   Operation 204 'read' 'matrix_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 205 [1/1] (1.00ns)   --->   "%matrix_col_indices_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_col_indices"   --->   Operation 205 'read' 'matrix_col_indices_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 206 [1/1] (1.00ns)   --->   "%matrix_row_pointers_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_row_pointers"   --->   Operation 206 'read' 'matrix_row_pointers_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%local_vector = alloca i64 1" [csr_vmul.cpp:46]   --->   Operation 207 'alloca' 'local_vector' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%local_col_indices = alloca i64 1" [csr_vmul.cpp:54]   --->   Operation 208 'alloca' 'local_col_indices' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%local_row_pointers = alloca i64 1" [csr_vmul.cpp:62]   --->   Operation 209 'alloca' 'local_row_pointers' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%local_matrix_values = alloca i64 1" [csr_vmul.cpp:70]   --->   Operation 210 'alloca' 'local_matrix_values' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 211 [1/1] (1.00ns)   --->   "%matrix_row_count_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %matrix_row_count" [csr_vmul.cpp:44]   --->   Operation 211 'read' 'matrix_row_count_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 212 [1/1] (1.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %out_count, i32 %matrix_row_count_read" [csr_vmul.cpp:44]   --->   Operation 212 'write' 'write_ln44' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 213 [1/1] (1.00ns)   --->   "%vector_count_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %vector_count"   --->   Operation 213 'read' 'vector_count_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 214 [1/1] (2.55ns)   --->   "%icmp_ln48 = icmp_sgt  i32 %vector_count_read, i32 0" [csr_vmul.cpp:48]   --->   Operation 214 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %vector_count_read" [csr_vmul.cpp:48]   --->   Operation 215 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %vector_values_read, i32 2, i32 63" [csr_vmul.cpp:48]   --->   Operation 216 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.73ns)   --->   "%empty = select i1 %icmp_ln48, i31 %trunc_ln48, i31 0" [csr_vmul.cpp:48]   --->   Operation 217 'select' 'empty' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (1.00ns)   --->   "%matrix_non_zero_count_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %matrix_non_zero_count"   --->   Operation 218 'read' 'matrix_non_zero_count_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 219 [1/1] (2.55ns)   --->   "%icmp_ln56 = icmp_sgt  i32 %matrix_non_zero_count_read, i32 0" [csr_vmul.cpp:56]   --->   Operation 219 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i32 %matrix_non_zero_count_read" [csr_vmul.cpp:56]   --->   Operation 220 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %matrix_col_indices_read, i32 2, i32 63" [csr_vmul.cpp:56]   --->   Operation 221 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.73ns)   --->   "%empty_36 = select i1 %icmp_ln56, i31 %trunc_ln56, i31 0" [csr_vmul.cpp:56]   --->   Operation 222 'select' 'empty_36' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (2.55ns)   --->   "%add = add i32 %matrix_row_count_read, i32 1" [csr_vmul.cpp:44]   --->   Operation 223 'add' 'add' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (2.55ns)   --->   "%icmp_ln64 = icmp_sgt  i32 %add, i32 0" [csr_vmul.cpp:64]   --->   Operation 224 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %add" [csr_vmul.cpp:64]   --->   Operation 225 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %matrix_row_pointers_read, i32 2, i32 63" [csr_vmul.cpp:64]   --->   Operation 226 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.73ns)   --->   "%empty_38 = select i1 %icmp_ln64, i31 %trunc_ln64, i31 0" [csr_vmul.cpp:64]   --->   Operation 227 'select' 'empty_38' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %matrix_values_read, i32 2, i32 63" [csr_vmul.cpp:72]   --->   Operation 228 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (2.55ns)   --->   "%icmp_ln79 = icmp_sgt  i32 %matrix_row_count_read, i32 0" [csr_vmul.cpp:79]   --->   Operation 229 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %matrix_row_count_read" [csr_vmul.cpp:79]   --->   Operation 230 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_values_read, i32 2, i32 63" [csr_vmul.cpp:79]   --->   Operation 231 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i62 %trunc_ln5" [csr_vmul.cpp:79]   --->   Operation 232 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln79" [csr_vmul.cpp:79]   --->   Operation 233 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.73ns)   --->   "%empty_41 = select i1 %icmp_ln79, i31 %trunc_ln79, i31 0" [csr_vmul.cpp:79]   --->   Operation 234 'select' 'empty_41' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (1.58ns)   --->   "%store_ln79 = store i31 0, i31 %row" [csr_vmul.cpp:79]   --->   Operation 235 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i62 %trunc_ln" [csr_vmul.cpp:48]   --->   Operation 236 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%BUNDLE_D_addr = getelementptr i32 %BUNDLE_D, i64 %sext_ln48" [csr_vmul.cpp:48]   --->   Operation 237 'getelementptr' 'BUNDLE_D_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i31 %empty" [csr_vmul.cpp:48]   --->   Operation 238 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [8/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48" [csr_vmul.cpp:48]   --->   Operation 239 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i62 %trunc_ln1" [csr_vmul.cpp:56]   --->   Operation 240 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%BUNDLE_B_addr = getelementptr i32 %BUNDLE_B, i64 %sext_ln56" [csr_vmul.cpp:56]   --->   Operation 241 'getelementptr' 'BUNDLE_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i31 %empty_36" [csr_vmul.cpp:56]   --->   Operation 242 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [8/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56" [csr_vmul.cpp:56]   --->   Operation 243 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i62 %trunc_ln3" [csr_vmul.cpp:64]   --->   Operation 244 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%BUNDLE_A_addr = getelementptr i32 %BUNDLE_A, i64 %sext_ln64" [csr_vmul.cpp:64]   --->   Operation 245 'getelementptr' 'BUNDLE_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i31 %empty_38" [csr_vmul.cpp:64]   --->   Operation 246 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [8/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64" [csr_vmul.cpp:64]   --->   Operation 247 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i62 %trunc_ln4" [csr_vmul.cpp:72]   --->   Operation 248 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%BUNDLE_C_addr = getelementptr i32 %BUNDLE_C, i64 %sext_ln72" [csr_vmul.cpp:72]   --->   Operation 249 'getelementptr' 'BUNDLE_C_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [8/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56" [csr_vmul.cpp:72]   --->   Operation 250 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i31 %empty_41" [csr_vmul.cpp:79]   --->   Operation 251 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (7.30ns)   --->   "%empty_42 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln79" [csr_vmul.cpp:79]   --->   Operation 252 'writereq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 253 [7/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48" [csr_vmul.cpp:48]   --->   Operation 253 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 254 [7/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56" [csr_vmul.cpp:56]   --->   Operation 254 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 255 [7/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64" [csr_vmul.cpp:64]   --->   Operation 255 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 256 [7/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56" [csr_vmul.cpp:72]   --->   Operation 256 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 257 [6/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48" [csr_vmul.cpp:48]   --->   Operation 257 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 258 [6/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56" [csr_vmul.cpp:56]   --->   Operation 258 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 259 [6/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64" [csr_vmul.cpp:64]   --->   Operation 259 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 260 [6/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56" [csr_vmul.cpp:72]   --->   Operation 260 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 261 [5/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48" [csr_vmul.cpp:48]   --->   Operation 261 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 262 [5/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56" [csr_vmul.cpp:56]   --->   Operation 262 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 263 [5/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64" [csr_vmul.cpp:64]   --->   Operation 263 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 264 [5/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56" [csr_vmul.cpp:72]   --->   Operation 264 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 265 [4/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48" [csr_vmul.cpp:48]   --->   Operation 265 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 266 [4/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56" [csr_vmul.cpp:56]   --->   Operation 266 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 267 [4/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64" [csr_vmul.cpp:64]   --->   Operation 267 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 268 [4/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56" [csr_vmul.cpp:72]   --->   Operation 268 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 269 [3/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48" [csr_vmul.cpp:48]   --->   Operation 269 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 270 [3/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56" [csr_vmul.cpp:56]   --->   Operation 270 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 271 [3/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64" [csr_vmul.cpp:64]   --->   Operation 271 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 272 [3/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56" [csr_vmul.cpp:72]   --->   Operation 272 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 273 [2/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48" [csr_vmul.cpp:48]   --->   Operation 273 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 274 [2/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56" [csr_vmul.cpp:56]   --->   Operation 274 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 275 [2/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64" [csr_vmul.cpp:64]   --->   Operation 275 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 276 [2/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56" [csr_vmul.cpp:72]   --->   Operation 276 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 277 [1/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48" [csr_vmul.cpp:48]   --->   Operation 277 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 278 [1/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56" [csr_vmul.cpp:56]   --->   Operation 278 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 279 [1/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64" [csr_vmul.cpp:64]   --->   Operation 279 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 280 [1/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56" [csr_vmul.cpp:72]   --->   Operation 280 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.14>
ST_10 : Operation 281 [2/2] (4.14ns)   --->   "%call_ln48 = call void @csr_vmul_Pipeline_load_vector, i32 %BUNDLE_D, i32 %vector_count_read, i62 %trunc_ln, i32 %local_vector" [csr_vmul.cpp:48]   --->   Operation 281 'call' 'call_ln48' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 282 [2/2] (4.14ns)   --->   "%call_ln56 = call void @csr_vmul_Pipeline_load_col_indices, i32 %BUNDLE_B, i32 %matrix_non_zero_count_read, i62 %trunc_ln1, i10 %local_col_indices" [csr_vmul.cpp:56]   --->   Operation 282 'call' 'call_ln56' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 283 [2/2] (4.14ns)   --->   "%call_ln44 = call void @csr_vmul_Pipeline_load_row_pointers, i32 %BUNDLE_A, i32 %add, i62 %trunc_ln3, i32 %local_row_pointers" [csr_vmul.cpp:44]   --->   Operation 283 'call' 'call_ln44' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 284 [2/2] (4.14ns)   --->   "%call_ln72 = call void @csr_vmul_Pipeline_load_matrix_values, i32 %BUNDLE_C, i32 %matrix_non_zero_count_read, i62 %trunc_ln4, i32 %local_matrix_values" [csr_vmul.cpp:72]   --->   Operation 284 'call' 'call_ln72' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22" [csr_vmul.cpp:3]   --->   Operation 285 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BUNDLE_A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 3148800, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BUNDLE_A"   --->   Operation 287 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BUNDLE_B, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 3148800, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BUNDLE_B"   --->   Operation 289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BUNDLE_C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 3148800, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BUNDLE_C"   --->   Operation 291 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BUNDLE_D, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 1049600, void @empty_7, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BUNDLE_D"   --->   Operation 293 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_20, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 295 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_row_count"   --->   Operation 296 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_row_count, void @empty_8, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_row_count, void @empty_12, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_col_count"   --->   Operation 299 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_col_count, void @empty_8, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_col_count, void @empty_12, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_non_zero_count"   --->   Operation 302 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_non_zero_count, void @empty_8, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty_14, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_non_zero_count, void @empty_12, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_row_pointers, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_row_pointers, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_col_indices, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_col_indices, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_values, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_18, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 309 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_values, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector_values, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_19, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector_values, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 312 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_count"   --->   Operation 313 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_count, void @empty_8, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty_18, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_count, void @empty_12, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_values, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_21, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_values, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_count"   --->   Operation 318 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_count, void @empty_8, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_count, void @empty_12, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 320 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/2] (0.00ns)   --->   "%call_ln48 = call void @csr_vmul_Pipeline_load_vector, i32 %BUNDLE_D, i32 %vector_count_read, i62 %trunc_ln, i32 %local_vector" [csr_vmul.cpp:48]   --->   Operation 322 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 323 [1/2] (0.00ns)   --->   "%call_ln56 = call void @csr_vmul_Pipeline_load_col_indices, i32 %BUNDLE_B, i32 %matrix_non_zero_count_read, i62 %trunc_ln1, i10 %local_col_indices" [csr_vmul.cpp:56]   --->   Operation 323 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 324 [1/2] (0.00ns)   --->   "%call_ln44 = call void @csr_vmul_Pipeline_load_row_pointers, i32 %BUNDLE_A, i32 %add, i62 %trunc_ln3, i32 %local_row_pointers" [csr_vmul.cpp:44]   --->   Operation 324 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 325 [1/2] (0.00ns)   --->   "%call_ln72 = call void @csr_vmul_Pipeline_load_matrix_values, i32 %BUNDLE_C, i32 %matrix_non_zero_count_read, i62 %trunc_ln4, i32 %local_matrix_values" [csr_vmul.cpp:72]   --->   Operation 325 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body47" [csr_vmul.cpp:79]   --->   Operation 326 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%row_1 = load i31 %row"   --->   Operation 327 'load' 'row_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i31 %row_1" [csr_vmul.cpp:79]   --->   Operation 328 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (2.55ns)   --->   "%icmp_ln79_1 = icmp_slt  i32 %zext_ln79_2, i32 %matrix_row_count_read" [csr_vmul.cpp:79]   --->   Operation 329 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (2.52ns)   --->   "%indvars_iv_next20 = add i31 %row_1, i31 1"   --->   Operation 330 'add' 'indvars_iv_next20' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79_1, void %for.end99.loopexit, void %for.body47.split" [csr_vmul.cpp:79]   --->   Operation 331 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i31 %row_1" [csr_vmul.cpp:79]   --->   Operation 332 'zext' 'zext_ln79_1' <Predicate = (icmp_ln79_1)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%local_row_pointers_addr = getelementptr i32 %local_row_pointers, i64 0, i64 %zext_ln79_1" [csr_vmul.cpp:87]   --->   Operation 333 'getelementptr' 'local_row_pointers_addr' <Predicate = (icmp_ln79_1)> <Delay = 0.00>
ST_12 : Operation 334 [2/2] (3.25ns)   --->   "%i = load i10 %local_row_pointers_addr" [csr_vmul.cpp:87]   --->   Operation 334 'load' 'i' <Predicate = (icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 335 [1/2] ( I:3.25ns O:3.25ns )   --->   "%i = load i10 %local_row_pointers_addr" [csr_vmul.cpp:87]   --->   Operation 335 'load' 'i' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%indvars_iv_next20_cast = zext i31 %indvars_iv_next20"   --->   Operation 336 'zext' 'indvars_iv_next20_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%local_row_pointers_addr_1 = getelementptr i32 %local_row_pointers, i64 0, i64 %indvars_iv_next20_cast"   --->   Operation 337 'getelementptr' 'local_row_pointers_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [2/2] (3.25ns)   --->   "%local_row_pointers_load = load i10 %local_row_pointers_addr_1"   --->   Operation 338 'load' 'local_row_pointers_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = trunc i32 %i" [csr_vmul.cpp:87]   --->   Operation 339 'trunc' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.53>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [csr_vmul.cpp:81]   --->   Operation 340 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1024, i64 512" [csr_vmul.cpp:80]   --->   Operation 341 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [csr_vmul.cpp:79]   --->   Operation 342 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 343 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_row_pointers_load = load i10 %local_row_pointers_addr_1"   --->   Operation 343 'load' 'local_row_pointers_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 344 [1/1] (2.55ns)   --->   "%icmp_ln87 = icmp_slt  i32 %i, i32 %local_row_pointers_load" [csr_vmul.cpp:87]   --->   Operation 344 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i32 %local_row_pointers_load" [csr_vmul.cpp:87]   --->   Operation 345 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %local_row_pointers_load" [csr_vmul.cpp:87]   --->   Operation 346 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln87_2 = sext i32 %local_row_pointers_load" [csr_vmul.cpp:87]   --->   Operation 347 'sext' 'sext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i32 %i" [csr_vmul.cpp:87]   --->   Operation 348 'sext' 'sext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln87_3 = sext i32 %i" [csr_vmul.cpp:87]   --->   Operation 349 'sext' 'sext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (2.55ns)   --->   "%add_ln87 = add i33 %sext_ln87_3, i33 16" [csr_vmul.cpp:87]   --->   Operation 350 'add' 'add_ln87' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = trunc i33 %add_ln87" [csr_vmul.cpp:87]   --->   Operation 351 'trunc' 'trunc_ln87_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (2.59ns)   --->   "%icmp_ln87_1 = icmp_sgt  i33 %add_ln87, i33 %sext_ln87_2" [csr_vmul.cpp:87]   --->   Operation 352 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [1/1] (0.68ns)   --->   "%select_ln87 = select i1 %icmp_ln87_1, i10 %trunc_ln87_2, i10 %trunc_ln87" [csr_vmul.cpp:87]   --->   Operation 353 'select' 'select_ln87' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 354 [1/1] (1.58ns)   --->   "%br_ln87 = br void %for.inc77" [csr_vmul.cpp:87]   --->   Operation 354 'br' 'br_ln87' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%empty_43 = phi i32 0, void %for.body47.split, i32 %empty_58, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 355 'phi' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (0.00ns)   --->   "%empty_44 = phi i32 0, void %for.body47.split, i32 %empty_59, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 356 'phi' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "%empty_45 = phi i32 0, void %for.body47.split, i32 %empty_60, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 357 'phi' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%empty_46 = phi i32 0, void %for.body47.split, i32 %empty_61, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 358 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 359 [1/1] (0.00ns)   --->   "%empty_47 = phi i32 0, void %for.body47.split, i32 %empty_62, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 359 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 360 [1/1] (0.00ns)   --->   "%empty_48 = phi i32 0, void %for.body47.split, i32 %empty_63, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 360 'phi' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "%empty_49 = phi i32 0, void %for.body47.split, i32 %empty_64, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 361 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%empty_50 = phi i32 0, void %for.body47.split, i32 %empty_65, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 362 'phi' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%empty_51 = phi i32 0, void %for.body47.split, i32 %empty_66, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 363 'phi' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%empty_52 = phi i32 0, void %for.body47.split, i32 %empty_67, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 364 'phi' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%empty_53 = phi i32 0, void %for.body47.split, i32 %empty_68, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 365 'phi' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%empty_54 = phi i32 0, void %for.body47.split, i32 %empty_69, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 366 'phi' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%empty_55 = phi i32 0, void %for.body47.split, i32 %empty_70, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 367 'phi' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%empty_56 = phi i32 0, void %for.body47.split, i32 %empty_71, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 368 'phi' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 369 [1/1] (0.00ns)   --->   "%empty_57 = phi i32 0, void %for.body47.split, i32 %empty_72, void %for.inc80" [csr_vmul.cpp:95]   --->   Operation 369 'phi' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 370 [1/1] (0.00ns)   --->   "%i_4 = phi i64 %sext_ln87_1, void %for.body47.split, i64 %add_ln87_3, void %for.inc80" [csr_vmul.cpp:87]   --->   Operation 370 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 371 [1/1] (3.52ns)   --->   "%icmp_ln87_2 = icmp_slt  i64 %i_4, i64 %sext_ln87" [csr_vmul.cpp:87]   --->   Operation 371 'icmp' 'icmp_ln87_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87_2, void %for.inc91.loopexit_ifconv, void %for.inc77.split" [csr_vmul.cpp:87]   --->   Operation 372 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (3.52ns)   --->   "%add_ln91 = add i64 %i_4, i64 1" [csr_vmul.cpp:91]   --->   Operation 373 'add' 'add_ln91' <Predicate = (icmp_ln87_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln87_1)   --->   "%xor_ln87 = xor i10 %trunc_ln87_1, i10 1023" [csr_vmul.cpp:87]   --->   Operation 374 'xor' 'xor_ln87' <Predicate = (!icmp_ln87_2 & icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 375 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln87_1 = add i10 %select_ln87, i10 %xor_ln87" [csr_vmul.cpp:87]   --->   Operation 375 'add' 'add_ln87_1' <Predicate = (!icmp_ln87_2 & icmp_ln87)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add_ln87_1, i32 4, i32 9" [csr_vmul.cpp:87]   --->   Operation 376 'partselect' 'tmp' <Predicate = (!icmp_ln87_2 & icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %tmp, i4 0" [csr_vmul.cpp:87]   --->   Operation 377 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln87_2 & icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (1.73ns)   --->   "%add_ln87_2 = add i10 %and_ln, i10 %trunc_ln87_1" [csr_vmul.cpp:87]   --->   Operation 378 'add' 'add_ln87_2' <Predicate = (!icmp_ln87_2 & icmp_ln87)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i10 %add_ln87_2" [csr_vmul.cpp:95]   --->   Operation 379 'zext' 'zext_ln95' <Predicate = (!icmp_ln87_2 & icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%local_matrix_values_addr = getelementptr i32 %local_matrix_values, i64 0, i64 %zext_ln95" [csr_vmul.cpp:95]   --->   Operation 380 'getelementptr' 'local_matrix_values_addr' <Predicate = (!icmp_ln87_2 & icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 381 [2/2] (3.25ns)   --->   "%local_matrix_values_load_1 = load i10 %local_matrix_values_addr" [csr_vmul.cpp:95]   --->   Operation 381 'load' 'local_matrix_values_load_1' <Predicate = (!icmp_ln87_2 & icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%local_col_indices_addr = getelementptr i10 %local_col_indices, i64 0, i64 %zext_ln95" [csr_vmul.cpp:95]   --->   Operation 382 'getelementptr' 'local_col_indices_addr' <Predicate = (!icmp_ln87_2 & icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 383 [2/2] (3.25ns)   --->   "%local_col_indices_load_1 = load i10 %local_col_indices_addr" [csr_vmul.cpp:95]   --->   Operation 383 'load' 'local_col_indices_load_1' <Predicate = (!icmp_ln87_2 & icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_15 : Operation 384 [1/1] (1.58ns)   --->   "%store_ln79 = store i31 %indvars_iv_next20, i31 %row" [csr_vmul.cpp:79]   --->   Operation 384 'store' 'store_ln79' <Predicate = (!icmp_ln87_2)> <Delay = 1.58>

State 16 <SV = 15> <Delay = 5.10>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1024, i64 512" [csr_vmul.cpp:88]   --->   Operation 385 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [csr_vmul.cpp:87]   --->   Operation 386 'specloopname' 'specloopname_ln87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 387 [1/1] (3.52ns)   --->   "%icmp_ln91 = icmp_slt  i64 %add_ln91, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 387 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc80, void %for.inc77.1" [csr_vmul.cpp:91]   --->   Operation 388 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_1 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91" [csr_vmul.cpp:95]   --->   Operation 389 'getelementptr' 'local_matrix_values_addr_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 390 [2/2] (3.25ns)   --->   "%local_matrix_values_load = load i10 %local_matrix_values_addr_1" [csr_vmul.cpp:95]   --->   Operation 390 'load' 'local_matrix_values_load' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 391 [1/1] (0.00ns)   --->   "%local_col_indices_addr_1 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91" [csr_vmul.cpp:95]   --->   Operation 391 'getelementptr' 'local_col_indices_addr_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 392 [2/2] (3.25ns)   --->   "%local_col_indices_load = load i10 %local_col_indices_addr_1" [csr_vmul.cpp:95]   --->   Operation 392 'load' 'local_col_indices_load' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 6.50>
ST_17 : Operation 393 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load = load i10 %local_matrix_values_addr_1" [csr_vmul.cpp:95]   --->   Operation 393 'load' 'local_matrix_values_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 394 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load = load i10 %local_col_indices_addr_1" [csr_vmul.cpp:95]   --->   Operation 394 'load' 'local_col_indices_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i10 %local_col_indices_load" [csr_vmul.cpp:95]   --->   Operation 395 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (0.00ns)   --->   "%local_vector_addr_1 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_2" [csr_vmul.cpp:95]   --->   Operation 396 'getelementptr' 'local_vector_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 397 [2/2] (3.25ns)   --->   "%local_vector_load = load i10 %local_vector_addr_1" [csr_vmul.cpp:95]   --->   Operation 397 'load' 'local_vector_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 398 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load = load i10 %local_vector_addr_1" [csr_vmul.cpp:95]   --->   Operation 398 'load' 'local_vector_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 399 [4/4] (5.70ns)   --->   "%partial_sums = fmul i32 %local_matrix_values_load, i32 %local_vector_load" [csr_vmul.cpp:95]   --->   Operation 399 'fmul' 'partial_sums' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 400 [3/4] (5.70ns)   --->   "%partial_sums = fmul i32 %local_matrix_values_load, i32 %local_vector_load" [csr_vmul.cpp:95]   --->   Operation 400 'fmul' 'partial_sums' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 401 [2/4] (5.70ns)   --->   "%partial_sums = fmul i32 %local_matrix_values_load, i32 %local_vector_load" [csr_vmul.cpp:95]   --->   Operation 401 'fmul' 'partial_sums' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 402 [1/1] (3.52ns)   --->   "%add_ln91_1 = add i64 %i_4, i64 2" [csr_vmul.cpp:91]   --->   Operation 402 'add' 'add_ln91_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 403 [1/4] (5.70ns)   --->   "%partial_sums = fmul i32 %local_matrix_values_load, i32 %local_vector_load" [csr_vmul.cpp:95]   --->   Operation 403 'fmul' 'partial_sums' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 404 [1/1] (3.52ns)   --->   "%icmp_ln91_1 = icmp_slt  i64 %add_ln91_1, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 404 'icmp' 'icmp_ln91_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 405 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_1, void %for.inc80, void %for.inc77.2" [csr_vmul.cpp:91]   --->   Operation 405 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 406 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_2 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_1" [csr_vmul.cpp:95]   --->   Operation 406 'getelementptr' 'local_matrix_values_addr_2' <Predicate = (icmp_ln91_1)> <Delay = 0.00>
ST_22 : Operation 407 [2/2] (3.25ns)   --->   "%local_matrix_values_load_2 = load i10 %local_matrix_values_addr_2" [csr_vmul.cpp:95]   --->   Operation 407 'load' 'local_matrix_values_load_2' <Predicate = (icmp_ln91_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 408 [1/1] (0.00ns)   --->   "%local_col_indices_addr_2 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_1" [csr_vmul.cpp:95]   --->   Operation 408 'getelementptr' 'local_col_indices_addr_2' <Predicate = (icmp_ln91_1)> <Delay = 0.00>
ST_22 : Operation 409 [2/2] (3.25ns)   --->   "%local_col_indices_load_2 = load i10 %local_col_indices_addr_2" [csr_vmul.cpp:95]   --->   Operation 409 'load' 'local_col_indices_load_2' <Predicate = (icmp_ln91_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 6.50>
ST_23 : Operation 410 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_2 = load i10 %local_matrix_values_addr_2" [csr_vmul.cpp:95]   --->   Operation 410 'load' 'local_matrix_values_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 411 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_2 = load i10 %local_col_indices_addr_2" [csr_vmul.cpp:95]   --->   Operation 411 'load' 'local_col_indices_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_23 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i10 %local_col_indices_load_2" [csr_vmul.cpp:95]   --->   Operation 412 'zext' 'zext_ln95_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 413 [1/1] (0.00ns)   --->   "%local_vector_addr_2 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_3" [csr_vmul.cpp:95]   --->   Operation 413 'getelementptr' 'local_vector_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 414 [2/2] (3.25ns)   --->   "%local_vector_load_2 = load i10 %local_vector_addr_2" [csr_vmul.cpp:95]   --->   Operation 414 'load' 'local_vector_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 415 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_2 = load i10 %local_vector_addr_2" [csr_vmul.cpp:95]   --->   Operation 415 'load' 'local_vector_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 24> <Delay = 5.70>
ST_25 : Operation 416 [4/4] (5.70ns)   --->   "%partial_sums_1 = fmul i32 %local_matrix_values_load_2, i32 %local_vector_load_2" [csr_vmul.cpp:95]   --->   Operation 416 'fmul' 'partial_sums_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.70>
ST_26 : Operation 417 [3/4] (5.70ns)   --->   "%partial_sums_1 = fmul i32 %local_matrix_values_load_2, i32 %local_vector_load_2" [csr_vmul.cpp:95]   --->   Operation 417 'fmul' 'partial_sums_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.70>
ST_27 : Operation 418 [2/4] (5.70ns)   --->   "%partial_sums_1 = fmul i32 %local_matrix_values_load_2, i32 %local_vector_load_2" [csr_vmul.cpp:95]   --->   Operation 418 'fmul' 'partial_sums_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 419 [1/1] (3.52ns)   --->   "%add_ln91_2 = add i64 %i_4, i64 3" [csr_vmul.cpp:91]   --->   Operation 419 'add' 'add_ln91_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.70>
ST_28 : Operation 420 [1/4] (5.70ns)   --->   "%partial_sums_1 = fmul i32 %local_matrix_values_load_2, i32 %local_vector_load_2" [csr_vmul.cpp:95]   --->   Operation 420 'fmul' 'partial_sums_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 421 [1/1] (3.52ns)   --->   "%icmp_ln91_2 = icmp_slt  i64 %add_ln91_2, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 421 'icmp' 'icmp_ln91_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 422 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_2, void %for.inc80, void %for.inc77.3" [csr_vmul.cpp:91]   --->   Operation 422 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_28 : Operation 423 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_3 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_2" [csr_vmul.cpp:95]   --->   Operation 423 'getelementptr' 'local_matrix_values_addr_3' <Predicate = (icmp_ln91_2)> <Delay = 0.00>
ST_28 : Operation 424 [2/2] (3.25ns)   --->   "%local_matrix_values_load_3 = load i10 %local_matrix_values_addr_3" [csr_vmul.cpp:95]   --->   Operation 424 'load' 'local_matrix_values_load_3' <Predicate = (icmp_ln91_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 425 [1/1] (0.00ns)   --->   "%local_col_indices_addr_3 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_2" [csr_vmul.cpp:95]   --->   Operation 425 'getelementptr' 'local_col_indices_addr_3' <Predicate = (icmp_ln91_2)> <Delay = 0.00>
ST_28 : Operation 426 [2/2] (3.25ns)   --->   "%local_col_indices_load_3 = load i10 %local_col_indices_addr_3" [csr_vmul.cpp:95]   --->   Operation 426 'load' 'local_col_indices_load_3' <Predicate = (icmp_ln91_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 6.50>
ST_29 : Operation 427 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_3 = load i10 %local_matrix_values_addr_3" [csr_vmul.cpp:95]   --->   Operation 427 'load' 'local_matrix_values_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 428 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_3 = load i10 %local_col_indices_addr_3" [csr_vmul.cpp:95]   --->   Operation 428 'load' 'local_col_indices_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_29 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i10 %local_col_indices_load_3" [csr_vmul.cpp:95]   --->   Operation 429 'zext' 'zext_ln95_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 430 [1/1] (0.00ns)   --->   "%local_vector_addr_3 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_4" [csr_vmul.cpp:95]   --->   Operation 430 'getelementptr' 'local_vector_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 431 [2/2] (3.25ns)   --->   "%local_vector_load_3 = load i10 %local_vector_addr_3" [csr_vmul.cpp:95]   --->   Operation 431 'load' 'local_vector_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 432 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_3 = load i10 %local_vector_addr_3" [csr_vmul.cpp:95]   --->   Operation 432 'load' 'local_vector_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 30> <Delay = 5.70>
ST_31 : Operation 433 [4/4] (5.70ns)   --->   "%partial_sums_2 = fmul i32 %local_matrix_values_load_3, i32 %local_vector_load_3" [csr_vmul.cpp:95]   --->   Operation 433 'fmul' 'partial_sums_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.70>
ST_32 : Operation 434 [3/4] (5.70ns)   --->   "%partial_sums_2 = fmul i32 %local_matrix_values_load_3, i32 %local_vector_load_3" [csr_vmul.cpp:95]   --->   Operation 434 'fmul' 'partial_sums_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.70>
ST_33 : Operation 435 [2/4] (5.70ns)   --->   "%partial_sums_2 = fmul i32 %local_matrix_values_load_3, i32 %local_vector_load_3" [csr_vmul.cpp:95]   --->   Operation 435 'fmul' 'partial_sums_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 436 [1/1] (3.52ns)   --->   "%add_ln91_3 = add i64 %i_4, i64 4" [csr_vmul.cpp:91]   --->   Operation 436 'add' 'add_ln91_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.70>
ST_34 : Operation 437 [1/4] (5.70ns)   --->   "%partial_sums_2 = fmul i32 %local_matrix_values_load_3, i32 %local_vector_load_3" [csr_vmul.cpp:95]   --->   Operation 437 'fmul' 'partial_sums_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 438 [1/1] (3.52ns)   --->   "%icmp_ln91_3 = icmp_slt  i64 %add_ln91_3, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 438 'icmp' 'icmp_ln91_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 439 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_3, void %for.inc80, void %for.inc77.4" [csr_vmul.cpp:91]   --->   Operation 439 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_34 : Operation 440 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_4 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_3" [csr_vmul.cpp:95]   --->   Operation 440 'getelementptr' 'local_matrix_values_addr_4' <Predicate = (icmp_ln91_3)> <Delay = 0.00>
ST_34 : Operation 441 [2/2] (3.25ns)   --->   "%local_matrix_values_load_4 = load i10 %local_matrix_values_addr_4" [csr_vmul.cpp:95]   --->   Operation 441 'load' 'local_matrix_values_load_4' <Predicate = (icmp_ln91_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 442 [1/1] (0.00ns)   --->   "%local_col_indices_addr_4 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_3" [csr_vmul.cpp:95]   --->   Operation 442 'getelementptr' 'local_col_indices_addr_4' <Predicate = (icmp_ln91_3)> <Delay = 0.00>
ST_34 : Operation 443 [2/2] (3.25ns)   --->   "%local_col_indices_load_4 = load i10 %local_col_indices_addr_4" [csr_vmul.cpp:95]   --->   Operation 443 'load' 'local_col_indices_load_4' <Predicate = (icmp_ln91_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 35 <SV = 34> <Delay = 6.50>
ST_35 : Operation 444 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_4 = load i10 %local_matrix_values_addr_4" [csr_vmul.cpp:95]   --->   Operation 444 'load' 'local_matrix_values_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 445 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_4 = load i10 %local_col_indices_addr_4" [csr_vmul.cpp:95]   --->   Operation 445 'load' 'local_col_indices_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_35 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln95_5 = zext i10 %local_col_indices_load_4" [csr_vmul.cpp:95]   --->   Operation 446 'zext' 'zext_ln95_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 447 [1/1] (0.00ns)   --->   "%local_vector_addr_4 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_5" [csr_vmul.cpp:95]   --->   Operation 447 'getelementptr' 'local_vector_addr_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 448 [2/2] (3.25ns)   --->   "%local_vector_load_4 = load i10 %local_vector_addr_4" [csr_vmul.cpp:95]   --->   Operation 448 'load' 'local_vector_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 449 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_4 = load i10 %local_vector_addr_4" [csr_vmul.cpp:95]   --->   Operation 449 'load' 'local_vector_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 37 <SV = 36> <Delay = 5.70>
ST_37 : Operation 450 [4/4] (5.70ns)   --->   "%partial_sums_3 = fmul i32 %local_matrix_values_load_4, i32 %local_vector_load_4" [csr_vmul.cpp:95]   --->   Operation 450 'fmul' 'partial_sums_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.70>
ST_38 : Operation 451 [3/4] (5.70ns)   --->   "%partial_sums_3 = fmul i32 %local_matrix_values_load_4, i32 %local_vector_load_4" [csr_vmul.cpp:95]   --->   Operation 451 'fmul' 'partial_sums_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.70>
ST_39 : Operation 452 [2/4] (5.70ns)   --->   "%partial_sums_3 = fmul i32 %local_matrix_values_load_4, i32 %local_vector_load_4" [csr_vmul.cpp:95]   --->   Operation 452 'fmul' 'partial_sums_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 453 [1/1] (3.52ns)   --->   "%add_ln91_4 = add i64 %i_4, i64 5" [csr_vmul.cpp:91]   --->   Operation 453 'add' 'add_ln91_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.70>
ST_40 : Operation 454 [1/4] (5.70ns)   --->   "%partial_sums_3 = fmul i32 %local_matrix_values_load_4, i32 %local_vector_load_4" [csr_vmul.cpp:95]   --->   Operation 454 'fmul' 'partial_sums_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 455 [1/1] (3.52ns)   --->   "%icmp_ln91_4 = icmp_slt  i64 %add_ln91_4, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 455 'icmp' 'icmp_ln91_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 456 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_4, void %for.inc80, void %for.inc77.5" [csr_vmul.cpp:91]   --->   Operation 456 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_40 : Operation 457 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_5 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_4" [csr_vmul.cpp:95]   --->   Operation 457 'getelementptr' 'local_matrix_values_addr_5' <Predicate = (icmp_ln91_4)> <Delay = 0.00>
ST_40 : Operation 458 [2/2] (3.25ns)   --->   "%local_matrix_values_load_5 = load i10 %local_matrix_values_addr_5" [csr_vmul.cpp:95]   --->   Operation 458 'load' 'local_matrix_values_load_5' <Predicate = (icmp_ln91_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 459 [1/1] (0.00ns)   --->   "%local_col_indices_addr_5 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_4" [csr_vmul.cpp:95]   --->   Operation 459 'getelementptr' 'local_col_indices_addr_5' <Predicate = (icmp_ln91_4)> <Delay = 0.00>
ST_40 : Operation 460 [2/2] (3.25ns)   --->   "%local_col_indices_load_5 = load i10 %local_col_indices_addr_5" [csr_vmul.cpp:95]   --->   Operation 460 'load' 'local_col_indices_load_5' <Predicate = (icmp_ln91_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 41 <SV = 40> <Delay = 6.50>
ST_41 : Operation 461 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_5 = load i10 %local_matrix_values_addr_5" [csr_vmul.cpp:95]   --->   Operation 461 'load' 'local_matrix_values_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 462 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_5 = load i10 %local_col_indices_addr_5" [csr_vmul.cpp:95]   --->   Operation 462 'load' 'local_col_indices_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_41 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln95_6 = zext i10 %local_col_indices_load_5" [csr_vmul.cpp:95]   --->   Operation 463 'zext' 'zext_ln95_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 464 [1/1] (0.00ns)   --->   "%local_vector_addr_5 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_6" [csr_vmul.cpp:95]   --->   Operation 464 'getelementptr' 'local_vector_addr_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 465 [2/2] (3.25ns)   --->   "%local_vector_load_5 = load i10 %local_vector_addr_5" [csr_vmul.cpp:95]   --->   Operation 465 'load' 'local_vector_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 466 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_5 = load i10 %local_vector_addr_5" [csr_vmul.cpp:95]   --->   Operation 466 'load' 'local_vector_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 43 <SV = 42> <Delay = 5.70>
ST_43 : Operation 467 [4/4] (5.70ns)   --->   "%partial_sums_4 = fmul i32 %local_matrix_values_load_5, i32 %local_vector_load_5" [csr_vmul.cpp:95]   --->   Operation 467 'fmul' 'partial_sums_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.70>
ST_44 : Operation 468 [3/4] (5.70ns)   --->   "%partial_sums_4 = fmul i32 %local_matrix_values_load_5, i32 %local_vector_load_5" [csr_vmul.cpp:95]   --->   Operation 468 'fmul' 'partial_sums_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.70>
ST_45 : Operation 469 [2/4] (5.70ns)   --->   "%partial_sums_4 = fmul i32 %local_matrix_values_load_5, i32 %local_vector_load_5" [csr_vmul.cpp:95]   --->   Operation 469 'fmul' 'partial_sums_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 470 [1/1] (3.52ns)   --->   "%add_ln91_5 = add i64 %i_4, i64 6" [csr_vmul.cpp:91]   --->   Operation 470 'add' 'add_ln91_5' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 471 [1/4] (5.70ns)   --->   "%partial_sums_4 = fmul i32 %local_matrix_values_load_5, i32 %local_vector_load_5" [csr_vmul.cpp:95]   --->   Operation 471 'fmul' 'partial_sums_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 472 [1/1] (3.52ns)   --->   "%icmp_ln91_5 = icmp_slt  i64 %add_ln91_5, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 472 'icmp' 'icmp_ln91_5' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 473 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_5, void %for.inc80, void %for.inc77.6" [csr_vmul.cpp:91]   --->   Operation 473 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_46 : Operation 474 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_6 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_5" [csr_vmul.cpp:95]   --->   Operation 474 'getelementptr' 'local_matrix_values_addr_6' <Predicate = (icmp_ln91_5)> <Delay = 0.00>
ST_46 : Operation 475 [2/2] (3.25ns)   --->   "%local_matrix_values_load_6 = load i10 %local_matrix_values_addr_6" [csr_vmul.cpp:95]   --->   Operation 475 'load' 'local_matrix_values_load_6' <Predicate = (icmp_ln91_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 476 [1/1] (0.00ns)   --->   "%local_col_indices_addr_6 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_5" [csr_vmul.cpp:95]   --->   Operation 476 'getelementptr' 'local_col_indices_addr_6' <Predicate = (icmp_ln91_5)> <Delay = 0.00>
ST_46 : Operation 477 [2/2] (3.25ns)   --->   "%local_col_indices_load_6 = load i10 %local_col_indices_addr_6" [csr_vmul.cpp:95]   --->   Operation 477 'load' 'local_col_indices_load_6' <Predicate = (icmp_ln91_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 47 <SV = 46> <Delay = 6.50>
ST_47 : Operation 478 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_6 = load i10 %local_matrix_values_addr_6" [csr_vmul.cpp:95]   --->   Operation 478 'load' 'local_matrix_values_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 479 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_6 = load i10 %local_col_indices_addr_6" [csr_vmul.cpp:95]   --->   Operation 479 'load' 'local_col_indices_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_47 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln95_7 = zext i10 %local_col_indices_load_6" [csr_vmul.cpp:95]   --->   Operation 480 'zext' 'zext_ln95_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 481 [1/1] (0.00ns)   --->   "%local_vector_addr_6 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_7" [csr_vmul.cpp:95]   --->   Operation 481 'getelementptr' 'local_vector_addr_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 482 [2/2] (3.25ns)   --->   "%local_vector_load_6 = load i10 %local_vector_addr_6" [csr_vmul.cpp:95]   --->   Operation 482 'load' 'local_vector_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 48 <SV = 47> <Delay = 3.25>
ST_48 : Operation 483 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_6 = load i10 %local_vector_addr_6" [csr_vmul.cpp:95]   --->   Operation 483 'load' 'local_vector_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 49 <SV = 48> <Delay = 5.70>
ST_49 : Operation 484 [4/4] (5.70ns)   --->   "%partial_sums_5 = fmul i32 %local_matrix_values_load_6, i32 %local_vector_load_6" [csr_vmul.cpp:95]   --->   Operation 484 'fmul' 'partial_sums_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.70>
ST_50 : Operation 485 [3/4] (5.70ns)   --->   "%partial_sums_5 = fmul i32 %local_matrix_values_load_6, i32 %local_vector_load_6" [csr_vmul.cpp:95]   --->   Operation 485 'fmul' 'partial_sums_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.70>
ST_51 : Operation 486 [2/4] (5.70ns)   --->   "%partial_sums_5 = fmul i32 %local_matrix_values_load_6, i32 %local_vector_load_6" [csr_vmul.cpp:95]   --->   Operation 486 'fmul' 'partial_sums_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 487 [1/1] (3.52ns)   --->   "%add_ln91_6 = add i64 %i_4, i64 7" [csr_vmul.cpp:91]   --->   Operation 487 'add' 'add_ln91_6' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.70>
ST_52 : Operation 488 [1/4] (5.70ns)   --->   "%partial_sums_5 = fmul i32 %local_matrix_values_load_6, i32 %local_vector_load_6" [csr_vmul.cpp:95]   --->   Operation 488 'fmul' 'partial_sums_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 489 [1/1] (3.52ns)   --->   "%icmp_ln91_6 = icmp_slt  i64 %add_ln91_6, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 489 'icmp' 'icmp_ln91_6' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 490 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_6, void %for.inc80, void %for.inc77.7" [csr_vmul.cpp:91]   --->   Operation 490 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_52 : Operation 491 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_7 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_6" [csr_vmul.cpp:95]   --->   Operation 491 'getelementptr' 'local_matrix_values_addr_7' <Predicate = (icmp_ln91_6)> <Delay = 0.00>
ST_52 : Operation 492 [2/2] (3.25ns)   --->   "%local_matrix_values_load_7 = load i10 %local_matrix_values_addr_7" [csr_vmul.cpp:95]   --->   Operation 492 'load' 'local_matrix_values_load_7' <Predicate = (icmp_ln91_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 493 [1/1] (0.00ns)   --->   "%local_col_indices_addr_7 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_6" [csr_vmul.cpp:95]   --->   Operation 493 'getelementptr' 'local_col_indices_addr_7' <Predicate = (icmp_ln91_6)> <Delay = 0.00>
ST_52 : Operation 494 [2/2] (3.25ns)   --->   "%local_col_indices_load_7 = load i10 %local_col_indices_addr_7" [csr_vmul.cpp:95]   --->   Operation 494 'load' 'local_col_indices_load_7' <Predicate = (icmp_ln91_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 53 <SV = 52> <Delay = 6.50>
ST_53 : Operation 495 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_7 = load i10 %local_matrix_values_addr_7" [csr_vmul.cpp:95]   --->   Operation 495 'load' 'local_matrix_values_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 496 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_7 = load i10 %local_col_indices_addr_7" [csr_vmul.cpp:95]   --->   Operation 496 'load' 'local_col_indices_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_53 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln95_8 = zext i10 %local_col_indices_load_7" [csr_vmul.cpp:95]   --->   Operation 497 'zext' 'zext_ln95_8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 498 [1/1] (0.00ns)   --->   "%local_vector_addr_7 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_8" [csr_vmul.cpp:95]   --->   Operation 498 'getelementptr' 'local_vector_addr_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 499 [2/2] (3.25ns)   --->   "%local_vector_load_7 = load i10 %local_vector_addr_7" [csr_vmul.cpp:95]   --->   Operation 499 'load' 'local_vector_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 54 <SV = 53> <Delay = 3.25>
ST_54 : Operation 500 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_7 = load i10 %local_vector_addr_7" [csr_vmul.cpp:95]   --->   Operation 500 'load' 'local_vector_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 54> <Delay = 5.70>
ST_55 : Operation 501 [4/4] (5.70ns)   --->   "%partial_sums_6 = fmul i32 %local_matrix_values_load_7, i32 %local_vector_load_7" [csr_vmul.cpp:95]   --->   Operation 501 'fmul' 'partial_sums_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.70>
ST_56 : Operation 502 [3/4] (5.70ns)   --->   "%partial_sums_6 = fmul i32 %local_matrix_values_load_7, i32 %local_vector_load_7" [csr_vmul.cpp:95]   --->   Operation 502 'fmul' 'partial_sums_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.70>
ST_57 : Operation 503 [2/4] (5.70ns)   --->   "%partial_sums_6 = fmul i32 %local_matrix_values_load_7, i32 %local_vector_load_7" [csr_vmul.cpp:95]   --->   Operation 503 'fmul' 'partial_sums_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 504 [1/1] (3.52ns)   --->   "%add_ln91_7 = add i64 %i_4, i64 8" [csr_vmul.cpp:91]   --->   Operation 504 'add' 'add_ln91_7' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.70>
ST_58 : Operation 505 [1/4] (5.70ns)   --->   "%partial_sums_6 = fmul i32 %local_matrix_values_load_7, i32 %local_vector_load_7" [csr_vmul.cpp:95]   --->   Operation 505 'fmul' 'partial_sums_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 506 [1/1] (3.52ns)   --->   "%icmp_ln91_7 = icmp_slt  i64 %add_ln91_7, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 506 'icmp' 'icmp_ln91_7' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 507 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_7, void %for.inc80, void %for.inc77.8" [csr_vmul.cpp:91]   --->   Operation 507 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_58 : Operation 508 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_8 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_7" [csr_vmul.cpp:95]   --->   Operation 508 'getelementptr' 'local_matrix_values_addr_8' <Predicate = (icmp_ln91_7)> <Delay = 0.00>
ST_58 : Operation 509 [2/2] (3.25ns)   --->   "%local_matrix_values_load_8 = load i10 %local_matrix_values_addr_8" [csr_vmul.cpp:95]   --->   Operation 509 'load' 'local_matrix_values_load_8' <Predicate = (icmp_ln91_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 510 [1/1] (0.00ns)   --->   "%local_col_indices_addr_8 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_7" [csr_vmul.cpp:95]   --->   Operation 510 'getelementptr' 'local_col_indices_addr_8' <Predicate = (icmp_ln91_7)> <Delay = 0.00>
ST_58 : Operation 511 [2/2] (3.25ns)   --->   "%local_col_indices_load_8 = load i10 %local_col_indices_addr_8" [csr_vmul.cpp:95]   --->   Operation 511 'load' 'local_col_indices_load_8' <Predicate = (icmp_ln91_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 59 <SV = 58> <Delay = 6.50>
ST_59 : Operation 512 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_8 = load i10 %local_matrix_values_addr_8" [csr_vmul.cpp:95]   --->   Operation 512 'load' 'local_matrix_values_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 513 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_8 = load i10 %local_col_indices_addr_8" [csr_vmul.cpp:95]   --->   Operation 513 'load' 'local_col_indices_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_59 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln95_9 = zext i10 %local_col_indices_load_8" [csr_vmul.cpp:95]   --->   Operation 514 'zext' 'zext_ln95_9' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 515 [1/1] (0.00ns)   --->   "%local_vector_addr_8 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_9" [csr_vmul.cpp:95]   --->   Operation 515 'getelementptr' 'local_vector_addr_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 516 [2/2] (3.25ns)   --->   "%local_vector_load_8 = load i10 %local_vector_addr_8" [csr_vmul.cpp:95]   --->   Operation 516 'load' 'local_vector_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 59> <Delay = 3.25>
ST_60 : Operation 517 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_8 = load i10 %local_vector_addr_8" [csr_vmul.cpp:95]   --->   Operation 517 'load' 'local_vector_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 61 <SV = 60> <Delay = 5.70>
ST_61 : Operation 518 [4/4] (5.70ns)   --->   "%partial_sums_7 = fmul i32 %local_matrix_values_load_8, i32 %local_vector_load_8" [csr_vmul.cpp:95]   --->   Operation 518 'fmul' 'partial_sums_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.70>
ST_62 : Operation 519 [3/4] (5.70ns)   --->   "%partial_sums_7 = fmul i32 %local_matrix_values_load_8, i32 %local_vector_load_8" [csr_vmul.cpp:95]   --->   Operation 519 'fmul' 'partial_sums_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.70>
ST_63 : Operation 520 [2/4] (5.70ns)   --->   "%partial_sums_7 = fmul i32 %local_matrix_values_load_8, i32 %local_vector_load_8" [csr_vmul.cpp:95]   --->   Operation 520 'fmul' 'partial_sums_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 521 [1/1] (3.52ns)   --->   "%add_ln91_8 = add i64 %i_4, i64 9" [csr_vmul.cpp:91]   --->   Operation 521 'add' 'add_ln91_8' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.70>
ST_64 : Operation 522 [1/4] (5.70ns)   --->   "%partial_sums_7 = fmul i32 %local_matrix_values_load_8, i32 %local_vector_load_8" [csr_vmul.cpp:95]   --->   Operation 522 'fmul' 'partial_sums_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 523 [1/1] (3.52ns)   --->   "%icmp_ln91_8 = icmp_slt  i64 %add_ln91_8, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 523 'icmp' 'icmp_ln91_8' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 524 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_8, void %for.inc80, void %for.inc77.9" [csr_vmul.cpp:91]   --->   Operation 524 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_64 : Operation 525 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_9 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_8" [csr_vmul.cpp:95]   --->   Operation 525 'getelementptr' 'local_matrix_values_addr_9' <Predicate = (icmp_ln91_8)> <Delay = 0.00>
ST_64 : Operation 526 [2/2] (3.25ns)   --->   "%local_matrix_values_load_9 = load i10 %local_matrix_values_addr_9" [csr_vmul.cpp:95]   --->   Operation 526 'load' 'local_matrix_values_load_9' <Predicate = (icmp_ln91_8)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 527 [1/1] (0.00ns)   --->   "%local_col_indices_addr_9 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_8" [csr_vmul.cpp:95]   --->   Operation 527 'getelementptr' 'local_col_indices_addr_9' <Predicate = (icmp_ln91_8)> <Delay = 0.00>
ST_64 : Operation 528 [2/2] (3.25ns)   --->   "%local_col_indices_load_9 = load i10 %local_col_indices_addr_9" [csr_vmul.cpp:95]   --->   Operation 528 'load' 'local_col_indices_load_9' <Predicate = (icmp_ln91_8)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 65 <SV = 64> <Delay = 6.50>
ST_65 : Operation 529 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_9 = load i10 %local_matrix_values_addr_9" [csr_vmul.cpp:95]   --->   Operation 529 'load' 'local_matrix_values_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 530 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_9 = load i10 %local_col_indices_addr_9" [csr_vmul.cpp:95]   --->   Operation 530 'load' 'local_col_indices_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_65 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln95_10 = zext i10 %local_col_indices_load_9" [csr_vmul.cpp:95]   --->   Operation 531 'zext' 'zext_ln95_10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 532 [1/1] (0.00ns)   --->   "%local_vector_addr_9 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_10" [csr_vmul.cpp:95]   --->   Operation 532 'getelementptr' 'local_vector_addr_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 533 [2/2] (3.25ns)   --->   "%local_vector_load_9 = load i10 %local_vector_addr_9" [csr_vmul.cpp:95]   --->   Operation 533 'load' 'local_vector_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 66 <SV = 65> <Delay = 3.25>
ST_66 : Operation 534 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_9 = load i10 %local_vector_addr_9" [csr_vmul.cpp:95]   --->   Operation 534 'load' 'local_vector_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 67 <SV = 66> <Delay = 5.70>
ST_67 : Operation 535 [4/4] (5.70ns)   --->   "%partial_sums_8 = fmul i32 %local_matrix_values_load_9, i32 %local_vector_load_9" [csr_vmul.cpp:95]   --->   Operation 535 'fmul' 'partial_sums_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.70>
ST_68 : Operation 536 [3/4] (5.70ns)   --->   "%partial_sums_8 = fmul i32 %local_matrix_values_load_9, i32 %local_vector_load_9" [csr_vmul.cpp:95]   --->   Operation 536 'fmul' 'partial_sums_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.70>
ST_69 : Operation 537 [2/4] (5.70ns)   --->   "%partial_sums_8 = fmul i32 %local_matrix_values_load_9, i32 %local_vector_load_9" [csr_vmul.cpp:95]   --->   Operation 537 'fmul' 'partial_sums_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 538 [1/1] (3.52ns)   --->   "%add_ln91_9 = add i64 %i_4, i64 10" [csr_vmul.cpp:91]   --->   Operation 538 'add' 'add_ln91_9' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.70>
ST_70 : Operation 539 [1/4] (5.70ns)   --->   "%partial_sums_8 = fmul i32 %local_matrix_values_load_9, i32 %local_vector_load_9" [csr_vmul.cpp:95]   --->   Operation 539 'fmul' 'partial_sums_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 540 [1/1] (3.52ns)   --->   "%icmp_ln91_9 = icmp_slt  i64 %add_ln91_9, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 540 'icmp' 'icmp_ln91_9' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 541 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_9, void %for.inc80, void %for.inc77.10" [csr_vmul.cpp:91]   --->   Operation 541 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_70 : Operation 542 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_10 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_9" [csr_vmul.cpp:95]   --->   Operation 542 'getelementptr' 'local_matrix_values_addr_10' <Predicate = (icmp_ln91_9)> <Delay = 0.00>
ST_70 : Operation 543 [2/2] (3.25ns)   --->   "%local_matrix_values_load_10 = load i10 %local_matrix_values_addr_10" [csr_vmul.cpp:95]   --->   Operation 543 'load' 'local_matrix_values_load_10' <Predicate = (icmp_ln91_9)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 544 [1/1] (0.00ns)   --->   "%local_col_indices_addr_10 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_9" [csr_vmul.cpp:95]   --->   Operation 544 'getelementptr' 'local_col_indices_addr_10' <Predicate = (icmp_ln91_9)> <Delay = 0.00>
ST_70 : Operation 545 [2/2] (3.25ns)   --->   "%local_col_indices_load_10 = load i10 %local_col_indices_addr_10" [csr_vmul.cpp:95]   --->   Operation 545 'load' 'local_col_indices_load_10' <Predicate = (icmp_ln91_9)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 71 <SV = 70> <Delay = 6.50>
ST_71 : Operation 546 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_10 = load i10 %local_matrix_values_addr_10" [csr_vmul.cpp:95]   --->   Operation 546 'load' 'local_matrix_values_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 547 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_10 = load i10 %local_col_indices_addr_10" [csr_vmul.cpp:95]   --->   Operation 547 'load' 'local_col_indices_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_71 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln95_11 = zext i10 %local_col_indices_load_10" [csr_vmul.cpp:95]   --->   Operation 548 'zext' 'zext_ln95_11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 549 [1/1] (0.00ns)   --->   "%local_vector_addr_10 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_11" [csr_vmul.cpp:95]   --->   Operation 549 'getelementptr' 'local_vector_addr_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 550 [2/2] (3.25ns)   --->   "%local_vector_load_10 = load i10 %local_vector_addr_10" [csr_vmul.cpp:95]   --->   Operation 550 'load' 'local_vector_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 72 <SV = 71> <Delay = 3.25>
ST_72 : Operation 551 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_10 = load i10 %local_vector_addr_10" [csr_vmul.cpp:95]   --->   Operation 551 'load' 'local_vector_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 73 <SV = 72> <Delay = 5.70>
ST_73 : Operation 552 [4/4] (5.70ns)   --->   "%partial_sums_9 = fmul i32 %local_matrix_values_load_10, i32 %local_vector_load_10" [csr_vmul.cpp:95]   --->   Operation 552 'fmul' 'partial_sums_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.70>
ST_74 : Operation 553 [3/4] (5.70ns)   --->   "%partial_sums_9 = fmul i32 %local_matrix_values_load_10, i32 %local_vector_load_10" [csr_vmul.cpp:95]   --->   Operation 553 'fmul' 'partial_sums_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.70>
ST_75 : Operation 554 [2/4] (5.70ns)   --->   "%partial_sums_9 = fmul i32 %local_matrix_values_load_10, i32 %local_vector_load_10" [csr_vmul.cpp:95]   --->   Operation 554 'fmul' 'partial_sums_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 555 [1/1] (3.52ns)   --->   "%add_ln91_10 = add i64 %i_4, i64 11" [csr_vmul.cpp:91]   --->   Operation 555 'add' 'add_ln91_10' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.70>
ST_76 : Operation 556 [1/4] (5.70ns)   --->   "%partial_sums_9 = fmul i32 %local_matrix_values_load_10, i32 %local_vector_load_10" [csr_vmul.cpp:95]   --->   Operation 556 'fmul' 'partial_sums_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 557 [1/1] (3.52ns)   --->   "%icmp_ln91_10 = icmp_slt  i64 %add_ln91_10, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 557 'icmp' 'icmp_ln91_10' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 558 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_10, void %for.inc80, void %for.inc77.11" [csr_vmul.cpp:91]   --->   Operation 558 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 559 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_11 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_10" [csr_vmul.cpp:95]   --->   Operation 559 'getelementptr' 'local_matrix_values_addr_11' <Predicate = (icmp_ln91_10)> <Delay = 0.00>
ST_76 : Operation 560 [2/2] (3.25ns)   --->   "%local_matrix_values_load_11 = load i10 %local_matrix_values_addr_11" [csr_vmul.cpp:95]   --->   Operation 560 'load' 'local_matrix_values_load_11' <Predicate = (icmp_ln91_10)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 561 [1/1] (0.00ns)   --->   "%local_col_indices_addr_11 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_10" [csr_vmul.cpp:95]   --->   Operation 561 'getelementptr' 'local_col_indices_addr_11' <Predicate = (icmp_ln91_10)> <Delay = 0.00>
ST_76 : Operation 562 [2/2] (3.25ns)   --->   "%local_col_indices_load_11 = load i10 %local_col_indices_addr_11" [csr_vmul.cpp:95]   --->   Operation 562 'load' 'local_col_indices_load_11' <Predicate = (icmp_ln91_10)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 77 <SV = 76> <Delay = 6.50>
ST_77 : Operation 563 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_11 = load i10 %local_matrix_values_addr_11" [csr_vmul.cpp:95]   --->   Operation 563 'load' 'local_matrix_values_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 564 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_11 = load i10 %local_col_indices_addr_11" [csr_vmul.cpp:95]   --->   Operation 564 'load' 'local_col_indices_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_77 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln95_12 = zext i10 %local_col_indices_load_11" [csr_vmul.cpp:95]   --->   Operation 565 'zext' 'zext_ln95_12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 566 [1/1] (0.00ns)   --->   "%local_vector_addr_11 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_12" [csr_vmul.cpp:95]   --->   Operation 566 'getelementptr' 'local_vector_addr_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 567 [2/2] (3.25ns)   --->   "%local_vector_load_11 = load i10 %local_vector_addr_11" [csr_vmul.cpp:95]   --->   Operation 567 'load' 'local_vector_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 78 <SV = 77> <Delay = 3.25>
ST_78 : Operation 568 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_11 = load i10 %local_vector_addr_11" [csr_vmul.cpp:95]   --->   Operation 568 'load' 'local_vector_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 78> <Delay = 5.70>
ST_79 : Operation 569 [4/4] (5.70ns)   --->   "%partial_sums_10 = fmul i32 %local_matrix_values_load_11, i32 %local_vector_load_11" [csr_vmul.cpp:95]   --->   Operation 569 'fmul' 'partial_sums_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.70>
ST_80 : Operation 570 [3/4] (5.70ns)   --->   "%partial_sums_10 = fmul i32 %local_matrix_values_load_11, i32 %local_vector_load_11" [csr_vmul.cpp:95]   --->   Operation 570 'fmul' 'partial_sums_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.70>
ST_81 : Operation 571 [2/4] (5.70ns)   --->   "%partial_sums_10 = fmul i32 %local_matrix_values_load_11, i32 %local_vector_load_11" [csr_vmul.cpp:95]   --->   Operation 571 'fmul' 'partial_sums_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 572 [1/1] (3.52ns)   --->   "%add_ln91_11 = add i64 %i_4, i64 12" [csr_vmul.cpp:91]   --->   Operation 572 'add' 'add_ln91_11' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.70>
ST_82 : Operation 573 [1/4] (5.70ns)   --->   "%partial_sums_10 = fmul i32 %local_matrix_values_load_11, i32 %local_vector_load_11" [csr_vmul.cpp:95]   --->   Operation 573 'fmul' 'partial_sums_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 574 [1/1] (3.52ns)   --->   "%icmp_ln91_11 = icmp_slt  i64 %add_ln91_11, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 574 'icmp' 'icmp_ln91_11' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 575 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_11, void %for.inc80, void %for.inc77.12" [csr_vmul.cpp:91]   --->   Operation 575 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_82 : Operation 576 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_12 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_11" [csr_vmul.cpp:95]   --->   Operation 576 'getelementptr' 'local_matrix_values_addr_12' <Predicate = (icmp_ln91_11)> <Delay = 0.00>
ST_82 : Operation 577 [2/2] (3.25ns)   --->   "%local_matrix_values_load_12 = load i10 %local_matrix_values_addr_12" [csr_vmul.cpp:95]   --->   Operation 577 'load' 'local_matrix_values_load_12' <Predicate = (icmp_ln91_11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 578 [1/1] (0.00ns)   --->   "%local_col_indices_addr_12 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_11" [csr_vmul.cpp:95]   --->   Operation 578 'getelementptr' 'local_col_indices_addr_12' <Predicate = (icmp_ln91_11)> <Delay = 0.00>
ST_82 : Operation 579 [2/2] (3.25ns)   --->   "%local_col_indices_load_12 = load i10 %local_col_indices_addr_12" [csr_vmul.cpp:95]   --->   Operation 579 'load' 'local_col_indices_load_12' <Predicate = (icmp_ln91_11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 83 <SV = 82> <Delay = 6.50>
ST_83 : Operation 580 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_12 = load i10 %local_matrix_values_addr_12" [csr_vmul.cpp:95]   --->   Operation 580 'load' 'local_matrix_values_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 581 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_12 = load i10 %local_col_indices_addr_12" [csr_vmul.cpp:95]   --->   Operation 581 'load' 'local_col_indices_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_83 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln95_13 = zext i10 %local_col_indices_load_12" [csr_vmul.cpp:95]   --->   Operation 582 'zext' 'zext_ln95_13' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 583 [1/1] (0.00ns)   --->   "%local_vector_addr_12 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_13" [csr_vmul.cpp:95]   --->   Operation 583 'getelementptr' 'local_vector_addr_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 584 [2/2] (3.25ns)   --->   "%local_vector_load_12 = load i10 %local_vector_addr_12" [csr_vmul.cpp:95]   --->   Operation 584 'load' 'local_vector_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 84 <SV = 83> <Delay = 3.25>
ST_84 : Operation 585 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_12 = load i10 %local_vector_addr_12" [csr_vmul.cpp:95]   --->   Operation 585 'load' 'local_vector_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 85 <SV = 84> <Delay = 5.70>
ST_85 : Operation 586 [4/4] (5.70ns)   --->   "%partial_sums_11 = fmul i32 %local_matrix_values_load_12, i32 %local_vector_load_12" [csr_vmul.cpp:95]   --->   Operation 586 'fmul' 'partial_sums_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.70>
ST_86 : Operation 587 [3/4] (5.70ns)   --->   "%partial_sums_11 = fmul i32 %local_matrix_values_load_12, i32 %local_vector_load_12" [csr_vmul.cpp:95]   --->   Operation 587 'fmul' 'partial_sums_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.70>
ST_87 : Operation 588 [2/4] (5.70ns)   --->   "%partial_sums_11 = fmul i32 %local_matrix_values_load_12, i32 %local_vector_load_12" [csr_vmul.cpp:95]   --->   Operation 588 'fmul' 'partial_sums_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 589 [1/1] (3.52ns)   --->   "%add_ln91_12 = add i64 %i_4, i64 13" [csr_vmul.cpp:91]   --->   Operation 589 'add' 'add_ln91_12' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.70>
ST_88 : Operation 590 [1/4] (5.70ns)   --->   "%partial_sums_11 = fmul i32 %local_matrix_values_load_12, i32 %local_vector_load_12" [csr_vmul.cpp:95]   --->   Operation 590 'fmul' 'partial_sums_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 591 [1/1] (3.52ns)   --->   "%icmp_ln91_12 = icmp_slt  i64 %add_ln91_12, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 591 'icmp' 'icmp_ln91_12' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 592 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_12, void %for.inc80, void %for.inc77.13" [csr_vmul.cpp:91]   --->   Operation 592 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_88 : Operation 593 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_13 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_12" [csr_vmul.cpp:95]   --->   Operation 593 'getelementptr' 'local_matrix_values_addr_13' <Predicate = (icmp_ln91_12)> <Delay = 0.00>
ST_88 : Operation 594 [2/2] (3.25ns)   --->   "%local_matrix_values_load_13 = load i10 %local_matrix_values_addr_13" [csr_vmul.cpp:95]   --->   Operation 594 'load' 'local_matrix_values_load_13' <Predicate = (icmp_ln91_12)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 595 [1/1] (0.00ns)   --->   "%local_col_indices_addr_13 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_12" [csr_vmul.cpp:95]   --->   Operation 595 'getelementptr' 'local_col_indices_addr_13' <Predicate = (icmp_ln91_12)> <Delay = 0.00>
ST_88 : Operation 596 [2/2] (3.25ns)   --->   "%local_col_indices_load_13 = load i10 %local_col_indices_addr_13" [csr_vmul.cpp:95]   --->   Operation 596 'load' 'local_col_indices_load_13' <Predicate = (icmp_ln91_12)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 89 <SV = 88> <Delay = 6.50>
ST_89 : Operation 597 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_13 = load i10 %local_matrix_values_addr_13" [csr_vmul.cpp:95]   --->   Operation 597 'load' 'local_matrix_values_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 598 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_13 = load i10 %local_col_indices_addr_13" [csr_vmul.cpp:95]   --->   Operation 598 'load' 'local_col_indices_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_89 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln95_14 = zext i10 %local_col_indices_load_13" [csr_vmul.cpp:95]   --->   Operation 599 'zext' 'zext_ln95_14' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 600 [1/1] (0.00ns)   --->   "%local_vector_addr_13 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_14" [csr_vmul.cpp:95]   --->   Operation 600 'getelementptr' 'local_vector_addr_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 601 [2/2] (3.25ns)   --->   "%local_vector_load_13 = load i10 %local_vector_addr_13" [csr_vmul.cpp:95]   --->   Operation 601 'load' 'local_vector_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 90 <SV = 89> <Delay = 3.25>
ST_90 : Operation 602 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_13 = load i10 %local_vector_addr_13" [csr_vmul.cpp:95]   --->   Operation 602 'load' 'local_vector_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 91 <SV = 90> <Delay = 5.70>
ST_91 : Operation 603 [4/4] (5.70ns)   --->   "%partial_sums_12 = fmul i32 %local_matrix_values_load_13, i32 %local_vector_load_13" [csr_vmul.cpp:95]   --->   Operation 603 'fmul' 'partial_sums_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.70>
ST_92 : Operation 604 [3/4] (5.70ns)   --->   "%partial_sums_12 = fmul i32 %local_matrix_values_load_13, i32 %local_vector_load_13" [csr_vmul.cpp:95]   --->   Operation 604 'fmul' 'partial_sums_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.70>
ST_93 : Operation 605 [2/4] (5.70ns)   --->   "%partial_sums_12 = fmul i32 %local_matrix_values_load_13, i32 %local_vector_load_13" [csr_vmul.cpp:95]   --->   Operation 605 'fmul' 'partial_sums_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 606 [1/1] (3.52ns)   --->   "%add_ln91_13 = add i64 %i_4, i64 14" [csr_vmul.cpp:91]   --->   Operation 606 'add' 'add_ln91_13' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.70>
ST_94 : Operation 607 [1/4] (5.70ns)   --->   "%partial_sums_12 = fmul i32 %local_matrix_values_load_13, i32 %local_vector_load_13" [csr_vmul.cpp:95]   --->   Operation 607 'fmul' 'partial_sums_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 608 [1/1] (3.52ns)   --->   "%icmp_ln91_13 = icmp_slt  i64 %add_ln91_13, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 608 'icmp' 'icmp_ln91_13' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 609 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_13, void %for.inc80, void %for.inc77.14" [csr_vmul.cpp:91]   --->   Operation 609 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_94 : Operation 610 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_14 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_13" [csr_vmul.cpp:95]   --->   Operation 610 'getelementptr' 'local_matrix_values_addr_14' <Predicate = (icmp_ln91_13)> <Delay = 0.00>
ST_94 : Operation 611 [2/2] (3.25ns)   --->   "%local_matrix_values_load_14 = load i10 %local_matrix_values_addr_14" [csr_vmul.cpp:95]   --->   Operation 611 'load' 'local_matrix_values_load_14' <Predicate = (icmp_ln91_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 612 [1/1] (0.00ns)   --->   "%local_col_indices_addr_14 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_13" [csr_vmul.cpp:95]   --->   Operation 612 'getelementptr' 'local_col_indices_addr_14' <Predicate = (icmp_ln91_13)> <Delay = 0.00>
ST_94 : Operation 613 [2/2] (3.25ns)   --->   "%local_col_indices_load_14 = load i10 %local_col_indices_addr_14" [csr_vmul.cpp:95]   --->   Operation 613 'load' 'local_col_indices_load_14' <Predicate = (icmp_ln91_13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 95 <SV = 94> <Delay = 6.50>
ST_95 : Operation 614 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_14 = load i10 %local_matrix_values_addr_14" [csr_vmul.cpp:95]   --->   Operation 614 'load' 'local_matrix_values_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 615 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_14 = load i10 %local_col_indices_addr_14" [csr_vmul.cpp:95]   --->   Operation 615 'load' 'local_col_indices_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_95 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln95_15 = zext i10 %local_col_indices_load_14" [csr_vmul.cpp:95]   --->   Operation 616 'zext' 'zext_ln95_15' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 617 [1/1] (0.00ns)   --->   "%local_vector_addr_14 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_15" [csr_vmul.cpp:95]   --->   Operation 617 'getelementptr' 'local_vector_addr_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 618 [2/2] (3.25ns)   --->   "%local_vector_load_14 = load i10 %local_vector_addr_14" [csr_vmul.cpp:95]   --->   Operation 618 'load' 'local_vector_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 96 <SV = 95> <Delay = 3.25>
ST_96 : Operation 619 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_14 = load i10 %local_vector_addr_14" [csr_vmul.cpp:95]   --->   Operation 619 'load' 'local_vector_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 97 <SV = 96> <Delay = 5.70>
ST_97 : Operation 620 [4/4] (5.70ns)   --->   "%partial_sums_13 = fmul i32 %local_matrix_values_load_14, i32 %local_vector_load_14" [csr_vmul.cpp:95]   --->   Operation 620 'fmul' 'partial_sums_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.70>
ST_98 : Operation 621 [3/4] (5.70ns)   --->   "%partial_sums_13 = fmul i32 %local_matrix_values_load_14, i32 %local_vector_load_14" [csr_vmul.cpp:95]   --->   Operation 621 'fmul' 'partial_sums_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.04>
ST_99 : Operation 622 [2/4] (5.70ns)   --->   "%partial_sums_13 = fmul i32 %local_matrix_values_load_14, i32 %local_vector_load_14" [csr_vmul.cpp:95]   --->   Operation 622 'fmul' 'partial_sums_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 623 [1/1] (3.52ns)   --->   "%add_ln91_14 = add i64 %i_4, i64 15" [csr_vmul.cpp:91]   --->   Operation 623 'add' 'add_ln91_14' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 624 [1/1] (3.52ns)   --->   "%icmp_ln91_14 = icmp_slt  i64 %add_ln91_14, i64 %sext_ln87" [csr_vmul.cpp:91]   --->   Operation 624 'icmp' 'icmp_ln91_14' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.70>
ST_100 : Operation 625 [1/4] (5.70ns)   --->   "%partial_sums_13 = fmul i32 %local_matrix_values_load_14, i32 %local_vector_load_14" [csr_vmul.cpp:95]   --->   Operation 625 'fmul' 'partial_sums_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 626 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln91_14, void %for.inc80, void %for.inc77.15" [csr_vmul.cpp:91]   --->   Operation 626 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_100 : Operation 627 [1/1] (0.00ns)   --->   "%local_matrix_values_addr_15 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_14" [csr_vmul.cpp:95]   --->   Operation 627 'getelementptr' 'local_matrix_values_addr_15' <Predicate = (icmp_ln91_14)> <Delay = 0.00>
ST_100 : Operation 628 [2/2] (3.25ns)   --->   "%local_matrix_values_load_15 = load i10 %local_matrix_values_addr_15" [csr_vmul.cpp:95]   --->   Operation 628 'load' 'local_matrix_values_load_15' <Predicate = (icmp_ln91_14)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 629 [1/1] (0.00ns)   --->   "%local_col_indices_addr_15 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_14" [csr_vmul.cpp:95]   --->   Operation 629 'getelementptr' 'local_col_indices_addr_15' <Predicate = (icmp_ln91_14)> <Delay = 0.00>
ST_100 : Operation 630 [2/2] (3.25ns)   --->   "%local_col_indices_load_15 = load i10 %local_col_indices_addr_15" [csr_vmul.cpp:95]   --->   Operation 630 'load' 'local_col_indices_load_15' <Predicate = (icmp_ln91_14)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>

State 101 <SV = 100> <Delay = 6.50>
ST_101 : Operation 631 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_15 = load i10 %local_matrix_values_addr_15" [csr_vmul.cpp:95]   --->   Operation 631 'load' 'local_matrix_values_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 632 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_15 = load i10 %local_col_indices_addr_15" [csr_vmul.cpp:95]   --->   Operation 632 'load' 'local_col_indices_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_101 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln95_16 = zext i10 %local_col_indices_load_15" [csr_vmul.cpp:95]   --->   Operation 633 'zext' 'zext_ln95_16' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 634 [1/1] (0.00ns)   --->   "%local_vector_addr_15 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_16" [csr_vmul.cpp:95]   --->   Operation 634 'getelementptr' 'local_vector_addr_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 635 [2/2] (3.25ns)   --->   "%local_vector_load_15 = load i10 %local_vector_addr_15" [csr_vmul.cpp:95]   --->   Operation 635 'load' 'local_vector_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 102 <SV = 101> <Delay = 3.25>
ST_102 : Operation 636 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_15 = load i10 %local_vector_addr_15" [csr_vmul.cpp:95]   --->   Operation 636 'load' 'local_vector_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 103 <SV = 102> <Delay = 5.70>
ST_103 : Operation 637 [4/4] (5.70ns)   --->   "%partial_sums_14 = fmul i32 %local_matrix_values_load_15, i32 %local_vector_load_15" [csr_vmul.cpp:95]   --->   Operation 637 'fmul' 'partial_sums_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.70>
ST_104 : Operation 638 [3/4] (5.70ns)   --->   "%partial_sums_14 = fmul i32 %local_matrix_values_load_15, i32 %local_vector_load_15" [csr_vmul.cpp:95]   --->   Operation 638 'fmul' 'partial_sums_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.70>
ST_105 : Operation 639 [2/4] (5.70ns)   --->   "%partial_sums_14 = fmul i32 %local_matrix_values_load_15, i32 %local_vector_load_15" [csr_vmul.cpp:95]   --->   Operation 639 'fmul' 'partial_sums_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.70>
ST_106 : Operation 640 [1/4] (5.70ns)   --->   "%partial_sums_14 = fmul i32 %local_matrix_values_load_15, i32 %local_vector_load_15" [csr_vmul.cpp:95]   --->   Operation 640 'fmul' 'partial_sums_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 641 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc80"   --->   Operation 641 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 107 <SV = 106> <Delay = 3.52>
ST_107 : Operation 642 [1/1] (0.00ns)   --->   "%empty_58 = phi i32 %partial_sums_14, void %for.inc77.15, i32 %empty_43, void %for.inc77.split, i32 %empty_43, void %for.inc77.1, i32 %empty_43, void %for.inc77.2, i32 %empty_43, void %for.inc77.3, i32 %empty_43, void %for.inc77.4, i32 %empty_43, void %for.inc77.5, i32 %empty_43, void %for.inc77.6, i32 %empty_43, void %for.inc77.7, i32 %empty_43, void %for.inc77.8, i32 %empty_43, void %for.inc77.9, i32 %empty_43, void %for.inc77.10, i32 %empty_43, void %for.inc77.11, i32 %empty_43, void %for.inc77.12, i32 %empty_43, void %for.inc77.13, i32 %empty_43, void %for.inc77.14"   --->   Operation 642 'phi' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 643 [1/1] (0.00ns)   --->   "%empty_59 = phi i32 %partial_sums_13, void %for.inc77.15, i32 %empty_44, void %for.inc77.split, i32 %empty_44, void %for.inc77.1, i32 %empty_44, void %for.inc77.2, i32 %empty_44, void %for.inc77.3, i32 %empty_44, void %for.inc77.4, i32 %empty_44, void %for.inc77.5, i32 %empty_44, void %for.inc77.6, i32 %empty_44, void %for.inc77.7, i32 %empty_44, void %for.inc77.8, i32 %empty_44, void %for.inc77.9, i32 %empty_44, void %for.inc77.10, i32 %empty_44, void %for.inc77.11, i32 %empty_44, void %for.inc77.12, i32 %empty_44, void %for.inc77.13, i32 %partial_sums_13, void %for.inc77.14"   --->   Operation 643 'phi' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 644 [1/1] (0.00ns)   --->   "%empty_60 = phi i32 %partial_sums_12, void %for.inc77.15, i32 %empty_45, void %for.inc77.split, i32 %empty_45, void %for.inc77.1, i32 %empty_45, void %for.inc77.2, i32 %empty_45, void %for.inc77.3, i32 %empty_45, void %for.inc77.4, i32 %empty_45, void %for.inc77.5, i32 %empty_45, void %for.inc77.6, i32 %empty_45, void %for.inc77.7, i32 %empty_45, void %for.inc77.8, i32 %empty_45, void %for.inc77.9, i32 %empty_45, void %for.inc77.10, i32 %empty_45, void %for.inc77.11, i32 %empty_45, void %for.inc77.12, i32 %partial_sums_12, void %for.inc77.13, i32 %partial_sums_12, void %for.inc77.14"   --->   Operation 644 'phi' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 645 [1/1] (0.00ns)   --->   "%empty_61 = phi i32 %partial_sums_11, void %for.inc77.15, i32 %empty_46, void %for.inc77.split, i32 %empty_46, void %for.inc77.1, i32 %empty_46, void %for.inc77.2, i32 %empty_46, void %for.inc77.3, i32 %empty_46, void %for.inc77.4, i32 %empty_46, void %for.inc77.5, i32 %empty_46, void %for.inc77.6, i32 %empty_46, void %for.inc77.7, i32 %empty_46, void %for.inc77.8, i32 %empty_46, void %for.inc77.9, i32 %empty_46, void %for.inc77.10, i32 %empty_46, void %for.inc77.11, i32 %partial_sums_11, void %for.inc77.12, i32 %partial_sums_11, void %for.inc77.13, i32 %partial_sums_11, void %for.inc77.14"   --->   Operation 645 'phi' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 646 [1/1] (0.00ns)   --->   "%empty_62 = phi i32 %partial_sums_10, void %for.inc77.15, i32 %empty_47, void %for.inc77.split, i32 %empty_47, void %for.inc77.1, i32 %empty_47, void %for.inc77.2, i32 %empty_47, void %for.inc77.3, i32 %empty_47, void %for.inc77.4, i32 %empty_47, void %for.inc77.5, i32 %empty_47, void %for.inc77.6, i32 %empty_47, void %for.inc77.7, i32 %empty_47, void %for.inc77.8, i32 %empty_47, void %for.inc77.9, i32 %empty_47, void %for.inc77.10, i32 %partial_sums_10, void %for.inc77.11, i32 %partial_sums_10, void %for.inc77.12, i32 %partial_sums_10, void %for.inc77.13, i32 %partial_sums_10, void %for.inc77.14"   --->   Operation 646 'phi' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 647 [1/1] (0.00ns)   --->   "%empty_63 = phi i32 %partial_sums_9, void %for.inc77.15, i32 %empty_48, void %for.inc77.split, i32 %empty_48, void %for.inc77.1, i32 %empty_48, void %for.inc77.2, i32 %empty_48, void %for.inc77.3, i32 %empty_48, void %for.inc77.4, i32 %empty_48, void %for.inc77.5, i32 %empty_48, void %for.inc77.6, i32 %empty_48, void %for.inc77.7, i32 %empty_48, void %for.inc77.8, i32 %empty_48, void %for.inc77.9, i32 %partial_sums_9, void %for.inc77.10, i32 %partial_sums_9, void %for.inc77.11, i32 %partial_sums_9, void %for.inc77.12, i32 %partial_sums_9, void %for.inc77.13, i32 %partial_sums_9, void %for.inc77.14"   --->   Operation 647 'phi' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 648 [1/1] (0.00ns)   --->   "%empty_64 = phi i32 %partial_sums_8, void %for.inc77.15, i32 %empty_49, void %for.inc77.split, i32 %empty_49, void %for.inc77.1, i32 %empty_49, void %for.inc77.2, i32 %empty_49, void %for.inc77.3, i32 %empty_49, void %for.inc77.4, i32 %empty_49, void %for.inc77.5, i32 %empty_49, void %for.inc77.6, i32 %empty_49, void %for.inc77.7, i32 %empty_49, void %for.inc77.8, i32 %partial_sums_8, void %for.inc77.9, i32 %partial_sums_8, void %for.inc77.10, i32 %partial_sums_8, void %for.inc77.11, i32 %partial_sums_8, void %for.inc77.12, i32 %partial_sums_8, void %for.inc77.13, i32 %partial_sums_8, void %for.inc77.14"   --->   Operation 648 'phi' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 649 [1/1] (0.00ns)   --->   "%empty_65 = phi i32 %partial_sums_7, void %for.inc77.15, i32 %empty_50, void %for.inc77.split, i32 %empty_50, void %for.inc77.1, i32 %empty_50, void %for.inc77.2, i32 %empty_50, void %for.inc77.3, i32 %empty_50, void %for.inc77.4, i32 %empty_50, void %for.inc77.5, i32 %empty_50, void %for.inc77.6, i32 %empty_50, void %for.inc77.7, i32 %partial_sums_7, void %for.inc77.8, i32 %partial_sums_7, void %for.inc77.9, i32 %partial_sums_7, void %for.inc77.10, i32 %partial_sums_7, void %for.inc77.11, i32 %partial_sums_7, void %for.inc77.12, i32 %partial_sums_7, void %for.inc77.13, i32 %partial_sums_7, void %for.inc77.14"   --->   Operation 649 'phi' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 650 [1/1] (0.00ns)   --->   "%empty_66 = phi i32 %partial_sums_6, void %for.inc77.15, i32 %empty_51, void %for.inc77.split, i32 %empty_51, void %for.inc77.1, i32 %empty_51, void %for.inc77.2, i32 %empty_51, void %for.inc77.3, i32 %empty_51, void %for.inc77.4, i32 %empty_51, void %for.inc77.5, i32 %empty_51, void %for.inc77.6, i32 %partial_sums_6, void %for.inc77.7, i32 %partial_sums_6, void %for.inc77.8, i32 %partial_sums_6, void %for.inc77.9, i32 %partial_sums_6, void %for.inc77.10, i32 %partial_sums_6, void %for.inc77.11, i32 %partial_sums_6, void %for.inc77.12, i32 %partial_sums_6, void %for.inc77.13, i32 %partial_sums_6, void %for.inc77.14"   --->   Operation 650 'phi' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 651 [1/1] (0.00ns)   --->   "%empty_67 = phi i32 %partial_sums_5, void %for.inc77.15, i32 %empty_52, void %for.inc77.split, i32 %empty_52, void %for.inc77.1, i32 %empty_52, void %for.inc77.2, i32 %empty_52, void %for.inc77.3, i32 %empty_52, void %for.inc77.4, i32 %empty_52, void %for.inc77.5, i32 %partial_sums_5, void %for.inc77.6, i32 %partial_sums_5, void %for.inc77.7, i32 %partial_sums_5, void %for.inc77.8, i32 %partial_sums_5, void %for.inc77.9, i32 %partial_sums_5, void %for.inc77.10, i32 %partial_sums_5, void %for.inc77.11, i32 %partial_sums_5, void %for.inc77.12, i32 %partial_sums_5, void %for.inc77.13, i32 %partial_sums_5, void %for.inc77.14"   --->   Operation 651 'phi' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 652 [1/1] (0.00ns)   --->   "%empty_68 = phi i32 %partial_sums_4, void %for.inc77.15, i32 %empty_53, void %for.inc77.split, i32 %empty_53, void %for.inc77.1, i32 %empty_53, void %for.inc77.2, i32 %empty_53, void %for.inc77.3, i32 %empty_53, void %for.inc77.4, i32 %partial_sums_4, void %for.inc77.5, i32 %partial_sums_4, void %for.inc77.6, i32 %partial_sums_4, void %for.inc77.7, i32 %partial_sums_4, void %for.inc77.8, i32 %partial_sums_4, void %for.inc77.9, i32 %partial_sums_4, void %for.inc77.10, i32 %partial_sums_4, void %for.inc77.11, i32 %partial_sums_4, void %for.inc77.12, i32 %partial_sums_4, void %for.inc77.13, i32 %partial_sums_4, void %for.inc77.14"   --->   Operation 652 'phi' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 653 [1/1] (0.00ns)   --->   "%empty_69 = phi i32 %partial_sums_3, void %for.inc77.15, i32 %empty_54, void %for.inc77.split, i32 %empty_54, void %for.inc77.1, i32 %empty_54, void %for.inc77.2, i32 %empty_54, void %for.inc77.3, i32 %partial_sums_3, void %for.inc77.4, i32 %partial_sums_3, void %for.inc77.5, i32 %partial_sums_3, void %for.inc77.6, i32 %partial_sums_3, void %for.inc77.7, i32 %partial_sums_3, void %for.inc77.8, i32 %partial_sums_3, void %for.inc77.9, i32 %partial_sums_3, void %for.inc77.10, i32 %partial_sums_3, void %for.inc77.11, i32 %partial_sums_3, void %for.inc77.12, i32 %partial_sums_3, void %for.inc77.13, i32 %partial_sums_3, void %for.inc77.14"   --->   Operation 653 'phi' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 654 [1/1] (0.00ns)   --->   "%empty_70 = phi i32 %partial_sums_2, void %for.inc77.15, i32 %empty_55, void %for.inc77.split, i32 %empty_55, void %for.inc77.1, i32 %empty_55, void %for.inc77.2, i32 %partial_sums_2, void %for.inc77.3, i32 %partial_sums_2, void %for.inc77.4, i32 %partial_sums_2, void %for.inc77.5, i32 %partial_sums_2, void %for.inc77.6, i32 %partial_sums_2, void %for.inc77.7, i32 %partial_sums_2, void %for.inc77.8, i32 %partial_sums_2, void %for.inc77.9, i32 %partial_sums_2, void %for.inc77.10, i32 %partial_sums_2, void %for.inc77.11, i32 %partial_sums_2, void %for.inc77.12, i32 %partial_sums_2, void %for.inc77.13, i32 %partial_sums_2, void %for.inc77.14"   --->   Operation 654 'phi' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 655 [1/1] (0.00ns)   --->   "%empty_71 = phi i32 %partial_sums_1, void %for.inc77.15, i32 %empty_56, void %for.inc77.split, i32 %empty_56, void %for.inc77.1, i32 %partial_sums_1, void %for.inc77.2, i32 %partial_sums_1, void %for.inc77.3, i32 %partial_sums_1, void %for.inc77.4, i32 %partial_sums_1, void %for.inc77.5, i32 %partial_sums_1, void %for.inc77.6, i32 %partial_sums_1, void %for.inc77.7, i32 %partial_sums_1, void %for.inc77.8, i32 %partial_sums_1, void %for.inc77.9, i32 %partial_sums_1, void %for.inc77.10, i32 %partial_sums_1, void %for.inc77.11, i32 %partial_sums_1, void %for.inc77.12, i32 %partial_sums_1, void %for.inc77.13, i32 %partial_sums_1, void %for.inc77.14"   --->   Operation 655 'phi' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 656 [1/1] (0.00ns)   --->   "%empty_72 = phi i32 %partial_sums, void %for.inc77.15, i32 %empty_57, void %for.inc77.split, i32 %partial_sums, void %for.inc77.1, i32 %partial_sums, void %for.inc77.2, i32 %partial_sums, void %for.inc77.3, i32 %partial_sums, void %for.inc77.4, i32 %partial_sums, void %for.inc77.5, i32 %partial_sums, void %for.inc77.6, i32 %partial_sums, void %for.inc77.7, i32 %partial_sums, void %for.inc77.8, i32 %partial_sums, void %for.inc77.9, i32 %partial_sums, void %for.inc77.10, i32 %partial_sums, void %for.inc77.11, i32 %partial_sums, void %for.inc77.12, i32 %partial_sums, void %for.inc77.13, i32 %partial_sums, void %for.inc77.14"   --->   Operation 656 'phi' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 657 [1/1] (3.52ns)   --->   "%add_ln87_3 = add i64 %i_4, i64 16" [csr_vmul.cpp:87]   --->   Operation 657 'add' 'add_ln87_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc77" [csr_vmul.cpp:87]   --->   Operation 658 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>

State 108 <SV = 15> <Delay = 6.50>
ST_108 : Operation 659 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_matrix_values_load_1 = load i10 %local_matrix_values_addr" [csr_vmul.cpp:95]   --->   Operation 659 'load' 'local_matrix_values_load_1' <Predicate = (icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 660 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_col_indices_load_1 = load i10 %local_col_indices_addr" [csr_vmul.cpp:95]   --->   Operation 660 'load' 'local_col_indices_load_1' <Predicate = (icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 10> <Depth = 1024> <RAM>
ST_108 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i10 %local_col_indices_load_1" [csr_vmul.cpp:95]   --->   Operation 661 'zext' 'zext_ln95_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_108 : Operation 662 [1/1] (0.00ns)   --->   "%local_vector_addr = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_1" [csr_vmul.cpp:95]   --->   Operation 662 'getelementptr' 'local_vector_addr' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_108 : Operation 663 [2/2] (3.25ns)   --->   "%local_vector_load_1 = load i10 %local_vector_addr" [csr_vmul.cpp:95]   --->   Operation 663 'load' 'local_vector_load_1' <Predicate = (icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 109 <SV = 16> <Delay = 3.25>
ST_109 : Operation 664 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_vector_load_1 = load i10 %local_vector_addr" [csr_vmul.cpp:95]   --->   Operation 664 'load' 'local_vector_load_1' <Predicate = (icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 110 <SV = 17> <Delay = 5.70>
ST_110 : Operation 665 [4/4] (5.70ns)   --->   "%mul_le = fmul i32 %local_matrix_values_load_1, i32 %local_vector_load_1" [csr_vmul.cpp:95]   --->   Operation 665 'fmul' 'mul_le' <Predicate = (icmp_ln87)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 18> <Delay = 5.70>
ST_111 : Operation 666 [3/4] (5.70ns)   --->   "%mul_le = fmul i32 %local_matrix_values_load_1, i32 %local_vector_load_1" [csr_vmul.cpp:95]   --->   Operation 666 'fmul' 'mul_le' <Predicate = (icmp_ln87)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 19> <Delay = 5.70>
ST_112 : Operation 667 [2/4] (5.70ns)   --->   "%mul_le = fmul i32 %local_matrix_values_load_1, i32 %local_vector_load_1" [csr_vmul.cpp:95]   --->   Operation 667 'fmul' 'mul_le' <Predicate = (icmp_ln87)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 20> <Delay = 5.70>
ST_113 : Operation 668 [1/4] (5.70ns)   --->   "%mul_le = fmul i32 %local_matrix_values_load_1, i32 %local_vector_load_1" [csr_vmul.cpp:95]   --->   Operation 668 'fmul' 'mul_le' <Predicate = (icmp_ln87)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 21> <Delay = 7.25>
ST_114 : Operation 669 [5/5] (7.25ns)   --->   "%phitmp = fadd i32 %mul_le, i32 0" [csr_vmul.cpp:104]   --->   Operation 669 'fadd' 'phitmp' <Predicate = (icmp_ln87)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 22> <Delay = 7.25>
ST_115 : Operation 670 [4/5] (7.25ns)   --->   "%phitmp = fadd i32 %mul_le, i32 0" [csr_vmul.cpp:104]   --->   Operation 670 'fadd' 'phitmp' <Predicate = (icmp_ln87)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 23> <Delay = 7.25>
ST_116 : Operation 671 [3/5] (7.25ns)   --->   "%phitmp = fadd i32 %mul_le, i32 0" [csr_vmul.cpp:104]   --->   Operation 671 'fadd' 'phitmp' <Predicate = (icmp_ln87)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 24> <Delay = 7.25>
ST_117 : Operation 672 [2/5] (7.25ns)   --->   "%phitmp = fadd i32 %mul_le, i32 0" [csr_vmul.cpp:104]   --->   Operation 672 'fadd' 'phitmp' <Predicate = (icmp_ln87)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 25> <Delay = 7.25>
ST_118 : Operation 673 [1/5] (7.25ns)   --->   "%phitmp = fadd i32 %mul_le, i32 0" [csr_vmul.cpp:104]   --->   Operation 673 'fadd' 'phitmp' <Predicate = (icmp_ln87)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 26> <Delay = 0.69>
ST_119 : Operation 674 [1/1] (0.69ns)   --->   "%true_sum = select i1 %icmp_ln87, i32 %phitmp, i32 0" [csr_vmul.cpp:87]   --->   Operation 674 'select' 'true_sum' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 120 <SV = 27> <Delay = 7.25>
ST_120 : Operation 675 [5/5] (7.25ns)   --->   "%true_sum_1 = fadd i32 %true_sum, i32 %empty_57" [csr_vmul.cpp:104]   --->   Operation 675 'fadd' 'true_sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 28> <Delay = 7.25>
ST_121 : Operation 676 [4/5] (7.25ns)   --->   "%true_sum_1 = fadd i32 %true_sum, i32 %empty_57" [csr_vmul.cpp:104]   --->   Operation 676 'fadd' 'true_sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 29> <Delay = 7.25>
ST_122 : Operation 677 [3/5] (7.25ns)   --->   "%true_sum_1 = fadd i32 %true_sum, i32 %empty_57" [csr_vmul.cpp:104]   --->   Operation 677 'fadd' 'true_sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 30> <Delay = 7.25>
ST_123 : Operation 678 [2/5] (7.25ns)   --->   "%true_sum_1 = fadd i32 %true_sum, i32 %empty_57" [csr_vmul.cpp:104]   --->   Operation 678 'fadd' 'true_sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 31> <Delay = 7.25>
ST_124 : Operation 679 [1/5] (7.25ns)   --->   "%true_sum_1 = fadd i32 %true_sum, i32 %empty_57" [csr_vmul.cpp:104]   --->   Operation 679 'fadd' 'true_sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 32> <Delay = 7.25>
ST_125 : Operation 680 [5/5] (7.25ns)   --->   "%true_sum_2 = fadd i32 %true_sum_1, i32 %empty_56" [csr_vmul.cpp:104]   --->   Operation 680 'fadd' 'true_sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 33> <Delay = 7.25>
ST_126 : Operation 681 [4/5] (7.25ns)   --->   "%true_sum_2 = fadd i32 %true_sum_1, i32 %empty_56" [csr_vmul.cpp:104]   --->   Operation 681 'fadd' 'true_sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 34> <Delay = 7.25>
ST_127 : Operation 682 [3/5] (7.25ns)   --->   "%true_sum_2 = fadd i32 %true_sum_1, i32 %empty_56" [csr_vmul.cpp:104]   --->   Operation 682 'fadd' 'true_sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 35> <Delay = 7.25>
ST_128 : Operation 683 [2/5] (7.25ns)   --->   "%true_sum_2 = fadd i32 %true_sum_1, i32 %empty_56" [csr_vmul.cpp:104]   --->   Operation 683 'fadd' 'true_sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 36> <Delay = 7.25>
ST_129 : Operation 684 [1/5] (7.25ns)   --->   "%true_sum_2 = fadd i32 %true_sum_1, i32 %empty_56" [csr_vmul.cpp:104]   --->   Operation 684 'fadd' 'true_sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 37> <Delay = 7.25>
ST_130 : Operation 685 [5/5] (7.25ns)   --->   "%true_sum_3 = fadd i32 %true_sum_2, i32 %empty_55" [csr_vmul.cpp:104]   --->   Operation 685 'fadd' 'true_sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 38> <Delay = 7.25>
ST_131 : Operation 686 [4/5] (7.25ns)   --->   "%true_sum_3 = fadd i32 %true_sum_2, i32 %empty_55" [csr_vmul.cpp:104]   --->   Operation 686 'fadd' 'true_sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 39> <Delay = 7.25>
ST_132 : Operation 687 [3/5] (7.25ns)   --->   "%true_sum_3 = fadd i32 %true_sum_2, i32 %empty_55" [csr_vmul.cpp:104]   --->   Operation 687 'fadd' 'true_sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 40> <Delay = 7.25>
ST_133 : Operation 688 [2/5] (7.25ns)   --->   "%true_sum_3 = fadd i32 %true_sum_2, i32 %empty_55" [csr_vmul.cpp:104]   --->   Operation 688 'fadd' 'true_sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 41> <Delay = 7.25>
ST_134 : Operation 689 [1/5] (7.25ns)   --->   "%true_sum_3 = fadd i32 %true_sum_2, i32 %empty_55" [csr_vmul.cpp:104]   --->   Operation 689 'fadd' 'true_sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 42> <Delay = 7.25>
ST_135 : Operation 690 [5/5] (7.25ns)   --->   "%true_sum_4 = fadd i32 %true_sum_3, i32 %empty_54" [csr_vmul.cpp:104]   --->   Operation 690 'fadd' 'true_sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 43> <Delay = 7.25>
ST_136 : Operation 691 [4/5] (7.25ns)   --->   "%true_sum_4 = fadd i32 %true_sum_3, i32 %empty_54" [csr_vmul.cpp:104]   --->   Operation 691 'fadd' 'true_sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 44> <Delay = 7.25>
ST_137 : Operation 692 [3/5] (7.25ns)   --->   "%true_sum_4 = fadd i32 %true_sum_3, i32 %empty_54" [csr_vmul.cpp:104]   --->   Operation 692 'fadd' 'true_sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 45> <Delay = 7.25>
ST_138 : Operation 693 [2/5] (7.25ns)   --->   "%true_sum_4 = fadd i32 %true_sum_3, i32 %empty_54" [csr_vmul.cpp:104]   --->   Operation 693 'fadd' 'true_sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 46> <Delay = 7.25>
ST_139 : Operation 694 [1/5] (7.25ns)   --->   "%true_sum_4 = fadd i32 %true_sum_3, i32 %empty_54" [csr_vmul.cpp:104]   --->   Operation 694 'fadd' 'true_sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 47> <Delay = 7.25>
ST_140 : Operation 695 [5/5] (7.25ns)   --->   "%true_sum_5 = fadd i32 %true_sum_4, i32 %empty_53" [csr_vmul.cpp:104]   --->   Operation 695 'fadd' 'true_sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 48> <Delay = 7.25>
ST_141 : Operation 696 [4/5] (7.25ns)   --->   "%true_sum_5 = fadd i32 %true_sum_4, i32 %empty_53" [csr_vmul.cpp:104]   --->   Operation 696 'fadd' 'true_sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 49> <Delay = 7.25>
ST_142 : Operation 697 [3/5] (7.25ns)   --->   "%true_sum_5 = fadd i32 %true_sum_4, i32 %empty_53" [csr_vmul.cpp:104]   --->   Operation 697 'fadd' 'true_sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 50> <Delay = 7.25>
ST_143 : Operation 698 [2/5] (7.25ns)   --->   "%true_sum_5 = fadd i32 %true_sum_4, i32 %empty_53" [csr_vmul.cpp:104]   --->   Operation 698 'fadd' 'true_sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 51> <Delay = 7.25>
ST_144 : Operation 699 [1/5] (7.25ns)   --->   "%true_sum_5 = fadd i32 %true_sum_4, i32 %empty_53" [csr_vmul.cpp:104]   --->   Operation 699 'fadd' 'true_sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 52> <Delay = 7.25>
ST_145 : Operation 700 [5/5] (7.25ns)   --->   "%true_sum_6 = fadd i32 %true_sum_5, i32 %empty_52" [csr_vmul.cpp:104]   --->   Operation 700 'fadd' 'true_sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 53> <Delay = 7.25>
ST_146 : Operation 701 [4/5] (7.25ns)   --->   "%true_sum_6 = fadd i32 %true_sum_5, i32 %empty_52" [csr_vmul.cpp:104]   --->   Operation 701 'fadd' 'true_sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 54> <Delay = 7.25>
ST_147 : Operation 702 [3/5] (7.25ns)   --->   "%true_sum_6 = fadd i32 %true_sum_5, i32 %empty_52" [csr_vmul.cpp:104]   --->   Operation 702 'fadd' 'true_sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 55> <Delay = 7.25>
ST_148 : Operation 703 [2/5] (7.25ns)   --->   "%true_sum_6 = fadd i32 %true_sum_5, i32 %empty_52" [csr_vmul.cpp:104]   --->   Operation 703 'fadd' 'true_sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 56> <Delay = 7.25>
ST_149 : Operation 704 [1/5] (7.25ns)   --->   "%true_sum_6 = fadd i32 %true_sum_5, i32 %empty_52" [csr_vmul.cpp:104]   --->   Operation 704 'fadd' 'true_sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 57> <Delay = 7.25>
ST_150 : Operation 705 [5/5] (7.25ns)   --->   "%true_sum_7 = fadd i32 %true_sum_6, i32 %empty_51" [csr_vmul.cpp:104]   --->   Operation 705 'fadd' 'true_sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 58> <Delay = 7.25>
ST_151 : Operation 706 [4/5] (7.25ns)   --->   "%true_sum_7 = fadd i32 %true_sum_6, i32 %empty_51" [csr_vmul.cpp:104]   --->   Operation 706 'fadd' 'true_sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 59> <Delay = 7.25>
ST_152 : Operation 707 [3/5] (7.25ns)   --->   "%true_sum_7 = fadd i32 %true_sum_6, i32 %empty_51" [csr_vmul.cpp:104]   --->   Operation 707 'fadd' 'true_sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 60> <Delay = 7.25>
ST_153 : Operation 708 [2/5] (7.25ns)   --->   "%true_sum_7 = fadd i32 %true_sum_6, i32 %empty_51" [csr_vmul.cpp:104]   --->   Operation 708 'fadd' 'true_sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 61> <Delay = 7.25>
ST_154 : Operation 709 [1/5] (7.25ns)   --->   "%true_sum_7 = fadd i32 %true_sum_6, i32 %empty_51" [csr_vmul.cpp:104]   --->   Operation 709 'fadd' 'true_sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 62> <Delay = 7.25>
ST_155 : Operation 710 [5/5] (7.25ns)   --->   "%true_sum_8 = fadd i32 %true_sum_7, i32 %empty_50" [csr_vmul.cpp:104]   --->   Operation 710 'fadd' 'true_sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 63> <Delay = 7.25>
ST_156 : Operation 711 [4/5] (7.25ns)   --->   "%true_sum_8 = fadd i32 %true_sum_7, i32 %empty_50" [csr_vmul.cpp:104]   --->   Operation 711 'fadd' 'true_sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 64> <Delay = 7.25>
ST_157 : Operation 712 [3/5] (7.25ns)   --->   "%true_sum_8 = fadd i32 %true_sum_7, i32 %empty_50" [csr_vmul.cpp:104]   --->   Operation 712 'fadd' 'true_sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 65> <Delay = 7.25>
ST_158 : Operation 713 [2/5] (7.25ns)   --->   "%true_sum_8 = fadd i32 %true_sum_7, i32 %empty_50" [csr_vmul.cpp:104]   --->   Operation 713 'fadd' 'true_sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 66> <Delay = 7.25>
ST_159 : Operation 714 [1/5] (7.25ns)   --->   "%true_sum_8 = fadd i32 %true_sum_7, i32 %empty_50" [csr_vmul.cpp:104]   --->   Operation 714 'fadd' 'true_sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 67> <Delay = 7.25>
ST_160 : Operation 715 [5/5] (7.25ns)   --->   "%true_sum_9 = fadd i32 %true_sum_8, i32 %empty_49" [csr_vmul.cpp:104]   --->   Operation 715 'fadd' 'true_sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 68> <Delay = 7.25>
ST_161 : Operation 716 [4/5] (7.25ns)   --->   "%true_sum_9 = fadd i32 %true_sum_8, i32 %empty_49" [csr_vmul.cpp:104]   --->   Operation 716 'fadd' 'true_sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 69> <Delay = 7.25>
ST_162 : Operation 717 [3/5] (7.25ns)   --->   "%true_sum_9 = fadd i32 %true_sum_8, i32 %empty_49" [csr_vmul.cpp:104]   --->   Operation 717 'fadd' 'true_sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 70> <Delay = 7.25>
ST_163 : Operation 718 [2/5] (7.25ns)   --->   "%true_sum_9 = fadd i32 %true_sum_8, i32 %empty_49" [csr_vmul.cpp:104]   --->   Operation 718 'fadd' 'true_sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 71> <Delay = 7.25>
ST_164 : Operation 719 [1/5] (7.25ns)   --->   "%true_sum_9 = fadd i32 %true_sum_8, i32 %empty_49" [csr_vmul.cpp:104]   --->   Operation 719 'fadd' 'true_sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 72> <Delay = 7.25>
ST_165 : Operation 720 [5/5] (7.25ns)   --->   "%true_sum_10 = fadd i32 %true_sum_9, i32 %empty_48" [csr_vmul.cpp:104]   --->   Operation 720 'fadd' 'true_sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 73> <Delay = 7.25>
ST_166 : Operation 721 [4/5] (7.25ns)   --->   "%true_sum_10 = fadd i32 %true_sum_9, i32 %empty_48" [csr_vmul.cpp:104]   --->   Operation 721 'fadd' 'true_sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 74> <Delay = 7.25>
ST_167 : Operation 722 [3/5] (7.25ns)   --->   "%true_sum_10 = fadd i32 %true_sum_9, i32 %empty_48" [csr_vmul.cpp:104]   --->   Operation 722 'fadd' 'true_sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 75> <Delay = 7.25>
ST_168 : Operation 723 [2/5] (7.25ns)   --->   "%true_sum_10 = fadd i32 %true_sum_9, i32 %empty_48" [csr_vmul.cpp:104]   --->   Operation 723 'fadd' 'true_sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 76> <Delay = 7.25>
ST_169 : Operation 724 [1/5] (7.25ns)   --->   "%true_sum_10 = fadd i32 %true_sum_9, i32 %empty_48" [csr_vmul.cpp:104]   --->   Operation 724 'fadd' 'true_sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 77> <Delay = 7.25>
ST_170 : Operation 725 [5/5] (7.25ns)   --->   "%true_sum_11 = fadd i32 %true_sum_10, i32 %empty_47" [csr_vmul.cpp:104]   --->   Operation 725 'fadd' 'true_sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 78> <Delay = 7.25>
ST_171 : Operation 726 [4/5] (7.25ns)   --->   "%true_sum_11 = fadd i32 %true_sum_10, i32 %empty_47" [csr_vmul.cpp:104]   --->   Operation 726 'fadd' 'true_sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 79> <Delay = 7.25>
ST_172 : Operation 727 [3/5] (7.25ns)   --->   "%true_sum_11 = fadd i32 %true_sum_10, i32 %empty_47" [csr_vmul.cpp:104]   --->   Operation 727 'fadd' 'true_sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 80> <Delay = 7.25>
ST_173 : Operation 728 [2/5] (7.25ns)   --->   "%true_sum_11 = fadd i32 %true_sum_10, i32 %empty_47" [csr_vmul.cpp:104]   --->   Operation 728 'fadd' 'true_sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 81> <Delay = 7.25>
ST_174 : Operation 729 [1/5] (7.25ns)   --->   "%true_sum_11 = fadd i32 %true_sum_10, i32 %empty_47" [csr_vmul.cpp:104]   --->   Operation 729 'fadd' 'true_sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 82> <Delay = 7.25>
ST_175 : Operation 730 [5/5] (7.25ns)   --->   "%true_sum_12 = fadd i32 %true_sum_11, i32 %empty_46" [csr_vmul.cpp:104]   --->   Operation 730 'fadd' 'true_sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 83> <Delay = 7.25>
ST_176 : Operation 731 [4/5] (7.25ns)   --->   "%true_sum_12 = fadd i32 %true_sum_11, i32 %empty_46" [csr_vmul.cpp:104]   --->   Operation 731 'fadd' 'true_sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 84> <Delay = 7.25>
ST_177 : Operation 732 [3/5] (7.25ns)   --->   "%true_sum_12 = fadd i32 %true_sum_11, i32 %empty_46" [csr_vmul.cpp:104]   --->   Operation 732 'fadd' 'true_sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 85> <Delay = 7.25>
ST_178 : Operation 733 [2/5] (7.25ns)   --->   "%true_sum_12 = fadd i32 %true_sum_11, i32 %empty_46" [csr_vmul.cpp:104]   --->   Operation 733 'fadd' 'true_sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 86> <Delay = 7.25>
ST_179 : Operation 734 [1/5] (7.25ns)   --->   "%true_sum_12 = fadd i32 %true_sum_11, i32 %empty_46" [csr_vmul.cpp:104]   --->   Operation 734 'fadd' 'true_sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 87> <Delay = 7.25>
ST_180 : Operation 735 [5/5] (7.25ns)   --->   "%true_sum_13 = fadd i32 %true_sum_12, i32 %empty_45" [csr_vmul.cpp:104]   --->   Operation 735 'fadd' 'true_sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 88> <Delay = 7.25>
ST_181 : Operation 736 [4/5] (7.25ns)   --->   "%true_sum_13 = fadd i32 %true_sum_12, i32 %empty_45" [csr_vmul.cpp:104]   --->   Operation 736 'fadd' 'true_sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 89> <Delay = 7.25>
ST_182 : Operation 737 [3/5] (7.25ns)   --->   "%true_sum_13 = fadd i32 %true_sum_12, i32 %empty_45" [csr_vmul.cpp:104]   --->   Operation 737 'fadd' 'true_sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 90> <Delay = 7.25>
ST_183 : Operation 738 [2/5] (7.25ns)   --->   "%true_sum_13 = fadd i32 %true_sum_12, i32 %empty_45" [csr_vmul.cpp:104]   --->   Operation 738 'fadd' 'true_sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 91> <Delay = 7.25>
ST_184 : Operation 739 [1/5] (7.25ns)   --->   "%true_sum_13 = fadd i32 %true_sum_12, i32 %empty_45" [csr_vmul.cpp:104]   --->   Operation 739 'fadd' 'true_sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 92> <Delay = 7.25>
ST_185 : Operation 740 [5/5] (7.25ns)   --->   "%true_sum_14 = fadd i32 %true_sum_13, i32 %empty_44" [csr_vmul.cpp:104]   --->   Operation 740 'fadd' 'true_sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 93> <Delay = 7.25>
ST_186 : Operation 741 [4/5] (7.25ns)   --->   "%true_sum_14 = fadd i32 %true_sum_13, i32 %empty_44" [csr_vmul.cpp:104]   --->   Operation 741 'fadd' 'true_sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 94> <Delay = 7.25>
ST_187 : Operation 742 [3/5] (7.25ns)   --->   "%true_sum_14 = fadd i32 %true_sum_13, i32 %empty_44" [csr_vmul.cpp:104]   --->   Operation 742 'fadd' 'true_sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 95> <Delay = 7.25>
ST_188 : Operation 743 [2/5] (7.25ns)   --->   "%true_sum_14 = fadd i32 %true_sum_13, i32 %empty_44" [csr_vmul.cpp:104]   --->   Operation 743 'fadd' 'true_sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 96> <Delay = 7.25>
ST_189 : Operation 744 [1/5] (7.25ns)   --->   "%true_sum_14 = fadd i32 %true_sum_13, i32 %empty_44" [csr_vmul.cpp:104]   --->   Operation 744 'fadd' 'true_sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 97> <Delay = 7.25>
ST_190 : Operation 745 [5/5] (7.25ns)   --->   "%true_sum_15 = fadd i32 %true_sum_14, i32 %empty_43" [csr_vmul.cpp:104]   --->   Operation 745 'fadd' 'true_sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 98> <Delay = 7.25>
ST_191 : Operation 746 [4/5] (7.25ns)   --->   "%true_sum_15 = fadd i32 %true_sum_14, i32 %empty_43" [csr_vmul.cpp:104]   --->   Operation 746 'fadd' 'true_sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 99> <Delay = 7.25>
ST_192 : Operation 747 [3/5] (7.25ns)   --->   "%true_sum_15 = fadd i32 %true_sum_14, i32 %empty_43" [csr_vmul.cpp:104]   --->   Operation 747 'fadd' 'true_sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 100> <Delay = 7.25>
ST_193 : Operation 748 [2/5] (7.25ns)   --->   "%true_sum_15 = fadd i32 %true_sum_14, i32 %empty_43" [csr_vmul.cpp:104]   --->   Operation 748 'fadd' 'true_sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 101> <Delay = 7.25>
ST_194 : Operation 749 [1/5] (7.25ns)   --->   "%true_sum_15 = fadd i32 %true_sum_14, i32 %empty_43" [csr_vmul.cpp:104]   --->   Operation 749 'fadd' 'true_sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 102> <Delay = 7.30>
ST_195 : Operation 750 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %true_sum_15" [csr_vmul.cpp:107]   --->   Operation 750 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 751 [1/1] (7.30ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln107, i4 15" [csr_vmul.cpp:107]   --->   Operation 751 'write' 'write_ln107' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body47" [csr_vmul.cpp:79]   --->   Operation 752 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 196 <SV = 12> <Delay = 7.30>
ST_196 : Operation 753 [5/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [csr_vmul.cpp:109]   --->   Operation 753 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 13> <Delay = 7.30>
ST_197 : Operation 754 [4/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [csr_vmul.cpp:109]   --->   Operation 754 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 14> <Delay = 7.30>
ST_198 : Operation 755 [3/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [csr_vmul.cpp:109]   --->   Operation 755 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 15> <Delay = 7.30>
ST_199 : Operation 756 [2/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [csr_vmul.cpp:109]   --->   Operation 756 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 16> <Delay = 7.30>
ST_200 : Operation 757 [1/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [csr_vmul.cpp:109]   --->   Operation 757 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 758 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [csr_vmul.cpp:109]   --->   Operation 758 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.837ns
The critical path consists of the following:
	s_axi read operation ('matrix_row_count_read', csr_vmul.cpp:44) on port 'matrix_row_count' (csr_vmul.cpp:44) [63]  (1.000 ns)
	'add' operation 32 bit ('add', csr_vmul.cpp:44) [85]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln64', csr_vmul.cpp:64) [86]  (2.552 ns)
	'select' operation 31 bit ('empty_38', csr_vmul.cpp:64) [91]  (0.733 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('BUNDLE_D_addr', csr_vmul.cpp:48) [70]  (0.000 ns)
	bus request operation ('empty_35', csr_vmul.cpp:48) on port 'BUNDLE_D' (csr_vmul.cpp:48) [73]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', csr_vmul.cpp:48) on port 'BUNDLE_D' (csr_vmul.cpp:48) [73]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', csr_vmul.cpp:48) on port 'BUNDLE_D' (csr_vmul.cpp:48) [73]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', csr_vmul.cpp:48) on port 'BUNDLE_D' (csr_vmul.cpp:48) [73]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', csr_vmul.cpp:48) on port 'BUNDLE_D' (csr_vmul.cpp:48) [73]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', csr_vmul.cpp:48) on port 'BUNDLE_D' (csr_vmul.cpp:48) [73]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', csr_vmul.cpp:48) on port 'BUNDLE_D' (csr_vmul.cpp:48) [73]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', csr_vmul.cpp:48) on port 'BUNDLE_D' (csr_vmul.cpp:48) [73]  (7.300 ns)

 <State 10>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln48', csr_vmul.cpp:48) to 'csr_vmul_Pipeline_load_vector' [74]  (4.140 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 3.254ns
The critical path consists of the following:
	'load' operation 31 bit ('row') on local variable 'row', csr_vmul.cpp:79 [111]  (0.000 ns)
	'getelementptr' operation 10 bit ('local_row_pointers_addr', csr_vmul.cpp:87) [121]  (0.000 ns)
	'load' operation 32 bit ('i', csr_vmul.cpp:87) on array 'local_row_pointers', csr_vmul.cpp:62 [122]  (3.254 ns)

 <State 13>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('i', csr_vmul.cpp:87) on array 'local_row_pointers', csr_vmul.cpp:62 [122]  (3.254 ns)

 <State 14>: 6.534ns
The critical path consists of the following:
	'load' operation 32 bit ('local_row_pointers_load') on array 'local_row_pointers', csr_vmul.cpp:62 [125]  (3.254 ns)
	'icmp' operation 1 bit ('icmp_ln87_1', csr_vmul.cpp:87) [135]  (2.593 ns)
	'select' operation 10 bit ('select_ln87', csr_vmul.cpp:87) [136]  (0.687 ns)

 <State 15>: 6.716ns
The critical path consists of the following:
	'xor' operation 10 bit ('xor_ln87', csr_vmul.cpp:87) [360]  (0.000 ns)
	'add' operation 10 bit ('add_ln87_1', csr_vmul.cpp:87) [361]  (1.731 ns)
	'add' operation 10 bit ('add_ln87_2', csr_vmul.cpp:87) [364]  (1.731 ns)
	'getelementptr' operation 10 bit ('local_matrix_values_addr', csr_vmul.cpp:95) [366]  (0.000 ns)
	'load' operation 32 bit ('local_matrix_values_load_1', csr_vmul.cpp:95) on array 'local_matrix_values', csr_vmul.cpp:70 [367]  (3.254 ns)

 <State 16>: 5.108ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln91', csr_vmul.cpp:91) [161]  (3.520 ns)
	multiplexor before 'phi' operation 32 bit ('partial_sums') with incoming values : ('partial_sums', csr_vmul.cpp:95) [342]  (1.588 ns)

 <State 17>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [167]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_1', csr_vmul.cpp:95) [169]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [170]  (3.254 ns)

 <State 18>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [170]  (3.254 ns)

 <State 19>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [171]  (5.702 ns)

 <State 20>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [171]  (5.702 ns)

 <State 21>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [171]  (5.702 ns)

 <State 22>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [171]  (5.702 ns)

 <State 23>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_2', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [179]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_2', csr_vmul.cpp:95) [181]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_2', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [182]  (3.254 ns)

 <State 24>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_2', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [182]  (3.254 ns)

 <State 25>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [183]  (5.702 ns)

 <State 26>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [183]  (5.702 ns)

 <State 27>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [183]  (5.702 ns)

 <State 28>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [183]  (5.702 ns)

 <State 29>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_3', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [191]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_3', csr_vmul.cpp:95) [193]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_3', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [194]  (3.254 ns)

 <State 30>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_3', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [194]  (3.254 ns)

 <State 31>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [195]  (5.702 ns)

 <State 32>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [195]  (5.702 ns)

 <State 33>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [195]  (5.702 ns)

 <State 34>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [195]  (5.702 ns)

 <State 35>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_4', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [203]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_4', csr_vmul.cpp:95) [205]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_4', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [206]  (3.254 ns)

 <State 36>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_4', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [206]  (3.254 ns)

 <State 37>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [207]  (5.702 ns)

 <State 38>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [207]  (5.702 ns)

 <State 39>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [207]  (5.702 ns)

 <State 40>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [207]  (5.702 ns)

 <State 41>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_5', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [215]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_5', csr_vmul.cpp:95) [217]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_5', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [218]  (3.254 ns)

 <State 42>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_5', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [218]  (3.254 ns)

 <State 43>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [219]  (5.702 ns)

 <State 44>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [219]  (5.702 ns)

 <State 45>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [219]  (5.702 ns)

 <State 46>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [219]  (5.702 ns)

 <State 47>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_6', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [227]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_6', csr_vmul.cpp:95) [229]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_6', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [230]  (3.254 ns)

 <State 48>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_6', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [230]  (3.254 ns)

 <State 49>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [231]  (5.702 ns)

 <State 50>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [231]  (5.702 ns)

 <State 51>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [231]  (5.702 ns)

 <State 52>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [231]  (5.702 ns)

 <State 53>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_7', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [239]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_7', csr_vmul.cpp:95) [241]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_7', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [242]  (3.254 ns)

 <State 54>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_7', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [242]  (3.254 ns)

 <State 55>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [243]  (5.702 ns)

 <State 56>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [243]  (5.702 ns)

 <State 57>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [243]  (5.702 ns)

 <State 58>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [243]  (5.702 ns)

 <State 59>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_8', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [251]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_8', csr_vmul.cpp:95) [253]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_8', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [254]  (3.254 ns)

 <State 60>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_8', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [254]  (3.254 ns)

 <State 61>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [255]  (5.702 ns)

 <State 62>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [255]  (5.702 ns)

 <State 63>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [255]  (5.702 ns)

 <State 64>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [255]  (5.702 ns)

 <State 65>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_9', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [263]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_9', csr_vmul.cpp:95) [265]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_9', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [266]  (3.254 ns)

 <State 66>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_9', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [266]  (3.254 ns)

 <State 67>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [267]  (5.702 ns)

 <State 68>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [267]  (5.702 ns)

 <State 69>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [267]  (5.702 ns)

 <State 70>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [267]  (5.702 ns)

 <State 71>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_10', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [275]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_10', csr_vmul.cpp:95) [277]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_10', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [278]  (3.254 ns)

 <State 72>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_10', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [278]  (3.254 ns)

 <State 73>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [279]  (5.702 ns)

 <State 74>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [279]  (5.702 ns)

 <State 75>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [279]  (5.702 ns)

 <State 76>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [279]  (5.702 ns)

 <State 77>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_11', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [287]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_11', csr_vmul.cpp:95) [289]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_11', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [290]  (3.254 ns)

 <State 78>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_11', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [290]  (3.254 ns)

 <State 79>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [291]  (5.702 ns)

 <State 80>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [291]  (5.702 ns)

 <State 81>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [291]  (5.702 ns)

 <State 82>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [291]  (5.702 ns)

 <State 83>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_12', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [299]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_12', csr_vmul.cpp:95) [301]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_12', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [302]  (3.254 ns)

 <State 84>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_12', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [302]  (3.254 ns)

 <State 85>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [303]  (5.702 ns)

 <State 86>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [303]  (5.702 ns)

 <State 87>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [303]  (5.702 ns)

 <State 88>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [303]  (5.702 ns)

 <State 89>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_13', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [311]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_13', csr_vmul.cpp:95) [313]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_13', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [314]  (3.254 ns)

 <State 90>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_13', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [314]  (3.254 ns)

 <State 91>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [315]  (5.702 ns)

 <State 92>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [315]  (5.702 ns)

 <State 93>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [315]  (5.702 ns)

 <State 94>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [315]  (5.702 ns)

 <State 95>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_14', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [323]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_14', csr_vmul.cpp:95) [325]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_14', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [326]  (3.254 ns)

 <State 96>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_14', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [326]  (3.254 ns)

 <State 97>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [327]  (5.702 ns)

 <State 98>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [327]  (5.702 ns)

 <State 99>: 7.040ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln91_14', csr_vmul.cpp:91) [328]  (3.520 ns)
	'icmp' operation 1 bit ('icmp_ln91_14', csr_vmul.cpp:91) [329]  (3.520 ns)

 <State 100>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [327]  (5.702 ns)

 <State 101>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_15', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [335]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr_15', csr_vmul.cpp:95) [337]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_15', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [338]  (3.254 ns)

 <State 102>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_15', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [338]  (3.254 ns)

 <State 103>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [339]  (5.702 ns)

 <State 104>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [339]  (5.702 ns)

 <State 105>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [339]  (5.702 ns)

 <State 106>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('partial_sums', csr_vmul.cpp:95) [339]  (5.702 ns)

 <State 107>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln87_3', csr_vmul.cpp:87) [357]  (3.520 ns)

 <State 108>: 6.508ns
The critical path consists of the following:
	'load' operation 10 bit ('local_col_indices_load_1', csr_vmul.cpp:95) on array 'local_col_indices', csr_vmul.cpp:54 [369]  (3.254 ns)
	'getelementptr' operation 10 bit ('local_vector_addr', csr_vmul.cpp:95) [371]  (0.000 ns)
	'load' operation 32 bit ('local_vector_load_1', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [372]  (3.254 ns)

 <State 109>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('local_vector_load_1', csr_vmul.cpp:95) on array 'local_vector', csr_vmul.cpp:46 [372]  (3.254 ns)

 <State 110>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_le', csr_vmul.cpp:95) [373]  (5.702 ns)

 <State 111>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_le', csr_vmul.cpp:95) [373]  (5.702 ns)

 <State 112>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_le', csr_vmul.cpp:95) [373]  (5.702 ns)

 <State 113>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_le', csr_vmul.cpp:95) [373]  (5.702 ns)

 <State 114>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('phitmp', csr_vmul.cpp:104) [374]  (7.256 ns)

 <State 115>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('phitmp', csr_vmul.cpp:104) [374]  (7.256 ns)

 <State 116>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('phitmp', csr_vmul.cpp:104) [374]  (7.256 ns)

 <State 117>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('phitmp', csr_vmul.cpp:104) [374]  (7.256 ns)

 <State 118>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('phitmp', csr_vmul.cpp:104) [374]  (7.256 ns)

 <State 119>: 0.698ns
The critical path consists of the following:
	'select' operation 32 bit ('true_sum', csr_vmul.cpp:87) [375]  (0.698 ns)

 <State 120>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [376]  (7.256 ns)

 <State 121>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [376]  (7.256 ns)

 <State 122>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [376]  (7.256 ns)

 <State 123>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [376]  (7.256 ns)

 <State 124>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [376]  (7.256 ns)

 <State 125>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [377]  (7.256 ns)

 <State 126>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [377]  (7.256 ns)

 <State 127>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [377]  (7.256 ns)

 <State 128>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [377]  (7.256 ns)

 <State 129>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [377]  (7.256 ns)

 <State 130>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [378]  (7.256 ns)

 <State 131>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [378]  (7.256 ns)

 <State 132>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [378]  (7.256 ns)

 <State 133>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [378]  (7.256 ns)

 <State 134>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [378]  (7.256 ns)

 <State 135>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [379]  (7.256 ns)

 <State 136>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [379]  (7.256 ns)

 <State 137>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [379]  (7.256 ns)

 <State 138>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [379]  (7.256 ns)

 <State 139>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [379]  (7.256 ns)

 <State 140>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [380]  (7.256 ns)

 <State 141>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [380]  (7.256 ns)

 <State 142>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [380]  (7.256 ns)

 <State 143>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [380]  (7.256 ns)

 <State 144>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [380]  (7.256 ns)

 <State 145>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [381]  (7.256 ns)

 <State 146>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [381]  (7.256 ns)

 <State 147>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [381]  (7.256 ns)

 <State 148>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [381]  (7.256 ns)

 <State 149>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [381]  (7.256 ns)

 <State 150>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [382]  (7.256 ns)

 <State 151>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [382]  (7.256 ns)

 <State 152>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [382]  (7.256 ns)

 <State 153>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [382]  (7.256 ns)

 <State 154>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [382]  (7.256 ns)

 <State 155>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [383]  (7.256 ns)

 <State 156>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [383]  (7.256 ns)

 <State 157>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [383]  (7.256 ns)

 <State 158>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [383]  (7.256 ns)

 <State 159>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [383]  (7.256 ns)

 <State 160>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [384]  (7.256 ns)

 <State 161>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [384]  (7.256 ns)

 <State 162>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [384]  (7.256 ns)

 <State 163>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [384]  (7.256 ns)

 <State 164>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [384]  (7.256 ns)

 <State 165>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [385]  (7.256 ns)

 <State 166>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [385]  (7.256 ns)

 <State 167>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [385]  (7.256 ns)

 <State 168>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [385]  (7.256 ns)

 <State 169>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [385]  (7.256 ns)

 <State 170>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [386]  (7.256 ns)

 <State 171>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [386]  (7.256 ns)

 <State 172>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [386]  (7.256 ns)

 <State 173>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [386]  (7.256 ns)

 <State 174>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [386]  (7.256 ns)

 <State 175>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [387]  (7.256 ns)

 <State 176>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [387]  (7.256 ns)

 <State 177>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [387]  (7.256 ns)

 <State 178>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [387]  (7.256 ns)

 <State 179>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [387]  (7.256 ns)

 <State 180>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [388]  (7.256 ns)

 <State 181>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [388]  (7.256 ns)

 <State 182>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [388]  (7.256 ns)

 <State 183>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [388]  (7.256 ns)

 <State 184>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [388]  (7.256 ns)

 <State 185>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [389]  (7.256 ns)

 <State 186>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [389]  (7.256 ns)

 <State 187>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [389]  (7.256 ns)

 <State 188>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [389]  (7.256 ns)

 <State 189>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [389]  (7.256 ns)

 <State 190>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [390]  (7.256 ns)

 <State 191>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [390]  (7.256 ns)

 <State 192>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [390]  (7.256 ns)

 <State 193>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [390]  (7.256 ns)

 <State 194>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('true_sum', csr_vmul.cpp:104) [390]  (7.256 ns)

 <State 195>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln107', csr_vmul.cpp:107) on port 'gmem' (csr_vmul.cpp:107) [392]  (7.300 ns)

 <State 196>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_73', csr_vmul.cpp:109) on port 'gmem' (csr_vmul.cpp:109) [396]  (7.300 ns)

 <State 197>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_73', csr_vmul.cpp:109) on port 'gmem' (csr_vmul.cpp:109) [396]  (7.300 ns)

 <State 198>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_73', csr_vmul.cpp:109) on port 'gmem' (csr_vmul.cpp:109) [396]  (7.300 ns)

 <State 199>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_73', csr_vmul.cpp:109) on port 'gmem' (csr_vmul.cpp:109) [396]  (7.300 ns)

 <State 200>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_73', csr_vmul.cpp:109) on port 'gmem' (csr_vmul.cpp:109) [396]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
