

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5'
================================================================
* Date:           Fri Sep 27 19:12:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3003|     3003|  13.649 us|  13.649 us|  3003|  3003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_4_VITIS_LOOP_68_5  |     3001|     3001|         3|          1|          1|  3000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      181|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      558|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      558|      253|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln67_1_fu_420_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln67_fu_443_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln68_1_fu_617_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln68_fu_799_p2         |         +|   0|  0|  15|           8|           5|
    |add_ln72_1_fu_753_p2       |         +|   0|  0|  20|          13|          13|
    |add_ln72_fu_689_p2         |         +|   0|  0|  20|          13|          13|
    |sub_ln72_fu_669_p2         |         -|   0|  0|  20|          13|          13|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln67_fu_414_p2        |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln68_fu_449_p2        |      icmp|   0|  0|  12|           4|           2|
    |or_ln72_fu_743_p2          |        or|   0|  0|   5|           5|           1|
    |select_ln67_1_fu_455_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln67_fu_644_p3      |    select|   0|  0|   8|           1|           1|
    |select_ln68_fu_623_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 181|          97|          75|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   12|         24|
    |gmem1_blk_n_R                          |   9|          2|    1|          2|
    |i_fu_168                               |   9|          2|    8|         16|
    |indvar69_fu_164                        |   9|          2|    4|          8|
    |indvar_flatten6_fu_172                 |   9|          2|   12|         24|
    |j_fu_160                               |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   47|         94|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_168                          |   8|   0|    8|          0|
    |icmp_ln68_reg_847                 |   1|   0|    1|          0|
    |indvar69_fu_164                   |   4|   0|    4|          0|
    |indvar_flatten6_fu_172            |  12|   0|   12|          0|
    |j_fu_160                          |   8|   0|    8|          0|
    |select_ln67_1_reg_852             |   8|   0|    8|          0|
    |trunc_ln69_10_reg_913             |  32|   0|   32|          0|
    |trunc_ln69_11_reg_918             |  32|   0|   32|          0|
    |trunc_ln69_12_reg_923             |  32|   0|   32|          0|
    |trunc_ln69_13_reg_928             |  32|   0|   32|          0|
    |trunc_ln69_14_reg_933             |  32|   0|   32|          0|
    |trunc_ln69_1_reg_863              |  32|   0|   32|          0|
    |trunc_ln69_2_reg_868              |  32|   0|   32|          0|
    |trunc_ln69_3_reg_873              |  32|   0|   32|          0|
    |trunc_ln69_4_reg_878              |  32|   0|   32|          0|
    |trunc_ln69_5_reg_883              |  32|   0|   32|          0|
    |trunc_ln69_6_reg_888              |  32|   0|   32|          0|
    |trunc_ln69_7_reg_893              |  32|   0|   32|          0|
    |trunc_ln69_8_reg_898              |  32|   0|   32|          0|
    |trunc_ln69_9_reg_903              |  32|   0|   32|          0|
    |trunc_ln69_reg_858                |  32|   0|   32|          0|
    |trunc_ln69_s_reg_908              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 558|   0|  558|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                                gmem1|       pointer|
|sext_ln67             |   in|   58|     ap_none|                                            sext_ln67|        scalar|
|v1_address0           |  out|   13|   ap_memory|                                                   v1|         array|
|v1_ce0                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_we0                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_d0                 |  out|   32|   ap_memory|                                                   v1|         array|
|v1_address1           |  out|   13|   ap_memory|                                                   v1|         array|
|v1_ce1                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_we1                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_d1                 |  out|   32|   ap_memory|                                                   v1|         array|
|v1_1_address0         |  out|   13|   ap_memory|                                                 v1_1|         array|
|v1_1_ce0              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_we0              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_d0               |  out|   32|   ap_memory|                                                 v1_1|         array|
|v1_1_address1         |  out|   13|   ap_memory|                                                 v1_1|         array|
|v1_1_ce1              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_we1              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_d1               |  out|   32|   ap_memory|                                                 v1_1|         array|
|v1_2_address0         |  out|   13|   ap_memory|                                                 v1_2|         array|
|v1_2_ce0              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_we0              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_d0               |  out|   32|   ap_memory|                                                 v1_2|         array|
|v1_2_address1         |  out|   13|   ap_memory|                                                 v1_2|         array|
|v1_2_ce1              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_we1              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_d1               |  out|   32|   ap_memory|                                                 v1_2|         array|
|v1_3_address0         |  out|   13|   ap_memory|                                                 v1_3|         array|
|v1_3_ce0              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_we0              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_d0               |  out|   32|   ap_memory|                                                 v1_3|         array|
|v1_3_address1         |  out|   13|   ap_memory|                                                 v1_3|         array|
|v1_3_ce1              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_we1              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_d1               |  out|   32|   ap_memory|                                                 v1_3|         array|
|v1_4_address0         |  out|   13|   ap_memory|                                                 v1_4|         array|
|v1_4_ce0              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_we0              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_d0               |  out|   32|   ap_memory|                                                 v1_4|         array|
|v1_4_address1         |  out|   13|   ap_memory|                                                 v1_4|         array|
|v1_4_ce1              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_we1              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_d1               |  out|   32|   ap_memory|                                                 v1_4|         array|
|v1_5_address0         |  out|   13|   ap_memory|                                                 v1_5|         array|
|v1_5_ce0              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_we0              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_d0               |  out|   32|   ap_memory|                                                 v1_5|         array|
|v1_5_address1         |  out|   13|   ap_memory|                                                 v1_5|         array|
|v1_5_ce1              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_we1              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_d1               |  out|   32|   ap_memory|                                                 v1_5|         array|
|v1_6_address0         |  out|   13|   ap_memory|                                                 v1_6|         array|
|v1_6_ce0              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_we0              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_d0               |  out|   32|   ap_memory|                                                 v1_6|         array|
|v1_6_address1         |  out|   13|   ap_memory|                                                 v1_6|         array|
|v1_6_ce1              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_we1              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_d1               |  out|   32|   ap_memory|                                                 v1_6|         array|
|v1_7_address0         |  out|   13|   ap_memory|                                                 v1_7|         array|
|v1_7_ce0              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_we0              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_d0               |  out|   32|   ap_memory|                                                 v1_7|         array|
|v1_7_address1         |  out|   13|   ap_memory|                                                 v1_7|         array|
|v1_7_ce1              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_we1              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_d1               |  out|   32|   ap_memory|                                                 v1_7|         array|
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

