pinDriven=> chip/tile0/rst_n_f_reg__0_rep__0/C locDriven=> SLICE_X84Y299
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1555
pinDriven=> chip/tile0/cgni_blk2/data/elements_in_array_f[2]_i_1__44/I1 locDriven=> SLICE_X81Y214
driverPin=> chip/tile0/cgni_blk2/data/elements_in_array_f_reg[1]/Q locDriver=> SLICE_X82Y214
delay=> 104
pinDriven=> chip/tile0/cgni_blk3/data/head_ptr_f[1]_i_2/I1 locDriven=> SLICE_X77Y263
driverPin=> chip/tile0/cgni_blk3/data/head_ptr_f_reg[1]/Q locDriver=> SLICE_X77Y263
delay=> 179
pinDriven=> chip/tile0/cgno_blk1/count_f_reg[1]/C locDriven=> SLICE_X73Y213
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1561
pinDriven=> chip/tile0/cgno_blk2/count_f_reg[4]/C locDriven=> SLICE_X77Y232
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1580
pinDriven=> chip/tile0/cgno_blk3/is_two_or_more_f_i_2__1/I4 locDriven=> SLICE_X76Y216
driverPin=> chip/tile0/cgno_blk3/count_f_reg[4]/Q locDriver=> SLICE_X75Y215
delay=> 148
pinDriven=> chip/tile0/g_ariane_core.core/wake_up_cnt_q_reg[8]_i_1/DI[7] locDriven=> SLICE_X73Y214
driverPin=> chip/tile0/g_ariane_core.core/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/cycle_q[33]_i_1/I0 locDriven=> SLICE_X116Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[40]_i_2/O[0] locDriver=> SLICE_X118Y189
delay=> 225
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/cycle_q[63]_i_2/I2 locDriven=> SLICE_X118Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[63]_i_2/O locDriver=> SLICE_X116Y191
delay=> 338
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[24]_i_2/CI_TOP locDriven=> SLICE_X118Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[3]/CE locDriven=> SLICE_X118Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/cycle_q[63]_i_1/O locDriver=> SLICE_X117Y188
delay=> 378
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[54]/CE locDriven=> SLICE_X117Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/cycle_q[63]_i_1/O locDriver=> SLICE_X117Y188
delay=> 492
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[8]_i_2/DI[0] locDriven=> SLICE_X118Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dcsr_q[ebreaks]_i_17/I1 locDriven=> SLICE_X124Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mcause_q_reg[13]/Q locDriver=> SLICE_X124Y170
delay=> 47
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dcsr_q_reg[ebreaks]_i_6/I1 locDriven=> SLICE_X123Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dcsr_q[ebreaks]_i_10/O locDriver=> SLICE_X123Y170
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/debug_mode_q_inv_i_2/I2 locDriven=> SLICE_X115Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[cause][8]_i_4/CO[5] locDriver=> SLICE_X117Y171
delay=> 304
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dpc_q_reg[23]/D locDriven=> SLICE_X119Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[23]_i_1/O locDriver=> SLICE_X119Y173
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dpc_q_reg[46]/D locDriven=> SLICE_X114Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[46]_i_1/O locDriver=> SLICE_X114Y175
delay=> 24
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dscratch0_q_reg[10]/D locDriven=> SLICE_X121Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[10]_i_1/O locDriver=> SLICE_X118Y172
delay=> 290
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dscratch0_q_reg[33]/D locDriven=> SLICE_X114Y186
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[33]_i_1/O locDriver=> SLICE_X115Y190
delay=> 362
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dscratch0_q_reg[56]/D locDriven=> SLICE_X115Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[56]_i_1/O locDriver=> SLICE_X117Y193
delay=> 421
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dscratch1_q_reg[20]/D locDriven=> SLICE_X121Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[20]_i_1/O locDriver=> SLICE_X121Y188
delay=> 306
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dscratch1_q_reg[43]/D locDriven=> SLICE_X114Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[43]_i_1/O locDriver=> SLICE_X112Y188
delay=> 352
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dscratch1_q_reg[8]/D locDriven=> SLICE_X123Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[8]_i_1/O locDriver=> SLICE_X122Y181
delay=> 674
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/fcsr_q[fprec][1]_i_22/I4 locDriven=> SLICE_X124Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mideleg_q_reg[1]/Q locDriver=> SLICE_X127Y169
delay=> 562
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/fcsr_q[fprec][3]_i_23/I0 locDriven=> SLICE_X120Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[ppn][3]/Q locDriver=> SLICE_X119Y169
delay=> 138
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/fcsr_q[fprec][5]_i_26/I1 locDriven=> SLICE_X124Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[fs][0]/Q locDriver=> SLICE_X121Y167
delay=> 436
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/fcsr_q_reg[fprec][5]/D locDriven=> SLICE_X123Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][5]_i_1/O locDriver=> SLICE_X115Y167
delay=> 786
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/instret_q_reg[15]_i_1/S[3] locDriven=> SLICE_X119Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/instret_q_reg[11]/Q locDriver=> SLICE_X119Y185
delay=> 70
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/instret_q_reg[31]_i_1/DI[3] locDriven=> SLICE_X119Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/instret_q_reg[47]_i_1/DI[7] locDriven=> SLICE_X119Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/instret_q_reg[62]/CLR locDriven=> SLICE_X119Y191
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1195
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/issue_q[sbe][ex][cause][2]_i_3/I0 locDriven=> SLICE_X125Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/issue_q[sbe][ex][cause][2]_i_6/O locDriver=> SLICE_X122Y169
delay=> 362
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mcause_q[12]_i_1/I0 locDriven=> SLICE_X125Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mcause_q[63]_i_3/O locDriver=> SLICE_X118Y168
delay=> 516
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mcause_q_reg[19]/CLR locDriven=> SLICE_X119Y172
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1177
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mcause_q_reg[41]/CLR locDriven=> SLICE_X117Y180
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1202
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mcause_q_reg[6]/CLR locDriven=> SLICE_X123Y178
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1195
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mcounteren_q_reg[29]/CLR locDriven=> SLICE_X123Y175
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1188
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mem[31][27]_i_14/I4 locDriven=> SLICE_X120Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[ppn][27]/Q locDriver=> SLICE_X119Y178
delay=> 303
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mem[31][58]_i_14/I1 locDriven=> SLICE_X115Y195
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/dcsr_q[ebreaku]_i_7/O locDriver=> SLICE_X114Y186
delay=> 405
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mepc_q_reg[23]/CLR locDriven=> SLICE_X120Y174
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1178
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mepc_q_reg[46]/CLR locDriven=> SLICE_X114Y179
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1116
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mideleg_q_reg[5]/CLR locDriven=> SLICE_X127Y169
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mscratch_q_reg[16]/CLR locDriven=> SLICE_X123Y175
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1188
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mscratch_q_reg[39]/CLR locDriven=> SLICE_X117Y179
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1166
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mscratch_q_reg[61]/CLR locDriven=> SLICE_X116Y181
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q[mprv]_i_31/I5 locDriven=> SLICE_X125Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mcounteren_q_reg[4]/Q locDriver=> SLICE_X125Y170
delay=> 166
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q[sie]_i_4/I1 locDriven=> SLICE_X118Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q[sie]_i_7/O locDriver=> SLICE_X114Y168
delay=> 282
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[spie]/CE locDriven=> SLICE_X121Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_1/O locDriver=> SLICE_X118Y171
delay=> 259
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[wpri4][40]/CLR locDriven=> SLICE_X113Y186
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1151
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mtval_q_reg[10]/CLR locDriven=> SLICE_X127Y172
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1220
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mtval_q_reg[33]/CLR locDriven=> SLICE_X121Y179
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1164
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mtval_q_reg[56]/CLR locDriven=> SLICE_X116Y181
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1209
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mtvec_q_reg[21]/C locDriven=> SLICE_X123Y174
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1878
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mtvec_q_reg[44]/C locDriven=> SLICE_X118Y176
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1855
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mtvec_q_reg[9]/C locDriven=> SLICE_X125Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1870
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[15]_i_4/I2 locDriven=> SLICE_X113Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_q_reg[16]_i_16/O[6] locDriver=> SLICE_X112Y170
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[21]_i_3/I1 locDriven=> SLICE_X108Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[63]_i_17/O locDriver=> SLICE_X112Y167
delay=> 266
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[27]_i_6/I1 locDriven=> SLICE_X120Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O locDriver=> SLICE_X115Y164
delay=> 609
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[33]_i_7/I0 locDriven=> SLICE_X113Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q_reg[33]/Q locDriver=> SLICE_X115Y185
delay=> 291
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[40]_i_15/I0 locDriven=> SLICE_X114Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dpc_q_reg[40]/Q locDriver=> SLICE_X114Y176
delay=> 169
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[46]_i_4/I0 locDriven=> SLICE_X110Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/i__i_4/O locDriver=> SLICE_X115Y169
delay=> 677
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[51]_i_4/I2 locDriven=> SLICE_X113Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_q_reg[56]_i_16/O[2] locDriver=> SLICE_X112Y175
delay=> 117
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[57]_i_6/I3 locDriven=> SLICE_X112Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3/O locDriver=> SLICE_X114Y165
delay=> 955
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[62]_i_7/I0 locDriven=> SLICE_X112Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mtvec_q_reg[62]/Q locDriver=> SLICE_X116Y179
delay=> 265
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/perf_counter_q[2825][63]_i_1/I2 locDriven=> SLICE_X124Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2825][63]_i_3/O locDriver=> SLICE_X129Y193
delay=> 513
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[ppn][1]/CLR locDriven=> SLICE_X117Y168
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[ppn][42]/CLR locDriven=> SLICE_X115Y177
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1106
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/scause_q_reg[10]/CLR locDriven=> SLICE_X124Y172
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1196
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/scause_q_reg[33]/CLR locDriven=> SLICE_X118Y179
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1176
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/scause_q_reg[56]/CLR locDriven=> SLICE_X116Y179
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1167
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/scounteren_q_reg[20]/CLR locDriven=> SLICE_X121Y176
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1171
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/sepc_q_reg[13]/C locDriven=> SLICE_X119Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1858
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/sepc_q_reg[36]/C locDriven=> SLICE_X116Y177
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1858
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/sepc_q_reg[59]/C locDriven=> SLICE_X117Y177
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1856
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/sscratch_q_reg[22]/CLR locDriven=> SLICE_X123Y179
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1181
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/sscratch_q_reg[45]/CLR locDriven=> SLICE_X114Y187
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stval_q[63]_i_3/I2 locDriven=> SLICE_X119Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_8/O locDriver=> SLICE_X118Y167
delay=> 148
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stval_q_reg[31]/C locDriven=> SLICE_X127Y177
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1894
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stval_q_reg[54]/C locDriven=> SLICE_X115Y180
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1790
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[16]_i_20/I0 locDriven=> SLICE_X124Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mcause_q_reg[16]/Q locDriver=> SLICE_X124Y175
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[22]_i_11/I3 locDriven=> SLICE_X122Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[sum]_i_13/O locDriver=> SLICE_X124Y169
delay=> 861
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[25]_i_17/I3 locDriven=> SLICE_X118Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/priv_lvl_q_reg[1]/Q locDriver=> SLICE_X119Y168
delay=> 765
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[29]_i_9/I2 locDriven=> SLICE_X121Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dscratch1_q_reg[29]/Q locDriver=> SLICE_X121Y178
delay=> 98
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[33]_i_16/I4 locDriven=> SLICE_X116Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[sum]_i_13/O locDriver=> SLICE_X124Y169
delay=> 724
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[38]_i_10/I5 locDriven=> SLICE_X110Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[38]_i_16/O locDriver=> SLICE_X114Y181
delay=> 347
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[42]_i_13/I4 locDriven=> SLICE_X116Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[sum]_i_13/O locDriver=> SLICE_X124Y169
delay=> 441
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[47]_i_11/I4 locDriven=> SLICE_X114Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_35/O locDriver=> SLICE_X123Y169
delay=> 1130
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[55]_i_5/I1 locDriven=> SLICE_X113Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[wpri4][55]/Q locDriver=> SLICE_X114Y186
delay=> 203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[62]_i_19/I2 locDriven=> SLICE_X117Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/debug_mode_q_reg_inv/Q locDriver=> SLICE_X116Y169
delay=> 411
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[9]_i_21/I0 locDriven=> SLICE_X126Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mepc_q_reg[9]/Q locDriver=> SLICE_X120Y171
delay=> 329
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q_reg[21]/C locDriven=> SLICE_X120Y177
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1859
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q_reg[37]/CLR locDriven=> SLICE_X112Y185
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q_reg[5]/CLR locDriven=> SLICE_X120Y172
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1162
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_5/I5 locDriven=> SLICE_X123Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_10/O locDriver=> SLICE_X125Y166
delay=> 228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/dcsr_q[ebreakm]_i_10/I0 locDriven=> SLICE_X120Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/dcsr_q[ebreakm]_i_16/O locDriver=> SLICE_X116Y184
delay=> 264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/dcsr_q[step]_i_4/I3 locDriven=> SLICE_X123Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][7]/Q locDriver=> SLICE_X120Y164
delay=> 367
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][0]_i_21/I1 locDriven=> SLICE_X120Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_36/O locDriver=> SLICE_X124Y169
delay=> 861
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][2]_i_5/I5 locDriven=> SLICE_X123Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fflags][4]_i_6/O locDriver=> SLICE_X126Y167
delay=> 373
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][6]_i_10/I2 locDriven=> SLICE_X123Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_8/O locDriver=> SLICE_X125Y167
delay=> 440
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/icache_q[0]_i_1/I3 locDriven=> SLICE_X124Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mideleg_q[9]_i_2/O locDriver=> SLICE_X127Y167
delay=> 517
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][14]_i_6/I3 locDriven=> SLICE_X122Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mprv]_i_6/O locDriver=> SLICE_X120Y167
delay=> 768
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][20]_i_3/I0 locDriven=> SLICE_X121Y195
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[20]_i_3/O locDriver=> SLICE_X117Y184
delay=> 349
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][25]_i_13/I2 locDriven=> SLICE_X118Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/scause_q_reg[25]/Q locDriver=> SLICE_X118Y181
delay=> 105
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][28]_i_9/I1 locDriven=> SLICE_X120Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[wpri3][5]/Q locDriver=> SLICE_X121Y180
delay=> 218
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][34]_i_9/I3 locDriven=> SLICE_X112Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dpc_q_reg[34]/Q locDriver=> SLICE_X113Y177
delay=> 297
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][40]_i_9/I0 locDriven=> SLICE_X114Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_10/O locDriver=> SLICE_X123Y169
delay=> 1169
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][45]_i_9/I5 locDriven=> SLICE_X112Y186
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][1]_i_9/O locDriver=> SLICE_X118Y182
delay=> 591
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][50]_i_3/I0 locDriven=> SLICE_X121Y194
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][50]_i_6/O locDriver=> SLICE_X119Y193
delay=> 169
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][54]_i_6/I3 locDriven=> SLICE_X114Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][54]_i_10/O locDriver=> SLICE_X117Y192
delay=> 216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][59]_i_6/I3 locDriven=> SLICE_X117Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][59]_i_9/O locDriver=> SLICE_X117Y193
delay=> 249
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][7]_i_3/I1 locDriven=> SLICE_X111Y194
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_2/O locDriver=> SLICE_X114Y165
delay=> 730
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mie_q[11]_i_6/I3 locDriven=> SLICE_X124Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]/Q locDriver=> SLICE_X122Y165
delay=> 190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_11/I2 locDriven=> SLICE_X122Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[16]_i_6/O locDriver=> SLICE_X123Y169
delay=> 343
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_35/I0 locDriven=> SLICE_X123Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[16]_i_11/O locDriver=> SLICE_X122Y168
delay=> 205
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_19/I5 locDriven=> SLICE_X119Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/scause_q[1]_i_4/O locDriver=> SLICE_X123Y166
delay=> 318
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[sum]_i_35/I3 locDriven=> SLICE_X125Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]/Q locDriver=> SLICE_X117Y166
delay=> 537
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2823][63]_i_3/I1 locDriven=> SLICE_X127Y195
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]/Q locDriver=> SLICE_X122Y166
delay=> 1465
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2832][63]_i_6/I5 locDriven=> SLICE_X123Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2832][63]_i_8/O locDriver=> SLICE_X124Y165
delay=> 184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/scause_q[1]_i_8/I3 locDriven=> SLICE_X123Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]/Q locDriver=> SLICE_X124Y164
delay=> 164
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[10]_i_9/I3 locDriven=> SLICE_X124Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/sepc_q_reg[10]/Q locDriver=> SLICE_X118Y172
delay=> 271
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[16]_i_4/I4 locDriven=> SLICE_X115Y186
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mprv]_i_6/O locDriver=> SLICE_X120Y167
delay=> 650
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[21]_i_3/I3 locDriven=> SLICE_X121Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/stvec_q_reg[21]_i_7/O locDriver=> SLICE_X122Y174
delay=> 333
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[24]_i_4/I2 locDriven=> SLICE_X120Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[24]_i_10/O locDriver=> SLICE_X120Y184
delay=> 159
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[27]_i_11/I4 locDriven=> SLICE_X120Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][4]_i_13/O locDriver=> SLICE_X123Y176
delay=> 527
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[29]_i_6/I4 locDriven=> SLICE_X120Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[9]_i_6/O locDriver=> SLICE_X122Y177
delay=> 203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[32]_i_7/I3 locDriven=> SLICE_X111Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/dpc_q_reg[32]/Q locDriver=> SLICE_X114Y175
delay=> 423
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[36]_i_10/I0 locDriven=> SLICE_X117Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_35/O locDriver=> SLICE_X123Y169
delay=> 957
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[39]_i_10/I3 locDriven=> SLICE_X117Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_21/O locDriver=> SLICE_X113Y186
delay=> 519
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[41]_i_8/I3 locDriven=> SLICE_X111Y186
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/dcsr_q[ebreaku]_i_7/O locDriver=> SLICE_X114Y186
delay=> 333
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[44]_i_8/I4 locDriven=> SLICE_X117Y190
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_35/O locDriver=> SLICE_X123Y169
delay=> 905
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[47]_i_4/I5 locDriven=> SLICE_X117Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[47]_i_9/O locDriver=> SLICE_X117Y189
delay=> 146
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[50]_i_10/I4 locDriven=> SLICE_X113Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][1]_i_9/O locDriver=> SLICE_X118Y182
delay=> 834
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[52]_i_4/I5 locDriven=> SLICE_X116Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_16/O locDriver=> SLICE_X121Y179
delay=> 881
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[54]_i_9/I4 locDriven=> SLICE_X117Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_37/O locDriver=> SLICE_X125Y169
delay=> 970
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[57]_i_4/I1 locDriven=> SLICE_X121Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_4/O locDriver=> SLICE_X124Y173
delay=> 1474
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[59]_i_8/I1 locDriven=> SLICE_X117Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[59]/Q locDriver=> SLICE_X117Y193
delay=> 226
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[62]_i_13/I1 locDriven=> SLICE_X113Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][1]_i_14/O locDriver=> SLICE_X119Y175
delay=> 625
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[63]_i_8/I3 locDriven=> SLICE_X128Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]/Q locDriver=> SLICE_X122Y165
delay=> 698
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[9]_i_17/I4 locDriven=> SLICE_X125Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[9]_i_29/O locDriver=> SLICE_X126Y169
delay=> 232
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.fpu_rm_q_reg[0]/C locDriven=> SLICE_X89Y128
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1741
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_a_q_reg[24]/C locDriven=> SLICE_X100Y125
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1778
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_a_q_reg[47]/C locDriven=> SLICE_X86Y116
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1738
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_b_q_reg[11]/C locDriven=> SLICE_X88Y113
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1750
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_b_q_reg[34]/C locDriven=> SLICE_X85Y116
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1602
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_b_q_reg[57]/C locDriven=> SLICE_X85Y119
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1603
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_c_q_reg[21]/C locDriven=> SLICE_X99Y121
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1784
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_c_q_reg[44]/C locDriven=> SLICE_X107Y109
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1811
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_c_q_reg[9]/C locDriven=> SLICE_X97Y105
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1795
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_11/I4 locDriven=> SLICE_X91Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/O[5] locDriver=> SLICE_X91Y107
delay=> 135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_21/I2 locDriven=> SLICE_X88Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_24/O locDriver=> SLICE_X86Y108
delay=> 157
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0]/CLR locDriven=> SLICE_X89Y113
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1151
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][25]/CLR locDriven=> SLICE_X91Y107
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][19]/CLR locDriven=> SLICE_X86Y110
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1133
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][12]/CLR locDriven=> SLICE_X94Y106
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][6]/CLR locDriven=> SLICE_X95Y103
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1169
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q_reg[1][0]/D locDriven=> SLICE_X94Y108
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][0]_i_1__0/O locDriver=> SLICE_X88Y107
delay=> 545
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][0]/CLR locDriven=> SLICE_X92Y108
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1173
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_12/I2 locDriven=> SLICE_X91Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][7]/Q locDriver=> SLICE_X93Y107
delay=> 334
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q[1][mantissa][22]_i_2/I1 locDriven=> SLICE_X90Y108
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_9/O locDriver=> SLICE_X87Y107
delay=> 275
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_104__0/I4 locDriven=> SLICE_X90Y108
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][0]_i_3__0/O locDriver=> SLICE_X92Y108
delay=> 283
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_11__0/I4 locDriven=> SLICE_X92Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_47__0/O locDriver=> SLICE_X90Y106
delay=> 289
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_24__0/I2 locDriven=> SLICE_X93Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_70__0/O locDriver=> SLICE_X90Y104
delay=> 234
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_46__0/I1 locDriven=> SLICE_X92Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_2/O locDriver=> SLICE_X90Y108
delay=> 283
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_68__0/I3 locDriven=> SLICE_X89Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][0]_i_29__0/O locDriver=> SLICE_X92Y104
delay=> 203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_88__0/I3 locDriven=> SLICE_X92Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][17]/Q locDriver=> SLICE_X90Y105
delay=> 126
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][0]_i_13__0/I1 locDriven=> SLICE_X93Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][4]_i_1__0/O locDriver=> SLICE_X90Y108
delay=> 413
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][0]_i_8/I0 locDriven=> SLICE_X94Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/DSP_OUTPUT_INST/P[0] locDriver=> DSP48E2_X2Y43
delay=> 874
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][1]_i_1__0/I0 locDriven=> SLICE_X96Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_i_3/CO[4] locDriver=> SLICE_X94Y113
delay=> 338
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][29]_i_1__0/I2 locDriven=> SLICE_X96Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2__0/O[5] locDriver=> SLICE_X94Y107
delay=> 222
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][39]_i_1__0/I2 locDriven=> SLICE_X96Y108
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]_i_2__0/O[7] locDriver=> SLICE_X94Y108
delay=> 135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][47]_i_6/I2 locDriven=> SLICE_X94Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_19__0/O locDriver=> SLICE_X93Y107
delay=> 185
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][57]_i_1__0/I0 locDriven=> SLICE_X96Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_i_3/CO[4] locDriver=> SLICE_X94Y113
delay=> 254
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][71]_i_1__0/I1 locDriven=> SLICE_X96Y112
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_2__0/O locDriver=> SLICE_X91Y111
delay=> 386
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][11]/CE locDriven=> SLICE_X96Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1__0/O locDriver=> SLICE_X92Y126
delay=> 662
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2__0/DI[0] locDriven=> SLICE_X94Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/DSP_OUTPUT_INST/P[14] locDriver=> DSP48E2_X2Y43
delay=> 761
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2__0/S[2] locDriven=> SLICE_X95Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][32]_i_8__0/O locDriver=> SLICE_X95Y107
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]/CE locDriven=> SLICE_X96Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1__0/O locDriver=> SLICE_X92Y126
delay=> 504
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2__0/DI[6] locDriven=> SLICE_X95Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]/CE locDriven=> SLICE_X96Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1__0/O locDriver=> SLICE_X92Y126
delay=> 945
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][8]_i_2__0/DI[6] locDriven=> SLICE_X95Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][5]_i_1/I4 locDriven=> SLICE_X93Y108
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][5]_i_2__0/O locDriver=> SLICE_X92Y110
delay=> 305
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]/C locDriven=> SLICE_X92Y126
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1770
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_196/I4 locDriven=> SLICE_X104Y108
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_82/O locDriver=> SLICE_X103Y109
delay=> 192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_215/I3 locDriven=> SLICE_X103Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_342/O locDriver=> SLICE_X104Y104
delay=> 149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_316/I2 locDriven=> SLICE_X108Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_134/O locDriver=> SLICE_X101Y104
delay=> 318
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_343/I5 locDriven=> SLICE_X105Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_393/O locDriver=> SLICE_X104Y107
delay=> 226
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_384/I1 locDriven=> SLICE_X105Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_76/O locDriver=> SLICE_X102Y105
delay=> 269
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_5/I1 locDriven=> SLICE_X110Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_3__0/O locDriver=> SLICE_X101Y129
delay=> 552
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][2]_i_29/I4 locDriven=> SLICE_X104Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_79/O locDriver=> SLICE_X102Y108
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][2]_i_8/I4 locDriven=> SLICE_X108Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[7][sbe][result][30]_i_27/O[2] locDriver=> SLICE_X106Y115
delay=> 261
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][15]_i_57/I0 locDriven=> SLICE_X99Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_156/O locDriver=> SLICE_X98Y110
delay=> 236
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][15]_i_78/I1 locDriven=> SLICE_X102Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_135/O locDriver=> SLICE_X101Y105
delay=> 173
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][23]_i_62/I1 locDriven=> SLICE_X102Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][2]_i_21/O locDriver=> SLICE_X101Y110
delay=> 153
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][23]_i_84/I4 locDriven=> SLICE_X100Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_118/O locDriver=> SLICE_X99Y111
delay=> 377
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][28]_i_11/I4 locDriven=> SLICE_X110Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_valid_q_reg[1]/Q locDriver=> SLICE_X92Y126
delay=> 1341
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][30]_i_98/I1 locDriven=> SLICE_X102Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][2]_i_26/O locDriver=> SLICE_X97Y110
delay=> 245
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_118/I2 locDriven=> SLICE_X99Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_194/O locDriver=> SLICE_X99Y111
delay=> 47
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_138/I0 locDriven=> SLICE_X102Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_374/O locDriver=> SLICE_X100Y102
delay=> 261
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_157/I0 locDriven=> SLICE_X101Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_378/O locDriver=> SLICE_X99Y111
delay=> 224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_174/I4 locDriven=> SLICE_X101Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_155/O locDriver=> SLICE_X98Y108
delay=> 231
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_192/I0 locDriven=> SLICE_X99Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_205/O locDriver=> SLICE_X99Y110
delay=> 199
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_210/I3 locDriven=> SLICE_X100Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_155/O locDriver=> SLICE_X98Y108
delay=> 241
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_52/I4 locDriven=> SLICE_X104Y108
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_93/O locDriver=> SLICE_X105Y108
delay=> 283
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_80/I4 locDriven=> SLICE_X100Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_136/O locDriver=> SLICE_X101Y104
delay=> 167
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][32]_i_9/I0 locDriven=> SLICE_X91Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/mem_q[7][sbe][result][32]_i_15/O locDriver=> SLICE_X84Y132
delay=> 533
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][48]_i_12/I4 locDriven=> SLICE_X91Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][48]/Q locDriver=> SLICE_X109Y90
delay=> 694
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][7]_i_20/I0 locDriven=> SLICE_X106Y112
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][2]_i_11/O locDriver=> SLICE_X104Y109
delay=> 278
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][7]_i_62/I0 locDriven=> SLICE_X106Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_198/O locDriver=> SLICE_X105Y106
delay=> 113
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][7]_i_83/I0 locDriven=> SLICE_X102Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_148/O locDriver=> SLICE_X101Y103
delay=> 149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry/DI[6] locDriven=> SLICE_X100Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry_i_2/O locDriver=> SLICE_X99Y106
delay=> 154
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3__0_carry__0_i_1/I1 locDriven=> SLICE_X101Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][9]/Q locDriver=> SLICE_X93Y111
delay=> 330
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_16/I1 locDriven=> SLICE_X98Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_29/O locDriver=> SLICE_X98Y107
delay=> 44
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_33/I2 locDriven=> SLICE_X98Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][16]/Q locDriver=> SLICE_X96Y105
delay=> 277
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_52/I0 locDriven=> SLICE_X98Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_58/O locDriver=> SLICE_X98Y105
delay=> 175
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_i_9__0/I2 locDriven=> SLICE_X88Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][23]/Q locDriver=> SLICE_X92Y110
delay=> 316
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_i_33__0/I1 locDriven=> SLICE_X84Y108
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][3]/Q locDriver=> SLICE_X91Y107
delay=> 847
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_1__0/I0 locDriven=> SLICE_X91Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_valid_q[1]_i_2__0/O locDriver=> SLICE_X91Y127
delay=> 144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][23]/D locDriven=> SLICE_X87Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][0][23]_i_1/O locDriver=> SLICE_X100Y123
delay=> 702
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][46]/D locDriven=> SLICE_X87Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][0][46]_i_1/O locDriver=> SLICE_X95Y122
delay=> 1367
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][10]/D locDriven=> SLICE_X87Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][1][10]_i_1/O locDriver=> SLICE_X89Y111
delay=> 385
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][33]/D locDriven=> SLICE_X88Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][1][33]_i_1/O locDriver=> SLICE_X84Y118
delay=> 616
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][56]/D locDriven=> SLICE_X107Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][1][56]_i_1/O locDriver=> SLICE_X85Y118
delay=> 1404
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][20]/D locDriven=> SLICE_X95Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][2][20]_i_1/O locDriver=> SLICE_X91Y106
delay=> 282
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][43]/D locDriven=> SLICE_X99Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][2][43]_i_1/O locDriver=> SLICE_X104Y111
delay=> 387
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][8]/D locDriven=> SLICE_X97Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][2][8]_i_1/O locDriver=> SLICE_X99Y121
delay=> 572
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][6]_i_1/I1 locDriven=> SLICE_X102Y99
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_diff_q_reg[1][7]_i_1/O[5] locDriver=> SLICE_X106Y101
delay=> 310
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q_reg[1][7]_i_2/S[6] locDriven=> SLICE_X102Y99
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_diff_q_reg[1][12]_i_1/O[4] locDriver=> SLICE_X106Y102
delay=> 358
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_diff_q[1][7]_i_11/I2 locDriven=> SLICE_X106Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][58]/Q locDriver=> SLICE_X103Y104
delay=> 324
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_diff_q_reg[1][12]_i_1/CI locDriven=> SLICE_X106Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_diff_q_reg[1][7]_i_1/CO[7] locDriver=> SLICE_X106Y101
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q[1][12]_i_4/I2 locDriven=> SLICE_X109Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][62]/Q locDriver=> SLICE_X106Y101
delay=> 223
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q[1][7]_i_19/I0 locDriven=> SLICE_X106Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][3]/Q locDriver=> SLICE_X98Y102
delay=> 451
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][3]/C locDriven=> SLICE_X105Y97
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1793
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_18/I1 locDriven=> SLICE_X88Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][47]/Q locDriver=> SLICE_X87Y105
delay=> 197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q[1][sign]_i_1/I5 locDriven=> SLICE_X101Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q[1][sign]_i_4/O locDriver=> SLICE_X100Y100
delay=> 109
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][51]/CE locDriven=> SLICE_X101Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1/O locDriver=> SLICE_X92Y126
delay=> 1205
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_stat_q[1][NV]_i_28/I3 locDriven=> SLICE_X98Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][33]/Q locDriver=> SLICE_X99Y103
delay=> 232
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_101/I1 locDriven=> SLICE_X93Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_121/O locDriver=> SLICE_X98Y98
delay=> 253
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_121/I1 locDriven=> SLICE_X98Y98
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_166/O locDriver=> SLICE_X99Y100
delay=> 205
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_138/I3 locDriven=> SLICE_X98Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][2]_i_1/O locDriver=> SLICE_X100Y97
delay=> 224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_156/I1 locDriven=> SLICE_X93Y99
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_197/O locDriver=> SLICE_X95Y100
delay=> 154
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_171/I5 locDriven=> SLICE_X96Y99
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_201/O locDriver=> SLICE_X94Y100
delay=> 156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_19/I1 locDriven=> SLICE_X98Y95
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_68/O locDriver=> SLICE_X99Y99
delay=> 265
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_24/I5 locDriven=> SLICE_X95Y96
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_39/O locDriver=> SLICE_X98Y98
delay=> 220
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_43/I5 locDriven=> SLICE_X98Y96
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_126/O locDriver=> SLICE_X99Y98
delay=> 158
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_61/I0 locDriven=> SLICE_X101Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][162]_i_31/O locDriver=> SLICE_X101Y99
delay=> 100
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_81/I3 locDriven=> SLICE_X95Y94
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_50/O locDriver=> SLICE_X97Y98
delay=> 236
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][0]_i_12/I0 locDriven=> SLICE_X92Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][0]_i_22/O locDriver=> SLICE_X95Y99
delay=> 234
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][0]_i_3/I0 locDriven=> SLICE_X91Y91
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/DSP_OUTPUT_INST/P[5] locDriver=> DSP48E2_X2Y37
delay=> 707
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][105]_i_1/I3 locDriven=> SLICE_X105Y95
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_4/CO[0] locDriver=> SLICE_X106Y100
delay=> 238
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][105]_i_38/I2 locDriven=> SLICE_X96Y96
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][105]_i_47/O locDriver=> SLICE_X95Y98
delay=> 153
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][105]_i_58/I4 locDriven=> SLICE_X85Y99
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][37]/Q locDriver=> SLICE_X87Y101
delay=> 634
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][112]_i_5/I1 locDriven=> SLICE_X110Y96
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_3/CO[2] locDriver=> SLICE_X91Y101
delay=> 571
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][113]_i_33/I3 locDriven=> SLICE_X88Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/DSP_OUTPUT_INST/P[34] locDriver=> DSP48E2_X2Y42
delay=> 743
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][113]_i_58/I0 locDriven=> SLICE_X85Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][50]/Q locDriver=> SLICE_X89Y103
delay=> 776
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][113]_i_72/I4 locDriven=> SLICE_X85Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][43]/Q locDriver=> SLICE_X88Y104
delay=> 643
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][120]_i_9/I1 locDriven=> SLICE_X110Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_3/CO[2] locDriver=> SLICE_X91Y101
delay=> 568
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][122]_i_1/I2 locDriven=> SLICE_X108Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q[1]_i_2/O locDriver=> SLICE_X105Y98
delay=> 291
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][129]_i_20/I0 locDriven=> SLICE_X97Y96
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_8/O locDriver=> SLICE_X100Y97
delay=> 231
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][137]_i_10/I0 locDriven=> SLICE_X107Y99
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][162]_i_32/O locDriver=> SLICE_X101Y100
delay=> 392
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][13]_i_1/I1 locDriven=> SLICE_X101Y91
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_5/O[1] locDriver=> SLICE_X107Y103
delay=> 556
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][145]_i_21/I0 locDriven=> SLICE_X98Y96
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_142/O locDriver=> SLICE_X100Y99
delay=> 197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][152]_i_3/I1 locDriven=> SLICE_X110Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_3/CO[2] locDriver=> SLICE_X91Y101
delay=> 595
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][154]_i_1/I4 locDriven=> SLICE_X106Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_i_2/O[0] locDriver=> SLICE_X107Y102
delay=> 175
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][15]_i_8/I0 locDriven=> SLICE_X91Y92
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/DSP_OUTPUT_INST/P[8] locDriver=> DSP48E2_X2Y37
delay=> 741
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][161]_i_6/I0 locDriven=> SLICE_X107Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][80]_i_2/O locDriver=> SLICE_X99Y100
delay=> 649
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][162]_i_27/I0 locDriven=> SLICE_X88Y98
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/DSP_OUTPUT_INST/P[39] locDriver=> DSP48E2_X2Y36
delay=> 674
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_10/I2 locDriven=> SLICE_X91Y93
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_1/O locDriver=> SLICE_X99Y100
delay=> 859
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][26]_i_1/I1 locDriven=> SLICE_X101Y92
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_5/O[1] locDriver=> SLICE_X107Y103
delay=> 566
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][31]_i_5/I0 locDriven=> SLICE_X91Y94
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/DSP_OUTPUT_INST/P[10] locDriver=> DSP48E2_X2Y39
delay=> 595
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][39]_i_13/I3 locDriven=> SLICE_X95Y95
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_8/O locDriver=> SLICE_X100Y97
delay=> 350
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][45]_i_1/I2 locDriven=> SLICE_X101Y95
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_3/CO[2] locDriver=> SLICE_X91Y101
delay=> 410
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][4]_i_1/I4 locDriven=> SLICE_X101Y90
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][80]_i_2/O locDriver=> SLICE_X99Y100
delay=> 815
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][55]_i_28/I0 locDriven=> SLICE_X95Y94
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][113]_i_39/O locDriver=> SLICE_X97Y98
delay=> 173
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][59]_i_1/I3 locDriven=> SLICE_X102Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_6/O[1] locDriver=> SLICE_X103Y103
delay=> 355
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][63]_i_25/I4 locDriven=> SLICE_X95Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_3/O locDriver=> SLICE_X98Y95
delay=> 326
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][66]_i_1/I4 locDriven=> SLICE_X101Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][80]_i_2/O locDriver=> SLICE_X99Y100
delay=> 226
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][71]_i_25/I4 locDriven=> SLICE_X88Y96
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/DSP_OUTPUT_INST/P[8] locDriver=> DSP48E2_X2Y41
delay=> 801
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][75]_i_1/I0 locDriven=> SLICE_X104Y98
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_i_2/O[3] locDriver=> SLICE_X91Y100
delay=> 462
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][79]_i_25/I5 locDriven=> SLICE_X88Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/DSP_OUTPUT_INST/P[32] locDriver=> DSP48E2_X2Y36
delay=> 704
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][81]_i_1/I0 locDriven=> SLICE_X107Y91
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_3/O[1] locDriver=> SLICE_X91Y101
delay=> 628
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][89]_i_16/I2 locDriven=> SLICE_X103Y93
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_12/O locDriver=> SLICE_X98Y95
delay=> 252
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][96]_i_3/I2 locDriven=> SLICE_X110Y94
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]_i_2/O[6] locDriver=> SLICE_X107Y94
delay=> 281
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][97]_i_31/I0 locDriven=> SLICE_X88Y99
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/DSP_OUTPUT_INST/P[14] locDriver=> DSP48E2_X2Y42
delay=> 710
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][103]/D locDriven=> SLICE_X105Y95
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][103]_i_1/O locDriver=> SLICE_X105Y95
delay=> 23
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][106]/CE locDriven=> SLICE_X105Y96
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1/O locDriver=> SLICE_X92Y126
delay=> 1153
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][120]_i_2/DI[2] locDriven=> SLICE_X110Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][129]/D locDriven=> SLICE_X109Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][129]_i_1/O locDriver=> SLICE_X109Y97
delay=> 24
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]_i_2/DI[0] locDriven=> SLICE_X107Y99
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][145]_i_3/CI_TOP locDriven=> SLICE_X103Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_i_3/S[6] locDriven=> SLICE_X103Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][153]_i_13/O locDriver=> SLICE_X103Y101
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_i_3/DI[6] locDriven=> SLICE_X103Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_6/DI[0] locDriven=> SLICE_X103Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]/CE locDriven=> SLICE_X101Y92
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1/O locDriver=> SLICE_X92Y126
delay=> 1701
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][34]/D locDriven=> SLICE_X101Y94
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][34]_i_1/O locDriver=> SLICE_X101Y94
delay=> 23
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2/DI[2] locDriven=> SLICE_X91Y96
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_3/O[7] locDriver=> SLICE_X88Y93
delay=> 334
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][55]_i_2/S[0] locDriven=> SLICE_X91Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][55]_i_11/O locDriver=> SLICE_X91Y97
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_i_3/DI[0] locDriven=> SLICE_X88Y95
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/DSP_OUTPUT_INST/P[32] locDriver=> DSP48E2_X2Y39
delay=> 673
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]/CE locDriven=> SLICE_X101Y98
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1/O locDriver=> SLICE_X92Y126
delay=> 1139
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][80]_i_3/DI[2] locDriven=> SLICE_X106Y99
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][89]_i_3/S[0] locDriven=> SLICE_X103Y93
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][89]_i_19/O locDriver=> SLICE_X103Y93
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]_i_3/DI[0] locDriven=> SLICE_X103Y94
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]_i_4/O[7] locDriver=> SLICE_X88Y99
delay=> 578
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][11]_i_2/I3 locDriven=> SLICE_X104Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][1]/Q locDriver=> SLICE_X100Y103
delay=> 265
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][6]_i_2/I0 locDriven=> SLICE_X105Y98
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][5]_i_2/O locDriver=> SLICE_X105Y97
delay=> 98
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q_reg[1][8]/CLR locDriven=> SLICE_X105Y100
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][exponent][10]_i_24/I1 locDriven=> SLICE_X103Y91
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_14/O locDriver=> SLICE_X101Y85
delay=> 256
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][exponent][10]_i_46/I1 locDriven=> SLICE_X105Y92
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q_reg[1][3]/Q locDriver=> SLICE_X105Y99
delay=> 341
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][15]_i_16/I3 locDriven=> SLICE_X104Y86
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][15]_i_36/O locDriver=> SLICE_X104Y87
delay=> 93
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][15]_i_36/I0 locDriven=> SLICE_X104Y87
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_65/O locDriver=> SLICE_X102Y88
delay=> 172
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][15]_i_6/I5 locDriven=> SLICE_X110Y86
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][15]_i_12/O locDriver=> SLICE_X103Y86
delay=> 311
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_12/I0 locDriven=> SLICE_X102Y85
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_22/O locDriver=> SLICE_X104Y90
delay=> 339
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_31/I0 locDriven=> SLICE_X104Y85
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_111/O locDriver=> SLICE_X99Y84
delay=> 280
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_49/I5 locDriven=> SLICE_X100Y85
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_32/O locDriver=> SLICE_X104Y88
delay=> 368
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_73/I1 locDriven=> SLICE_X98Y84
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_22/O locDriver=> SLICE_X104Y90
delay=> 420
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][31]_i_19/I4 locDriven=> SLICE_X99Y85
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_39/O locDriver=> SLICE_X96Y86
delay=> 269
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][31]_i_41/I1 locDriven=> SLICE_X96Y83
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_68/O locDriver=> SLICE_X99Y90
delay=> 350
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][31]_i_59/I1 locDriven=> SLICE_X96Y86
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_68/O locDriver=> SLICE_X99Y90
delay=> 402
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][31]_i_77/I4 locDriven=> SLICE_X97Y82
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_98/O locDriver=> SLICE_X95Y90
delay=> 329
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][39]_i_18/I4 locDriven=> SLICE_X104Y84
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_34/O locDriver=> SLICE_X105Y81
delay=> 340
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][39]_i_4/I4 locDriven=> SLICE_X110Y89
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_14/O locDriver=> SLICE_X101Y85
delay=> 578
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][39]_i_59/I3 locDriven=> SLICE_X94Y86
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][39]_i_68/O locDriver=> SLICE_X100Y86
delay=> 293
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_100/I1 locDriven=> SLICE_X100Y84
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_62/O locDriver=> SLICE_X100Y90
delay=> 243
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_27/I4 locDriven=> SLICE_X103Y85
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][15]_i_30/O locDriver=> SLICE_X100Y86
delay=> 161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_48/I3 locDriven=> SLICE_X104Y89
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_22/O locDriver=> SLICE_X104Y90
delay=> 168
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_68/I5 locDriven=> SLICE_X99Y90
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q_reg[1][2]/Q locDriver=> SLICE_X98Y98
delay=> 333
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_9/I0 locDriven=> SLICE_X110Y90
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][OF]_i_5/CO[6] locDriver=> SLICE_X103Y92
delay=> 392
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_107/I1 locDriven=> SLICE_X100Y86
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_216/O locDriver=> SLICE_X100Y87
delay=> 106
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_13/I1 locDriven=> SLICE_X105Y90
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_14/O locDriver=> SLICE_X101Y85
delay=> 307
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_148/I1 locDriven=> SLICE_X99Y86
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][26]/Q locDriver=> SLICE_X101Y92
delay=> 410
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_163/I5 locDriven=> SLICE_X97Y85
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][21]/Q locDriver=> SLICE_X101Y92
delay=> 446
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_184/I0 locDriven=> SLICE_X98Y90
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][126]/Q locDriver=> SLICE_X108Y97
delay=> 358
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_218/I3 locDriven=> SLICE_X100Y96
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][69]/Q locDriver=> SLICE_X104Y97
delay=> 198
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_236/I3 locDriven=> SLICE_X99Y87
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][139]/Q locDriver=> SLICE_X106Y100
delay=> 452
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_258/I0 locDriven=> SLICE_X103Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][6]/Q locDriver=> SLICE_X105Y96
delay=> 320
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_279/I1 locDriven=> SLICE_X97Y92
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]/Q locDriver=> SLICE_X102Y94
delay=> 279
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_303/I0 locDriven=> SLICE_X99Y95
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]/Q locDriver=> SLICE_X101Y98
delay=> 204
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_55/I2 locDriven=> SLICE_X99Y92
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][14]/Q locDriver=> SLICE_X101Y91
delay=> 246
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_88/I1 locDriven=> SLICE_X97Y84
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_62/O locDriver=> SLICE_X100Y90
delay=> 403
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][7]_i_13/I3 locDriven=> SLICE_X103Y83
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][7]_i_26/O locDriver=> SLICE_X99Y85
delay=> 276
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][7]_i_33/I1 locDriven=> SLICE_X103Y83
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_32/O locDriver=> SLICE_X104Y88
delay=> 428
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_101/I3 locDriven=> SLICE_X107Y87
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_12/O locDriver=> SLICE_X103Y86
delay=> 206
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_117/I2 locDriven=> SLICE_X106Y85
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_12/O locDriver=> SLICE_X102Y86
delay=> 475
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_136/I1 locDriven=> SLICE_X98Y82
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_97/O locDriver=> SLICE_X100Y83
delay=> 182
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_151/I3 locDriven=> SLICE_X102Y82
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_14/O locDriver=> SLICE_X101Y85
delay=> 264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_168/I5 locDriven=> SLICE_X101Y80
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_249/O locDriver=> SLICE_X99Y80
delay=> 103
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_185/I1 locDriven=> SLICE_X100Y82
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_260/O locDriver=> SLICE_X101Y84
delay=> 151
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_206/I2 locDriven=> SLICE_X101Y83
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_65/O locDriver=> SLICE_X100Y84
delay=> 327
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_224/I5 locDriven=> SLICE_X103Y80
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_24/O locDriver=> SLICE_X101Y80
delay=> 157
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_241/I2 locDriven=> SLICE_X102Y83
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_219/O locDriver=> SLICE_X102Y83
delay=> 50
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_261/I0 locDriven=> SLICE_X101Y79
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][39]_i_51/O locDriver=> SLICE_X99Y81
delay=> 164
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_39/I2 locDriven=> SLICE_X106Y88
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_12/O locDriver=> SLICE_X102Y86
delay=> 381
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_56/I2 locDriven=> SLICE_X106Y87
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_111/O locDriver=> SLICE_X107Y86
delay=> 146
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_72/I5 locDriven=> SLICE_X104Y82
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_13/O locDriver=> SLICE_X98Y81
delay=> 264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_89/I3 locDriven=> SLICE_X100Y82
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_78/O locDriver=> SLICE_X100Y82
delay=> 74
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][10]_i_27/DI[2] locDriven=> SLICE_X104Y92
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][9]/Q locDriver=> SLICE_X105Y103
delay=> 433
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][17]/D locDriven=> SLICE_X111Y87
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][17]_i_1/O locDriver=> SLICE_X111Y87
delay=> 22
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][31]_i_2/S[0] locDriven=> SLICE_X110Y88
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][31]_i_10/O locDriver=> SLICE_X110Y88
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][47]_i_2/S[4] locDriven=> SLICE_X110Y90
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_6/O locDriver=> SLICE_X110Y90
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][51]_i_3/DI[6] locDriven=> SLICE_X110Y91
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][7]/CLR locDriven=> SLICE_X109Y85
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1187
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][OF]_i_3/I2 locDriven=> SLICE_X109Y92
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][10]_i_2/O[4] locDriver=> SLICE_X110Y92
delay=> 143
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_113/I2 locDriven=> SLICE_X102Y88
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_62/O locDriver=> SLICE_X100Y90
delay=> 228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_132/I3 locDriven=> SLICE_X99Y91
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][5]/Q locDriver=> SLICE_X101Y90
delay=> 158
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_151/I0 locDriven=> SLICE_X99Y89
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][101]/Q locDriver=> SLICE_X105Y94
delay=> 504
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_167/I0 locDriven=> SLICE_X101Y90
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]/Q locDriver=> SLICE_X104Y97
delay=> 450
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_182/I0 locDriven=> SLICE_X102Y93
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]/Q locDriver=> SLICE_X106Y103
delay=> 400
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_198/I0 locDriven=> SLICE_X97Y82
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_162/O locDriver=> SLICE_X97Y86
delay=> 190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_215/I0 locDriven=> SLICE_X100Y87
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][82]/Q locDriver=> SLICE_X108Y92
delay=> 403
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_230/I2 locDriven=> SLICE_X102Y91
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_56/O locDriver=> SLICE_X100Y92
delay=> 170
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_247/I1 locDriven=> SLICE_X98Y88
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][49]/Q locDriver=> SLICE_X102Y96
delay=> 386
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_263/I3 locDriven=> SLICE_X99Y94
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][85]/Q locDriver=> SLICE_X108Y93
delay=> 344
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_39/I4 locDriven=> SLICE_X99Y86
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_62/O locDriver=> SLICE_X100Y90
delay=> 342
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_58/I0 locDriven=> SLICE_X96Y84
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_136/O locDriver=> SLICE_X96Y84
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_78/I5 locDriven=> SLICE_X100Y84
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_177/O locDriver=> SLICE_X95Y85
delay=> 298
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_93/I3 locDriven=> SLICE_X104Y95
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][exponent][10]_i_29/O locDriver=> SLICE_X109Y93
delay=> 374
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_valid_q_reg[1]/D locDriven=> SLICE_X92Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_valid_q[1]_i_1/O locDriver=> SLICE_X92Y126
delay=> 25
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[0][sbe][result][5]_i_2/I0 locDriven=> SLICE_X118Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][5]_i_4/O locDriver=> SLICE_X111Y132
delay=> 377
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[2][sbe][result][19]_i_2/I1 locDriven=> SLICE_X122Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[2][sbe][result][63]_i_6/O locDriver=> SLICE_X121Y144
delay=> 1053
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[3][sbe][result][17]_i_2/I2 locDriven=> SLICE_X119Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/mem_q[7][sbe][result][17]_i_6/O locDriver=> SLICE_X127Y127
delay=> 585
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[4][sbe][result][53]_i_2/I0 locDriven=> SLICE_X123Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[7][sbe][result][53]_i_4/O locDriver=> SLICE_X115Y128
delay=> 391
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[6][sbe][result][55]_i_2/I1 locDriven=> SLICE_X110Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[6][sbe][ex][cause][63]_i_7/O locDriver=> SLICE_X116Y144
delay=> 844
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][13]_i_5/I3 locDriven=> SLICE_X110Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_3__0/O locDriver=> SLICE_X101Y129
delay=> 548
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][21]_i_5/I4 locDriven=> SLICE_X108Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][21]_i_11/O locDriver=> SLICE_X108Y127
delay=> 164
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][6]_i_11/I5 locDriven=> SLICE_X108Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q_reg[1]/Q locDriver=> SLICE_X91Y113
delay=> 990
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_i_14/I1 locDriven=> SLICE_X88Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][2]/Q locDriver=> SLICE_X98Y102
delay=> 581
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_i_34/I2 locDriven=> SLICE_X85Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][1]/Q locDriver=> SLICE_X100Y103
delay=> 1047
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2_i_3/I4 locDriven=> SLICE_X86Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][2]/Q locDriver=> SLICE_X98Y102
delay=> 547
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_i_12/I3 locDriven=> SLICE_X86Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][3]/Q locDriver=> SLICE_X98Y102
delay=> 553
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_i_37_rewire/I4 locDriven=> SLICE_X102Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_i_39_rewire/O locDriver=> SLICE_X104Y102
delay=> 149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][1]/CE locDriven=> SLICE_X88Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_input_pipeline[0].inp_pipe_op_q[1][3]_i_1/O locDriver=> SLICE_X89Y126
delay=> 342
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][20]/CE locDriven=> SLICE_X86Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_input_pipeline[0].inp_pipe_op_q[1][3]_i_1/O locDriver=> SLICE_X89Y126
delay=> 602
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][43]/CE locDriven=> SLICE_X85Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_input_pipeline[0].inp_pipe_op_q[1][3]_i_1/O locDriver=> SLICE_X89Y126
delay=> 933
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][8]/CE locDriven=> SLICE_X82Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_input_pipeline[0].inp_pipe_op_q[1][3]_i_1/O locDriver=> SLICE_X89Y126
delay=> 1189
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][30]/CE locDriven=> SLICE_X86Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_input_pipeline[0].inp_pipe_op_q[1][3]_i_1/O locDriver=> SLICE_X89Y126
delay=> 565
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][53]/CE locDriven=> SLICE_X84Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_input_pipeline[0].inp_pipe_op_q[1][3]_i_1/O locDriver=> SLICE_X89Y126
delay=> 1078
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_aux_q_reg[1][2]/CE locDriven=> SLICE_X85Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][63]_i_1/O locDriver=> SLICE_X87Y129
delay=> 649
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_result_q_reg[1][30]/D locDriven=> SLICE_X76Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][30]_i_1/O locDriver=> SLICE_X76Y130
delay=> 22
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_result_q_reg[1][53]/D locDriven=> SLICE_X77Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][53]_i_1/O locDriver=> SLICE_X77Y131
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/held_result_q[0]_i_3/I0 locDriven=> SLICE_X72Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q_reg[31]_i_3/O[6] locDriver=> SLICE_X75Y130
delay=> 310
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/held_result_q_reg[10]/C locDriven=> SLICE_X73Y131
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1594
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/held_result_q_reg[33]/C locDriven=> SLICE_X75Y133
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1580
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/held_result_q_reg[56]/C locDriven=> SLICE_X73Y131
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1594
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/mem_q[7][sbe][ex][cause][3]_i_3/I3 locDriven=> SLICE_X97Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_2/O locDriver=> SLICE_X107Y128
delay=> 668
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/mem_q[7][sbe][result][28]_i_10/I1 locDriven=> SLICE_X85Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_aux_q_reg[1][0]/Q locDriver=> SLICE_X85Y127
delay=> 186
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/mem_q[7][sbe][result][46]_i_16/I3 locDriven=> SLICE_X83Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_aux_q_reg[1][1]/Q locDriver=> SLICE_X84Y128
delay=> 368
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/mem_q[7][sbe][result][7]_i_7/I1 locDriven=> SLICE_X82Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_aux_q_reg[1][2]/Q locDriver=> SLICE_X85Y127
delay=> 600
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Div_start_dly_S_i_1/I1 locDriven=> SLICE_X68Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_op_q_reg[1][0]/Q locDriver=> SLICE_X91Y123
delay=> 829
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[7]_i_12/I0 locDriven=> SLICE_X77Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[7]_i_4/O locDriver=> SLICE_X77Y121
delay=> 104
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[5]/D locDriven=> SLICE_X77Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_result_prenorm_DP_reg[7]_i_1/O[5] locDriver=> SLICE_X77Y123
delay=> 19
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[12]_i_1/I1 locDriven=> SLICE_X64Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Sqrt_enable_SO_reg_rep__0/Q locDriver=> SLICE_X67Y124
delay=> 571
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[25]_i_19/I4 locDriven=> SLICE_X61Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[1]_rep/Q locDriver=> SLICE_X69Y124
delay=> 729
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[25]_i_35/I5 locDriven=> SLICE_X65Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[5]/Q locDriver=> SLICE_X65Y124
delay=> 501
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[2]_i_23/I2 locDriven=> SLICE_X67Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0]/Q locDriver=> SLICE_X76Y120
delay=> 522
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[33]_i_1/I2 locDriven=> SLICE_X66Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[41]_i_2/O[1] locDriver=> SLICE_X64Y126
delay=> 209
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[33]_i_27/I0 locDriven=> SLICE_X66Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[0]_i_35/O locDriver=> SLICE_X59Y125
delay=> 230
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[34]_i_1/I2 locDriven=> SLICE_X65Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[41]_i_2/O[2] locDriver=> SLICE_X64Y126
delay=> 128
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[41]_i_22/I3 locDriven=> SLICE_X66Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[49]_i_58/O locDriver=> SLICE_X67Y126
delay=> 140
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[41]_i_9/I1 locDriven=> SLICE_X60Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Sqrt_enable_SO_reg_rep/Q locDriver=> SLICE_X69Y124
delay=> 1032
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[49]_i_24/I4 locDriven=> SLICE_X66Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[5]/Q locDriver=> SLICE_X65Y124
delay=> 472
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[49]_i_43/I5 locDriven=> SLICE_X62Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[49]_i_59/O locDriver=> SLICE_X59Y126
delay=> 157
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[49]_i_6/I2 locDriven=> SLICE_X63Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[1]_i_11/O[3] locDriver=> SLICE_X62Y127
delay=> 246
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[57]_i_15/I1 locDriven=> SLICE_X64Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Sqrt_enable_SO_reg_rep__0/Q locDriver=> SLICE_X67Y124
delay=> 275
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[57]_i_32/I4 locDriven=> SLICE_X64Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[50]/Q locDriver=> SLICE_X67Y128
delay=> 310
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[6]_i_1/I2 locDriven=> SLICE_X64Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[9]_i_2/O[6] locDriver=> SLICE_X64Y122
delay=> 135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[9]_i_26/I4 locDriven=> SLICE_X61Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[1]/Q locDriver=> SLICE_X67Y124
delay=> 419
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[14]/CE locDriven=> SLICE_X65Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[56]_i_1/O locDriver=> SLICE_X69Y123
delay=> 295
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[32]/D locDriven=> SLICE_X65Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[32]_i_1/O locDriver=> SLICE_X65Y125
delay=> 27
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[47]/D locDriven=> SLICE_X65Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[47]_i_1/O locDriver=> SLICE_X65Y129
delay=> 24
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[57]_i_2/CI_TOP locDriven=> SLICE_X64Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[0]_i_17/I4 locDriven=> SLICE_X64Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[1]_i_2/O[1] locDriver=> SLICE_X62Y129
delay=> 274
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[0]_i_35/I2 locDriven=> SLICE_X59Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[4]/Q locDriver=> SLICE_X66Y124
delay=> 360
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_105/I5 locDriven=> SLICE_X58Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_9/O locDriver=> SLICE_X57Y123
delay=> 167
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_126/I2 locDriven=> SLICE_X62Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[2]_i_31/O[7] locDriver=> SLICE_X63Y123
delay=> 459
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_142/I3 locDriven=> SLICE_X61Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[49]_i_24/O locDriver=> SLICE_X66Y127
delay=> 460
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_161/I3 locDriven=> SLICE_X58Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[25]_i_35/O locDriver=> SLICE_X65Y124
delay=> 300
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_28/I2 locDriven=> SLICE_X57Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[1]_rep/Q locDriver=> SLICE_X69Y124
delay=> 828
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_53/I0 locDriven=> SLICE_X56Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[2]_i_78/O[7] locDriver=> SLICE_X63Y124
delay=> 365
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_73/I2 locDriven=> SLICE_X62Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_140/O locDriver=> SLICE_X61Y128
delay=> 181
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_91/I4 locDriven=> SLICE_X57Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Sqrt_enable_SO_reg_rep__2/Q locDriver=> SLICE_X67Y124
delay=> 686
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_110/I2 locDriven=> SLICE_X63Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[41]_i_36/O locDriver=> SLICE_X60Y128
delay=> 235
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_127/I2 locDriven=> SLICE_X63Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[3]/Q locDriver=> SLICE_X68Y119
delay=> 266
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_144/I4 locDriven=> SLICE_X59Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]/Q locDriver=> SLICE_X65Y125
delay=> 345
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_16/I5 locDriven=> SLICE_X65Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Sqrt_start_dly_S_reg/Q locDriver=> SLICE_X64Y124
delay=> 343
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_177/I0 locDriven=> SLICE_X65Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[32]/Q locDriver=> SLICE_X65Y125
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_193/I3 locDriven=> SLICE_X59Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[9]_i_35/O locDriver=> SLICE_X65Y122
delay=> 213
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_26/I3 locDriven=> SLICE_X63Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_60/O locDriver=> SLICE_X64Y130
delay=> 225
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_47/I5 locDriven=> SLICE_X63Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_121/O locDriver=> SLICE_X60Y127
delay=> 148
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_64/I1 locDriven=> SLICE_X66Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[12]/Q locDriver=> SLICE_X64Y121
delay=> 220
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_81/I1 locDriven=> SLICE_X60Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[28]/Q locDriver=> SLICE_X65Y125
delay=> 174
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_98/I1 locDriven=> SLICE_X67Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[35]/Q locDriver=> SLICE_X67Y126
delay=> 373
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[1]_i_10/S[4] locDriven=> SLICE_X62Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_58/O locDriver=> SLICE_X62Y125
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[1]_i_9/DI[4] locDriven=> SLICE_X62Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_33/O locDriver=> SLICE_X56Y123
delay=> 351
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[2]_i_31/DI[2] locDriven=> SLICE_X63Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_67/O locDriver=> SLICE_X63Y121
delay=> 185
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[2]_i_78/S[0] locDriven=> SLICE_X63Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_168/O locDriver=> SLICE_X63Y124
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[52]/D locDriven=> SLICE_X68Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[49]/Q locDriver=> SLICE_X67Y128
delay=> 254
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Sqrt_enable_SO_reg_rep__1/C locDriven=> SLICE_X66Y125
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1611
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][18]_i_1/I0 locDriven=> SLICE_X74Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[18]_i_1/O locDriver=> SLICE_X74Y131
delay=> 49
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][35]_i_1/I2 locDriven=> SLICE_X77Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q_reg[31]_i_4/CO[5] locDriver=> SLICE_X75Y133
delay=> 210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][50]_i_1/I4 locDriven=> SLICE_X76Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_result_q[1][51]_i_3/O locDriver=> SLICE_X80Y132
delay=> 319
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][8]_i_1/I0 locDriven=> SLICE_X76Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[8]_i_1/O locDriver=> SLICE_X76Y131
delay=> 82
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[15]_i_12/I1 locDriven=> SLICE_X75Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/held_status_q[UF]_i_2/O locDriver=> SLICE_X80Y127
delay=> 401
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[15]_i_29/I4 locDriven=> SLICE_X70Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[1]_rep__1/Q locDriver=> SLICE_X69Y124
delay=> 181
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[15]_i_47/I2 locDriven=> SLICE_X76Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_36/O locDriver=> SLICE_X71Y127
delay=> 294
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_1/I1 locDriven=> SLICE_X73Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q_reg[23]_i_3/O[7] locDriver=> SLICE_X75Y129
delay=> 321
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_30/I0 locDriven=> SLICE_X73Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_21/O locDriver=> SLICE_X79Y128
delay=> 562
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_5/I3 locDriven=> SLICE_X75Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_21/O locDriver=> SLICE_X74Y129
delay=> 193
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_69/I2 locDriven=> SLICE_X78Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[2]/Q locDriver=> SLICE_X77Y123
delay=> 280
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_85/I1 locDriven=> SLICE_X73Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[0]/Q locDriver=> SLICE_X77Y123
delay=> 612
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[30]_i_1/I5 locDriven=> SLICE_X76Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/held_result_q[30]_i_2/O locDriver=> SLICE_X78Y130
delay=> 165
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_107/I0 locDriven=> SLICE_X70Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[38]/Q locDriver=> SLICE_X67Y125
delay=> 237
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_123/I1 locDriven=> SLICE_X72Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_157/O locDriver=> SLICE_X72Y125
delay=> 56
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_139/I3 locDriven=> SLICE_X74Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[0]/Q locDriver=> SLICE_X77Y123
delay=> 909
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_155/I3 locDriven=> SLICE_X78Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[4]/Q locDriver=> SLICE_X77Y123
delay=> 399
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_172/I0 locDriven=> SLICE_X78Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_38/O locDriver=> SLICE_X80Y123
delay=> 162
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_19/I1 locDriven=> SLICE_X75Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_42/O locDriver=> SLICE_X79Y128
delay=> 226
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_35/I1 locDriven=> SLICE_X79Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[UF]_i_4/O locDriver=> SLICE_X80Y127
delay=> 149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_52/I2 locDriven=> SLICE_X73Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[OF]_i_9/O locDriver=> SLICE_X70Y126
delay=> 283
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_71/I1 locDriven=> SLICE_X75Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_126/O locDriver=> SLICE_X73Y125
delay=> 259
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_90/I3 locDriven=> SLICE_X76Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[2]/Q locDriver=> SLICE_X77Y123
delay=> 223
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[56]_i_1/I0 locDriven=> SLICE_X73Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[1]/Q locDriver=> SLICE_X75Y127
delay=> 668
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[7]_i_16/I2 locDriven=> SLICE_X75Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_117/O locDriver=> SLICE_X69Y126
delay=> 256
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q_reg[15]_i_3/DI[5] locDriven=> SLICE_X75Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[15]_i_4/O locDriver=> SLICE_X82Y128
delay=> 512
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q_reg[31]_i_5/S[3] locDriven=> SLICE_X75Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_24/O locDriver=> SLICE_X75Y131
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_111/I5 locDriven=> SLICE_X82Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_241/O locDriver=> SLICE_X69Y126
delay=> 402
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_128/I1 locDriven=> SLICE_X71Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_283/O locDriver=> SLICE_X74Y123
delay=> 152
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_143/I4 locDriven=> SLICE_X70Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_82/O locDriver=> SLICE_X72Y122
delay=> 166
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_16/I3 locDriven=> SLICE_X82Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_53/O locDriver=> SLICE_X76Y125
delay=> 227
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_176/I4 locDriven=> SLICE_X70Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_82/O locDriver=> SLICE_X72Y122
delay=> 166
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_196/I2 locDriven=> SLICE_X74Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[0]_rep__0/Q locDriver=> SLICE_X70Y124
delay=> 536
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_217/I0 locDriven=> SLICE_X76Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[OF]_i_7/O locDriver=> SLICE_X81Y126
delay=> 274
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_235/I1 locDriven=> SLICE_X75Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_354/O locDriver=> SLICE_X74Y122
delay=> 382
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_250/I4 locDriven=> SLICE_X73Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_271/O locDriver=> SLICE_X78Y121
delay=> 715
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_266/I3 locDriven=> SLICE_X72Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_271/O locDriver=> SLICE_X78Y121
delay=> 593
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_281/I5 locDriven=> SLICE_X73Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_383/O locDriver=> SLICE_X71Y123
delay=> 201
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_297/I5 locDriven=> SLICE_X69Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_88/O locDriver=> SLICE_X69Y126
delay=> 141
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_312/I0 locDriven=> SLICE_X70Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_203/O locDriver=> SLICE_X71Y124
delay=> 501
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_329/I2 locDriven=> SLICE_X74Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[1]/Q locDriver=> SLICE_X77Y123
delay=> 646
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_345/I3 locDriven=> SLICE_X74Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[15]_i_31/O locDriver=> SLICE_X71Y128
delay=> 199
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_361/I0 locDriven=> SLICE_X75Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_215/O locDriver=> SLICE_X73Y123
delay=> 241
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_377/I1 locDriven=> SLICE_X68Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[0]/Q locDriver=> SLICE_X77Y123
delay=> 878
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_392/I0 locDriven=> SLICE_X76Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_369/O locDriver=> SLICE_X76Y121
delay=> 136
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_48/I3 locDriven=> SLICE_X77Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[15]_i_27/O locDriver=> SLICE_X76Y126
delay=> 171
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_65/I2 locDriven=> SLICE_X78Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_164/O locDriver=> SLICE_X74Y123
delay=> 213
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_81/I1 locDriven=> SLICE_X81Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[UF]_i_4/O locDriver=> SLICE_X80Y127
delay=> 191
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_98/I4 locDriven=> SLICE_X76Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[3]/Q locDriver=> SLICE_X77Y123
delay=> 276
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[UF]_i_11/I1 locDriven=> SLICE_X79Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[9]/Q locDriver=> SLICE_X77Y124
delay=> 369
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[UF]_i_3/I4 locDriven=> SLICE_X71Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[UF]_i_9/O locDriver=> SLICE_X70Y126
delay=> 186
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry__0_i_5/I3 locDriven=> SLICE_X76Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]/Q locDriver=> SLICE_X88Y122
delay=> 886
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry_i_28/I4 locDriven=> SLICE_X76Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[0]_i_2/O locDriver=> SLICE_X77Y115
delay=> 311
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[9]/D locDriven=> SLICE_X76Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry__0/O[1] locDriver=> SLICE_X76Y121
delay=> 21
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_17/I0 locDriven=> SLICE_X72Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_21/O locDriver=> SLICE_X73Y117
delay=> 235
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_36/I1 locDriven=> SLICE_X73Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/divsqrt_fmt/O locDriver=> SLICE_X76Y114
delay=> 280
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_result_prenorm_DP[12]_i_3/I5 locDriven=> SLICE_X78Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[11]/Q locDriver=> SLICE_X76Y121
delay=> 247
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_result_prenorm_DP_reg[7]_i_1/S[5] locDriven=> SLICE_X77Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[7]_i_12/O locDriver=> SLICE_X77Y123
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[12]_i_1/I2 locDriven=> SLICE_X67Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_7/O locDriver=> SLICE_X75Y119
delay=> 589
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[17]_i_2/I3 locDriven=> SLICE_X69Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[25]_i_3/O locDriver=> SLICE_X71Y118
delay=> 258
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[22]_i_2/I3 locDriven=> SLICE_X70Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[30]_i_3/O locDriver=> SLICE_X71Y121
delay=> 162
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[28]_i_1/I1 locDriven=> SLICE_X69Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[29]_i_2/O locDriver=> SLICE_X71Y122
delay=> 203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[30]_i_2/I2 locDriven=> SLICE_X70Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry_i_19/O locDriver=> SLICE_X75Y120
delay=> 440
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[35]_i_3/I4 locDriven=> SLICE_X72Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[2]_i_3/O locDriver=> SLICE_X75Y117
delay=> 312
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[41]_i_1/I1 locDriven=> SLICE_X70Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[42]_i_2/O locDriver=> SLICE_X72Y121
delay=> 144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[46]_i_3/I4 locDriven=> SLICE_X72Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[2]_i_3/O locDriver=> SLICE_X75Y117
delay=> 415
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_10/I3 locDriven=> SLICE_X72Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][9]/Q locDriver=> SLICE_X80Y120
delay=> 516
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_28/I5 locDriven=> SLICE_X72Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[0]_i_2/O locDriver=> SLICE_X77Y115
delay=> 406
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_46/I3 locDriven=> SLICE_X77Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]/Q locDriver=> SLICE_X88Y122
delay=> 961
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_63/I3 locDriven=> SLICE_X75Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][14]/Q locDriver=> SLICE_X81Y118
delay=> 259
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_81/I1 locDriven=> SLICE_X75Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_43/O locDriver=> SLICE_X78Y118
delay=> 153
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[52]_i_18/I0 locDriven=> SLICE_X81Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][32]/Q locDriver=> SLICE_X86Y118
delay=> 639
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[8]_i_2/I0 locDriven=> SLICE_X69Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[2]_i_3/O locDriver=> SLICE_X75Y117
delay=> 474
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[28]/CLR locDriven=> SLICE_X69Y120
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 886
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[50]/CLR locDriven=> SLICE_X70Y121
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 888
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[14]_i_2/I4 locDriven=> SLICE_X67Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][7]/Q locDriver=> SLICE_X80Y116
delay=> 512
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[20]_i_3/I3 locDriven=> SLICE_X69Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_17/O locDriver=> SLICE_X72Y118
delay=> 253
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[26]_i_1/I0 locDriven=> SLICE_X65Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[26]_i_2/O locDriver=> SLICE_X67Y116
delay=> 269
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[30]_i_1/I1 locDriven=> SLICE_X66Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[30]_i_3/O locDriver=> SLICE_X65Y115
delay=> 298
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[34]_i_3/I5 locDriven=> SLICE_X69Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_17/O locDriver=> SLICE_X72Y118
delay=> 241
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[39]_i_2/I0 locDriven=> SLICE_X68Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[39]_i_3/O locDriver=> SLICE_X71Y115
delay=> 197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[40]_i_9/I0 locDriven=> SLICE_X70Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][25]/Q locDriver=> SLICE_X86Y117
delay=> 1117
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[43]_i_3/I2 locDriven=> SLICE_X70Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_21/O locDriver=> SLICE_X73Y117
delay=> 356
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[48]_i_1/I4 locDriven=> SLICE_X69Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_5/O locDriver=> SLICE_X73Y116
delay=> 332
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[50]_i_2/I1 locDriven=> SLICE_X69Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[50]_i_4/O locDriver=> SLICE_X72Y115
delay=> 225
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_2/I3 locDriven=> SLICE_X72Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_11/O locDriver=> SLICE_X72Y114
delay=> 249
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_37/I1 locDriven=> SLICE_X75Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][49]/Q locDriver=> SLICE_X85Y115
delay=> 442
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_54/I0 locDriven=> SLICE_X75Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][7]/Q locDriver=> SLICE_X80Y116
delay=> 265
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_71/I4 locDriven=> SLICE_X74Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][1]/Q locDriver=> SLICE_X88Y124
delay=> 1160
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_9/I0 locDriven=> SLICE_X72Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_37/O locDriver=> SLICE_X75Y114
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[52]_i_9/I3 locDriven=> SLICE_X77Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][20]/Q locDriver=> SLICE_X83Y115
delay=> 217
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP_reg[18]/D locDriven=> SLICE_X66Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[18]_i_1/O locDriver=> SLICE_X66Y121
delay=> 24
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP_reg[40]/D locDriven=> SLICE_X68Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[40]_i_1/O locDriver=> SLICE_X68Y122
delay=> 202
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/NaN_b_SP_i_5/I0 locDriven=> SLICE_X78Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][12]/Q locDriver=> SLICE_X79Y116
delay=> 108
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Partial_remainder_DP[9]_i_30/I2 locDriven=> SLICE_X66Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2]/Q locDriver=> SLICE_X66Y123
delay=> 163
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Quotient_DP[1]_i_175/I5 locDriven=> SLICE_X68Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3]/Q locDriver=> SLICE_X66Y124
delay=> 340
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/SNaN_SP_i_9/I3 locDriven=> SLICE_X73Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_55/O locDriver=> SLICE_X73Y114
delay=> 135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/held_result_q[30]_i_3/I0 locDriven=> SLICE_X77Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/gen_output_pipeline[0].out_pipe_status_q[1][DZ]_i_2/O locDriver=> SLICE_X81Y126
delay=> 379
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/held_result_q[63]_i_3/I4 locDriven=> SLICE_X79Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/held_result_q[63]_i_6/O locDriver=> SLICE_X80Y126
delay=> 319
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][0]/CLR locDriven=> SLICE_X97Y124
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1084
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][29]/CLR locDriven=> SLICE_X90Y124
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1065
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][22]/CLR locDriven=> SLICE_X90Y124
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1075
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q[1]_i_4/I3 locDriven=> SLICE_X92Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q[1][3]_i_1__0/O locDriver=> SLICE_X90Y127
delay=> 203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i__carry_i_1__0/I1 locDriven=> SLICE_X90Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][15]/Q locDriver=> SLICE_X93Y123
delay=> 200
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_19/I1 locDriven=> SLICE_X96Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_31/O locDriver=> SLICE_X99Y124
delay=> 260
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][0]_i_28/I0 locDriven=> SLICE_X95Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][23]_i_72/O locDriver=> SLICE_X96Y123
delay=> 152
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][15]_i_36/I4 locDriven=> SLICE_X95Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][15]/Q locDriver=> SLICE_X93Y123
delay=> 107
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][22]_i_23/I4 locDriven=> SLICE_X97Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][22]/Q locDriver=> SLICE_X93Y124
delay=> 542
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][26]_i_31/I2 locDriven=> SLICE_X98Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][30]_i_92/O locDriver=> SLICE_X97Y123
delay=> 303
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][31]_i_27/I3 locDriven=> SLICE_X99Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][0]/Q locDriver=> SLICE_X97Y124
delay=> 268
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][6]_i_45/I2 locDriven=> SLICE_X95Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][24]_i_32/O locDriver=> SLICE_X96Y123
delay=> 360
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q_reg[7][sbe][result][30]_i_54/I1 locDriven=> SLICE_X98Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][30]_i_78/O locDriver=> SLICE_X98Y123
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/operands_equal0_carry_i_1__0/I1 locDriven=> SLICE_X91Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][22]/Q locDriver=> SLICE_X93Y124
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][16]/CE locDriven=> SLICE_X94Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_1__2/O locDriver=> SLICE_X94Y128
delay=> 556
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][39]/CE locDriven=> SLICE_X93Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_1__2/O locDriver=> SLICE_X94Y128
delay=> 266
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][61]/CE locDriven=> SLICE_X93Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_1__2/O locDriver=> SLICE_X94Y128
delay=> 268
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][26]/CE locDriven=> SLICE_X93Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_1__2/O locDriver=> SLICE_X94Y128
delay=> 334
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][49]/CE locDriven=> SLICE_X93Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_1__2/O locDriver=> SLICE_X94Y128
delay=> 257
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][1]/CE locDriven=> SLICE_X100Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_1__2/O locDriver=> SLICE_X94Y128
delay=> 306
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i__carry__0_i_9/I1 locDriven=> SLICE_X93Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][31]/Q locDriver=> SLICE_X91Y124
delay=> 387
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i__carry__2_i_2/I1 locDriven=> SLICE_X93Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][61]/Q locDriver=> SLICE_X93Y126
delay=> 268
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][3]_i_5/I0 locDriven=> SLICE_X98Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][1]/Q locDriver=> SLICE_X97Y128
delay=> 474
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_44/I4 locDriven=> SLICE_X96Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_75/O locDriver=> SLICE_X96Y126
delay=> 42
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][0]_i_17/I4 locDriven=> SLICE_X98Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][0]/Q locDriver=> SLICE_X97Y126
delay=> 317
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][18]_i_24/I3 locDriven=> SLICE_X97Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][18]/Q locDriver=> SLICE_X93Y123
delay=> 163
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][30]_i_56/I2 locDriven=> SLICE_X99Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][50]_i_40/O locDriver=> SLICE_X97Y130
delay=> 614
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][39]_i_8/I0 locDriven=> SLICE_X102Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][39]_i_15/O locDriver=> SLICE_X99Y127
delay=> 190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][46]_i_15/I4 locDriven=> SLICE_X100Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][46]/Q locDriver=> SLICE_X91Y126
delay=> 316
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][51]_i_19/I5 locDriven=> SLICE_X97Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][59]_i_27/O locDriver=> SLICE_X98Y131
delay=> 190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][56]_i_20/I5 locDriven=> SLICE_X97Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][59]_i_27/O locDriver=> SLICE_X98Y131
delay=> 196
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][60]_i_11/I0 locDriven=> SLICE_X96Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][50]_i_64/O locDriver=> SLICE_X95Y129
delay=> 158
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][63]_i_69/I1 locDriven=> SLICE_X94Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_28/O locDriver=> SLICE_X94Y127
delay=> 145
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/operand_a_smaller0_inferred__0/i__carry/S[5] locDriven=> SLICE_X93Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i__carry_i_11/O locDriver=> SLICE_X93Y126
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/operands_equal0_carry__0_i_1/I4 locDriven=> SLICE_X95Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][45]/Q locDriver=> SLICE_X93Y127
delay=> 111
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/operands_equal0_carry_i_2/I0 locDriven=> SLICE_X95Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][18]/Q locDriver=> SLICE_X93Y123
delay=> 201
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q[1][0]_i_1/I0 locDriven=> SLICE_X89Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.fpu_dstfmt_q_reg[0]/Q locDriver=> SLICE_X90Y128
delay=> 198
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][11]/CE locDriven=> SLICE_X92Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_1__3/O locDriver=> SLICE_X92Y128
delay=> 780
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][34]/CE locDriven=> SLICE_X94Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_1__3/O locDriver=> SLICE_X92Y128
delay=> 621
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][57]/CE locDriven=> SLICE_X93Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_1__3/O locDriver=> SLICE_X92Y128
delay=> 406
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]/C locDriven=> SLICE_X92Y127
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1762
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dest_exp_q_reg[1][11]_i_1/CI_TOP locDriven=> SLICE_X97Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_info_q[1][is_boxed]_i_1/I1 locDriven=> SLICE_X95Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0]/Q locDriver=> SLICE_X91Y120
delay=> 375
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_info_q[1][is_zero]_i_14/I4 locDriven=> SLICE_X89Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_info_q[1][is_zero]_i_23/O locDriver=> SLICE_X89Y117
delay=> 43
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_boxed]/CE locDriven=> SLICE_X95Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_sign_q[1]_i_1/O locDriver=> SLICE_X94Y129
delay=> 456
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][0]_i_24/I1 locDriven=> SLICE_X92Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_src_fmt_q_reg[1][2]/Q locDriver=> SLICE_X91Y121
delay=> 330
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][11]_i_20/I3 locDriven=> SLICE_X90Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_7/O locDriver=> SLICE_X94Y116
delay=> 410
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][11]_i_37/I4 locDriven=> SLICE_X91Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_src_fmt_q_reg[1][0]/Q locDriver=> SLICE_X90Y129
delay=> 313
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][2]_i_11/I2 locDriven=> SLICE_X94Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][2]_i_19/O locDriver=> SLICE_X94Y120
delay=> 42
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][3]_i_1/I5 locDriven=> SLICE_X97Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][7]_i_2/O[3] locDriver=> SLICE_X95Y120
delay=> 175
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][3]_i_31/I2 locDriven=> SLICE_X93Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][31]/Q locDriver=> SLICE_X91Y120
delay=> 292
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][7]_i_11/I2 locDriven=> SLICE_X95Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_src_fmt_q_reg[1][1]/Q locDriver=> SLICE_X90Y122
delay=> 477
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][11]_i_10/CI_TOP locDriven=> SLICE_X91Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][3]_i_18/DI[1] locDriven=> SLICE_X93Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][13]_i_1/I4 locDriven=> SLICE_X98Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][16]_i_2/O locDriver=> SLICE_X97Y114
delay=> 244
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][1]_i_3/I1 locDriven=> SLICE_X97Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_11/O locDriver=> SLICE_X90Y114
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][26]_i_3/I1 locDriven=> SLICE_X96Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][3]_i_2/O locDriver=> SLICE_X94Y115
delay=> 333
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][32]_i_1/I4 locDriven=> SLICE_X98Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][35]_i_2/O locDriver=> SLICE_X98Y115
delay=> 139
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][38]_i_2/I2 locDriven=> SLICE_X98Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][46]_i_3/O locDriver=> SLICE_X96Y118
delay=> 253
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][43]_i_2/I4 locDriven=> SLICE_X98Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][55]_i_3/O locDriver=> SLICE_X97Y119
delay=> 264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][49]_i_3/I0 locDriven=> SLICE_X96Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_58/O locDriver=> SLICE_X94Y116
delay=> 120
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][54]_i_3/I2 locDriven=> SLICE_X96Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_13/O locDriver=> SLICE_X90Y114
delay=> 352
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][60]_i_1/I1 locDriven=> SLICE_X100Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][1]_i_2/O locDriver=> SLICE_X95Y116
delay=> 319
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][63]_i_17/I2 locDriven=> SLICE_X94Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_42/O locDriver=> SLICE_X90Y115
delay=> 257
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][63]_i_32/I1 locDriven=> SLICE_X94Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_src_is_int_q[1]_i_1/O locDriver=> SLICE_X96Y119
delay=> 266
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][63]_i_5/I4 locDriven=> SLICE_X96Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][63]_i_20/O locDriver=> SLICE_X96Y117
delay=> 77
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][63]_i_9/I4 locDriven=> SLICE_X94Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][2]_i_12/O locDriver=> SLICE_X94Y120
delay=> 219
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][1]/CE locDriven=> SLICE_X97Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_sign_q[1]_i_1/O locDriver=> SLICE_X94Y129
delay=> 869
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][42]/CE locDriven=> SLICE_X99Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_sign_q[1]_i_1/O locDriver=> SLICE_X94Y129
delay=> 747
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][63]_i_45/DI[4] locDriven=> SLICE_X93Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_108/I2 locDriven=> SLICE_X93Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][31]/Q locDriver=> SLICE_X91Y120
delay=> 445
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_17/I1 locDriven=> SLICE_X91Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_sign_q[1]_i_3/O locDriver=> SLICE_X94Y118
delay=> 402
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_4/I1 locDriven=> SLICE_X92Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_13/O locDriver=> SLICE_X90Y114
delay=> 164
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_59/I2 locDriven=> SLICE_X92Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_src_fmt_q_reg[1][1]/Q locDriver=> SLICE_X90Y122
delay=> 333
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_9/I5 locDriven=> SLICE_X90Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_30/O locDriver=> SLICE_X90Y115
delay=> 50
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q_reg[1]_i_28/S[0] locDriven=> SLICE_X93Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_71/O locDriver=> SLICE_X93Y113
delay=> 129
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[0][sbe][ex][cause][4]_i_1/I5 locDriven=> SLICE_X118Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][ex][cause][63]_i_5/O locDriver=> SLICE_X118Y141
delay=> 119
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[1][sbe][result][47]_i_2/I1 locDriven=> SLICE_X120Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[1][sbe][result][63]_i_6/O locDriver=> SLICE_X121Y143
delay=> 371
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[2][sbe][result][63]_i_6/I2 locDriven=> SLICE_X121Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][60]_i_6/O locDriver=> SLICE_X109Y133
delay=> 787
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[4][sbe][result][34]_i_2/I2 locDriven=> SLICE_X116Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/mem_q[7][sbe][result][46]_i_4/O locDriver=> SLICE_X109Y129
delay=> 1089
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][result][11]_i_2/I2 locDriven=> SLICE_X125Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][ex][cause][63]_i_3/O locDriver=> SLICE_X120Y144
delay=> 794
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][result][33]_i_2/I3 locDriven=> SLICE_X117Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][33]_i_4/O locDriver=> SLICE_X113Y130
delay=> 327
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][result][56]_i_2/I3 locDriven=> SLICE_X122Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[7][sbe][result][56]_i_4/O locDriver=> SLICE_X114Y128
delay=> 423
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[6][sbe][result][43]_i_2/I0 locDriven=> SLICE_X111Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][43]_i_4/O locDriver=> SLICE_X108Y130
delay=> 243
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_114/I4 locDriven=> SLICE_X102Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][10]/Q locDriver=> SLICE_X98Y112
delay=> 280
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_129/I3 locDriven=> SLICE_X104Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_213/O locDriver=> SLICE_X102Y114
delay=> 155
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_144/I2 locDriven=> SLICE_X104Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_37/O locDriver=> SLICE_X106Y116
delay=> 194
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_159/I0 locDriven=> SLICE_X102Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_241/O locDriver=> SLICE_X100Y111
delay=> 175
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_174/I0 locDriven=> SLICE_X104Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_255/O locDriver=> SLICE_X103Y112
delay=> 212
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_191/I4 locDriven=> SLICE_X101Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][1]_i_190/CO[7] locDriver=> SLICE_X101Y122
delay=> 230
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_207/I2 locDriven=> SLICE_X100Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_114_replica/O locDriver=> SLICE_X100Y116
delay=> 75
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_222/I4 locDriven=> SLICE_X107Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_20/O locDriver=> SLICE_X102Y117
delay=> 262
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_237_replica/I3 locDriven=> SLICE_X100Y112
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_306/O locDriver=> SLICE_X101Y115
delay=> 242
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_253/I2 locDriven=> SLICE_X98Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_267/O locDriver=> SLICE_X100Y115
delay=> 174
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_270/I3 locDriven=> SLICE_X99Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_83/O locDriver=> SLICE_X100Y120
delay=> 277
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_288/I0 locDriven=> SLICE_X101Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][63]/Q locDriver=> SLICE_X98Y120
delay=> 384
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_302/I2 locDriven=> SLICE_X99Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][15]/Q locDriver=> SLICE_X98Y113
delay=> 163
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_320/I3 locDriven=> SLICE_X100Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_83/O locDriver=> SLICE_X100Y120
delay=> 255
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_46/I3 locDriven=> SLICE_X103Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_12/O locDriver=> SLICE_X102Y119
delay=> 260
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_69/I1 locDriven=> SLICE_X104Y112
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_10/O locDriver=> SLICE_X102Y118
delay=> 372
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_87/I1 locDriven=> SLICE_X102Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_220/O locDriver=> SLICE_X101Y118
delay=> 130
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_114/I1 locDriven=> SLICE_X104Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_73/O locDriver=> SLICE_X101Y119
delay=> 244
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_135/I0 locDriven=> SLICE_X103Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_150/O locDriver=> SLICE_X102Y115
delay=> 115
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_151/I5 locDriven=> SLICE_X106Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_12/O locDriver=> SLICE_X102Y119
delay=> 298
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_168/I5 locDriven=> SLICE_X103Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_24/O locDriver=> SLICE_X101Y118
delay=> 253
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_186/I3 locDriven=> SLICE_X103Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_271/O locDriver=> SLICE_X102Y120
delay=> 103
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_226/I2 locDriven=> SLICE_X102Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][40]/Q locDriver=> SLICE_X99Y116
delay=> 337
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_241/I5 locDriven=> SLICE_X103Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_220/O locDriver=> SLICE_X101Y118
delay=> 203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_257/I5 locDriven=> SLICE_X107Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_220/O locDriver=> SLICE_X101Y118
delay=> 289
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_275/I1 locDriven=> SLICE_X101Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][0]/Q locDriver=> SLICE_X100Y121
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_31/I3 locDriven=> SLICE_X105Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_94/O locDriver=> SLICE_X104Y121
delay=> 146
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_364/I2 locDriven=> SLICE_X101Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][1]/Q locDriver=> SLICE_X101Y121
delay=> 127
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_45/I3 locDriven=> SLICE_X105Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_61/O locDriver=> SLICE_X105Y113
delay=> 50
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_63/I1 locDriven=> SLICE_X100Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][2]/Q locDriver=> SLICE_X101Y122
delay=> 216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_79/I4 locDriven=> SLICE_X104Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_172/O locDriver=> SLICE_X104Y119
delay=> 211
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_98/I3 locDriven=> SLICE_X103Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dest_exp_q_reg[1][2]/Q locDriver=> SLICE_X97Y120
delay=> 334
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_116/I4 locDriven=> SLICE_X100Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dest_exp_q_reg[1][4]/Q locDriver=> SLICE_X97Y120
delay=> 273
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_147/I4 locDriven=> SLICE_X106Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][1]_i_9/O[1] locDriver=> SLICE_X105Y121
delay=> 249
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_172/I2 locDriven=> SLICE_X109Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][7]_i_12/O[5] locDriver=> SLICE_X105Y118
delay=> 304
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][10]_i_14/I3 locDriven=> SLICE_X107Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][21]_i_25/O locDriver=> SLICE_X104Y124
delay=> 424
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][16]_i_3/I1 locDriven=> SLICE_X117Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_3/O locDriver=> SLICE_X120Y143
delay=> 782
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][21]_i_25/I1 locDriven=> SLICE_X104Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_src_is_int_q_reg[1]/Q locDriver=> SLICE_X99Y120
delay=> 325
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][26]_i_23/I2 locDriven=> SLICE_X107Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][26]_i_28/O locDriver=> SLICE_X107Y121
delay=> 107
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][30]_i_26/I3 locDriven=> SLICE_X107Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_11/O locDriver=> SLICE_X107Y125
delay=> 122
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][33]_i_4/I5 locDriven=> SLICE_X113Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][33]_i_9/O locDriver=> SLICE_X96Y131
delay=> 558
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][38]_i_4/I0 locDriven=> SLICE_X115Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][38]_i_7/O locDriver=> SLICE_X110Y124
delay=> 256
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][40]_i_13/I3 locDriven=> SLICE_X108Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_22/O locDriver=> SLICE_X104Y126
delay=> 334
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][44]_i_7/I4 locDriven=> SLICE_X108Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_is_int_q_reg[1]/Q locDriver=> SLICE_X100Y120
delay=> 805
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][47]_i_29/I5 locDriven=> SLICE_X105Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_48/O locDriver=> SLICE_X104Y126
delay=> 293
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][48]_i_6/I5 locDriven=> SLICE_X115Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][48]_i_12/O locDriver=> SLICE_X91Y129
delay=> 525
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_11/I0 locDriven=> SLICE_X110Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]/Q locDriver=> SLICE_X94Y128
delay=> 675
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_49/I1 locDriven=> SLICE_X102Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_src_is_int_q_reg[1]/Q locDriver=> SLICE_X99Y120
delay=> 281
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_70/I0 locDriven=> SLICE_X103Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_88/O locDriver=> SLICE_X102Y122
delay=> 103
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_91/I5 locDriven=> SLICE_X102Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][61]/Q locDriver=> SLICE_X98Y118
delay=> 313
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][54]_i_2/I2 locDriven=> SLICE_X113Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_3/O locDriver=> SLICE_X120Y143
delay=> 728
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][5]_i_8/I2 locDriven=> SLICE_X107Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_sign_q_reg[1]/Q locDriver=> SLICE_X94Y118
delay=> 441
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_7/I3 locDriven=> SLICE_X110Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[7][sbe][result][63]_i_13/O locDriver=> SLICE_X109Y130
delay=> 193
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][7]_i_54/I3 locDriven=> SLICE_X105Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_12/O locDriver=> SLICE_X102Y119
delay=> 298
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][1]_i_18/DI[4] locDriven=> SLICE_X105Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][1]_i_9/S[2] locDriven=> SLICE_X105Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_32/O locDriver=> SLICE_X105Y121
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][4]_i_61/DI[2] locDriven=> SLICE_X100Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_108/O locDriver=> SLICE_X100Y121
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][7]_i_12/S[0] locDriven=> SLICE_X105Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][7]_i_33/O locDriver=> SLICE_X105Y118
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp1_carry__0_i_4/I2 locDriven=> SLICE_X116Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[38]/Q locDriver=> SLICE_X116Y97
delay=> 450
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp1_carry_i_4/I4 locDriven=> SLICE_X116Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[13]/Q locDriver=> SLICE_X118Y101
delay=> 581
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp2_carry__0_i_3/I2 locDriven=> SLICE_X116Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[27]/Q locDriver=> SLICE_X117Y98
delay=> 346
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp2_carry__1_i_8/I0 locDriven=> SLICE_X116Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[32]/Q locDriver=> SLICE_X117Y108
delay=> 106
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp2_carry_i_11/I2 locDriven=> SLICE_X116Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[11]/Q locDriver=> SLICE_X117Y105
delay=> 206
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/cnt_q[6]_i_5/I3 locDriven=> SLICE_X118Y98
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/cnt_q_reg[0]/Q locDriver=> SLICE_X118Y98
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[6][sbe][result][57]_i_11/I2 locDriven=> SLICE_X118Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/rem_sel_q_reg/Q locDriver=> SLICE_X117Y112
delay=> 676
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][18]_i_18/I2 locDriven=> SLICE_X118Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q_reg[18]/Q locDriver=> SLICE_X122Y116
delay=> 517
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][31]_i_67/I2 locDriven=> SLICE_X120Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[22]/Q locDriver=> SLICE_X117Y106
delay=> 414
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][41]_i_16/I4 locDriven=> SLICE_X118Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_inv_q_reg/Q locDriver=> SLICE_X116Y111
delay=> 615
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][50]_i_14/I3 locDriven=> SLICE_X121Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][50]_i_27/O locDriver=> SLICE_X121Y121
delay=> 91
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][62]_i_26/I2 locDriven=> SLICE_X117Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/rem_sel_q_reg/Q locDriver=> SLICE_X117Y112
delay=> 536
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q_reg[7][sbe][result][31]_i_24/S[2] locDriven=> SLICE_X120Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][31]_i_40/O locDriver=> SLICE_X120Y118
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q_reg[7][sbe][result][8]_i_23/DI[2] locDriven=> SLICE_X120Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q[48]_i_10/I1 locDriven=> SLICE_X117Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[55]/Q locDriver=> SLICE_X116Y102
delay=> 255
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[14]/CE locDriven=> SLICE_X117Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q[0]_i_1/O locDriver=> SLICE_X118Y112
delay=> 375
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[37]/CE locDriven=> SLICE_X117Y108
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q[0]_i_1/O locDriver=> SLICE_X118Y112
delay=> 305
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[5]/CE locDriven=> SLICE_X117Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q[0]_i_1/O locDriver=> SLICE_X118Y112
delay=> 460
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[23]/C locDriven=> SLICE_X119Y100
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1848
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[46]/C locDriven=> SLICE_X116Y99
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1846
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_zero_carry/DI[5] locDriven=> SLICE_X115Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q[0]_i_18/I1 locDriven=> SLICE_X121Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[60]/Q locDriver=> SLICE_X117Y111
delay=> 171
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q[33]_i_1/I1 locDriven=> SLICE_X122Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/div_res_zero_q_i_1/O locDriver=> SLICE_X115Y113
delay=> 558
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q_reg[14]/CE locDriven=> SLICE_X122Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q[63]_i_1/O locDriver=> SLICE_X117Y121
delay=> 497
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q_reg[37]/CE locDriven=> SLICE_X124Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q[63]_i_1/O locDriver=> SLICE_X117Y121
delay=> 641
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q_reg[5]/CE locDriven=> SLICE_X122Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q[63]_i_1/O locDriver=> SLICE_X117Y121
delay=> 486
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[6][sbe][result][9]_i_10/I1 locDriven=> SLICE_X118Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__4/O[0] locDriver=> SLICE_X123Y116
delay=> 269
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][29]_i_22/I1 locDriven=> SLICE_X118Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__6/O[4] locDriver=> SLICE_X123Y118
delay=> 284
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][44]_i_17/I5 locDriven=> SLICE_X119Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__7/Q locDriver=> SLICE_X116Y119
delay=> 268
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][63]_i_27/I4 locDriven=> SLICE_X120Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][31]_i_23/O locDriver=> SLICE_X118Y114
delay=> 533
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q_reg[7][sbe][result][29]_i_15/I1 locDriven=> SLICE_X118Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][29]_i_22/O locDriver=> SLICE_X118Y118
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry/DI[7] locDriven=> SLICE_X123Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry_i_1/O locDriver=> SLICE_X123Y111
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__10/DI[1] locDriven=> SLICE_X123Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__10_i_5/O locDriver=> SLICE_X123Y122
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__1_i_9/I0 locDriven=> SLICE_X123Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__1_i_1/O locDriver=> SLICE_X122Y111
delay=> 334
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__3/DI[4] locDriven=> SLICE_X123Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__3_i_4/O locDriver=> SLICE_X124Y114
delay=> 213
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__3_i_4/I3 locDriven=> SLICE_X124Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__3_i_21/O locDriver=> SLICE_X121Y113
delay=> 285
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__4_i_21/I0 locDriven=> SLICE_X118Y116
driverPin=> mult_result_d__4_carry_i_15/Q locDriver=> SLICE_X121Y112
delay=> 584
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__5_i_11/I0 locDriven=> SLICE_X123Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__5_i_19/O locDriver=> SLICE_X122Y118
delay=> 184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__5_i_29/I5 locDriven=> SLICE_X122Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/DSP_OUTPUT_INST/P[37] locDriver=> DSP48E2_X3Y46
delay=> 325
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__6_i_19/I5 locDriven=> SLICE_X117Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/DSP_OUTPUT_INST/P[43] locDriver=> DSP48E2_X3Y46
delay=> 285
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__7/DI[5] locDriven=> SLICE_X123Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__7_i_3/O locDriver=> SLICE_X124Y119
delay=> 277
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__7_i_3/I3 locDriven=> SLICE_X124Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/DSP_OUTPUT_INST/P[33] locDriver=> DSP48E2_X3Y50
delay=> 541
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__8_i_3/I2 locDriven=> SLICE_X122Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/DSP_OUTPUT_INST/P[7] locDriver=> DSP48E2_X3Y54
delay=> 609
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__9_i_6/I2 locDriven=> SLICE_X122Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/DSP_OUTPUT_INST/P[12] locDriver=> DSP48E2_X3Y54
delay=> 620
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]/CE locDriven=> SLICE_X120Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__0/CE locDriven=> SLICE_X118Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__2/CE locDriven=> SLICE_X118Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__4/CE locDriven=> SLICE_X120Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/trans_id_q_reg[2]/CE locDriven=> SLICE_X119Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/d_o[147]_i_1/I4 locDriven=> SLICE_X81Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[147]_i_2/O locDriver=> SLICE_X79Y158
delay=> 111
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/d_o[163]_i_1/I2 locDriven=> SLICE_X82Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[163]_i_2/O locDriver=> SLICE_X81Y159
delay=> 216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/d_o[181]_i_1/I0 locDriven=> SLICE_X82Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/d_o[192]_i_4/O locDriver=> SLICE_X82Y159
delay=> 73
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/fp_sign_q_i_3/I4 locDriven=> SLICE_X88Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/amo_op_q[3]_i_2/O locDriver=> SLICE_X88Y149
delay=> 421
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/load_data_q_reg[trans_id][0]/D locDriven=> SLICE_X102Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/trans_id_q[0]_i_1/O locDriver=> SLICE_X102Y144
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]/D locDriven=> SLICE_X87Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/state_q[2]_i_1__0/O locDriver=> SLICE_X87Y150
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/d_o[28]_i_2/I0 locDriven=> SLICE_X102Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/lsu_vaddr_q_reg[27]/Q locDriver=> SLICE_X101Y151
delay=> 105
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/d_o[46]_i_2/I0 locDriven=> SLICE_X106Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/lsu_vaddr_q_reg[45]/Q locDriver=> SLICE_X102Y153
delay=> 333
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/d_o[64]_i_3/I0 locDriven=> SLICE_X106Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_hit_q_reg/Q locDriver=> SLICE_X92Y153
delay=> 693
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_pte_q_reg[ppn][20]/C locDriven=> SLICE_X88Y153
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1726
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_pte_q_reg[ppn][43]/C locDriven=> SLICE_X89Y153
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1732
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/load_data_q[trans_id][2]_i_25/I5 locDriven=> SLICE_X85Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][46]_i_1/O locDriver=> SLICE_X85Y149
delay=> 99
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/lsu_vaddr_q_reg[29]/CE locDriven=> SLICE_X100Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/lsu_vaddr_q_reg[51]/CE locDriven=> SLICE_X103Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/misaligned_ex_q_reg[tval][14]/CE locDriven=> SLICE_X101Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/misaligned_ex_q_reg[tval][37]/CE locDriven=> SLICE_X101Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/misaligned_ex_q_reg[tval][5]/CE locDriven=> SLICE_X93Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][25]_i_1/I0 locDriven=> SLICE_X83Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_pte_q_reg[ppn][13]/Q locDriver=> SLICE_X93Y146
delay=> 795
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[0][d]/CLR locDriven=> SLICE_X92Y156
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1062
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[0][ppn][31]/CLR locDriven=> SLICE_X96Y149
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1058
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[10][ppn][11]/CLR locDriven=> SLICE_X86Y149
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1009
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[10][ppn][34]/CLR locDriven=> SLICE_X91Y153
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1052
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[11][ppn][14]/CLR locDriven=> SLICE_X93Y147
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1056
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[11][ppn][37]/CLR locDriven=> SLICE_X96Y147
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1064
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[12][ppn][17]/CLR locDriven=> SLICE_X89Y150
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1036
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[12][ppn][3]/CLR locDriven=> SLICE_X89Y145
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1033
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[13][ppn][1]/CLR locDriven=> SLICE_X89Y147
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1039
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[13][ppn][42]/CLR locDriven=> SLICE_X88Y154
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1029
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[14][ppn][22]/CLR locDriven=> SLICE_X91Y146
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1060
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[14][ppn][5]/CLR locDriven=> SLICE_X86Y150
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1019
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[15][ppn][25]/CLR locDriven=> SLICE_X89Y146
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1040
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[15][ppn][8]/CLR locDriven=> SLICE_X92Y146
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1058
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[1][ppn][28]/CLR locDriven=> SLICE_X95Y150
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1058
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[1][w]/CLR locDriven=> SLICE_X93Y154
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1069
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[2][ppn][30]/CLR locDriven=> SLICE_X92Y152
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1050
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[3][ppn][10]/CLR locDriven=> SLICE_X91Y152
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1051
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[3][ppn][33]/CLR locDriven=> SLICE_X91Y156
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1057
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[4][ppn][13]/CLR locDriven=> SLICE_X95Y148
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1051
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[4][ppn][36]/CLR locDriven=> SLICE_X95Y148
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1051
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[5][ppn][16]/CLR locDriven=> SLICE_X97Y146
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1066
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[5][ppn][39]/CLR locDriven=> SLICE_X93Y155
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1062
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[6][ppn][19]/CLR locDriven=> SLICE_X95Y146
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1054
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[6][ppn][41]/CLR locDriven=> SLICE_X92Y153
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1059
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[7][ppn][21]/CLR locDriven=> SLICE_X90Y150
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1054
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[7][ppn][4]/CLR locDriven=> SLICE_X93Y145
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1059
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[8][ppn][24]/CLR locDriven=> SLICE_X89Y152
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1040
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[8][ppn][7]/CLR locDriven=> SLICE_X90Y151
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1046
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[9][ppn][27]/CLR locDriven=> SLICE_X95Y145
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1065
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[9][u]/CLR locDriven=> SLICE_X96Y153
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1066
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_1G_q_i_23/I1 locDriven=> SLICE_X99Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[7]_i_4__0/O locDriver=> SLICE_X99Y154
delay=> 94
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_2M_q_i_1/I2 locDriven=> SLICE_X98Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_2M_q_i_4/O locDriver=> SLICE_X100Y155
delay=> 289
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_2M_q_i_30/I2 locDriven=> SLICE_X97Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_2M_q_i_39/O locDriver=> SLICE_X95Y151
delay=> 138
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_2M_q_i_50/I0 locDriven=> SLICE_X98Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_1G_q_i_27/O locDriver=> SLICE_X99Y149
delay=> 225
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[d]_i_5/I4 locDriven=> SLICE_X95Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[d]_i_11/O locDriver=> SLICE_X95Y152
delay=> 156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][10]_i_2/I1 locDriven=> SLICE_X89Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][10]_i_7/O locDriver=> SLICE_X89Y152
delay=> 95
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][12]_i_12/I3 locDriven=> SLICE_X91Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[9]_i_3__0/O locDriver=> SLICE_X97Y149
delay=> 474
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][14]_i_1/I2 locDriven=> SLICE_X91Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][14]_i_2/O locDriver=> SLICE_X91Y146
delay=> 45
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][15]_i_7/I0 locDriven=> SLICE_X95Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[11]_i_3__0/O locDriver=> SLICE_X91Y150
delay=> 444
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][17]_i_4/I0 locDriven=> SLICE_X89Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[13]_i_3__0/O locDriver=> SLICE_X90Y150
delay=> 219
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][19]_i_14/I1 locDriven=> SLICE_X96Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[8]_i_3__0/O locDriver=> SLICE_X96Y153
delay=> 613
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][20]_i_11/I2 locDriven=> SLICE_X88Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[11][ppn][20]/Q locDriver=> SLICE_X89Y153
delay=> 293
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][21]_i_9/I2 locDriven=> SLICE_X89Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[12]_i_3/O locDriver=> SLICE_X94Y152
delay=> 347
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][23]_i_7/I2 locDriven=> SLICE_X94Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][23]_i_11/O locDriver=> SLICE_X91Y150
delay=> 199
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][25]_i_5/I1 locDriven=> SLICE_X89Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[14]_i_2/O locDriver=> SLICE_X97Y154
delay=> 639
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][27]_i_14/I2 locDriven=> SLICE_X94Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[1][ppn][27]/Q locDriver=> SLICE_X94Y149
delay=> 46
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][29]_i_11/I2 locDriven=> SLICE_X96Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[11][ppn][29]/Q locDriver=> SLICE_X96Y146
delay=> 46
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][2]_i_9/I2 locDriven=> SLICE_X89Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[7][ppn][2]/Q locDriver=> SLICE_X90Y144
delay=> 146
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][31]_i_6/I4 locDriven=> SLICE_X95Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][31]_i_11/O locDriver=> SLICE_X97Y147
delay=> 136
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][33]_i_4/I1 locDriven=> SLICE_X88Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[13]_i_2__0/O locDriver=> SLICE_X99Y152
delay=> 1188
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][35]_i_13/I4 locDriven=> SLICE_X92Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[8]_i_3__0/O locDriver=> SLICE_X96Y153
delay=> 465
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][37]_i_11/I3 locDriven=> SLICE_X95Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[4][ppn][37]/Q locDriver=> SLICE_X95Y148
delay=> 132
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][38]_i_9/I0 locDriven=> SLICE_X91Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[10]_i_2__0/O locDriver=> SLICE_X97Y149
delay=> 491
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][3]_i_8/I0 locDriven=> SLICE_X90Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[6][ppn][3]/Q locDriver=> SLICE_X91Y148
delay=> 138
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][41]_i_15/I2 locDriven=> SLICE_X100Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[32]_i_1/O locDriver=> SLICE_X100Y149
delay=> 155
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][42]_i_12/I3 locDriven=> SLICE_X95Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[3][ppn][42]/Q locDriver=> SLICE_X93Y153
delay=> 179
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][4]_i_10/I1 locDriven=> SLICE_X93Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[11]_i_2__0/O locDriver=> SLICE_X96Y151
delay=> 350
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][5]_i_8/I4 locDriven=> SLICE_X91Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[5][ppn][5]/Q locDriver=> SLICE_X93Y150
delay=> 143
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][7]_i_5/I1 locDriven=> SLICE_X89Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[14]_i_2/O locDriver=> SLICE_X97Y154
delay=> 457
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][9]_i_2/I1 locDriven=> SLICE_X90Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][9]_i_7/O locDriver=> SLICE_X90Y146
delay=> 79
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[w]_i_12/I4 locDriven=> SLICE_X94Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[3][w]/Q locDriver=> SLICE_X94Y153
delay=> 45
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][vaddr][13]_i_1/I3 locDriven=> SLICE_X102Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O locDriver=> SLICE_X114Y159
delay=> 636
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][vaddr][36]_i_1/I3 locDriven=> SLICE_X101Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O locDriver=> SLICE_X114Y159
delay=> 563
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][vaddr][59]_i_1/I3 locDriven=> SLICE_X103Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_2/O locDriver=> SLICE_X114Y159
delay=> 708
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[10]_i_18__0/I0 locDriven=> SLICE_X99Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[7][vpn0][3]/Q locDriver=> SLICE_X99Y154
delay=> 45
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[10]_i_8__0/I4 locDriven=> SLICE_X97Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[10]_i_23__0/O locDriver=> SLICE_X97Y149
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[11]_i_2__0/I2 locDriven=> SLICE_X96Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[11]_i_5__0/O locDriver=> SLICE_X98Y148
delay=> 280
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[12]_i_17__0/I3 locDriven=> SLICE_X100Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[10][vpn1][5]/Q locDriver=> SLICE_X100Y153
delay=> 353
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[12]_i_7__0/I0 locDriven=> SLICE_X100Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[12]_i_23__0/O locDriver=> SLICE_X100Y152
delay=> 125
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[13]_i_2__0/I2 locDriven=> SLICE_X99Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[13]_i_5__0/O locDriver=> SLICE_X102Y156
delay=> 364
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[14]_i_2/I3 locDriven=> SLICE_X97Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[14]_i_7__0/O locDriver=> SLICE_X98Y155
delay=> 273
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[7]_i_18__0/I4 locDriven=> SLICE_X99Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[0][vpn2][3]/Q locDriver=> SLICE_X97Y156
delay=> 315
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[7]_i_8__0/I2 locDriven=> SLICE_X99Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/plru_tree_q[7]_i_20__0/O locDriver=> SLICE_X99Y156
delay=> 74
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[8]_i_31__0/I0 locDriven=> SLICE_X98Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[2][vpn0][0]/Q locDriver=> SLICE_X96Y155
delay=> 240
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[9]_i_23__0/I0 locDriven=> SLICE_X99Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[5][vpn1][7]/Q locDriver=> SLICE_X99Y151
delay=> 96
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q_reg[12]/CE locDriven=> SLICE_X93Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[11][valid]_i_1__0/I3 locDriven=> SLICE_X105Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/tags_q[0][valid]_i_2/O locDriver=> SLICE_X116Y160
delay=> 955
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[6][vpn2][8]_i_1__0/I3 locDriven=> SLICE_X93Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/tags_q[12][is_1G]_i_2__0/O locDriver=> SLICE_X95Y156
delay=> 177
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[0][vpn1][4]/C locDriven=> SLICE_X99Y156
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1776
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[10][vpn0][7]/C locDriven=> SLICE_X97Y153
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1756
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[11][vpn0][1]/C locDriven=> SLICE_X101Y152
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1778
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[11][vpn2][8]/C locDriven=> SLICE_X101Y151
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[12][vpn2][2]/C locDriven=> SLICE_X101Y154
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1787
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[13][vpn1][5]/C locDriven=> SLICE_X100Y152
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1783
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[14][vpn0][8]/C locDriven=> SLICE_X100Y154
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1783
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][vpn0][2]/C locDriven=> SLICE_X97Y156
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1756
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[1][asid][0]/C locDriven=> SLICE_X95Y156
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1761
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[1][vpn2][3]/C locDriven=> SLICE_X98Y154
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1763
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[2][vpn1][6]/C locDriven=> SLICE_X95Y153
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1764
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[3][vpn1][0]/C locDriven=> SLICE_X96Y150
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1759
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[4][vpn0][3]/C locDriven=> SLICE_X94Y151
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1756
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[5][is_1G]/C locDriven=> SLICE_X97Y149
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1763
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[5][vpn2][4]/C locDriven=> SLICE_X98Y149
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1757
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[6][vpn1][7]/C locDriven=> SLICE_X94Y150
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1754
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[7][vpn1][1]/C locDriven=> SLICE_X99Y148
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1763
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[8][vpn0][4]/C locDriven=> SLICE_X99Y153
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1779
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[9][is_2M]/C locDriven=> SLICE_X98Y146
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1757
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[9][vpn2][5]/C locDriven=> SLICE_X98Y148
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1762
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/Mem_DP_reg_i_48/I4 locDriven=> SLICE_X88Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/cl_tag_q_reg[31]/Q locDriver=> SLICE_X90Y169
delay=> 869
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/Mem_DP_reg_i_68/I4 locDriven=> SLICE_X86Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[29]_i_2/O locDriver=> SLICE_X90Y167
delay=> 346
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/Mem_DP_reg_i_88/I4 locDriven=> SLICE_X88Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[0]_i_2/O locDriver=> SLICE_X96Y166
delay=> 368
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[10]_i_16/I0 locDriven=> SLICE_X96Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[8]_i_2/O locDriver=> SLICE_X98Y158
delay=> 251
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[11]_i_6/I2 locDriven=> SLICE_X91Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[14][ppn][11]/Q locDriver=> SLICE_X91Y163
delay=> 45
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[13]_i_14/I0 locDriven=> SLICE_X97Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_2/O locDriver=> SLICE_X98Y158
delay=> 475
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[14]_i_4/I3 locDriven=> SLICE_X88Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[14]_i_10/O locDriver=> SLICE_X92Y162
delay=> 256
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[16]_i_12/I4 locDriven=> SLICE_X95Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[16]_i_16/O locDriver=> SLICE_X95Y160
delay=> 136
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[17]_i_2/I1 locDriven=> SLICE_X95Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[17]_i_3/O locDriver=> SLICE_X97Y163
delay=> 387
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[18]_i_19/I2 locDriven=> SLICE_X96Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_3/O locDriver=> SLICE_X98Y161
delay=> 362
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[19]_i_9/I2 locDriven=> SLICE_X95Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_2/O locDriver=> SLICE_X102Y165
delay=> 394
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[20]_i_18/I0 locDriven=> SLICE_X101Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[7]_i_3/O locDriver=> SLICE_X99Y158
delay=> 361
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[21]_i_5/I1 locDriven=> SLICE_X94Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[13]_i_2/O locDriver=> SLICE_X97Y161
delay=> 340
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[23]_i_12/I1 locDriven=> SLICE_X95Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[23]_i_15/O locDriver=> SLICE_X95Y159
delay=> 81
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[24]_i_4/I1 locDriven=> SLICE_X91Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[24]_i_8/O locDriver=> SLICE_X91Y169
delay=> 159
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[26]_i_11/I4 locDriven=> SLICE_X95Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[26]_i_18/O locDriver=> SLICE_X95Y158
delay=> 216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[27]_i_20/I1 locDriven=> SLICE_X101Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[4][ppn][27]/Q locDriver=> SLICE_X101Y166
delay=> 99
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[29]_i_1/I0 locDriven=> SLICE_X87Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[29]_i_2/O locDriver=> SLICE_X90Y167
delay=> 238
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[2]_i_17/I2 locDriven=> SLICE_X100Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[0][ppn][2]/Q locDriver=> SLICE_X98Y164
delay=> 140
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[30]_i_6/I2 locDriven=> SLICE_X90Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[14]_i_2__0/O locDriver=> SLICE_X97Y163
delay=> 371
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[32]_i_13/I4 locDriven=> SLICE_X94Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[32]_i_18/O locDriver=> SLICE_X93Y159
delay=> 184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[33]_i_4/I4 locDriven=> SLICE_X93Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[33]_i_11/O locDriver=> SLICE_X93Y165
delay=> 250
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[35]_i_13/I0 locDriven=> SLICE_X93Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[10]_i_7/O locDriver=> SLICE_X98Y164
delay=> 275
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[36]_i_4/I2 locDriven=> SLICE_X91Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[36]_i_6/O locDriver=> SLICE_X91Y162
delay=> 50
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[38]_i_12/I0 locDriven=> SLICE_X92Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[6][ppn][38]/Q locDriver=> SLICE_X90Y160
delay=> 154
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[39]_i_2/I5 locDriven=> SLICE_X90Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[51]/Q locDriver=> SLICE_X105Y174
delay=> 697
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[40]_i_1/I0 locDriven=> SLICE_X87Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[40]_i_2/O locDriver=> SLICE_X89Y163
delay=> 303
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[41]_i_16/I1 locDriven=> SLICE_X94Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[3][ppn][41]/Q locDriver=> SLICE_X92Y160
delay=> 103
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[42]_i_7/I0 locDriven=> SLICE_X91Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[13]_i_3/O locDriver=> SLICE_X94Y165
delay=> 327
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[5]_i_1/I2 locDriven=> SLICE_X88Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/cl_tag_q_reg[5]/Q locDriver=> SLICE_X86Y170
delay=> 335
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[6]_i_28/I3 locDriven=> SLICE_X98Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[10]_i_5/O locDriver=> SLICE_X100Y162
delay=> 105
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[6]_i_47/I3 locDriven=> SLICE_X100Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/plru_tree_q[7]_i_13/O locDriver=> SLICE_X101Y159
delay=> 114
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[9]_i_16/I3 locDriven=> SLICE_X100Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[3][ppn][9]/Q locDriver=> SLICE_X97Y165
delay=> 208
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[0][ppn][23]/CE locDriven=> SLICE_X93Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[0][asid][0]_i_1/O locDriver=> SLICE_X94Y161
delay=> 333
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[0][ppn][6]/CE locDriven=> SLICE_X96Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[0][asid][0]_i_1/O locDriver=> SLICE_X94Y161
delay=> 381
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[10][ppn][28]/CE locDriven=> SLICE_X94Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[10][asid][0]_i_1/O locDriver=> SLICE_X90Y161
delay=> 629
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[11][ppn][0]/CE locDriven=> SLICE_X97Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[11][asid][0]_i_1/O locDriver=> SLICE_X90Y161
delay=> 816
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[11][ppn][32]/CE locDriven=> SLICE_X93Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[11][asid][0]_i_1/O locDriver=> SLICE_X90Y161
delay=> 365
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[12][ppn][14]/CE locDriven=> SLICE_X93Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[12][is_1G]_i_1/O locDriver=> SLICE_X89Y161
delay=> 542
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[12][ppn][37]/CE locDriven=> SLICE_X93Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[12][is_1G]_i_1/O locDriver=> SLICE_X89Y161
delay=> 361
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[13][ppn][19]/CE locDriven=> SLICE_X91Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[13][vpn0][8]_i_1/O locDriver=> SLICE_X89Y161
delay=> 290
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[13][ppn][41]/CE locDriven=> SLICE_X91Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[13][vpn0][8]_i_1/O locDriver=> SLICE_X89Y161
delay=> 620
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[14][ppn][23]/CE locDriven=> SLICE_X92Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[14][vpn0][8]_i_1/O locDriver=> SLICE_X89Y163
delay=> 178
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[14][ppn][6]/CE locDriven=> SLICE_X96Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[14][vpn0][8]_i_1/O locDriver=> SLICE_X89Y163
delay=> 432
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[15][ppn][28]/CE locDriven=> SLICE_X92Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[15][vpn0][8]_i_1/O locDriver=> SLICE_X88Y161
delay=> 568
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[1][ppn][0]/CE locDriven=> SLICE_X98Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[1][vpn0][8]_i_1/O locDriver=> SLICE_X90Y159
delay=> 563
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[1][ppn][32]/CE locDriven=> SLICE_X93Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[1][vpn0][8]_i_1/O locDriver=> SLICE_X90Y159
delay=> 208
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[2][ppn][14]/CE locDriven=> SLICE_X95Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[2][asid][0]_i_1/O locDriver=> SLICE_X89Y161
delay=> 424
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[2][ppn][37]/CE locDriven=> SLICE_X95Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[2][asid][0]_i_1/O locDriver=> SLICE_X89Y161
delay=> 325
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[3][ppn][19]/CE locDriven=> SLICE_X92Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[3][vpn2][8]_i_1/O locDriver=> SLICE_X94Y161
delay=> 247
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[3][ppn][41]/CE locDriven=> SLICE_X92Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[3][vpn2][8]_i_1/O locDriver=> SLICE_X94Y161
delay=> 247
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[4][ppn][23]/CE locDriven=> SLICE_X93Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[4][asid][0]_i_1/O locDriver=> SLICE_X90Y159
delay=> 379
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[4][ppn][6]/CE locDriven=> SLICE_X97Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[4][asid][0]_i_1/O locDriver=> SLICE_X90Y159
delay=> 279
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[5][ppn][28]/CE locDriven=> SLICE_X99Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[5][asid][0]_i_1/O locDriver=> SLICE_X88Y164
delay=> 1035
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[6][ppn][0]/CE locDriven=> SLICE_X98Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[6][vpn2][8]_i_1/O locDriver=> SLICE_X90Y159
delay=> 619
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[6][ppn][32]/CE locDriven=> SLICE_X91Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[6][vpn2][8]_i_1/O locDriver=> SLICE_X90Y159
delay=> 403
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[7][ppn][14]/CE locDriven=> SLICE_X91Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[7][vpn2][8]_i_1/O locDriver=> SLICE_X90Y159
delay=> 192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[7][ppn][37]/CE locDriven=> SLICE_X94Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[7][vpn2][8]_i_1/O locDriver=> SLICE_X90Y159
delay=> 497
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[8][ppn][19]/CE locDriven=> SLICE_X94Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[8][asid][0]_i_1/O locDriver=> SLICE_X88Y161
delay=> 678
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[8][ppn][41]/CE locDriven=> SLICE_X93Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[8][asid][0]_i_1/O locDriver=> SLICE_X88Y161
delay=> 920
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[9][ppn][23]/CE locDriven=> SLICE_X93Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[9][asid][0]_i_1/O locDriver=> SLICE_X89Y161
delay=> 284
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[9][ppn][6]/CE locDriven=> SLICE_X96Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[9][asid][0]_i_1/O locDriver=> SLICE_X89Y161
delay=> 371
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_109/I2 locDriven=> SLICE_X94Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_122/O locDriver=> SLICE_X95Y160
delay=> 210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_126/I0 locDriven=> SLICE_X94Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[11]_i_9/O locDriver=> SLICE_X98Y163
delay=> 329
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_17/I4 locDriven=> SLICE_X92Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_36/O locDriver=> SLICE_X92Y168
delay=> 108
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_42/I0 locDriven=> SLICE_X91Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[13]_i_2/O locDriver=> SLICE_X97Y161
delay=> 390
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_7/I4 locDriven=> SLICE_X91Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_24/O locDriver=> SLICE_X91Y168
delay=> 43
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_94/I2 locDriven=> SLICE_X93Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[25]_i_9/O locDriver=> SLICE_X94Y168
delay=> 162
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[10]_i_25/I1 locDriven=> SLICE_X102Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[12]/Q locDriver=> SLICE_X104Y166
delay=> 257
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[11]_i_15/I2 locDriven=> SLICE_X102Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[8][vpn2][2]/Q locDriver=> SLICE_X102Y164
delay=> 103
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[11]_i_32/I1 locDriven=> SLICE_X103Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[asid][0]/Q locDriver=> SLICE_X106Y166
delay=> 292
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_18/I5 locDriven=> SLICE_X98Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[35]/Q locDriver=> SLICE_X103Y165
delay=> 351
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_9/I2 locDriven=> SLICE_X103Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[10][vpn2][7]/Q locDriver=> SLICE_X103Y161
delay=> 50
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[13]_i_25/I3 locDriven=> SLICE_X97Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[12][vpn0][6]/Q locDriver=> SLICE_X97Y159
delay=> 44
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[14]_i_15/I1 locDriven=> SLICE_X97Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[14]_i_24/O locDriver=> SLICE_X97Y160
delay=> 78
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[14]_i_35/I1 locDriven=> SLICE_X98Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[14][vpn2][3]/Q locDriver=> SLICE_X98Y159
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[7]_i_17/I4 locDriven=> SLICE_X100Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[1][valid]/Q locDriver=> SLICE_X100Y160
delay=> 93
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[8]_i_10/I4 locDriven=> SLICE_X101Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[22]/Q locDriver=> SLICE_X103Y166
delay=> 271
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[8]_i_32/I0 locDriven=> SLICE_X101Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[2][vpn0][7]/Q locDriver=> SLICE_X101Y160
delay=> 49
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_2/I4 locDriven=> SLICE_X98Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[4][is_1G]/Q locDriver=> SLICE_X99Y161
delay=> 244
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_9/I2 locDriven=> SLICE_X101Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_28/O locDriver=> SLICE_X103Y161
delay=> 370
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[12][valid]_i_1/I4 locDriven=> SLICE_X97Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[12][valid]/Q locDriver=> SLICE_X97Y159
delay=> 453
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[7][vpn2][8]_i_1/I4 locDriven=> SLICE_X90Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/tags_q[12][is_1G]_i_2/O locDriver=> SLICE_X95Y157
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[0][vpn1][6]/D locDriven=> SLICE_X101Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[27]/Q locDriver=> SLICE_X101Y156
delay=> 282
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[10][vpn1][0]/D locDriven=> SLICE_X104Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[21]/Q locDriver=> SLICE_X103Y155
delay=> 402
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[11][vpn0][3]/D locDriven=> SLICE_X97Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[15]/Q locDriver=> SLICE_X101Y155
delay=> 697
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[12][is_1G]/D locDriven=> SLICE_X96Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/FSM_onehot_ptw_lvl_q_reg[2]/Q locDriver=> SLICE_X93Y157
delay=> 554
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[12][vpn2][4]/D locDriven=> SLICE_X98Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[34]/Q locDriver=> SLICE_X98Y154
delay=> 353
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[13][vpn1][7]/D locDriven=> SLICE_X98Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[28]/Q locDriver=> SLICE_X100Y156
delay=> 714
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[14][vpn1][1]/D locDriven=> SLICE_X97Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[22]/Q locDriver=> SLICE_X101Y156
delay=> 385
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[15][vpn0][4]/D locDriven=> SLICE_X97Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[16]/Q locDriver=> SLICE_X100Y155
delay=> 943
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[1][is_2M]/D locDriven=> SLICE_X99Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/FSM_onehot_ptw_lvl_q_reg[1]/Q locDriver=> SLICE_X94Y156
delay=> 493
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[1][vpn2][5]/D locDriven=> SLICE_X100Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[35]/Q locDriver=> SLICE_X97Y155
delay=> 460
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[2][vpn1][8]/D locDriven=> SLICE_X101Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[29]/Q locDriver=> SLICE_X101Y155
delay=> 435
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[3][vpn1][2]/D locDriven=> SLICE_X101Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[23]/Q locDriver=> SLICE_X101Y156
delay=> 474
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[4][vpn0][5]/D locDriven=> SLICE_X102Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[17]/Q locDriver=> SLICE_X102Y155
delay=> 501
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[5][valid]/D locDriven=> SLICE_X103Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[5][valid]_i_1/O locDriver=> SLICE_X103Y162
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[5][vpn2][6]/D locDriven=> SLICE_X100Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[36]/Q locDriver=> SLICE_X97Y155
delay=> 786
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[6][vpn2][0]/D locDriven=> SLICE_X100Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[30]/Q locDriver=> SLICE_X97Y154
delay=> 768
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[7][vpn1][3]/D locDriven=> SLICE_X103Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[24]/Q locDriver=> SLICE_X100Y156
delay=> 735
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[8][vpn0][6]/D locDriven=> SLICE_X101Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[18]/Q locDriver=> SLICE_X103Y155
delay=> 977
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[9][vpn0][0]/D locDriven=> SLICE_X98Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[12]/Q locDriver=> SLICE_X102Y155
delay=> 888
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[9][vpn2][7]/D locDriven=> SLICE_X103Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[37]/Q locDriver=> SLICE_X98Y154
delay=> 1110
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[18]_i_1/I5 locDriven=> SLICE_X102Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/d_o[18]_i_2/O locDriver=> SLICE_X102Y155
delay=> 137
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[33]_i_1/I3 locDriven=> SLICE_X100Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[32]/Q locDriver=> SLICE_X97Y154
delay=> 473
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[49]_i_1/I1 locDriven=> SLICE_X105Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[64]_i_2/O locDriver=> SLICE_X98Y157
delay=> 463
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[63]_i_1/I5 locDriven=> SLICE_X105Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/d_o[63]_i_2/O locDriver=> SLICE_X106Y155
delay=> 96
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[15]/D locDriven=> SLICE_X79Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]_i_1/O locDriver=> SLICE_X70Y158
delay=> 488
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[38]/D locDriven=> SLICE_X81Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[38]_i_1/O locDriver=> SLICE_X75Y164
delay=> 440
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/idx_q[2]_i_2/I2 locDriven=> SLICE_X87Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/idx_q[2]_i_5/O locDriver=> SLICE_X87Y154
delay=> 81
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[1][sbe][ex][tval][29]_i_2/I2 locDriven=> SLICE_X127Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][63]_i_5/O locDriver=> SLICE_X125Y145
delay=> 785
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[7][sbe][ex][tval][10]_i_2/I1 locDriven=> SLICE_X131Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[0]_i_1_rewire/O locDriver=> SLICE_X103Y155
delay=> 1944
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[7][sbe][ex][tval][29]_i_2/I1 locDriven=> SLICE_X128Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[0]_i_1_rewire/O locDriver=> SLICE_X103Y155
delay=> 1446
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[7][sbe][ex][tval][47]_i_2/I1 locDriven=> SLICE_X128Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[0]_i_1_rewire/O locDriver=> SLICE_X103Y155
delay=> 1713
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[7][sbe][ex][tval][7]_i_2/I1 locDriven=> SLICE_X126Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[0]_i_1_rewire/O locDriver=> SLICE_X103Y155
delay=> 1016
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q[33]_i_1/I1 locDriven=> SLICE_X91Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/state_q_reg[1]/Q locDriver=> SLICE_X90Y156
delay=> 294
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q[7]_i_1/I3 locDriven=> SLICE_X97Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/state_q_reg[1]/Q locDriver=> SLICE_X90Y156
delay=> 441
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q_reg[32]/C locDriven=> SLICE_X95Y158
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1755
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q_reg[55]/C locDriven=> SLICE_X94Y156
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1758
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/state_q[2]_i_8/I5 locDriven=> SLICE_X93Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[22]/Q locDriver=> SLICE_X80Y157
delay=> 858
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[18]/CE locDriven=> SLICE_X103Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q[63]_i_1__0/O locDriver=> SLICE_X101Y156
delay=> 406
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[40]/CE locDriven=> SLICE_X106Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q[63]_i_1__0/O locDriver=> SLICE_X101Y156
delay=> 433
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[63]/CE locDriven=> SLICE_X104Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q[63]_i_1__0/O locDriver=> SLICE_X101Y156
delay=> 461
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[144]/CE locDriven=> SLICE_X80Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[167]/CE locDriven=> SLICE_X81Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[18]/CE locDriven=> SLICE_X130Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[34]/CE locDriven=> SLICE_X130Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[57]/CE locDriven=> SLICE_X126Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[15]_i_6/I1 locDriven=> SLICE_X120Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[63]_i_36/O locDriver=> SLICE_X124Y137
delay=> 419
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[2]_i_6/I5 locDriven=> SLICE_X112Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][2]_i_4/O locDriver=> SLICE_X108Y135
delay=> 217
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[45]_i_6/I3 locDriven=> SLICE_X110Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_29/O locDriver=> SLICE_X124Y139
delay=> 552
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[60]_i_6/I1 locDriven=> SLICE_X113Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[63]_i_36/O locDriver=> SLICE_X124Y137
delay=> 821
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][17]_i_1/I0 locDriven=> SLICE_X115Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][17]_i_1/O locDriver=> SLICE_X112Y149
delay=> 224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][31]_i_1/I4 locDriven=> SLICE_X114Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][bp][predict_address][63]_i_5/O locDriver=> SLICE_X117Y146
delay=> 293
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][47]_i_1/I2 locDriven=> SLICE_X107Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[0][sbe][bp][predict_address][63]_i_3/O locDriver=> SLICE_X115Y143
delay=> 646
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][62]_i_1/I0 locDriven=> SLICE_X112Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][62]_i_1/O locDriver=> SLICE_X108Y153
delay=> 261
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][ex][tval][13]_i_1/I4 locDriven=> SLICE_X130Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][13]_i_2/O locDriver=> SLICE_X135Y150
delay=> 224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][ex][tval][29]_i_1/I2 locDriven=> SLICE_X128Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[30]/Q locDriver=> SLICE_X128Y149
delay=> 53
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][ex][tval][44]_i_1/I0 locDriven=> SLICE_X127Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[44]/Q locDriver=> SLICE_X122Y147
delay=> 471
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][ex][tval][59]_i_1/I4 locDriven=> SLICE_X127Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][59]_i_2/O locDriver=> SLICE_X127Y156
delay=> 101
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][16]_i_1/I0 locDriven=> SLICE_X117Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][16]_i_2/O locDriver=> SLICE_X116Y139
delay=> 289
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][30]_i_1/I4 locDriven=> SLICE_X122Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[159]/Q locDriver=> SLICE_X81Y159
delay=> 1609
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][46]_i_1/I2 locDriven=> SLICE_X106Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][result][63]_i_5/O locDriver=> SLICE_X124Y144
delay=> 989
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][61]_i_1/I0 locDriven=> SLICE_X123Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][61]_i_3/O locDriver=> SLICE_X117Y128
delay=> 413
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][17]_i_1/I0 locDriven=> SLICE_X118Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][17]_i_1/O locDriver=> SLICE_X112Y149
delay=> 505
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][31]_i_1/I4 locDriven=> SLICE_X113Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][bp][predict_address][63]_i_5/O locDriver=> SLICE_X117Y145
delay=> 895
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][47]_i_1/I2 locDriven=> SLICE_X105Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[1][sbe][bp][predict_address][63]_i_3/O locDriver=> SLICE_X117Y146
delay=> 545
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][62]_i_1/I0 locDriven=> SLICE_X113Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][62]_i_1/O locDriver=> SLICE_X108Y153
delay=> 473
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][14]_i_1/I5 locDriven=> SLICE_X131Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][14]_i_3/O locDriver=> SLICE_X132Y146
delay=> 100
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][30]_i_1/I1 locDriven=> SLICE_X130Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][63]_i_4/O locDriver=> SLICE_X122Y147
delay=> 1074
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][46]_i_1/I3 locDriven=> SLICE_X136Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][63]_i_4/O locDriver=> SLICE_X122Y147
delay=> 1132
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][61]_i_1/I3 locDriven=> SLICE_X131Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[62]/Q locDriver=> SLICE_X127Y157
delay=> 262
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][18]_i_2/I2 locDriven=> SLICE_X118Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/mem_q[7][sbe][result][18]_i_7/O locDriver=> SLICE_X116Y123
delay=> 177
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][33]_i_2/I0 locDriven=> SLICE_X118Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][33]_i_4/O locDriver=> SLICE_X113Y130
delay=> 373
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][48]_i_2/I4 locDriven=> SLICE_X128Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][63]_i_4/O locDriver=> SLICE_X123Y145
delay=> 1399
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][63]_i_4/I2 locDriven=> SLICE_X123Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][63]_i_8/O locDriver=> SLICE_X123Y144
delay=> 169
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][13]_i_1/I3 locDriven=> SLICE_X131Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][63]_i_5/O locDriver=> SLICE_X121Y147
delay=> 1520
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][29]_i_1/I1 locDriven=> SLICE_X128Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[2][sbe][ex][tval][63]_i_3/O locDriver=> SLICE_X122Y148
delay=> 507
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][43]_i_1/I5 locDriven=> SLICE_X127Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][ex][tval][43]_i_3/O locDriver=> SLICE_X127Y150
delay=> 264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][59]_i_1/I3 locDriven=> SLICE_X128Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[60]/Q locDriver=> SLICE_X127Y155
delay=> 538
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][15]_i_1/I5 locDriven=> SLICE_X120Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[2][sbe][result][63]_i_5/O locDriver=> SLICE_X118Y129
delay=> 363
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][30]_i_1/I3 locDriven=> SLICE_X124Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[2][sbe][result][30]_i_2/O locDriver=> SLICE_X123Y125
delay=> 169
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][46]_i_1/I1 locDriven=> SLICE_X108Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][63]_i_4/O locDriver=> SLICE_X123Y145
delay=> 1451
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][60]_i_1/I5 locDriven=> SLICE_X112Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[2][sbe][result][63]_i_5/O locDriver=> SLICE_X118Y129
delay=> 475
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][10]_i_1/I0 locDriven=> SLICE_X130Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[3][sbe][ex][tval][10]_i_2/O locDriver=> SLICE_X131Y156
delay=> 144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][26]_i_1/I2 locDriven=> SLICE_X134Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[27]/Q locDriver=> SLICE_X128Y149
delay=> 326
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][41]_i_1/I2 locDriven=> SLICE_X127Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/mem_q[3][sbe][ex][tval][41]_i_2/O locDriver=> SLICE_X127Y152
delay=> 167
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][57]_i_1/I2 locDriven=> SLICE_X125Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][63]_i_4/O locDriver=> SLICE_X124Y146
delay=> 1459
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][13]_i_2/I1 locDriven=> SLICE_X116Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][63]_i_3/O locDriver=> SLICE_X124Y145
delay=> 877
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][28]_i_1/I5 locDriven=> SLICE_X116Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[3][sbe][result][28]_i_2/O locDriver=> SLICE_X116Y124
delay=> 129
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][43]_i_1/I3 locDriven=> SLICE_X112Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][63]_i_3/O locDriver=> SLICE_X124Y145
delay=> 714
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][59]_i_2/I1 locDriven=> SLICE_X122Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][63]_i_3/O locDriver=> SLICE_X124Y145
delay=> 659
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][cause][3]_i_1/I0 locDriven=> SLICE_X117Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][cause][63]_i_6/O locDriver=> SLICE_X119Y145
delay=> 195
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][tval][22]_i_1/I1 locDriven=> SLICE_X125Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][ex][tval][63]_i_3/O locDriver=> SLICE_X126Y148
delay=> 276
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][tval][38]_i_1/I0 locDriven=> SLICE_X133Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[38]/Q locDriver=> SLICE_X120Y149
delay=> 665
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][tval][53]_i_1/I1 locDriven=> SLICE_X128Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][ex][tval][63]_i_3/O locDriver=> SLICE_X126Y148
delay=> 544
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][0]_i_1/I0 locDriven=> SLICE_X120Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[129]/Q locDriver=> SLICE_X79Y158
delay=> 1555
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][24]_i_1/I4 locDriven=> SLICE_X122Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][result][63]_i_4/O locDriver=> SLICE_X124Y143
delay=> 444
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][3]_i_1/I2 locDriven=> SLICE_X121Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][result][63]_i_4/O locDriver=> SLICE_X124Y143
delay=> 1224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][55]_i_6/I0 locDriven=> SLICE_X113Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[184]/Q locDriver=> SLICE_X83Y157
delay=> 1155
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][bp][predict_address][63]_i_5/I5 locDriven=> SLICE_X108Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[194]/Q locDriver=> SLICE_X104Y145
delay=> 333
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][ex][tval][22]_i_2/I1 locDriven=> SLICE_X126Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][ex][tval][63]_i_4/O locDriver=> SLICE_X120Y148
delay=> 819
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][ex][tval][37]_i_2/I5 locDriven=> SLICE_X132Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][ex][tval][63]_i_5/O locDriver=> SLICE_X125Y150
delay=> 764
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][ex][tval][52]_i_2/I3 locDriven=> SLICE_X125Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][ex][tval][63]_i_3/O locDriver=> SLICE_X125Y146
delay=> 766
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][ex][tval][9]_i_2/I1 locDriven=> SLICE_X122Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][ex][tval][63]_i_4/O locDriver=> SLICE_X120Y148
delay=> 443
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][result][23]_i_1/I5 locDriven=> SLICE_X122Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][result][63]_i_4/O locDriver=> SLICE_X119Y132
delay=> 473
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][result][3]_i_1/I1 locDriven=> SLICE_X121Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][63]_i_6/O locDriver=> SLICE_X123Y144
delay=> 545
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][result][54]_i_1/I5 locDriven=> SLICE_X113Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][result][63]_i_4/O locDriver=> SLICE_X119Y132
delay=> 365
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][cause][0]_i_1/I3 locDriven=> SLICE_X114Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][ex][cause][63]_i_4/O locDriver=> SLICE_X113Y142
delay=> 156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][21]_i_1/I0 locDriven=> SLICE_X131Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[21]/Q locDriver=> SLICE_X117Y148
delay=> 696
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][37]_i_1/I2 locDriven=> SLICE_X132Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[38]/Q locDriver=> SLICE_X126Y148
delay=> 790
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][52]_i_1/I0 locDriven=> SLICE_X126Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[53]/Q locDriver=> SLICE_X125Y148
delay=> 162
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][9]_i_1/I4 locDriven=> SLICE_X124Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][ex][tval][63]_i_3/O locDriver=> SLICE_X126Y148
delay=> 403
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][result][23]_i_2/I5 locDriven=> SLICE_X117Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][result][63]_i_4/O locDriver=> SLICE_X119Y143
delay=> 615
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][result][39]_i_1/I3 locDriven=> SLICE_X111Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[6][sbe][result][39]_i_2/O locDriver=> SLICE_X111Y135
delay=> 80
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][result][54]_i_1/I1 locDriven=> SLICE_X109Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][result][63]_i_4/O locDriver=> SLICE_X119Y143
delay=> 702
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][bp][predict_address][63]_i_5/I0 locDriven=> SLICE_X110Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][result][63]_i_9/O locDriver=> SLICE_X125Y142
delay=> 576
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][19]_i_1/I5 locDriven=> SLICE_X128Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_5/O locDriver=> SLICE_X125Y148
delay=> 640
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][34]_i_1/I3 locDriven=> SLICE_X132Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[7][sbe][ex][tval][34]_i_2/O locDriver=> SLICE_X134Y151
delay=> 114
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][4]_i_1/I1 locDriven=> SLICE_X126Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][63]_i_6/O locDriver=> SLICE_X126Y145
delay=> 191
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][6]_i_1/I1 locDriven=> SLICE_X125Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][63]_i_6/O locDriver=> SLICE_X126Y145
delay=> 295
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][20]_i_1/I3 locDriven=> SLICE_X122Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][20]_i_2/O locDriver=> SLICE_X117Y123
delay=> 261
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][36]_i_1/I1 locDriven=> SLICE_X123Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][63]_i_6/O locDriver=> SLICE_X123Y144
delay=> 526
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][50]_i_1/I5 locDriven=> SLICE_X118Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_3/O locDriver=> SLICE_X128Y132
delay=> 445
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][6]_i_1/I3 locDriven=> SLICE_X120Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][6]_i_2/O locDriver=> SLICE_X120Y137
delay=> 80
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][19]_i_3/I0 locDriven=> SLICE_X128Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][63]_i_4/O locDriver=> SLICE_X126Y143
delay=> 709
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][41]_i_3/I0 locDriven=> SLICE_X127Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][63]_i_4/O locDriver=> SLICE_X126Y143
delay=> 817
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][63]_i_6/I0 locDriven=> SLICE_X123Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][63]_i_4/O locDriver=> SLICE_X126Y143
delay=> 759
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][34]_i_3/I0 locDriven=> SLICE_X130Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][63]_i_5/O locDriver=> SLICE_X125Y145
delay=> 603
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][7]_i_3/I0 locDriven=> SLICE_X129Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][63]_i_5/O locDriver=> SLICE_X125Y145
delay=> 1038
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][bp][predict_address][21]_i_1/I4 locDriven=> SLICE_X112Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][bp][predict_address][63]_i_5/O locDriver=> SLICE_X108Y142
delay=> 699
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][bp][predict_address][37]_i_1/I2 locDriven=> SLICE_X110Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[2][sbe][bp][predict_address][63]_i_3/O locDriver=> SLICE_X115Y144
delay=> 458
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][bp][predict_address][52]_i_1/I0 locDriven=> SLICE_X110Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][52]_i_1/O locDriver=> SLICE_X107Y152
delay=> 291
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][bp][predict_address][8]_i_1/I5 locDriven=> SLICE_X114Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][8]/Q locDriver=> SLICE_X110Y159
delay=> 446
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][ex][tval][32]_i_3/I1 locDriven=> SLICE_X130Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[33]_i_1/O locDriver=> SLICE_X100Y149
delay=> 1172
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][ex][tval][5]_i_3/I1 locDriven=> SLICE_X121Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[6]_i_1/O locDriver=> SLICE_X94Y150
delay=> 646
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][18]_i_1/I1 locDriven=> SLICE_X114Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][63]_i_5/O locDriver=> SLICE_X118Y139
delay=> 435
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][32]_i_1/I5 locDriven=> SLICE_X111Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][32]/Q locDriver=> SLICE_X110Y156
delay=> 490
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][48]_i_1/I3 locDriven=> SLICE_X105Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][63]_i_3/O locDriver=> SLICE_X121Y148
delay=> 808
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][63]_i_1/I1 locDriven=> SLICE_X108Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][63]_i_5/O locDriver=> SLICE_X118Y139
delay=> 531
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][ex][tval][33]_i_3/I1 locDriven=> SLICE_X131Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[34]_i_1/O locDriver=> SLICE_X102Y150
delay=> 1040
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][ex][tval][63]_i_3/I5 locDriven=> SLICE_X125Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[0]_i_1_rewire/O locDriver=> SLICE_X103Y155
delay=> 976
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][20]_i_1/I2 locDriven=> SLICE_X118Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[4][sbe][bp][predict_address][63]_i_3/O locDriver=> SLICE_X116Y144
delay=> 281
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][36]_i_1/I0 locDriven=> SLICE_X114Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][36]_i_1/O locDriver=> SLICE_X112Y154
delay=> 409
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][50]_i_1/I4 locDriven=> SLICE_X111Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][bp][predict_address][63]_i_5/O locDriver=> SLICE_X108Y144
delay=> 398
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][7]_i_1/I4 locDriven=> SLICE_X112Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][bp][predict_address][63]_i_5/O locDriver=> SLICE_X108Y144
delay=> 367
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][ex][tval][30]_i_3/I1 locDriven=> SLICE_X138Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][30]/Q locDriver=> SLICE_X122Y160
delay=> 817
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][ex][tval][57]_i_3/I1 locDriven=> SLICE_X123Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][57]/Q locDriver=> SLICE_X122Y156
delay=> 175
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][16]_i_1/I0 locDriven=> SLICE_X116Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][16]_i_1/O locDriver=> SLICE_X113Y153
delay=> 336
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][30]_i_1/I4 locDriven=> SLICE_X114Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][bp][predict_address][63]_i_5/O locDriver=> SLICE_X108Y144
delay=> 987
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][46]_i_1/I2 locDriven=> SLICE_X107Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][bp][predict_address][63]_i_3/O locDriver=> SLICE_X115Y144
delay=> 683
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][61]_i_1/I0 locDriven=> SLICE_X109Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][61]_i_1/O locDriver=> SLICE_X108Y152
delay=> 210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][15]_i_1/I5 locDriven=> SLICE_X112Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][15]/Q locDriver=> SLICE_X110Y163
delay=> 346
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][30]_i_1/I3 locDriven=> SLICE_X113Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][63]_i_4/O locDriver=> SLICE_X114Y144
delay=> 285
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][46]_i_1/I1 locDriven=> SLICE_X107Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][bp][predict_address][63]_i_2/O locDriver=> SLICE_X112Y149
delay=> 298
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][60]_i_1/I5 locDriven=> SLICE_X109Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][60]/Q locDriver=> SLICE_X110Y156
delay=> 202
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][ex][tval][23]_i_3/I0 locDriven=> SLICE_X124Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][ex][tval][63]_i_5/O locDriver=> SLICE_X123Y147
delay=> 209
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][ex][tval][59]_i_3/I0 locDriven=> SLICE_X126Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][ex][tval][63]_i_5/O locDriver=> SLICE_X123Y147
delay=> 1008
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[7][sbe][bp][predict_address][1]_i_1/I3 locDriven=> SLICE_X110Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[7][sbe][bp][predict_address][63]_i_4/O locDriver=> SLICE_X118Y148
delay=> 1248
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[7][sbe][bp][predict_address][35]_i_1/I1 locDriven=> SLICE_X113Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][63]_i_2/O locDriver=> SLICE_X113Y148
delay=> 195
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[7][sbe][bp][predict_address][4]_i_1/I5 locDriven=> SLICE_X114Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][4]/Q locDriver=> SLICE_X111Y155
delay=> 788
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[7][sbe][bp][predict_address][6]_i_1/I5 locDriven=> SLICE_X112Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][6]/Q locDriver=> SLICE_X111Y155
delay=> 1056
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[12]/C locDriven=> SLICE_X84Y139
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1579
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[35]/C locDriven=> SLICE_X86Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1720
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[58]/C locDriven=> SLICE_X86Y141
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1714
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q[0][data][32]_i_4/I0 locDriven=> SLICE_X82Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][data][0]/Q locDriver=> SLICE_X83Y167
delay=> 199
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q[0][data][57]_i_4/I0 locDriven=> SLICE_X81Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][data][25]/Q locDriver=> SLICE_X80Y168
delay=> 145
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][data][24]/C locDriven=> SLICE_X80Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1588
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][data][47]/C locDriven=> SLICE_X83Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1588
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][op][2]/C locDriven=> SLICE_X86Y153
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1711
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][paddr][30]/C locDriven=> SLICE_X79Y149
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1575
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/amo_req_q_i_1/I5 locDriven=> SLICE_X88Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/status_cnt_q_reg[1]/Q locDriver=> SLICE_X87Y159
delay=> 150
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][11]_i_2/I1 locDriven=> SLICE_X85Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][data][11]/Q locDriver=> SLICE_X85Y158
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][21]_i_2/I2 locDriven=> SLICE_X81Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[0][valid]_i_3/O locDriver=> SLICE_X87Y144
delay=> 980
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][31]_i_2/I3 locDriven=> SLICE_X80Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][data][31]/Q locDriver=> SLICE_X80Y155
delay=> 94
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][42]_i_1/I0 locDriven=> SLICE_X86Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][42]/Q locDriver=> SLICE_X86Y154
delay=> 106
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][52]_i_1/I1 locDriven=> SLICE_X86Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[2][valid]_i_3/O locDriver=> SLICE_X87Y145
delay=> 1647
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][62]_i_1/I2 locDriven=> SLICE_X83Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][data][62]/Q locDriver=> SLICE_X83Y159
delay=> 150
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][10]_i_1/I3 locDriven=> SLICE_X85Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[3][valid]_i_3/O locDriver=> SLICE_X90Y143
delay=> 1139
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][21]_i_1/I4 locDriven=> SLICE_X77Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][21]_i_2/O locDriver=> SLICE_X80Y144
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][32]_i_2/I0 locDriven=> SLICE_X81Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[1][valid]_i_3/O locDriver=> SLICE_X87Y144
delay=> 920
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][42]_i_2/I1 locDriven=> SLICE_X83Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][address][42]/Q locDriver=> SLICE_X83Y145
delay=> 47
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][52]_i_2/I2 locDriven=> SLICE_X82Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[0][valid]_i_3/O locDriver=> SLICE_X87Y144
delay=> 820
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][address][13]/CE locDriven=> SLICE_X77Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 1112
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][address][38]/CE locDriven=> SLICE_X79Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 1185
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][be][0]/CE locDriven=> SLICE_X85Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 904
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][data][25]/CE locDriven=> SLICE_X77Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 1401
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][data][48]/CE locDriven=> SLICE_X85Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 1004
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][address][12]/CE locDriven=> SLICE_X75Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 1019
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][address][37]/CE locDriven=> SLICE_X74Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 1230
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][address][9]/CE locDriven=> SLICE_X86Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 288
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][data][24]/CE locDriven=> SLICE_X78Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 1939
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][data][47]/CE locDriven=> SLICE_X85Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 1033
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][11]/CE locDriven=> SLICE_X86Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][address][55]_i_1/O locDriver=> SLICE_X85Y149
delay=> 695
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][36]/CE locDriven=> SLICE_X75Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][address][55]_i_1/O locDriver=> SLICE_X85Y149
delay=> 475
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][8]/CE locDriven=> SLICE_X86Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][address][55]_i_1/O locDriver=> SLICE_X85Y149
delay=> 695
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][data][23]/CE locDriven=> SLICE_X80Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][address][55]_i_1/O locDriver=> SLICE_X85Y149
delay=> 465
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][data][46]/CE locDriven=> SLICE_X79Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][address][55]_i_1/O locDriver=> SLICE_X85Y149
delay=> 1334
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][address][10]/CE locDriven=> SLICE_X87Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 457
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][address][35]/CE locDriven=> SLICE_X75Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 1060
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][address][7]/CE locDriven=> SLICE_X85Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 724
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][data][22]/CE locDriven=> SLICE_X83Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 901
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][data][45]/CE locDriven=> SLICE_X87Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][55]_i_1/O locDriver=> SLICE_X86Y149
delay=> 394
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][valid]/CE locDriven=> SLICE_X86Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/nc_pending_q_i_33/I0 locDriven=> SLICE_X73Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][36]_i_1/O locDriver=> SLICE_X72Y146
delay=> 135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/nc_pending_q_reg_i_2/S[0] locDriven=> SLICE_X73Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/nc_pending_q_i_19/O locDriver=> SLICE_X73Y147
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[1][address][55]_i_1/I2 locDriven=> SLICE_X84Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_write_pointer_q_reg[0]/Q locDriver=> SLICE_X87Y145
delay=> 625
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][address][25]/D locDriven=> SLICE_X81Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][25]_i_1/O locDriver=> SLICE_X83Y147
delay=> 514
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][address][49]/D locDriven=> SLICE_X82Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][49]_i_1/O locDriver=> SLICE_X84Y148
delay=> 443
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][data][13]/D locDriven=> SLICE_X79Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[13]/Q locDriver=> SLICE_X84Y141
delay=> 739
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][data][36]/D locDriven=> SLICE_X86Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[36]/Q locDriver=> SLICE_X85Y140
delay=> 783
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][data][59]/D locDriven=> SLICE_X85Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[59]/Q locDriver=> SLICE_X86Y142
delay=> 725
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][address][24]/D locDriven=> SLICE_X80Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][24]_i_1/O locDriver=> SLICE_X84Y148
delay=> 729
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][address][48]/D locDriven=> SLICE_X82Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][48]_i_1/O locDriver=> SLICE_X85Y148
delay=> 525
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][data][12]/D locDriven=> SLICE_X85Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[12]/Q locDriver=> SLICE_X84Y139
delay=> 1076
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][data][35]/D locDriven=> SLICE_X88Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[35]/Q locDriver=> SLICE_X86Y143
delay=> 619
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][data][58]/D locDriven=> SLICE_X86Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[58]/Q locDriver=> SLICE_X86Y141
delay=> 493
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][address][23]/D locDriven=> SLICE_X80Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][23]_i_1/O locDriver=> SLICE_X83Y148
delay=> 597
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][address][47]/D locDriven=> SLICE_X83Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][47]_i_1/O locDriver=> SLICE_X85Y149
delay=> 470
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][11]/D locDriven=> SLICE_X86Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[11]/Q locDriver=> SLICE_X86Y143
delay=> 451
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][34]/D locDriven=> SLICE_X85Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[34]/Q locDriver=> SLICE_X85Y140
delay=> 583
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][57]/D locDriven=> SLICE_X83Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[57]/Q locDriver=> SLICE_X82Y140
delay=> 625
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][address][22]/D locDriven=> SLICE_X80Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][22]_i_1/O locDriver=> SLICE_X83Y149
delay=> 348
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][address][46]/D locDriven=> SLICE_X84Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][46]_i_1/O locDriver=> SLICE_X85Y149
delay=> 343
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][data][10]/D locDriven=> SLICE_X80Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[10]/Q locDriver=> SLICE_X85Y141
delay=> 639
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][data][33]/D locDriven=> SLICE_X83Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[33]/Q locDriver=> SLICE_X83Y140
delay=> 683
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][data][56]/D locDriven=> SLICE_X83Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[56]/Q locDriver=> SLICE_X84Y144
delay=> 459
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_write_pointer_q[1]_i_3/I2 locDriven=> SLICE_X86Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/amo_op_q_reg[0]/Q locDriver=> SLICE_X86Y154
delay=> 52
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][11]_i_1/I2 locDriven=> SLICE_X77Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][address][14]/Q locDriver=> SLICE_X75Y142
delay=> 222
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][27]_i_1/I0 locDriven=> SLICE_X73Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][30]/Q locDriver=> SLICE_X73Y144
delay=> 45
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][41]_i_1/I4 locDriven=> SLICE_X75Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_read_pointer_q_reg[0]/Q locDriver=> SLICE_X78Y151
delay=> 491
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][9]_i_1/I2 locDriven=> SLICE_X73Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][address][12]/Q locDriver=> SLICE_X75Y143
delay=> 230
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[7][data][24]_i_1/I0 locDriven=> SLICE_X79Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][data][24]/Q locDriver=> SLICE_X79Y154
delay=> 176
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[7][data][39]_i_2/I4 locDriven=> SLICE_X85Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_read_pointer_q_reg[0]/Q locDriver=> SLICE_X78Y151
delay=> 744
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[7][data][54]_i_1/I2 locDriven=> SLICE_X82Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][data][54]/Q locDriver=> SLICE_X82Y151
delay=> 196
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/address_idx_q[2]_i_1/I0 locDriven=> SLICE_X93Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/status_cnt_q_reg[0]/Q locDriver=> SLICE_X90Y142
delay=> 255
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/amo_op_q[3]_i_4/I2 locDriven=> SLICE_X88Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/read_pointer_q_reg/Q locDriver=> SLICE_X91Y142
delay=> 318
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/dtlb_pte_q[ppn][41]_i_20/I2 locDriven=> SLICE_X100Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[14][vpn2][6]/Q locDriver=> SLICE_X101Y151
delay=> 111
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[15]_i_1/I5 locDriven=> SLICE_X99Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/status_cnt_q_reg[0]/Q locDriver=> SLICE_X90Y142
delay=> 453
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[26]_i_1/I2 locDriven=> SLICE_X100Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/lsu_vaddr_q_reg[31]_i_2/O[2] locDriver=> SLICE_X103Y147
delay=> 271
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[36]_i_2/I2 locDriven=> SLICE_X101Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][vaddr][36]/Q locDriver=> SLICE_X101Y148
delay=> 188
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[55]_i_1/I3 locDriven=> SLICE_X102Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[55]_i_2/O locDriver=> SLICE_X104Y149
delay=> 280
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][be][4]/D locDriven=> SLICE_X88Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][be][4]_i_1/O locDriver=> SLICE_X88Y143
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][29]/D locDriven=> SLICE_X88Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][data][29]_i_1/O locDriver=> SLICE_X88Y137
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][51]/D locDriven=> SLICE_X88Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][data][51]_i_1/O locDriver=> SLICE_X88Y140
delay=> 221
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][operator][4]/D locDriven=> SLICE_X86Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][operator][4]_i_1/O locDriver=> SLICE_X88Y150
delay=> 224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][vaddr][27]/D locDriven=> SLICE_X102Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][vaddr][27]_i_1/O locDriver=> SLICE_X102Y147
delay=> 301
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][vaddr][4]/D locDriven=> SLICE_X93Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][vaddr][4]_i_1/O locDriver=> SLICE_X93Y143
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][be][4]/D locDriven=> SLICE_X88Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][be][4]_i_1/O locDriver=> SLICE_X88Y143
delay=> 154
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][29]/D locDriven=> SLICE_X87Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][data][29]_i_1/O locDriver=> SLICE_X88Y137
delay=> 225
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][51]/D locDriven=> SLICE_X88Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][data][51]_i_1/O locDriver=> SLICE_X88Y140
delay=> 270
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][operator][4]/D locDriven=> SLICE_X88Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][operator][4]_i_1/O locDriver=> SLICE_X88Y150
delay=> 24
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][vaddr][27]/D locDriven=> SLICE_X102Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][vaddr][27]_i_1/O locDriver=> SLICE_X102Y147
delay=> 207
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][vaddr][4]/D locDriven=> SLICE_X93Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][vaddr][4]_i_1/O locDriver=> SLICE_X93Y143
delay=> 22
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[tval][11]_i_1/I1 locDriven=> SLICE_X94Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[63]_i_6/O locDriver=> SLICE_X104Y146
delay=> 914
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[tval][20]_i_1/I3 locDriven=> SLICE_X102Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[63]_i_5/O locDriver=> SLICE_X104Y146
delay=> 131
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[tval][29]_i_1/I4 locDriven=> SLICE_X102Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[tval][29]_i_2/O locDriver=> SLICE_X102Y149
delay=> 152
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[tval][38]_i_1/I0 locDriven=> SLICE_X102Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[valid]_i_2/O locDriver=> SLICE_X91Y151
delay=> 1021
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[tval][54]_i_1/I4 locDriven=> SLICE_X104Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[54]_i_2/O locDriver=> SLICE_X104Y149
delay=> 200
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[valid]_i_5/I0 locDriven=> SLICE_X87Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[valid]_i_7/O locDriver=> SLICE_X87Y152
delay=> 209
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/plru_tree_q[14]_i_13__0/I1 locDriven=> SLICE_X99Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][vpn2][3]/Q locDriver=> SLICE_X95Y155
delay=> 275
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/signed_q_i_1/I5 locDriven=> SLICE_X87Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/load_data_q[operator][1]_i_2/O locDriver=> SLICE_X88Y150
delay=> 271
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[12]_i_2/I1 locDriven=> SLICE_X89Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[12]_i_3/O locDriver=> SLICE_X91Y136
delay=> 138
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[1]_i_1/I2 locDriven=> SLICE_X83Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/address_off_q[2]_i_1/O locDriver=> SLICE_X90Y143
delay=> 1074
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[26]_i_3/I1 locDriven=> SLICE_X86Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/read_pointer_q_reg/Q locDriver=> SLICE_X91Y142
delay=> 393
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[32]_i_4/I4 locDriven=> SLICE_X85Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/address_off_q[0]_i_1/O locDriver=> SLICE_X91Y143
delay=> 858
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[36]_i_4/I4 locDriven=> SLICE_X85Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/address_off_q[0]_i_1/O locDriver=> SLICE_X91Y143
delay=> 845
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[40]_i_2/I2 locDriven=> SLICE_X86Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/status_cnt_q_reg[1]/Q locDriver=> SLICE_X89Y142
delay=> 364
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[44]_i_2/I2 locDriven=> SLICE_X86Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/status_cnt_q_reg[1]/Q locDriver=> SLICE_X89Y142
delay=> 414
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[48]_i_2/I2 locDriven=> SLICE_X86Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/status_cnt_q_reg[1]/Q locDriver=> SLICE_X89Y142
delay=> 392
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[51]_i_4/I3 locDriven=> SLICE_X86Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[43]_i_2/O locDriver=> SLICE_X87Y138
delay=> 189
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[55]_i_4/I3 locDriven=> SLICE_X84Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[47]_i_2/O locDriver=> SLICE_X86Y139
delay=> 399
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[59]_i_4/I3 locDriven=> SLICE_X86Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[51]_i_2/O locDriver=> SLICE_X87Y140
delay=> 160
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[63]_i_2/I1 locDriven=> SLICE_X90Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[63]_i_5/O locDriver=> SLICE_X90Y140
delay=> 156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/state_q[1]_i_11/I0 locDriven=> SLICE_X88Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/address_idx_q[5]_i_1/O locDriver=> SLICE_X92Y145
delay=> 321
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/state_q[1]_i_27/I4 locDriven=> SLICE_X88Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][address][7]/Q locDriver=> SLICE_X85Y147
delay=> 626
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/state_q[1]_i_6__0/I1 locDriven=> SLICE_X88Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_is_store_q_i_3/O locDriver=> SLICE_X86Y149
delay=> 216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[39]_i_1__0/I2 locDriven=> SLICE_X106Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[63]_i_6/O locDriver=> SLICE_X104Y146
delay=> 379
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[47]_i_1__0/I0 locDriven=> SLICE_X104Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[63]_i_4/O locDriver=> SLICE_X104Y146
delay=> 881
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[54]_i_2/I4 locDriven=> SLICE_X104Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/status_cnt_q_reg[1]/Q locDriver=> SLICE_X89Y142
delay=> 1373
pinDriven=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[62]_i_2/I2 locDriven=> SLICE_X104Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/read_pointer_q_reg/Q locDriver=> SLICE_X91Y142
delay=> 1125
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/ld_address[0][15]_i_2/I1 locDriven=> SLICE_X71Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/read_pointer_q_reg[0]/Q locDriver=> SLICE_X77Y179
delay=> 568
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/ld_address[0][9]_i_2/I1 locDriven=> SLICE_X73Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/read_pointer_q_reg[0]/Q locDriver=> SLICE_X77Y179
delay=> 494
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][data][27]/CLR locDriven=> SLICE_X81Y170
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 906
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][data][4]/CLR locDriven=> SLICE_X80Y171
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 920
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][paddr][13]/CLR locDriven=> SLICE_X72Y172
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 908
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][paddr][36]/CLR locDriven=> SLICE_X73Y172
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 892
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][data][11]/CLR locDriven=> SLICE_X81Y170
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 906
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][data][34]/CLR locDriven=> SLICE_X80Y171
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 920
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][data][57]/CLR locDriven=> SLICE_X79Y174
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 921
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][paddr][20]/CLR locDriven=> SLICE_X72Y171
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 899
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][paddr][7]/CLR locDriven=> SLICE_X72Y173
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 883
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/size_s2[2]_i_4/I3 locDriven=> SLICE_X75Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/read_pointer_q_reg[0]/Q locDriver=> SLICE_X77Y179
delay=> 460
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/st_write_buffer_reg_0_1_19_19_i_2/I2 locDriven=> SLICE_X82Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][data][43]/Q locDriver=> SLICE_X81Y170
delay=> 144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/st_write_buffer_reg_0_1_48_48_i_2/I2 locDriven=> SLICE_X82Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][data][8]/Q locDriver=> SLICE_X78Y176
delay=> 198
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/stores_inflight_q[1]_i_4/I0 locDriven=> SLICE_X78Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/status_cnt_q_reg[1]/Q locDriver=> SLICE_X77Y176
delay=> 517
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/ld_address[0][20]_i_1/I0 locDriven=> SLICE_X74Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q_reg[1][paddr][20]/Q locDriver=> SLICE_X85Y172
delay=> 400
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/ld_address[0][39]_i_3/I0 locDriven=> SLICE_X73Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q_reg[1][paddr][39]/Q locDriver=> SLICE_X83Y172
delay=> 330
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q_reg[0][paddr][22]/C locDriven=> SLICE_X85Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1586
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q_reg[0][paddr][9]/C locDriven=> SLICE_X82Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1596
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q_reg[1][paddr][30]/C locDriven=> SLICE_X84Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1602
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/pcx_ack_stage_s2[1]_i_6/I5 locDriven=> SLICE_X70Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/ld_address[0][37]_i_1/O locDriver=> SLICE_X74Y173
delay=> 460
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/st_control_reg_0_1_0_12_i_54/I0 locDriven=> SLICE_X73Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/ld_address[0][28]_i_1/O locDriver=> SLICE_X75Y173
delay=> 395
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/st_write_buffer_reg_0_1_88_88_i_2/I1 locDriven=> SLICE_X80Y195
driverPin=> chip/tile0/l15/l15/pipeline/st_write_buffer_reg_0_1_24_24_i_4/O locDriver=> SLICE_X79Y195
delay=> 157
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rrarbiter/i_rr_arb_tree/gen_int_rr.gen_lock.req_q[0]_i_1/I3 locDriven=> SLICE_X78Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/status_cnt_q_reg[1]/Q locDriver=> SLICE_X83Y176
delay=> 300
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_12__10/I0 locDriven=> SLICE_X74Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_100/O locDriver=> SLICE_X73Y154
delay=> 1067
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_15__2/I2 locDriven=> SLICE_X80Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__4/Q locDriver=> SLICE_X79Y183
delay=> 481
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_19__11/I0 locDriven=> SLICE_X73Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_100/O locDriver=> SLICE_X73Y154
delay=> 871
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_22__9/I3 locDriven=> SLICE_X75Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][43]/Q locDriver=> SLICE_X75Y190
delay=> 437
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_26__11/I4 locDriven=> SLICE_X74Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__1/Q locDriver=> SLICE_X76Y173
delay=> 396
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_30__1/I2 locDriven=> SLICE_X77Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__5/Q locDriver=> SLICE_X78Y180
delay=> 346
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_34__10/I3 locDriven=> SLICE_X74Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]/Q locDriver=> SLICE_X75Y185
delay=> 370
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_38__11/I1 locDriven=> SLICE_X74Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/wr_cl_vld_q_i_4/O locDriver=> SLICE_X80Y155
delay=> 782
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_42__1/I2 locDriven=> SLICE_X83Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__4/Q locDriver=> SLICE_X79Y183
delay=> 455
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_46__11/I0 locDriven=> SLICE_X76Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_165/O locDriver=> SLICE_X73Y154
delay=> 732
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_50__10/I1 locDriven=> SLICE_X77Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/wr_cl_vld_q_i_4/O locDriver=> SLICE_X80Y155
delay=> 812
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_54__10/I5 locDriven=> SLICE_X75Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_145/O locDriver=> SLICE_X77Y157
delay=> 556
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_58__11/I3 locDriven=> SLICE_X75Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][23]/Q locDriver=> SLICE_X79Y185
delay=> 418
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_62__10/I4 locDriven=> SLICE_X76Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__0/Q locDriver=> SLICE_X75Y171
delay=> 130
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_67__4/I5 locDriven=> SLICE_X77Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_158/O locDriver=> SLICE_X76Y162
delay=> 201
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_73__3/I3 locDriven=> SLICE_X75Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][24]/Q locDriver=> SLICE_X76Y185
delay=> 418
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/d_o[187]_i_6/I4 locDriven=> SLICE_X82Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][2]/Q locDriver=> SLICE_X78Y180
delay=> 598
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/data_rdata_q[1]_i_5/I2 locDriven=> SLICE_X72Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[paddr][3]/Q locDriver=> SLICE_X77Y163
delay=> 612
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/data_rdata_q[35]_i_5/I0 locDriven=> SLICE_X75Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_1][27]/Q locDriver=> SLICE_X79Y185
delay=> 578
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/data_rdata_q[4]_i_5/I4 locDriven=> SLICE_X73Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][60]/Q locDriver=> SLICE_X76Y181
delay=> 506
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/i___70_i_4/I2 locDriven=> SLICE_X90Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[3]/Q locDriver=> SLICE_X95Y169
delay=> 961
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/i___78_i_5/I0 locDriven=> SLICE_X86Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_35__1/O locDriver=> SLICE_X80Y181
delay=> 567
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/icache_data_q[14]_i_6/I4 locDriven=> SLICE_X86Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[2]/Q locDriver=> SLICE_X94Y169
delay=> 945
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/icache_data_q[8]_i_5/I2 locDriven=> SLICE_X88Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[3]_rep/Q locDriver=> SLICE_X92Y172
delay=> 601
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[0]_i_22/I2 locDriven=> SLICE_X77Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[0]_i_14/O locDriver=> SLICE_X84Y184
delay=> 464
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[0]_i_39/I0 locDriven=> SLICE_X75Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_1][30]/Q locDriver=> SLICE_X80Y186
delay=> 221
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[15]_i_5/I3 locDriven=> SLICE_X83Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_25/O locDriver=> SLICE_X83Y167
delay=> 161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem[31][23]_i_6/I3 locDriven=> SLICE_X87Y186
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_9__1/O locDriver=> SLICE_X76Y180
delay=> 792
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem[31][39]_i_6/I1 locDriven=> SLICE_X89Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][size][1]/Q locDriver=> SLICE_X88Y157
delay=> 1396
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem[31][53]_i_7/I5 locDriven=> SLICE_X86Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_51__0/O locDriver=> SLICE_X75Y181
delay=> 908
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][0]_i_1/I1 locDriven=> SLICE_X75Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_threadid][0]/Q locDriver=> SLICE_X76Y171
delay=> 413
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][30]/CE locDriven=> SLICE_X75Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[0][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 557
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][53]/CE locDriven=> SLICE_X75Y190
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[0][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 765
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][18]/CE locDriven=> SLICE_X80Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[0][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 402
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][40]/CE locDriven=> SLICE_X76Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[0][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 673
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]/CE locDriven=> SLICE_X76Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[0][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 406
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_2][28]/CE locDriven=> SLICE_X86Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[0][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 1408
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_2][50]/CE locDriven=> SLICE_X81Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[0][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 865
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_3][15]/CE locDriven=> SLICE_X83Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[0][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 727
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_3][38]/CE locDriven=> SLICE_X85Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[0][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 953
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_3][60]/CE locDriven=> SLICE_X84Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[0][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 936
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_0][0]/CE locDriven=> SLICE_X78Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 636
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_0][32]/CE locDriven=> SLICE_X75Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 779
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_0][55]/CE locDriven=> SLICE_X75Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 779
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_1][1]/CE locDriven=> SLICE_X80Y186
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 450
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_1][42]/CE locDriven=> SLICE_X77Y186
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 744
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_1][7]/CE locDriven=> SLICE_X81Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 768
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_2][2]/CE locDriven=> SLICE_X86Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 1246
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_2][52]/CE locDriven=> SLICE_X84Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 855
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_3][17]/CE locDriven=> SLICE_X79Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 660
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_3][3]/CE locDriven=> SLICE_X83Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 834
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_3][62]/CE locDriven=> SLICE_X87Y194
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q[1][l15_returntype][3]_i_1/O locDriver=> SLICE_X79Y178
delay=> 1460
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q[0]_rep__1_i_1/I0 locDriven=> SLICE_X76Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/status_cnt_q_reg[0]/Q locDriver=> SLICE_X83Y162
delay=> 734
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q[1]_i_1__2/I3 locDriven=> SLICE_X81Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]/Q locDriver=> SLICE_X80Y150
delay=> 250
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q_reg[16]/C locDriven=> SLICE_X79Y151
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1568
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q_reg[39]/C locDriven=> SLICE_X80Y150
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1575
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i__carry_i_9__2/I0 locDriven=> SLICE_X77Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q_reg[21]/Q locDriver=> SLICE_X81Y150
delay=> 614
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/mshr_rdrd_collision_00_carry_i_6/I1 locDriven=> SLICE_X68Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[paddr][12]/Q locDriver=> SLICE_X71Y151
delay=> 205
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/range_check_return0_carry__1/S[0] locDriven=> SLICE_X77Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/range_check_return0_carry__1_i_13/O locDriver=> SLICE_X77Y153
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_13/I2 locDriven=> SLICE_X82Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[17] locDriver=> RAMB36_X10Y29
delay=> 326
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_116/I0 locDriven=> SLICE_X80Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q_reg[22]/Q locDriver=> SLICE_X75Y151
delay=> 339
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_34/I4 locDriven=> SLICE_X78Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[0]/Q locDriver=> SLICE_X76Y150
delay=> 306
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_56_replica/I5 locDriven=> SLICE_X77Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_103/O locDriver=> SLICE_X77Y147
delay=> 181
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q[2]_i_10__0/I1 locDriven=> SLICE_X84Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[2]_i_5/O locDriver=> SLICE_X87Y150
delay=> 535
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/Mem_DP_reg_i_198/I3 locDriven=> SLICE_X78Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/address_idx_q[1]_i_1/O locDriver=> SLICE_X93Y144
delay=> 875
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/Mem_DP_reg_i_95/I0 locDriven=> SLICE_X75Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/vld_sel_q[1]_i_1/O locDriver=> SLICE_X82Y150
delay=> 427
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[15]/D locDriven=> SLICE_X80Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][26]_i_1/O locDriver=> SLICE_X83Y148
delay=> 409
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[38]/D locDriven=> SLICE_X82Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][49]_i_1/O locDriver=> SLICE_X84Y148
delay=> 536
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__carry_i_4__3/I1 locDriven=> SLICE_X76Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[31]/Q locDriver=> SLICE_X82Y148
delay=> 270
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/mshr_rdrd_collision_10_carry__1_i_2/I1 locDriven=> SLICE_X67Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[paddr][53]/Q locDriver=> SLICE_X62Y153
delay=> 226
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/range_check_return0_carry__0_i_6__0/I1 locDriven=> SLICE_X75Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[18]/Q locDriver=> SLICE_X80Y148
delay=> 450
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/range_check_return0_inferred__0/i__carry__0/CI locDriven=> SLICE_X76Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/range_check_return0_inferred__0/i__carry/CO[7] locDriver=> SLICE_X76Y150
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_73/I2 locDriven=> SLICE_X82Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][47]_i_1/O locDriver=> SLICE_X85Y149
delay=> 276
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_98/I1 locDriven=> SLICE_X78Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_75/O locDriver=> SLICE_X83Y149
delay=> 296
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/bank_idx_q_reg[3]/CE locDriven=> SLICE_X74Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_38/I3 locDriven=> SLICE_X75Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_85/O locDriver=> SLICE_X82Y148
delay=> 218
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_80/I4 locDriven=> SLICE_X79Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_65/O locDriver=> SLICE_X78Y148
delay=> 180
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/data_rdata_q[11]_i_9/I0 locDriven=> SLICE_X69Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[53]_i_51/O locDriver=> SLICE_X74Y156
delay=> 358
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/data_rdata_q[30]_i_9/I1 locDriven=> SLICE_X69Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/Mem_DP_reg/DOUTADOUT[30] locDriver=> RAMB36_X8Y32
delay=> 298
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/data_rdata_q[49]_i_9/I2 locDriven=> SLICE_X70Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/bank_off_q_reg[3]_rep/Q locDriver=> SLICE_X75Y155
delay=> 778
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[3].i_ram/d_o[191]_i_10/I3 locDriven=> SLICE_X73Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[3].i_ram/Mem_DP_reg/DOUTBDOUT[30] locDriver=> RAMB36_X8Y34
delay=> 416
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[3].i_ram/data_rdata_q[2]_i_10/I1 locDriven=> SLICE_X68Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/bank_off_q_reg[3]/Q locDriver=> SLICE_X75Y155
delay=> 626
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[3].i_ram/data_rdata_q[51]_i_9/I5 locDriven=> SLICE_X73Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/data_rdata_q[51]_i_10/O locDriver=> SLICE_X67Y159
delay=> 501
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/d_o[187]_i_5/I0 locDriven=> SLICE_X82Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/d_o[187]_i_9/O locDriver=> SLICE_X77Y166
delay=> 339
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[11]_i_4/I4 locDriven=> SLICE_X69Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[53]_i_29/O locDriver=> SLICE_X75Y159
delay=> 313
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[19]_i_8/I2 locDriven=> SLICE_X75Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_2/CO[6] locDriver=> SLICE_X82Y147
delay=> 707
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[27]_i_4/I0 locDriven=> SLICE_X69Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[27]_i_8/O locDriver=> SLICE_X74Y165
delay=> 269
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[34]_i_4/I4 locDriven=> SLICE_X75Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[53]_i_29/O locDriver=> SLICE_X75Y159
delay=> 183
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[41]_i_8/I2 locDriven=> SLICE_X77Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_2/CO[6] locDriver=> SLICE_X82Y147
delay=> 610
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[4]_i_4/I0 locDriven=> SLICE_X73Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[4]_i_8/O locDriver=> SLICE_X73Y165
delay=> 218
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_10/I2 locDriven=> SLICE_X82Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[26] locDriver=> RAMB36_X10Y29
delay=> 261
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[1]_i_1/I0 locDriven=> SLICE_X79Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[1]_i_2/CO[6] locDriver=> SLICE_X76Y147
delay=> 245
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[1]_i_3/S[4] locDriven=> SLICE_X76Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_14/O locDriver=> SLICE_X76Y146
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[2]_i_3/DI[7] locDriven=> SLICE_X78Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/genblk1[0].i_ram/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[3]_i_2/DI[5] locDriven=> SLICE_X76Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/genblk1[0].i_ram/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q[2]_i_3__0/I1 locDriven=> SLICE_X79Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[2]/Q locDriver=> SLICE_X82Y156
delay=> 352
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_10__9/I2 locDriven=> SLICE_X74Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_0][46]/Q locDriver=> SLICE_X75Y191
delay=> 1108
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_13__8/I0 locDriven=> SLICE_X75Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_165/O locDriver=> SLICE_X73Y154
delay=> 258
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_16__5/I1 locDriven=> SLICE_X68Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_2/O locDriver=> SLICE_X75Y155
delay=> 939
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_18__9/I5 locDriven=> SLICE_X74Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_118/O locDriver=> SLICE_X72Y161
delay=> 225
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_20__6/I3 locDriven=> SLICE_X68Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][52]/Q locDriver=> SLICE_X76Y185
delay=> 819
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_23__4/I1 locDriven=> SLICE_X69Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_2/O locDriver=> SLICE_X75Y155
delay=> 824
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_25__9/I5 locDriven=> SLICE_X74Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_125/O locDriver=> SLICE_X71Y155
delay=> 440
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_28__8/I3 locDriven=> SLICE_X74Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][60]/Q locDriver=> SLICE_X76Y181
delay=> 460
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_30__4/I1 locDriven=> SLICE_X69Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_2/O locDriver=> SLICE_X75Y155
delay=> 1133
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_32__8/I5 locDriven=> SLICE_X71Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_132/O locDriver=> SLICE_X69Y157
delay=> 200
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_35__7/I3 locDriven=> SLICE_X66Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][5]/Q locDriver=> SLICE_X80Y192
delay=> 862
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_38__6/I1 locDriven=> SLICE_X68Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_3/O locDriver=> SLICE_X79Y156
delay=> 576
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_3__5/I0 locDriven=> SLICE_X78Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[repl_way][0]/Q locDriver=> SLICE_X77Y153
delay=> 284
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_42__4/I1 locDriven=> SLICE_X68Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_2/O locDriver=> SLICE_X75Y155
delay=> 1125
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_44__9/I5 locDriven=> SLICE_X74Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_144/O locDriver=> SLICE_X77Y157
delay=> 313
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_47__7/I3 locDriven=> SLICE_X74Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][9]/Q locDriver=> SLICE_X76Y179
delay=> 1223
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_4__4/I1 locDriven=> SLICE_X73Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_82__0/O locDriver=> SLICE_X72Y150
delay=> 537
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_52__4/I3 locDriven=> SLICE_X68Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][20]/Q locDriver=> SLICE_X77Y182
delay=> 631
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_54__9/I1 locDriven=> SLICE_X74Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_5/O locDriver=> SLICE_X75Y155
delay=> 597
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_57__7/I5 locDriven=> SLICE_X67Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_157/O locDriver=> SLICE_X75Y159
delay=> 573
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_5__12/I3 locDriven=> SLICE_X74Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][35]/Q locDriver=> SLICE_X77Y186
delay=> 582
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_61__9/I5 locDriven=> SLICE_X72Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_161/O locDriver=> SLICE_X75Y163
delay=> 230
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_64__8/I3 locDriven=> SLICE_X74Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][24]/Q locDriver=> SLICE_X75Y185
delay=> 752
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_6__12/I4 locDriven=> SLICE_X72Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__2/Q locDriver=> SLICE_X75Y171
delay=> 364
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_76__4_rewire/I3 locDriven=> SLICE_X74Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_166/O locDriver=> SLICE_X81Y156
delay=> 769
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_8__4/I0 locDriven=> SLICE_X74Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_idx_q[1]_i_1/O locDriver=> SLICE_X75Y155
delay=> 351
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/cnt_q[4]_i_1__1/I2 locDriven=> SLICE_X75Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/cnt_q_reg[2]/Q locDriver=> SLICE_X73Y153
delay=> 302
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_100/I2 locDriven=> SLICE_X60Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][29]/Q locDriver=> SLICE_X57Y149
delay=> 346
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_118/I0 locDriven=> SLICE_X53Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_155_rewire/O locDriver=> SLICE_X70Y146
delay=> 877
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_140/I1 locDriven=> SLICE_X69Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_29/O locDriver=> SLICE_X80Y149
delay=> 364
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_171/I0 locDriven=> SLICE_X68Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_140/O locDriver=> SLICE_X69Y149
delay=> 151
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_188/I4 locDriven=> SLICE_X60Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][18]/Q locDriver=> SLICE_X61Y146
delay=> 266
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_214/I2 locDriven=> SLICE_X64Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][14]/Q locDriver=> SLICE_X63Y143
delay=> 547
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_245/I3 locDriven=> SLICE_X68Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_226/O locDriver=> SLICE_X70Y146
delay=> 109
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_61/I1 locDriven=> SLICE_X53Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][wtag][49]/Q locDriver=> SLICE_X61Y150
delay=> 1177
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_82/I5 locDriven=> SLICE_X53Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_148/O locDriver=> SLICE_X68Y148
delay=> 795
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[14]_i_2/I0 locDriven=> SLICE_X67Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[14]_i_4/O locDriver=> SLICE_X67Y161
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[44]_i_2/I1 locDriven=> SLICE_X83Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/data_rdata_q[44]_i_5/O locDriver=> SLICE_X83Y163
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[53]_i_169/S[0] locDriven=> SLICE_X68Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_250/O locDriver=> SLICE_X68Y146
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[53]_i_47/S[1] locDriven=> SLICE_X62Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_91/O locDriver=> SLICE_X62Y148
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[53]_i_78/DI[1] locDriven=> SLICE_X53Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i__carry__0_i_2__1/I1 locDriven=> SLICE_X59Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__0_i_12__1/O locDriver=> SLICE_X59Y150
delay=> 123
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][amo_op][2]_i_1/I3 locDriven=> SLICE_X78Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[2]/Q locDriver=> SLICE_X82Y156
delay=> 745
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][17]_i_1/I3 locDriven=> SLICE_X69Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[1]/Q locDriver=> SLICE_X82Y156
delay=> 746
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][25]_i_2/I0 locDriven=> SLICE_X66Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_6/O locDriver=> SLICE_X79Y150
delay=> 807
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][33]_i_2/I3 locDriven=> SLICE_X64Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_5/O locDriver=> SLICE_X79Y150
delay=> 719
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][6]_i_1/I3 locDriven=> SLICE_X70Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[1]/Q locDriver=> SLICE_X82Y156
delay=> 651
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/miss_req_masked_q_reg[2]/C locDriven=> SLICE_X74Y147
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1562
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[repl_way][0]_i_4/I0 locDriven=> SLICE_X77Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_5/O locDriver=> SLICE_X79Y150
delay=> 123
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[paddr][31]/C locDriven=> SLICE_X69Y153
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1559
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[paddr][54]/C locDriven=> SLICE_X62Y154
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1579
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_rdrd_collision_10_carry/S[7] locDriven=> SLICE_X67Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/mshr_rdrd_collision_10_carry_i_1/O locDriver=> SLICE_X67Y151
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_rdwr_collision0_carry/S[5] locDriven=> SLICE_X63Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_3/O locDriver=> SLICE_X63Y153
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/state_d3_carry__0/DI[4] locDriven=> SLICE_X58Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/state_d3_carry_i_4/I3 locDriven=> SLICE_X58Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][18]_i_2/O locDriver=> SLICE_X64Y151
delay=> 289
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/stores_inflight_q_reg[0]/CE locDriven=> SLICE_X79Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/stores_inflight_q[1]_i_1/O locDriver=> SLICE_X78Y153
delay=> 273
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/cnt_q[11]_i_1/I5 locDriven=> SLICE_X82Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/cnt_q[11]_i_2/O locDriver=> SLICE_X82Y135
delay=> 42
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/cnt_q[5]_i_1__0/I3 locDriven=> SLICE_X83Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/lfsr_q_reg[5]/Q locDriver=> SLICE_X80Y136
delay=> 160
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/cnt_q_reg[6]/C locDriven=> SLICE_X82Y137
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1591
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/mask_q[3]_i_1/I0 locDriven=> SLICE_X82Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/mask_q_reg[2]/Q locDriver=> SLICE_X84Y137
delay=> 224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/mem_q[0][way][1]_i_1__0/I3 locDriven=> SLICE_X76Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[1]/Q locDriver=> SLICE_X82Y156
delay=> 352
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/state_d3_carry__1_i_2/I2 locDriven=> SLICE_X58Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__1_i_6/O locDriver=> SLICE_X57Y153
delay=> 124
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[133]_i_1/I0 locDriven=> SLICE_X80Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[141]_i_2/O locDriver=> SLICE_X80Y160
delay=> 140
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[141]_i_2/I4 locDriven=> SLICE_X80Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/load_data_q_reg[address_offset][2]/Q locDriver=> SLICE_X87Y156
delay=> 900
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[161]_i_2/I0 locDriven=> SLICE_X80Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[48]_i_1/O locDriver=> SLICE_X75Y158
delay=> 241
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[186]_i_7/I0 locDriven=> SLICE_X83Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][data][57]/Q locDriver=> SLICE_X79Y160
delay=> 506
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[192]_i_16/I4 locDriven=> SLICE_X80Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[0]/Q locDriver=> SLICE_X87Y157
delay=> 567
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[0]_i_7/I2 locDriven=> SLICE_X72Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_26_rewire/O locDriver=> SLICE_X70Y154
delay=> 205
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[16]_i_7/I0 locDriven=> SLICE_X74Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][16]/Q locDriver=> SLICE_X75Y157
delay=> 809
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_2/I4 locDriven=> SLICE_X72Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_5/O locDriver=> SLICE_X72Y152
delay=> 149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[2]_i_7/I2 locDriven=> SLICE_X73Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_26_rewire/O locDriver=> SLICE_X70Y154
delay=> 252
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[36]_i_7/I0 locDriven=> SLICE_X75Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][36]/Q locDriver=> SLICE_X76Y162
delay=> 379
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[42]_i_6/I4 locDriven=> SLICE_X80Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_27_rewire/O locDriver=> SLICE_X71Y155
delay=> 457
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[49]_i_6/I2 locDriven=> SLICE_X80Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_26_rewire/O locDriver=> SLICE_X70Y154
delay=> 503
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_166/I0 locDriven=> SLICE_X53Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][7]/Q locDriver=> SLICE_X66Y146
delay=> 1454
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_216/I1 locDriven=> SLICE_X64Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_234/O locDriver=> SLICE_X67Y148
delay=> 198
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_45/I3 locDriven=> SLICE_X70Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][1]/Q locDriver=> SLICE_X66Y139
delay=> 581
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[13]_i_1/I1 locDriven=> SLICE_X72Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[13]_i_3/O locDriver=> SLICE_X72Y162
delay=> 15
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[28]_i_3/S locDriven=> SLICE_X71Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_5_rewire/O locDriver=> SLICE_X69Y154
delay=> 287
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[43]_i_3/I0 locDriven=> SLICE_X83Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[43]_i_6/O locDriver=> SLICE_X83Y162
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__0_i_16__1/I1 locDriven=> SLICE_X56Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__0_i_48/O locDriver=> SLICE_X56Y152
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__0_i_41/I2 locDriven=> SLICE_X56Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[0][ptr][1]/Q locDriver=> SLICE_X68Y140
delay=> 840
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__0_i_58/I0 locDriven=> SLICE_X59Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][35]/Q locDriver=> SLICE_X60Y148
delay=> 685
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__0_i_74/I4 locDriven=> SLICE_X59Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[0][ptr][0]/Q locDriver=> SLICE_X69Y139
delay=> 721
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__1_i_9__0/I4 locDriven=> SLICE_X59Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[0][ptr][0]/Q locDriver=> SLICE_X69Y139
delay=> 826
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry_i_37/I5 locDriven=> SLICE_X59Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][22]/Q locDriver=> SLICE_X61Y144
delay=> 217
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry_i_54/I3 locDriven=> SLICE_X59Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][wtag][15]/Q locDriver=> SLICE_X58Y146
delay=> 244
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry_i_71/I1 locDriven=> SLICE_X55Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][6]/Q locDriver=> SLICE_X65Y143
delay=> 809
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/mem_q[0][size][0]_i_16/I2 locDriven=> SLICE_X69Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q[2]_i_7/O locDriver=> SLICE_X71Y136
delay=> 248
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/mem_q[0][size][1]_i_53/I2 locDriven=> SLICE_X68Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q[7]_i_7/O locDriver=> SLICE_X72Y133
delay=> 206
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_114/I0 locDriven=> SLICE_X49Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][6]/Q locDriver=> SLICE_X62Y142
delay=> 947
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_131/I4 locDriven=> SLICE_X55Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][31]_i_1/O locDriver=> SLICE_X74Y144
delay=> 1380
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_149/I2 locDriven=> SLICE_X55Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][5]_i_1/O locDriver=> SLICE_X84Y146
delay=> 1460
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_82/I1 locDriven=> SLICE_X48Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][48]_i_1/O locDriver=> SLICE_X75Y147
delay=> 1364
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_reg_i_103/S[4] locDriven=> SLICE_X55Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_129/O locDriver=> SLICE_X55Y144
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_reg_i_77/DI[4] locDriven=> SLICE_X49Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_reg_i_94/S[2] locDriven=> SLICE_X48Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_122/O locDriver=> SLICE_X48Y146
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/rd_tag_q_reg[28]/CE locDriven=> SLICE_X52Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__0_i_10/I1 locDriven=> SLICE_X57Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__0_i_36/O locDriver=> SLICE_X57Y152
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__0_i_38/I2 locDriven=> SLICE_X58Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[1][ptr][1]/Q locDriver=> SLICE_X65Y141
delay=> 871
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__0_i_55/I0 locDriven=> SLICE_X55Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][wtag][37]/Q locDriver=> SLICE_X61Y147
delay=> 819
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__0_i_71/I4 locDriven=> SLICE_X54Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[1][ptr][0]/Q locDriver=> SLICE_X65Y141
delay=> 1280
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__1_i_5/I1 locDriven=> SLICE_X57Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__1_i_9/O locDriver=> SLICE_X57Y152
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry_i_34/I5 locDriven=> SLICE_X58Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][23]/Q locDriver=> SLICE_X60Y143
delay=> 312
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry_i_51/I3 locDriven=> SLICE_X57Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][wtag][14]/Q locDriver=> SLICE_X64Y145
delay=> 403
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry_i_68/I1 locDriven=> SLICE_X55Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][7]/Q locDriver=> SLICE_X63Y142
delay=> 746
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q[0][be][7]_i_23/I0 locDriven=> SLICE_X66Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][0]/Q locDriver=> SLICE_X66Y140
delay=> 281
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[0][ptr][1]/CE locDriven=> SLICE_X68Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/tx_stat_q[0][be][7]_i_1/O locDriver=> SLICE_X70Y138
delay=> 274
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][checked]_i_7/I2 locDriven=> SLICE_X68Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][checked]_i_13/O locDriver=> SLICE_X69Y144
delay=> 181
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_24/I2 locDriven=> SLICE_X49Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][52]/Q locDriver=> SLICE_X61Y150
delay=> 706
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_43/I0 locDriven=> SLICE_X49Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][33]/Q locDriver=> SLICE_X62Y144
delay=> 1080
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_60/I0 locDriven=> SLICE_X49Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][wtag][36]/Q locDriver=> SLICE_X65Y147
delay=> 1083
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_76/I0 locDriven=> SLICE_X49Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][12]/Q locDriver=> SLICE_X63Y144
delay=> 805
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_92/I4 locDriven=> SLICE_X49Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][13]_i_1/O locDriver=> SLICE_X75Y143
delay=> 1430
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][7]_i_1/I1 locDriven=> SLICE_X71Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][dirty][0]_i_2/O locDriver=> SLICE_X84Y143
delay=> 736
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][dirty][7]_i_2/I2 locDriven=> SLICE_X69Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_27/O locDriver=> SLICE_X71Y144
delay=> 267
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][wtag][52]_i_1/I2 locDriven=> SLICE_X67Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_4/O locDriver=> SLICE_X77Y144
delay=> 799
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][checked]_i_11/I5 locDriven=> SLICE_X67Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][wtag][5]/Q locDriver=> SLICE_X66Y147
delay=> 329
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][checked]_i_5/I1 locDriven=> SLICE_X69Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_en_q1_reg/Q locDriver=> SLICE_X72Y148
delay=> 569
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][checked]_i_7/I0 locDriven=> SLICE_X68Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][7]/Q locDriver=> SLICE_X66Y146
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][hit_oh][3]_i_18/I0 locDriven=> SLICE_X73Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][4]/Q locDriver=> SLICE_X74Y140
delay=> 257
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][16]/C locDriven=> SLICE_X75Y156
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1578
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][39]/C locDriven=> SLICE_X76Y160
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1576
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][61]/C locDriven=> SLICE_X79Y161
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1597
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][txblock][6]/C locDriven=> SLICE_X70Y137
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1582
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][23]/C locDriven=> SLICE_X59Y145
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1581
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][46]/C locDriven=> SLICE_X60Y149
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1585
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][52]_i_19/S[3] locDriven=> SLICE_X49Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_43/O locDriver=> SLICE_X49Y143
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][52]_i_56/DI[3] locDriven=> SLICE_X49Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][16]/C locDriven=> SLICE_X75Y156
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1578
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][39]/C locDriven=> SLICE_X76Y159
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1591
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][61]/C locDriven=> SLICE_X82Y161
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1589
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][txblock][6]/C locDriven=> SLICE_X72Y135
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1581
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][wtag][23]/C locDriven=> SLICE_X65Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1593
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][wtag][46]/C locDriven=> SLICE_X65Y147
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1598
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][data][1]/C locDriven=> SLICE_X71Y156
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1589
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][data][42]/C locDriven=> SLICE_X78Y161
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1594
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][data][7]/C locDriven=> SLICE_X71Y156
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1587
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][valid][2]/C locDriven=> SLICE_X68Y140
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1582
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][27]/C locDriven=> SLICE_X63Y146
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1585
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][4]/C locDriven=> SLICE_X66Y145
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1580
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][23]/C locDriven=> SLICE_X74Y154
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1559
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][46]/C locDriven=> SLICE_X78Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1596
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][dirty][1]/C locDriven=> SLICE_X66Y138
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1596
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][6]/C locDriven=> SLICE_X76Y139
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1569
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][wtag][30]/C locDriven=> SLICE_X63Y150
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1592
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][wtag][5]/C locDriven=> SLICE_X64Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1593
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][data][27]/C locDriven=> SLICE_X70Y158
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1577
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][data][4]/C locDriven=> SLICE_X71Y157
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1590
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][dirty][5]/C locDriven=> SLICE_X71Y138
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1579
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][11]/C locDriven=> SLICE_X62Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1599
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][34]/C locDriven=> SLICE_X59Y148
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1581
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][9]/C locDriven=> SLICE_X62Y144
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1596
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][data][30]/C locDriven=> SLICE_X71Y158
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1573
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][data][53]/C locDriven=> SLICE_X77Y158
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1585
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][hit_oh][1]/C locDriven=> SLICE_X73Y149
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1566
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][wtag][15]/C locDriven=> SLICE_X58Y146
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1581
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][wtag][38]/C locDriven=> SLICE_X56Y147
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1581
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][11]/C locDriven=> SLICE_X70Y161
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1580
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][34]/C locDriven=> SLICE_X77Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1597
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][57]/C locDriven=> SLICE_X79Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1595
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][txblock][1]/C locDriven=> SLICE_X66Y135
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1591
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][19]/C locDriven=> SLICE_X61Y145
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1587
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][41]/C locDriven=> SLICE_X60Y148
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1593
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][data][15]/C locDriven=> SLICE_X69Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1592
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][data][38]/C locDriven=> SLICE_X75Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1584
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][data][60]/C locDriven=> SLICE_X80Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1593
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][hit_oh][3]_i_6/S locDriven=> SLICE_X72Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q1_reg[2]/Q locDriver=> SLICE_X72Y148
delay=> 784
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][17]/D locDriven=> SLICE_X59Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][17]_i_1/O locDriver=> SLICE_X74Y142
delay=> 515
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][3]/D locDriven=> SLICE_X62Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][3]_i_1/O locDriver=> SLICE_X84Y146
delay=> 812
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wr_cl_idx_q_reg[5]/D locDriven=> SLICE_X67Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_idx_q[5]_i_1/O locDriver=> SLICE_X75Y154
delay=> 621
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_380/I2 locDriven=> SLICE_X68Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][1]/Q locDriver=> SLICE_X65Y146
delay=> 576
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/check_ptr_q[1]_i_3/I5 locDriven=> SLICE_X68Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/check_ptr_q[1]_i_7/O locDriver=> SLICE_X68Y144
delay=> 49
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_6__0/I1 locDriven=> SLICE_X72Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][checked]/Q locDriver=> SLICE_X70Y142
delay=> 240
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[12]_i_4/I2 locDriven=> SLICE_X54Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][20]/Q locDriver=> SLICE_X61Y146
delay=> 647
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[19]_i_2/I0 locDriven=> SLICE_X52Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][wtag][27]/Q locDriver=> SLICE_X63Y150
delay=> 1048
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[24]_i_2/I4 locDriven=> SLICE_X52Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[24]_i_4/O locDriver=> SLICE_X52Y148
delay=> 47
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[2]_i_3/I3 locDriven=> SLICE_X54Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/check_ptr_q[1]_i_2/O locDriver=> SLICE_X68Y142
delay=> 937
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[35]_i_4/I2 locDriven=> SLICE_X52Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][43]/Q locDriver=> SLICE_X58Y148
delay=> 875
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[41]_i_2/I0 locDriven=> SLICE_X54Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][wtag][49]/Q locDriver=> SLICE_X61Y150
delay=> 910
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[6]_i_2/I4 locDriven=> SLICE_X56Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[6]_i_4/O locDriver=> SLICE_X56Y146
delay=> 166
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q_reg[21]_i_1/I1 locDriven=> SLICE_X54Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[21]_i_3/O locDriver=> SLICE_X54Y146
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.lock_q_reg_inv/C locDriven=> SLICE_X66Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1575
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q[2]_i_2/I4 locDriven=> SLICE_X66Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][dirty][3]/Q locDriver=> SLICE_X69Y138
delay=> 286
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q[4]_i_6/I3 locDriven=> SLICE_X67Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][txblock][2]/Q locDriver=> SLICE_X67Y136
delay=> 99
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q[7]_i_11/I1 locDriven=> SLICE_X70Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][valid][6]/Q locDriver=> SLICE_X75Y138
delay=> 286
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.rr_q_reg[1]/CE locDriven=> SLICE_X64Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.rr_q[2]_i_1__1/O locDriver=> SLICE_X65Y143
delay=> 364
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][12]_i_5/I2 locDriven=> SLICE_X71Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][12]/Q locDriver=> SLICE_X71Y162
delay=> 345
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][16]_i_4/I0 locDriven=> SLICE_X77Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][16]/Q locDriver=> SLICE_X76Y154
delay=> 151
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][19]_i_6/I3 locDriven=> SLICE_X77Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][19]/Q locDriver=> SLICE_X75Y155
delay=> 290
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][22]_i_4/I0 locDriven=> SLICE_X76Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][22]/Q locDriver=> SLICE_X76Y154
delay=> 154
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][25]_i_6/I3 locDriven=> SLICE_X70Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][25]/Q locDriver=> SLICE_X70Y159
delay=> 49
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][29]_i_2/I3 locDriven=> SLICE_X75Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][61]_i_6/O locDriver=> SLICE_X76Y170
delay=> 197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][31]_i_6/I3 locDriven=> SLICE_X68Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][31]/Q locDriver=> SLICE_X70Y159
delay=> 164
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][35]_i_1__0/I5 locDriven=> SLICE_X81Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q[0][data][35]_i_4/O locDriver=> SLICE_X83Y169
delay=> 113
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][38]_i_6/I3 locDriven=> SLICE_X76Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][1]_i_3/O locDriver=> SLICE_X66Y146
delay=> 1060
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][40]_i_9/I2 locDriven=> SLICE_X78Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][data][40]/Q locDriver=> SLICE_X78Y163
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][44]_i_2/I3 locDriven=> SLICE_X79Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][63]_i_5/O locDriver=> SLICE_X71Y134
delay=> 933
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][47]_i_7/I2 locDriven=> SLICE_X79Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][47]/Q locDriver=> SLICE_X79Y164
delay=> 47
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][49]_i_3/I4 locDriven=> SLICE_X79Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][49]_i_9/O locDriver=> SLICE_X77Y172
delay=> 152
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][50]_i_9/I1 locDriven=> SLICE_X79Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][50]_i_7/O locDriver=> SLICE_X78Y158
delay=> 420
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][52]_i_5/I5 locDriven=> SLICE_X78Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][20]_i_3/O locDriver=> SLICE_X78Y155
delay=> 447
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][54]_i_2/I4 locDriven=> SLICE_X79Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][63]_i_8/O locDriver=> SLICE_X80Y170
delay=> 199
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][56]_i_13/I0 locDriven=> SLICE_X77Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][24]_i_3/O locDriver=> SLICE_X71Y159
delay=> 483
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][57]_i_16/I4 locDriven=> SLICE_X77Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][33]_i_5/O locDriver=> SLICE_X77Y161
delay=> 274
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][58]_i_2/I5 locDriven=> SLICE_X80Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][58]_i_7/O locDriver=> SLICE_X79Y165
delay=> 324
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][59]_i_8/I3 locDriven=> SLICE_X79Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][59]_i_15/O locDriver=> SLICE_X79Y169
delay=> 46
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][60]_i_5/I5 locDriven=> SLICE_X79Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][28]_i_3/O locDriver=> SLICE_X72Y160
delay=> 669
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][62]_i_10/I3 locDriven=> SLICE_X75Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][be][7]_i_4/O locDriver=> SLICE_X68Y136
delay=> 1183
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][63]_i_15/I1 locDriven=> SLICE_X71Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][be][7]_i_15/O locDriver=> SLICE_X69Y136
delay=> 284
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][6]_i_1__0/I5 locDriven=> SLICE_X78Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][data][6]/Q locDriver=> SLICE_X80Y167
delay=> 335
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][size][0]_i_10/I1 locDriven=> SLICE_X69Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][size][0]_i_24/O locDriver=> SLICE_X69Y133
delay=> 172
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][size][1]_i_17/I1 locDriven=> SLICE_X69Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][dirty][5]/Q locDriver=> SLICE_X73Y137
delay=> 347
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][size][1]_i_32/I5 locDriven=> SLICE_X66Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.rr_q_reg[0]/Q locDriver=> SLICE_X65Y143
delay=> 306
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][30]_i_3/I0 locDriven=> SLICE_X68Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][30]_i_4/O locDriver=> SLICE_X68Y159
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][60]_i_7/I1 locDriven=> SLICE_X79Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][60]_i_12/O locDriver=> SLICE_X79Y161
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_105/I1 locDriven=> SLICE_X60Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_11/O locDriver=> SLICE_X66Y148
delay=> 257
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_128/I2 locDriven=> SLICE_X61Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][25]/Q locDriver=> SLICE_X60Y152
delay=> 254
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_38/I2 locDriven=> SLICE_X62Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][46]/Q locDriver=> SLICE_X62Y148
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_56/I0 locDriven=> SLICE_X61Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][38]/Q locDriver=> SLICE_X60Y148
delay=> 189
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_73/I3 locDriven=> SLICE_X63Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][1]_i_3/O locDriver=> SLICE_X66Y146
delay=> 315
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_94/I1 locDriven=> SLICE_X62Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_3/O locDriver=> SLICE_X66Y146
delay=> 319
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_102/I1 locDriven=> SLICE_X61Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_3/O locDriver=> SLICE_X66Y146
delay=> 345
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_125/I4 locDriven=> SLICE_X66Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][1]/Q locDriver=> SLICE_X67Y147
delay=> 159
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_36/I1 locDriven=> SLICE_X63Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_2/O locDriver=> SLICE_X66Y145
delay=> 261
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_53/I4 locDriven=> SLICE_X60Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_101/O locDriver=> SLICE_X61Y146
delay=> 135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_72/I3 locDriven=> SLICE_X65Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][1]_i_2/O locDriver=> SLICE_X66Y146
delay=> 317
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_94/I2 locDriven=> SLICE_X63Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][18]/Q locDriver=> SLICE_X63Y143
delay=> 94
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][be][7]_i_17/I2 locDriven=> SLICE_X67Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][2]_i_1/O locDriver=> SLICE_X66Y146
delay=> 631
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_1/I0 locDriven=> SLICE_X63Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_2/O locDriver=> SLICE_X66Y145
delay=> 329
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[0][dirty][3]_i_7/I0 locDriven=> SLICE_X70Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][be][7]_i_5/O locDriver=> SLICE_X70Y136
delay=> 111
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[1][dirty][0]_i_2/I0 locDriven=> SLICE_X66Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_int_rr.gen_lock.lock_q_i_2/O locDriver=> SLICE_X73Y141
delay=> 542
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[1][txblock][5]_i_1/I3 locDriven=> SLICE_X74Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[1][txblock][5]_i_2/O locDriver=> SLICE_X74Y136
delay=> 43
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][1]_i_1/I2 locDriven=> SLICE_X64Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_int_rr.gen_lock.lock_q_i_2/O locDriver=> SLICE_X73Y141
delay=> 671
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[3][dirty][6]_i_2/I1 locDriven=> SLICE_X71Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[3][txblock][7]_i_2/O locDriver=> SLICE_X67Y134
delay=> 433
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[4][dirty][4]_i_1/I4 locDriven=> SLICE_X71Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[4][dirty][4]_i_2/O locDriver=> SLICE_X71Y139
delay=> 79
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[5][dirty][2]_i_1/I4 locDriven=> SLICE_X67Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[5][dirty][2]_i_2/O locDriver=> SLICE_X62Y135
delay=> 225
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[6][dirty][0]_i_1/I1 locDriven=> SLICE_X65Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][dirty][0]_i_2/O locDriver=> SLICE_X84Y143
delay=> 666
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[6][txblock][4]_i_1/I3 locDriven=> SLICE_X71Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[6][txblock][4]_i_2/O locDriver=> SLICE_X71Y136
delay=> 128
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[7][txblock][0]_i_1/I2 locDriven=> SLICE_X65Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_int_rr.gen_lock.lock_q_i_2/O locDriver=> SLICE_X73Y141
delay=> 437
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_120/S locDriven=> SLICE_X71Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][checked]_i_4/O locDriver=> SLICE_X64Y141
delay=> 1621
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_154/I0 locDriven=> SLICE_X78Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_310/O locDriver=> SLICE_X78Y161
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_184/I4 locDriven=> SLICE_X68Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_344/O locDriver=> SLICE_X69Y147
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_207/I2 locDriven=> SLICE_X68Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_343/O locDriver=> SLICE_X69Y148
delay=> 587
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_224/I0 locDriven=> SLICE_X69Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][21]/Q locDriver=> SLICE_X74Y154
delay=> 210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_240/I4 locDriven=> SLICE_X72Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_344/O locDriver=> SLICE_X69Y147
delay=> 713
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_257/I2 locDriven=> SLICE_X70Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_343/O locDriver=> SLICE_X69Y148
delay=> 813
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_274/I0 locDriven=> SLICE_X78Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][60]/Q locDriver=> SLICE_X79Y161
delay=> 99
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_290/I4 locDriven=> SLICE_X77Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_344/O locDriver=> SLICE_X69Y147
delay=> 659
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_307/I2 locDriven=> SLICE_X78Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_343/O locDriver=> SLICE_X69Y148
delay=> 1132
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_324/I0 locDriven=> SLICE_X75Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][35]/Q locDriver=> SLICE_X77Y162
delay=> 191
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_353/I3 locDriven=> SLICE_X72Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][dirty][7]/Q locDriver=> SLICE_X72Y138
delay=> 49
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_74__2/I0 locDriven=> SLICE_X75Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/status_cnt_q[1]_i_5/O locDriver=> SLICE_X74Y142
delay=> 640
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/status_cnt_q[1]_i_12/I3 locDriven=> SLICE_X71Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][checked]/Q locDriver=> SLICE_X71Y142
delay=> 110
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][checked]_i_16/I2 locDriven=> SLICE_X74Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][7]_i_6/O locDriver=> SLICE_X66Y141
delay=> 828
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][checked]_i_5/I1 locDriven=> SLICE_X73Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[0][checked]_i_9/O locDriver=> SLICE_X74Y138
delay=> 205
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][valid][0]_i_1/I1 locDriven=> SLICE_X68Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][valid][0]_i_3/O locDriver=> SLICE_X64Y140
delay=> 210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][valid][5]_i_2/I3 locDriven=> SLICE_X76Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_5/O locDriver=> SLICE_X72Y144
delay=> 527
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[1][txblock][6]_i_2/I1 locDriven=> SLICE_X72Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][6]_i_3/O locDriver=> SLICE_X71Y139
delay=> 510
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[1][valid][4]_i_4/I2 locDriven=> SLICE_X77Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][checked]_i_4/O locDriver=> SLICE_X64Y141
delay=> 829
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][3]_i_2/I1 locDriven=> SLICE_X67Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][3]_i_3/O locDriver=> SLICE_X70Y139
delay=> 252
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][valid][4]_i_1/I0 locDriven=> SLICE_X74Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][valid][4]_i_2/O locDriver=> SLICE_X75Y136
delay=> 203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[3][txblock][1]_i_2/I1 locDriven=> SLICE_X64Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][7]_i_4/O locDriver=> SLICE_X66Y141
delay=> 331
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[3][valid][3]_i_3/I1 locDriven=> SLICE_X70Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][dirty][3]_i_2/O locDriver=> SLICE_X85Y143
delay=> 539
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[4][checked]_i_3/I2 locDriven=> SLICE_X70Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][checked]_i_4/O locDriver=> SLICE_X64Y141
delay=> 626
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[4][valid][2]_i_4/I5 locDriven=> SLICE_X69Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][2]/Q locDriver=> SLICE_X68Y141
delay=> 163
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[5][checked]_i_1/I4 locDriven=> SLICE_X71Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[5][checked]_i_3/O locDriver=> SLICE_X71Y145
delay=> 181
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[5][valid][2]_i_3/I0 locDriven=> SLICE_X67Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][dirty][7]_i_2/O locDriver=> SLICE_X69Y142
delay=> 253
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[5][valid][7]_i_4/I0 locDriven=> SLICE_X72Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_333/O locDriver=> SLICE_X72Y138
delay=> 208
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[6][valid][1]_i_4/I4 locDriven=> SLICE_X64Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][1]_i_3/O locDriver=> SLICE_X63Y138
delay=> 205
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[6][valid][7]_i_2/I0 locDriven=> SLICE_X71Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][dirty][7]_i_2/O locDriver=> SLICE_X69Y142
delay=> 177
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[7][valid][1]_i_2/I4 locDriven=> SLICE_X68Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[7][valid][1]_i_4/O locDriver=> SLICE_X62Y138
delay=> 426
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[7][valid][6]_i_3/I4 locDriven=> SLICE_X75Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/status_cnt_q[1]_i_3__0/O locDriver=> SLICE_X74Y142
delay=> 266
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/FSM_sequential_state_q[1]_i_2__1/I3 locDriven=> SLICE_X93Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[valid]_i_5/O locDriver=> SLICE_X95Y170
delay=> 154
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/Mem_DP_reg_i_42/DI[6] locDriven=> SLICE_X86Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/cl_tag_q_reg[20]/CE locDriven=> SLICE_X87Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/cl_tag_q_reg[43]/CE locDriven=> SLICE_X86Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/i_/I3 locDriven=> SLICE_X86Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/flush_cnt_q_reg[0]/Q locDriver=> SLICE_X86Y170
delay=> 156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/i___10_i_6/DI[0] locDriven=> SLICE_X88Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/mem_q[0][paddr][2]_i_1/I2 locDriven=> SLICE_X84Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/Mem_DP_reg_i_22/CO[5] locDriver=> SLICE_X88Y170
delay=> 577
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q[34]_i_1__0/I2 locDriven=> SLICE_X98Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[34]_i_1/O locDriver=> SLICE_X100Y148
delay=> 344
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[29]/D locDriven=> SLICE_X105Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/vaddr_q[29]_i_1/O locDriver=> SLICE_X105Y165
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[48]/D locDriven=> SLICE_X105Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/vaddr_q[48]_i_1/O locDriver=> SLICE_X105Y174
delay=> 24
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/i___67_i_11/I0 locDriven=> SLICE_X83Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/i___67_i_14/O locDriver=> SLICE_X83Y181
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/i___79_i_7/I1 locDriven=> SLICE_X75Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/Mem_DP_reg/DOUTADOUT[30] locDriver=> RAMB36_X9Y35
delay=> 239
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/icache_data_q[8]_i_8/I2 locDriven=> SLICE_X75Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[3]_rep/Q locDriver=> SLICE_X92Y172
delay=> 1398
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[3].i_ram/i___69_i_6/I5 locDriven=> SLICE_X84Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[2].i_ram/Mem_DP_reg/DOUTADOUT[20] locDriver=> RAMB36_X10Y37
delay=> 237
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[3].i_ram/i___80_i_15/I3 locDriven=> SLICE_X81Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[2].i_ram/Mem_DP_reg/DOUTBDOUT[31] locDriver=> RAMB36_X10Y37
delay=> 427
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[3].i_ram/icache_data_q[4]_i_1/I1 locDriven=> SLICE_X90Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[1]/Q locDriver=> SLICE_X104Y169
delay=> 669
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].tag_sram/genblk1[0].i_ram/i___10_i_31/I5 locDriven=> SLICE_X85Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].tag_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[31] locDriver=> RAMB36_X10Y34
delay=> 237
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[1].i_ram/i___69_i_12/I4 locDriven=> SLICE_X80Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[2]_rep__0/Q locDriver=> SLICE_X92Y171
delay=> 1490
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[1].i_ram/icache_data_q[12]_i_13/I2 locDriven=> SLICE_X81Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[3]_rep/Q locDriver=> SLICE_X92Y172
delay=> 1298
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/i___65_i_17/I3 locDriven=> SLICE_X83Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[2].i_ram/Mem_DP_reg/DOUTBDOUT[16] locDriver=> RAMB36_X10Y38
delay=> 230
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/i___72_i_6/I1 locDriven=> SLICE_X84Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/Mem_DP_reg/DOUTADOUT[23] locDriver=> RAMB36_X10Y40
delay=> 291
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/i___78_i_6/I5 locDriven=> SLICE_X84Y190
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[2].i_ram/Mem_DP_reg/DOUTADOUT[29] locDriver=> RAMB36_X10Y38
delay=> 345
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/icache_data_q[13]_i_7/I3 locDriven=> SLICE_X84Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[2].i_ram/Mem_DP_reg/DOUTBDOUT[13] locDriver=> RAMB36_X10Y38
delay=> 191
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/icache_data_q[5]_i_1/I1 locDriven=> SLICE_X90Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[1]/Q locDriver=> SLICE_X104Y169
delay=> 649
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].tag_sram/genblk1[0].i_ram/Mem_DP_reg_i_4/I2 locDriven=> SLICE_X85Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_16__3/O locDriver=> SLICE_X75Y173
delay=> 434
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].tag_sram/genblk1[0].i_ram/i___10_i_25/I0 locDriven=> SLICE_X86Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].tag_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[26] locDriver=> RAMB36_X11Y34
delay=> 302
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[1].i_ram/i___68_i_8/I0 locDriven=> SLICE_X88Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[1].i_ram/i___68_i_12/O locDriver=> SLICE_X88Y185
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[1].i_ram/i___79_i_14/I4 locDriven=> SLICE_X91Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[2]/Q locDriver=> SLICE_X94Y169
delay=> 767
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[1].i_ram/icache_data_q[8]_i_15/I5 locDriven=> SLICE_X90Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[8] locDriver=> RAMB36_X11Y36
delay=> 295
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[3].i_ram/i___72_i_13/I0 locDriven=> SLICE_X88Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[3].i_ram/Mem_DP_reg/DOUTBDOUT[23] locDriver=> RAMB36_X11Y38
delay=> 432
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[3].i_ram/icache_data_q[1]_i_14/I4 locDriven=> SLICE_X90Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[2]_rep__0/Q locDriver=> SLICE_X92Y171
delay=> 339
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/i___10_i_67/I0 locDriven=> SLICE_X86Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[20] locDriver=> RAMB36_X10Y33
delay=> 457
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[1].i_ram/i___72_i_10/I5 locDriven=> SLICE_X83Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[23] locDriver=> RAMB36_X10Y36
delay=> 381
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[1].i_ram/icache_data_q[2]_i_11/I3 locDriven=> SLICE_X84Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTBDOUT[2] locDriver=> RAMB36_X10Y36
delay=> 470
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/i___69_i_3/I2 locDriven=> SLICE_X89Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[4]/Q locDriver=> SLICE_X103Y168
delay=> 781
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/i___77_i_3/I0 locDriven=> SLICE_X89Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/i___65_i_11/O locDriver=> SLICE_X86Y177
delay=> 378
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/icache_data_q[13]_i_10/I4 locDriven=> SLICE_X90Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[2]/Q locDriver=> SLICE_X94Y169
delay=> 1020
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/icache_data_q[6]_i_1/I2 locDriven=> SLICE_X90Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/icache_data_q[6]_i_2/O locDriver=> SLICE_X88Y178
delay=> 223
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/icache_ex_valid_q_i_55/I2 locDriven=> SLICE_X102Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[63]/Q locDriver=> SLICE_X104Y175
delay=> 369
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/plru_tree_q[7]_i_30/I1 locDriven=> SLICE_X101Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[0][vpn2][3]/Q locDriver=> SLICE_X101Y159
delay=> 205
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].tag_sram/genblk1[0].i_ram/bht_q[valid]_i_3/I0 locDriven=> SLICE_X96Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/i___0_i_1__0/O locDriver=> SLICE_X90Y169
delay=> 369
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].tag_sram/genblk1[0].i_ram/i___10_i_49/I4 locDriven=> SLICE_X88Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[1]_i_1/O locDriver=> SLICE_X87Y167
delay=> 175
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/btb_q_reg[target_address][14]/C locDriven=> SLICE_X98Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1781
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/btb_q_reg[target_address][37]/C locDriven=> SLICE_X101Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1797
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/btb_q_reg[target_address][5]/C locDriven=> SLICE_X101Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1804
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i___28/I0 locDriven=> SLICE_X101Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[41]/Q locDriver=> SLICE_X100Y174
delay=> 192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i___53_i_6/I3 locDriven=> SLICE_X99Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_instr_q_reg[0]/Q locDriver=> SLICE_X98Y169
delay=> 171
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i___82/I2 locDriven=> SLICE_X107Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/i___82_i_1/O locDriver=> SLICE_X107Y170
delay=> 95
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i___94_i_20/I2 locDriven=> SLICE_X96Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[9]/Q locDriver=> SLICE_X90Y181
delay=> 306
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[19]/CLR locDriven=> SLICE_X90Y177
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1061
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[11]/CLR locDriven=> SLICE_X91Y169
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1069
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[2]_rep__3/CLR locDriven=> SLICE_X91Y177
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1063
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[46]/CLR locDriven=> SLICE_X91Y177
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1063
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[9]/CLR locDriven=> SLICE_X91Y169
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1069
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q[0][24]_i_14/I1 locDriven=> SLICE_X98Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[23]/Q locDriver=> SLICE_X102Y167
delay=> 515
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q[0][48]_i_16/I3 locDriven=> SLICE_X98Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_40/O locDriver=> SLICE_X99Y172
delay=> 296
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q[0][8]_i_11/I3 locDriven=> SLICE_X98Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[9]/Q locDriver=> SLICE_X90Y181
delay=> 446
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q[0][cf][0]_i_16/I1 locDriven=> SLICE_X101Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[17]/Q locDriver=> SLICE_X91Y175
delay=> 444
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q_reg[0][16]_i_5/S[2] locDriven=> SLICE_X98Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q[0][16]_i_13/O locDriver=> SLICE_X98Y175
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q_reg[0][40]_i_5/DI[2] locDriven=> SLICE_X98Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][40]_i_13/O locDriver=> SLICE_X98Y178
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q_reg[0][57]_i_5/S[0] locDriven=> SLICE_X101Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i___37/O locDriver=> SLICE_X101Y181
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_q[35]_i_4/I0 locDriven=> SLICE_X110Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_q_reg[40]_i_16/O[2] locDriver=> SLICE_X112Y173
delay=> 136
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_q_reg[1]_i_4/CI_TOP locDriven=> SLICE_X112Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_q_reg[30]/D locDriven=> SLICE_X110Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[30]_i_1/O locDriver=> SLICE_X110Y171
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_q_reg[40]_i_2/CI_TOP locDriven=> SLICE_X109Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_q_reg[51]/D locDriven=> SLICE_X110Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[51]_i_1/O locDriver=> SLICE_X110Y176
delay=> 23
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_q_reg[63]_i_2/S[6] locDriven=> SLICE_X109Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[63]_i_8/O locDriver=> SLICE_X109Y177
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][15]_i_3/S[2] locDriven=> SLICE_X95Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][15]_i_9/O locDriver=> SLICE_X95Y176
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][39]_i_3/DI[2] locDriven=> SLICE_X95Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][56]_i_3/S[0] locDriven=> SLICE_X91Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[49]/Q locDriver=> SLICE_X89Y172
delay=> 372
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q[taken]_i_16/I2 locDriven=> SLICE_X97Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[0][1][saturation_counter][1]/Q locDriver=> SLICE_X96Y141
delay=> 135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q[valid]_i_13/I0 locDriven=> SLICE_X99Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[25][1][valid]/Q locDriver=> SLICE_X99Y144
delay=> 153
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q[valid]_i_8/I4 locDriven=> SLICE_X99Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[5]/Q locDriver=> SLICE_X96Y149
delay=> 516
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[12][1][valid]/C locDriven=> SLICE_X98Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1762
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[17][0][saturation_counter][0]/C locDriven=> SLICE_X99Y139
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1791
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[20][0][saturation_counter][1]/C locDriven=> SLICE_X99Y136
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1776
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[24][0][valid]/C locDriven=> SLICE_X97Y142
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1771
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[28][1][saturation_counter][0]/C locDriven=> SLICE_X95Y138
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1775
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[31][1][saturation_counter][1]/C locDriven=> SLICE_X96Y139
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[35][1][valid]/C locDriven=> SLICE_X102Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1776
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[3][0][saturation_counter][0]/C locDriven=> SLICE_X95Y142
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1768
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[43][0][saturation_counter][1]/C locDriven=> SLICE_X100Y140
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1790
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[47][0][valid]/C locDriven=> SLICE_X100Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[50][1][saturation_counter][0]/C locDriven=> SLICE_X95Y141
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1772
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[54][1][saturation_counter][1]/C locDriven=> SLICE_X93Y140
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1768
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[58][1][valid]/C locDriven=> SLICE_X100Y142
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1783
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[62][0][saturation_counter][0]/C locDriven=> SLICE_X95Y141
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1769
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[8][0][saturation_counter][1]/C locDriven=> SLICE_X97Y142
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_108/I2 locDriven=> SLICE_X95Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[24][0][saturation_counter][1]/Q locDriver=> SLICE_X96Y138
delay=> 151
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_123/I0 locDriven=> SLICE_X93Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[17][1][saturation_counter][1]/Q locDriver=> SLICE_X92Y138
delay=> 188
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_29/I1 locDriven=> SLICE_X93Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_78/O locDriver=> SLICE_X92Y141
delay=> 167
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_74/I2 locDriven=> SLICE_X97Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[28][0][saturation_counter][0]/Q locDriver=> SLICE_X96Y136
delay=> 225
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_91/I0 locDriven=> SLICE_X95Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[17][1][saturation_counter][0]/Q locDriver=> SLICE_X93Y139
delay=> 156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/mem_q[0][cf][0]_i_25/I4 locDriven=> SLICE_X98Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[5]/Q locDriver=> SLICE_X96Y149
delay=> 371
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/mem_q[0][cf][0]_i_42/I2 locDriven=> SLICE_X100Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[32][0][saturation_counter][1]/Q locDriver=> SLICE_X100Y141
delay=> 291
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/mem_q[0][cf][0]_i_59/I0 locDriven=> SLICE_X100Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[41][0][valid]/Q locDriver=> SLICE_X101Y143
delay=> 105
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][12]_i_7/I1 locDriven=> SLICE_X94Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][1][target_address][12]/Q locDriver=> SLICE_X91Y173
delay=> 358
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][16]_i_7/I5 locDriven=> SLICE_X102Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][1][target_address][16]/Q locDriver=> SLICE_X102Y172
delay=> 474
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][20]_i_4/I3 locDriven=> SLICE_X93Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][20]/Q locDriver=> SLICE_X93Y174
delay=> 46
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][24]_i_5/I1 locDriven=> SLICE_X93Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][24]/Q locDriver=> SLICE_X93Y175
delay=> 95
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][28]_i_5/I5 locDriven=> SLICE_X93Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][1][target_address][28]/Q locDriver=> SLICE_X93Y179
delay=> 102
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][31]_i_6/I3 locDriven=> SLICE_X103Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][1][target_address][31]/Q locDriver=> SLICE_X102Y176
delay=> 456
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][35]_i_7/I1 locDriven=> SLICE_X105Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][1][target_address][35]/Q locDriver=> SLICE_X102Y179
delay=> 318
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][39]_i_7/I5 locDriven=> SLICE_X101Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][1][target_address][39]/Q locDriver=> SLICE_X106Y183
delay=> 430
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][43]_i_4/I3 locDriven=> SLICE_X104Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][43]/Q locDriver=> SLICE_X104Y180
delay=> 419
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][47]_i_5/I1 locDriven=> SLICE_X102Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][47]/Q locDriver=> SLICE_X102Y180
delay=> 211
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][50]_i_5/I5 locDriven=> SLICE_X98Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][1][target_address][50]/Q locDriver=> SLICE_X99Y180
delay=> 174
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][54]_i_6/I3 locDriven=> SLICE_X102Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][1][target_address][54]/Q locDriver=> SLICE_X106Y183
delay=> 277
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][58]_i_7/I1 locDriven=> SLICE_X94Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][1][target_address][58]/Q locDriver=> SLICE_X97Y180
delay=> 147
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][61]_i_7/I5 locDriven=> SLICE_X104Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][1][target_address][61]/Q locDriver=> SLICE_X109Y180
delay=> 408
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][8]_i_4/I3 locDriven=> SLICE_X102Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][8]/Q locDriver=> SLICE_X103Y172
delay=> 141
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][0][target_address][16]/D locDriven=> SLICE_X104Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][16]_i_1/O locDriver=> SLICE_X113Y153
delay=> 837
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][0][target_address][39]/D locDriven=> SLICE_X101Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][39]_i_1/O locDriver=> SLICE_X108Y149
delay=> 971
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][0][target_address][61]/D locDriven=> SLICE_X106Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][61]_i_1/O locDriver=> SLICE_X108Y152
delay=> 558
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][1][target_address][25]/D locDriven=> SLICE_X92Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][25]_i_1/O locDriver=> SLICE_X113Y154
delay=> 1110
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][1][target_address][48]/D locDriven=> SLICE_X100Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][48]_i_1/O locDriver=> SLICE_X110Y155
delay=> 862
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][0][target_address][11]/D locDriven=> SLICE_X96Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][11]_i_1/O locDriver=> SLICE_X111Y155
delay=> 754
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][0][target_address][34]/D locDriven=> SLICE_X108Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][34]_i_1/O locDriver=> SLICE_X108Y148
delay=> 674
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][0][target_address][57]/D locDriven=> SLICE_X96Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][57]_i_1/O locDriver=> SLICE_X108Y153
delay=> 932
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][1][target_address][20]/D locDriven=> SLICE_X93Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][20]_i_1/O locDriver=> SLICE_X112Y145
delay=> 884
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][1][target_address][43]/D locDriven=> SLICE_X103Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][43]_i_1/O locDriver=> SLICE_X108Y152
delay=> 1014
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][1][target_address][8]/D locDriven=> SLICE_X103Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][8]_i_1/O locDriver=> SLICE_X112Y148
delay=> 824
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[11][0][target_address][2]/D locDriven=> SLICE_X104Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][2]_i_1/O locDriver=> SLICE_X114Y145
delay=> 1024
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[11][0][target_address][52]/D locDriven=> SLICE_X98Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][52]_i_1/O locDriver=> SLICE_X107Y152
delay=> 1104
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[11][1][target_address][16]/D locDriven=> SLICE_X99Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][16]_i_1/O locDriver=> SLICE_X113Y153
delay=> 1065
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[11][1][target_address][39]/D locDriven=> SLICE_X100Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][39]_i_1/O locDriver=> SLICE_X108Y149
delay=> 1167
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[11][1][target_address][61]/D locDriven=> SLICE_X109Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][61]_i_1/O locDriver=> SLICE_X108Y152
delay=> 671
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][0][target_address][25]/D locDriven=> SLICE_X97Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][25]_i_1/O locDriver=> SLICE_X113Y154
delay=> 959
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][0][target_address][48]/D locDriven=> SLICE_X99Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][48]_i_1/O locDriver=> SLICE_X110Y155
delay=> 701
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][1][target_address][11]/D locDriven=> SLICE_X97Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][11]_i_1/O locDriver=> SLICE_X111Y155
delay=> 1100
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][1][target_address][34]/D locDriven=> SLICE_X106Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][34]_i_1/O locDriver=> SLICE_X108Y148
delay=> 556
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][1][target_address][57]/D locDriven=> SLICE_X94Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][57]_i_1/O locDriver=> SLICE_X108Y153
delay=> 929
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][0][target_address][20]/D locDriven=> SLICE_X101Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][20]_i_1/O locDriver=> SLICE_X112Y145
delay=> 1204
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][0][target_address][43]/D locDriven=> SLICE_X107Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][43]_i_1/O locDriver=> SLICE_X108Y152
delay=> 550
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][0][target_address][8]/D locDriven=> SLICE_X106Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][8]_i_1/O locDriver=> SLICE_X112Y148
delay=> 650
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][1][target_address][2]/D locDriven=> SLICE_X105Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][2]_i_1/O locDriver=> SLICE_X114Y145
delay=> 815
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][1][target_address][52]/D locDriven=> SLICE_X100Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][52]_i_1/O locDriver=> SLICE_X107Y152
delay=> 1057
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][0][target_address][16]/D locDriven=> SLICE_X105Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][16]_i_1/O locDriver=> SLICE_X113Y153
delay=> 729
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][0][target_address][39]/D locDriven=> SLICE_X99Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][39]_i_1/O locDriver=> SLICE_X108Y149
delay=> 1332
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][0][target_address][61]/D locDriven=> SLICE_X109Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][61]_i_1/O locDriver=> SLICE_X108Y152
delay=> 566
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][1][target_address][25]/D locDriven=> SLICE_X90Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][25]_i_1/O locDriver=> SLICE_X113Y154
delay=> 975
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][1][target_address][48]/D locDriven=> SLICE_X99Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][48]_i_1/O locDriver=> SLICE_X110Y155
delay=> 690
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][0][target_address][11]/D locDriven=> SLICE_X90Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][11]_i_1/O locDriver=> SLICE_X111Y155
delay=> 909
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][0][target_address][34]/D locDriven=> SLICE_X105Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][34]_i_1/O locDriver=> SLICE_X108Y148
delay=> 709
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][0][target_address][57]/D locDriven=> SLICE_X96Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][57]_i_1/O locDriver=> SLICE_X108Y153
delay=> 731
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][1][target_address][20]/D locDriven=> SLICE_X94Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][20]_i_1/O locDriver=> SLICE_X112Y145
delay=> 903
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][1][target_address][43]/D locDriven=> SLICE_X103Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][43]_i_1/O locDriver=> SLICE_X108Y152
delay=> 707
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][1][target_address][8]/D locDriven=> SLICE_X103Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][8]_i_1/O locDriver=> SLICE_X112Y148
delay=> 857
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][0][target_address][2]/D locDriven=> SLICE_X104Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][2]_i_1/O locDriver=> SLICE_X114Y145
delay=> 834
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][0][target_address][52]/D locDriven=> SLICE_X98Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][52]_i_1/O locDriver=> SLICE_X107Y152
delay=> 1326
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][16]/D locDriven=> SLICE_X103Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][16]_i_1/O locDriver=> SLICE_X113Y153
delay=> 840
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][39]/D locDriven=> SLICE_X106Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][39]_i_1/O locDriver=> SLICE_X108Y149
delay=> 836
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][61]/D locDriven=> SLICE_X104Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][61]_i_1/O locDriver=> SLICE_X108Y152
delay=> 879
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][0][target_address][25]/D locDriven=> SLICE_X91Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][25]_i_1/O locDriver=> SLICE_X113Y154
delay=> 964
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][0][target_address][48]/D locDriven=> SLICE_X101Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][48]_i_1/O locDriver=> SLICE_X110Y155
delay=> 1103
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][1][target_address][11]/D locDriven=> SLICE_X96Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][11]_i_1/O locDriver=> SLICE_X111Y155
delay=> 638
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][1][target_address][34]/D locDriven=> SLICE_X103Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][34]_i_1/O locDriver=> SLICE_X108Y148
delay=> 624
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][1][target_address][57]/D locDriven=> SLICE_X95Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][57]_i_1/O locDriver=> SLICE_X108Y153
delay=> 1082
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[3][0][target_address][20]/D locDriven=> SLICE_X95Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][20]_i_1/O locDriver=> SLICE_X112Y145
delay=> 1313
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[3][0][target_address][43]/D locDriven=> SLICE_X106Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][43]_i_1/O locDriver=> SLICE_X108Y152
delay=> 703
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[3][0][target_address][8]/D locDriven=> SLICE_X106Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][8]_i_1/O locDriver=> SLICE_X112Y148
delay=> 768
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[3][1][target_address][2]/D locDriven=> SLICE_X105Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][2]_i_1/O locDriver=> SLICE_X114Y145
delay=> 1023
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[3][1][target_address][52]/D locDriven=> SLICE_X100Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][52]_i_1/O locDriver=> SLICE_X107Y152
delay=> 1149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][0][target_address][16]/D locDriven=> SLICE_X104Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][16]_i_1/O locDriver=> SLICE_X113Y153
delay=> 775
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][0][target_address][39]/D locDriven=> SLICE_X99Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][39]_i_1/O locDriver=> SLICE_X108Y149
delay=> 1161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][0][target_address][61]/D locDriven=> SLICE_X105Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][61]_i_1/O locDriver=> SLICE_X108Y152
delay=> 775
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][1][target_address][25]/D locDriven=> SLICE_X94Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][25]_i_1/O locDriver=> SLICE_X113Y154
delay=> 1287
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][1][target_address][48]/D locDriven=> SLICE_X100Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][48]_i_1/O locDriver=> SLICE_X110Y155
delay=> 737
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][0][target_address][11]/D locDriven=> SLICE_X90Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][11]_i_1/O locDriver=> SLICE_X111Y155
delay=> 1008
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][0][target_address][34]/D locDriven=> SLICE_X110Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][34]_i_1/O locDriver=> SLICE_X108Y148
delay=> 799
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][0][target_address][57]/D locDriven=> SLICE_X89Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][57]_i_1/O locDriver=> SLICE_X108Y153
delay=> 1169
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][1][target_address][20]/D locDriven=> SLICE_X92Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][20]_i_1/O locDriver=> SLICE_X112Y145
delay=> 988
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][1][target_address][43]/D locDriven=> SLICE_X103Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][43]_i_1/O locDriver=> SLICE_X108Y152
delay=> 665
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][1][target_address][8]/D locDriven=> SLICE_X103Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][8]_i_1/O locDriver=> SLICE_X112Y148
delay=> 1070
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][0][target_address][2]/D locDriven=> SLICE_X105Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][2]_i_1/O locDriver=> SLICE_X114Y145
delay=> 918
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][0][target_address][52]/D locDriven=> SLICE_X99Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][52]_i_1/O locDriver=> SLICE_X107Y152
delay=> 942
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][16]/D locDriven=> SLICE_X106Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][16]_i_1/O locDriver=> SLICE_X113Y153
delay=> 597
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][39]/D locDriven=> SLICE_X98Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][39]_i_1/O locDriver=> SLICE_X108Y149
delay=> 1189
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][61]/D locDriven=> SLICE_X107Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][61]_i_1/O locDriver=> SLICE_X108Y152
delay=> 794
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[7][0][target_address][25]/D locDriven=> SLICE_X97Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][25]_i_1/O locDriver=> SLICE_X113Y154
delay=> 1342
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[7][0][target_address][48]/D locDriven=> SLICE_X99Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][48]_i_1/O locDriver=> SLICE_X110Y155
delay=> 686
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[7][1][target_address][11]/D locDriven=> SLICE_X97Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][11]_i_1/O locDriver=> SLICE_X111Y155
delay=> 832
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[7][1][target_address][34]/D locDriven=> SLICE_X105Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][34]_i_1/O locDriver=> SLICE_X108Y148
delay=> 500
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[7][1][target_address][57]/D locDriven=> SLICE_X96Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][57]_i_1/O locDriver=> SLICE_X108Y153
delay=> 960
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][0][target_address][20]/D locDriven=> SLICE_X95Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][20]_i_1/O locDriver=> SLICE_X112Y145
delay=> 923
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][0][target_address][43]/D locDriven=> SLICE_X109Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][43]_i_1/O locDriver=> SLICE_X108Y152
delay=> 697
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][0][target_address][8]/D locDriven=> SLICE_X104Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][8]_i_1/O locDriver=> SLICE_X112Y148
delay=> 1077
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][1][target_address][2]/D locDriven=> SLICE_X100Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][2]_i_1/O locDriver=> SLICE_X114Y145
delay=> 1257
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][1][target_address][52]/D locDriven=> SLICE_X103Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][52]_i_1/O locDriver=> SLICE_X107Y152
delay=> 1144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][0][target_address][16]/D locDriven=> SLICE_X106Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][16]_i_1/O locDriver=> SLICE_X113Y153
delay=> 695
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][0][target_address][39]/D locDriven=> SLICE_X100Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][39]_i_1/O locDriver=> SLICE_X108Y149
delay=> 1044
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][0][target_address][61]/D locDriven=> SLICE_X106Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][61]_i_1/O locDriver=> SLICE_X108Y152
delay=> 593
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][1][target_address][25]/D locDriven=> SLICE_X93Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][25]_i_1/O locDriver=> SLICE_X113Y154
delay=> 1087
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][1][target_address][48]/D locDriven=> SLICE_X108Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][48]_i_1/O locDriver=> SLICE_X110Y155
delay=> 636
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][10]_i_1/S locDriven=> SLICE_X95Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[5]/Q locDriver=> SLICE_X96Y149
delay=> 1219
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][20]_i_2/I0 locDriven=> SLICE_X93Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][20]_i_4/O locDriver=> SLICE_X93Y174
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][30]_i_2/I1 locDriven=> SLICE_X93Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][30]_i_5/O locDriver=> SLICE_X93Y178
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][40]_i_2/S locDriven=> SLICE_X100Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[4]_rep/Q locDriver=> SLICE_X91Y180
delay=> 638
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][50]_i_3/I0 locDriven=> SLICE_X98Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][50]_i_6/O locDriver=> SLICE_X98Y185
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][60]_i_3/I1 locDriven=> SLICE_X93Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][60]_i_7/O locDriver=> SLICE_X93Y180
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/i___81_i_17/I0 locDriven=> SLICE_X110Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/i___81_i_52/O locDriver=> SLICE_X110Y123
delay=> 46
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][10]_i_9/I1 locDriven=> SLICE_X95Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][0][target_address][10]/Q locDriver=> SLICE_X97Y174
delay=> 139
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][14]_i_9/I5 locDriven=> SLICE_X97Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][0][target_address][14]/Q locDriver=> SLICE_X97Y173
delay=> 100
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][19]_i_10/I3 locDriven=> SLICE_X96Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][0][target_address][19]/Q locDriver=> SLICE_X89Y175
delay=> 316
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][22]_i_7/I1 locDriven=> SLICE_X96Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][0][target_address][22]/Q locDriver=> SLICE_X90Y176
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][26]_i_7/I5 locDriven=> SLICE_X99Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][0][target_address][26]/Q locDriver=> SLICE_X100Y178
delay=> 135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][2]_i_8/I3 locDriven=> SLICE_X105Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][0][target_address][2]/Q locDriver=> SLICE_X107Y173
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][33]_i_9/I1 locDriven=> SLICE_X105Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][0][target_address][33]/Q locDriver=> SLICE_X105Y178
delay=> 46
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][37]_i_9/I5 locDriven=> SLICE_X108Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][0][target_address][37]/Q locDriver=> SLICE_X109Y182
delay=> 325
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][41]_i_10/I3 locDriven=> SLICE_X109Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][0][target_address][41]/Q locDriver=> SLICE_X105Y181
delay=> 201
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][45]_i_7/I1 locDriven=> SLICE_X105Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][0][target_address][45]/Q locDriver=> SLICE_X105Y182
delay=> 207
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][49]_i_11/I5 locDriven=> SLICE_X98Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][0][target_address][49]/Q locDriver=> SLICE_X98Y183
delay=> 104
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][52]_i_8/I3 locDriven=> SLICE_X99Y186
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][0][target_address][52]/Q locDriver=> SLICE_X98Y185
delay=> 193
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][56]_i_27/I1 locDriven=> SLICE_X102Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][0][target_address][56]/Q locDriver=> SLICE_X101Y183
delay=> 150
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][5]_i_9/I5 locDriven=> SLICE_X105Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][0][target_address][5]/Q locDriver=> SLICE_X104Y174
delay=> 234
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][6]_i_10/I3 locDriven=> SLICE_X101Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][0][target_address][6]/Q locDriver=> SLICE_X101Y175
delay=> 92
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][cf][1]_i_17/I1 locDriven=> SLICE_X98Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][0][valid]/Q locDriver=> SLICE_X98Y173
delay=> 102
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][18]_i_4/I0 locDriven=> SLICE_X99Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][18]_i_5/O locDriver=> SLICE_X99Y176
delay=> 15
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][28]_i_4/I1 locDriven=> SLICE_X96Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][28]_i_6/O locDriver=> SLICE_X96Y178
delay=> 15
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][38]_i_4/S locDriven=> SLICE_X99Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[5]/Q locDriver=> SLICE_X96Y149
delay=> 1575
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][48]_i_6/I0 locDriven=> SLICE_X99Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][48]_i_24/O locDriver=> SLICE_X99Y185
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][58]_i_5/I1 locDriven=> SLICE_X94Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][58]_i_8/O locDriver=> SLICE_X94Y183
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][cf][1]_i_13/S locDriven=> SLICE_X98Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[4]/Q locDriver=> SLICE_X96Y149
delay=> 715
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/pc_q_reg[14]/D locDriven=> SLICE_X115Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[14]_i_1/O locDriver=> SLICE_X115Y163
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/pc_q_reg[37]/D locDriven=> SLICE_X120Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[37]_i_1/O locDriver=> SLICE_X120Y163
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/pc_q_reg[5]/D locDriven=> SLICE_X117Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[5]_i_1/O locDriver=> SLICE_X117Y160
delay=> 197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][bp][cf][1]_i_2/I4 locDriven=> SLICE_X107Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/read_pointer_q_reg[1]/Q locDriver=> SLICE_X114Y161
delay=> 388
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][cause][3]_i_24/I3 locDriven=> SLICE_X129Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][cause][3]_i_38/O locDriver=> SLICE_X127Y163
delay=> 160
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][cause][3]_i_48/I0 locDriven=> SLICE_X127Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][26]_i_2/O locDriver=> SLICE_X123Y158
delay=> 556
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][cause][3]_i_66/I3 locDriven=> SLICE_X124Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][4]_i_2/O locDriver=> SLICE_X110Y161
delay=> 590
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][14]_i_2/I1 locDriven=> SLICE_X116Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/idx_ds_q_reg[0]/Q locDriver=> SLICE_X122Y155
delay=> 687
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][22]_i_4/I2 locDriven=> SLICE_X105Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[3][instr][22]/Q locDriver=> SLICE_X105Y159
delay=> 91
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][29]_i_3/I1 locDriven=> SLICE_X109Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/idx_ds_q_reg[0]/Q locDriver=> SLICE_X122Y155
delay=> 1081
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][3]_i_3/I1 locDriven=> SLICE_X108Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[0][instr][3]/Q locDriver=> SLICE_X106Y163
delay=> 221
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][5]_i_1/I0 locDriven=> SLICE_X117Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/pc_q_reg[5]/Q locDriver=> SLICE_X117Y160
delay=> 242
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][fu][0]_i_2/I4 locDriven=> SLICE_X129Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][fu][0]_i_5/O locDriver=> SLICE_X126Y162
delay=> 485
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][fu][2]_i_4/I1 locDriven=> SLICE_X130Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][fu][0]_i_5/O locDriver=> SLICE_X126Y162
delay=> 536
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][1]_i_1/I1 locDriven=> SLICE_X129Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][1]_i_2/O locDriver=> SLICE_X131Y164
delay=> 179
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][1]_i_7/I2 locDriven=> SLICE_X134Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][63]_i_5/O locDriver=> SLICE_X126Y159
delay=> 900
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][2]_i_28/I0 locDriven=> SLICE_X124Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/i___90_i_3/O locDriver=> SLICE_X113Y160
delay=> 762
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][3]_i_17/I3 locDriven=> SLICE_X129Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][28]_i_2/O locDriver=> SLICE_X123Y159
delay=> 747
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][4]_i_10/I1 locDriven=> SLICE_X129Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][63]_i_5/O locDriver=> SLICE_X126Y159
delay=> 703
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][4]_i_32/I2 locDriven=> SLICE_X125Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][25]_i_2/O locDriver=> SLICE_X124Y158
delay=> 419
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][6]_i_14/I2 locDriven=> SLICE_X122Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][11]_i_2/O locDriver=> SLICE_X113Y161
delay=> 731
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rd][0]_i_4/I0 locDriven=> SLICE_X124Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][6]_i_14/O locDriver=> SLICE_X122Y162
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rd][2]_i_7/I4 locDriven=> SLICE_X111Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/read_pointer_q_reg[1]/Q locDriver=> SLICE_X114Y161
delay=> 327
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rd][4]_i_6/I4 locDriven=> SLICE_X124Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rd][1]_i_9/O locDriver=> SLICE_X124Y162
delay=> 274
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][12]_i_5/I2 locDriven=> SLICE_X124Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][14]_i_2/O locDriver=> SLICE_X116Y160
delay=> 475
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][1]_i_1/I1 locDriven=> SLICE_X125Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][1]_i_2/O locDriver=> SLICE_X125Y164
delay=> 80
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][25]_i_5/I2 locDriven=> SLICE_X124Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][31]_i_4/O locDriver=> SLICE_X119Y161
delay=> 589
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][27]_i_6/I4 locDriven=> SLICE_X123Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][13]_i_2/O locDriver=> SLICE_X114Y162
delay=> 530
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][29]_i_5/I0 locDriven=> SLICE_X121Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][11]_i_2/O locDriver=> SLICE_X113Y161
delay=> 937
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][63]_i_11/I0 locDriven=> SLICE_X129Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][28]_i_2/O locDriver=> SLICE_X123Y159
delay=> 664
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs1][1]_i_10/I1 locDriven=> SLICE_X122Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][15]_i_2/O locDriver=> SLICE_X117Y160
delay=> 255
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs1][2]_i_7/I3 locDriven=> SLICE_X108Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/read_pointer_q_reg[0]/Q locDriver=> SLICE_X114Y161
delay=> 467
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs1][4]_i_6/I0 locDriven=> SLICE_X130Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rd][3]_i_3/O locDriver=> SLICE_X125Y162
delay=> 835
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs2][0]_i_9/I0 locDriven=> SLICE_X128Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][2]_i_12/O locDriver=> SLICE_X132Y164
delay=> 358
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs2][2]_i_5/I0 locDriven=> SLICE_X125Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs2][2]_i_9/O locDriver=> SLICE_X125Y161
delay=> 130
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs2][4]_i_11/I5 locDriven=> SLICE_X129Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs1][4]_i_3/O locDriver=> SLICE_X125Y159
delay=> 377
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[valid]_i_3/I1 locDriven=> SLICE_X115Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q_reg[1]/Q locDriver=> SLICE_X115Y161
delay=> 190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[0][instr][23]/CE locDriven=> SLICE_X106Y160
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[0][instr][31]_i_1/O locDriver=> SLICE_X111Y160
delay=> 244
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[1][instr][13]/CE locDriven=> SLICE_X111Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[1][instr][31]_i_1/O locDriver=> SLICE_X111Y162
delay=> 521
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[1][instr][7]/CE locDriven=> SLICE_X113Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[1][instr][31]_i_1/O locDriver=> SLICE_X111Y162
delay=> 462
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[2][instr][26]/CE locDriven=> SLICE_X107Y162
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[2][instr][31]_i_1/O locDriver=> SLICE_X111Y159
delay=> 467
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[3][instr][16]/CE locDriven=> SLICE_X109Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[3][instr][31]_i_1/O locDriver=> SLICE_X111Y160
delay=> 488
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[0]_i_1/I1 locDriven=> SLICE_X115Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_q_reg_rep__0/Q locDriver=> SLICE_X101Y169
delay=> 589
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[28]_i_1/I0 locDriven=> SLICE_X119Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/pc_q[28]_i_2/O locDriver=> SLICE_X111Y172
delay=> 403
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[46]_i_1/I0 locDriven=> SLICE_X118Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/pc_q[46]_i_2/O locDriver=> SLICE_X108Y179
delay=> 485
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[6]_i_1/I0 locDriven=> SLICE_X116Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/pc_q[6]_i_2/O locDriver=> SLICE_X99Y169
delay=> 598
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[47]_i_3/DI[1] locDriven=> SLICE_X117Y166
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q_reg[1]/C locDriven=> SLICE_X115Y161
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1790
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/issue_q[sbe][ex][tval][19]_i_5/I2 locDriven=> SLICE_X108Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[3][instr][19]/Q locDriver=> SLICE_X105Y161
delay=> 351
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/issue_q[sbe][ex][tval][7]_i_4/I0 locDriven=> SLICE_X113Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[1][instr][7]/Q locDriver=> SLICE_X110Y162
delay=> 186
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q[0][instr][29]_i_1__0/I0 locDriven=> SLICE_X106Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/idx_is_q_reg[0]/Q locDriver=> SLICE_X107Y168
delay=> 377
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[0][instr][23]/C locDriven=> SLICE_X106Y160
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1803
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[1][instr][13]/C locDriven=> SLICE_X110Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1810
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[1][instr][7]/C locDriven=> SLICE_X110Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1810
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[2][instr][26]/C locDriven=> SLICE_X108Y160
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1803
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[3][instr][16]/C locDriven=> SLICE_X109Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1802
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[10]_i_1/I0 locDriven=> SLICE_X110Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_q_reg[16]_i_2/O[1] locDriver=> SLICE_X109Y171
delay=> 404
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[25]_i_1/I5 locDriven=> SLICE_X110Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/npc_q[25]_i_5/O locDriver=> SLICE_X111Y172
delay=> 224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[40]_i_1/I3 locDriven=> SLICE_X108Y173
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[40]_i_4/O locDriver=> SLICE_X111Y172
delay=> 250
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[56]_i_1/I1 locDriven=> SLICE_X110Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[63]_i_3/O locDriver=> SLICE_X107Y170
delay=> 368
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[1]_i_1__0/I3 locDriven=> SLICE_X115Y161
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]/Q locDriver=> SLICE_X115Y162
delay=> 228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/issue_q[sbe][bp][predict_address][12]_i_1/I2 locDriven=> SLICE_X108Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[3][12]/Q locDriver=> SLICE_X108Y165
delay=> 98
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/issue_q[sbe][bp][predict_address][28]_i_1/I0 locDriven=> SLICE_X106Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[2][28]/Q locDriver=> SLICE_X107Y165
delay=> 92
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/issue_q[sbe][bp][predict_address][42]_i_1/I4 locDriven=> SLICE_X107Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/Q locDriver=> SLICE_X114Y167
delay=> 706
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/issue_q[sbe][bp][predict_address][58]_i_1/I2 locDriven=> SLICE_X108Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[1][58]/Q locDriver=> SLICE_X108Y177
delay=> 92
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[0][18]/C locDriven=> SLICE_X108Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1808
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[0][40]/C locDriven=> SLICE_X108Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1803
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[0][63]/C locDriven=> SLICE_X107Y176
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1814
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[1][28]/C locDriven=> SLICE_X107Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1807
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[1][50]/C locDriven=> SLICE_X109Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1817
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[2][15]/C locDriven=> SLICE_X106Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1805
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[2][38]/C locDriven=> SLICE_X110Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1804
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[2][60]/C locDriven=> SLICE_X108Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1804
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[3][25]/C locDriven=> SLICE_X109Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1810
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[3][48]/C locDriven=> SLICE_X109Y177
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1817
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/npc_q[11]_i_5/I0 locDriven=> SLICE_X111Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[11]_i_7/O locDriver=> SLICE_X114Y170
delay=> 218
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/npc_q[26]_i_5/I4 locDriven=> SLICE_X110Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[26]/Q locDriver=> SLICE_X99Y169
delay=> 562
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/npc_q[41]_i_5/I2 locDriven=> SLICE_X111Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/pc_q[41]_i_2/O locDriver=> SLICE_X107Y181
delay=> 410
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/npc_q[57]_i_5/I0 locDriven=> SLICE_X111Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/npc_q[57]_i_7/O locDriver=> SLICE_X111Y181
delay=> 179
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[1]/D locDriven=> SLICE_X116Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i___63/O locDriver=> SLICE_X116Y163
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/i___3_i_3/I3 locDriven=> SLICE_X101Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q[0][cf][2]_i_10/O locDriver=> SLICE_X101Y169
delay=> 110
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/i___94_i_21/I0 locDriven=> SLICE_X94Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_instr_q_reg[10]/Q locDriver=> SLICE_X95Y169
delay=> 240
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][12]_i_3/I3 locDriven=> SLICE_X101Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][12]/Q locDriver=> SLICE_X86Y176
delay=> 502
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][18]_i_1/I0 locDriven=> SLICE_X102Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][18]_i_2/O locDriver=> SLICE_X103Y175
delay=> 99
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][22]_i_2/I1 locDriven=> SLICE_X99Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][22]_i_4/O locDriver=> SLICE_X96Y175
delay=> 240
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][26]_i_3/I3 locDriven=> SLICE_X100Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][26]/Q locDriver=> SLICE_X87Y178
delay=> 415
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][31]_i_3/I1 locDriven=> SLICE_X102Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][31]_i_1/O locDriver=> SLICE_X103Y177
delay=> 282
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][36]_i_1/I3 locDriven=> SLICE_X104Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_5/O locDriver=> SLICE_X99Y173
delay=> 619
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][40]_i_14/I1 locDriven=> SLICE_X98Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[34]/Q locDriver=> SLICE_X99Y168
delay=> 287
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][45]_i_2/I4 locDriven=> SLICE_X99Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][0]_i_2/O locDriver=> SLICE_X99Y171
delay=> 495
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][4]_i_1/I0 locDriven=> SLICE_X103Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][4]_i_2/O locDriver=> SLICE_X101Y174
delay=> 197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][54]_i_3/I4 locDriven=> SLICE_X102Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_12/O locDriver=> SLICE_X101Y170
delay=> 703
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][59]_i_2/I1 locDriven=> SLICE_X102Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][59]_i_4/O locDriver=> SLICE_X105Y180
delay=> 305
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_14/I0 locDriven=> SLICE_X98Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][cf][0]_i_5/O locDriver=> SLICE_X98Y170
delay=> 85
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][7]_i_1/I0 locDriven=> SLICE_X103Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][7]_i_2/O locDriver=> SLICE_X102Y173
delay=> 180
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][cf][0]_i_3/I2 locDriven=> SLICE_X100Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q[0][cf][0]_i_13/O locDriver=> SLICE_X98Y171
delay=> 195
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][cf][2]_i_4/I1 locDriven=> SLICE_X101Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/mem_q[0][cf][2]_i_12/O locDriver=> SLICE_X102Y169
delay=> 183
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][instr][14]_i_2/I4 locDriven=> SLICE_X105Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[16]/Q locDriver=> SLICE_X91Y175
delay=> 757
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][instr][2]_i_2/I1 locDriven=> SLICE_X104Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[0]/Q locDriver=> SLICE_X91Y175
delay=> 698
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][instr][8]_i_1__0/I2 locDriven=> SLICE_X106Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[8]/Q locDriver=> SLICE_X89Y180
delay=> 832
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[18]_i_2/I3 locDriven=> SLICE_X109Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_rst_load_q_reg/Q locDriver=> SLICE_X90Y170
delay=> 784
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[31]_i_2/I1 locDriven=> SLICE_X108Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][31]_i_1/O locDriver=> SLICE_X102Y175
delay=> 424
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[40]_i_14/I3 locDriven=> SLICE_X109Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][33]_i_1/O locDriver=> SLICE_X104Y177
delay=> 419
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[50]_i_2/I0 locDriven=> SLICE_X108Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[1]_i_2/O locDriver=> SLICE_X107Y170
delay=> 253
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[62]_i_2/I3 locDriven=> SLICE_X108Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/npc_rst_load_q_reg/Q locDriver=> SLICE_X90Y170
delay=> 1297
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/pc_q[15]_i_2/I2 locDriven=> SLICE_X100Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_q_reg_rep__0/Q locDriver=> SLICE_X101Y169
delay=> 218
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/pc_q[46]_i_2/I0 locDriven=> SLICE_X108Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[46]/Q locDriver=> SLICE_X107Y179
delay=> 102
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][0]_i_8/I0 locDriven=> SLICE_X95Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[5]/Q locDriver=> SLICE_X99Y170
delay=> 600
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][18]_i_2/I2 locDriven=> SLICE_X92Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][24]_i_3/O[1] locDriver=> SLICE_X91Y179
delay=> 190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][27]_i_1/I2 locDriven=> SLICE_X89Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][27]/Q locDriver=> SLICE_X88Y174
delay=> 234
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][35]_i_2/I2 locDriven=> SLICE_X94Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][40]_i_3/O[2] locDriver=> SLICE_X91Y181
delay=> 192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][44]_i_1/I2 locDriven=> SLICE_X93Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][44]/Q locDriver=> SLICE_X93Y181
delay=> 365
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][52]_i_2/I2 locDriven=> SLICE_X93Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][56]_i_3/O[3] locDriver=> SLICE_X91Y183
delay=> 210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][61]_i_1/I2 locDriven=> SLICE_X95Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][61]/Q locDriver=> SLICE_X95Y185
delay=> 259
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[14]/CE locDriven=> SLICE_X99Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_valid_q_reg/Q locDriver=> SLICE_X90Y169
delay=> 466
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[37]/CE locDriven=> SLICE_X107Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_valid_q_reg/Q locDriver=> SLICE_X90Y169
delay=> 877
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[5]/CE locDriven=> SLICE_X99Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_valid_q_reg/Q locDriver=> SLICE_X90Y169
delay=> 442
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_instr_q[7]_i_1/I2 locDriven=> SLICE_X94Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[7]/Q locDriver=> SLICE_X90Y182
delay=> 304
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_q_reg_rep__1/D locDriven=> SLICE_X100Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_q_rep__1_i_1/O locDriver=> SLICE_X100Y169
delay=> 22
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/vaddr_q[25]_i_1/I2 locDriven=> SLICE_X104Y163
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/i___92_i_1/O locDriver=> SLICE_X100Y170
delay=> 557
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/vaddr_q[44]_i_1/I2 locDriven=> SLICE_X106Y174
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_realign/i___92_i_1/O locDriver=> SLICE_X100Y170
delay=> 661
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q[1][ra][18]_i_1/I0 locDriven=> SLICE_X88Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][18]/Q locDriver=> SLICE_X88Y176
delay=> 156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q[1][ra][63]_i_1/I0 locDriven=> SLICE_X95Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][63]/Q locDriver=> SLICE_X95Y185
delay=> 45
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][2]/C locDriven=> SLICE_X86Y174
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1723
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][52]/C locDriven=> SLICE_X93Y184
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1738
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][16]/C locDriven=> SLICE_X86Y177
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1724
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][39]/C locDriven=> SLICE_X89Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1758
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][61]/C locDriven=> SLICE_X95Y185
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1759
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/dcsr_q[ebreaku]_i_16/I2 locDriven=> SLICE_X127Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]/Q locDriver=> SLICE_X122Y165
delay=> 1980
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/fcsr_q[fprec][2]_i_24/I3 locDriven=> SLICE_X126Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][2]/Q locDriver=> SLICE_X126Y184
delay=> 55
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/mem[31][38]_i_10/I1 locDriven=> SLICE_X111Y190
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]/Q locDriver=> SLICE_X117Y166
delay=> 1075
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][14]/CLR locDriven=> SLICE_X124Y188
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1217
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][29]/CLR locDriven=> SLICE_X124Y191
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1232
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][43]/CLR locDriven=> SLICE_X125Y195
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1219
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][58]/CLR locDriven=> SLICE_X124Y194
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1214
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][14]/CLR locDriven=> SLICE_X123Y186
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1232
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][29]/CLR locDriven=> SLICE_X123Y188
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][43]/CLR locDriven=> SLICE_X123Y190
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1230
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][58]/CLR locDriven=> SLICE_X123Y192
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1230
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][14]/CLR locDriven=> SLICE_X126Y183
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][29]/CLR locDriven=> SLICE_X127Y184
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1242
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][43]/CLR locDriven=> SLICE_X123Y190
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][58]/CLR locDriven=> SLICE_X126Y194
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1220
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][14]/CLR locDriven=> SLICE_X124Y182
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1219
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][29]/CLR locDriven=> SLICE_X123Y183
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][43]/CLR locDriven=> SLICE_X124Y186
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1234
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][58]/CLR locDriven=> SLICE_X123Y183
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][14]/CLR locDriven=> SLICE_X127Y186
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1242
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][29]/CLR locDriven=> SLICE_X129Y189
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1250
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][43]/CLR locDriven=> SLICE_X129Y191
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1241
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][58]/CLR locDriven=> SLICE_X128Y194
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1237
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][14]/CLR locDriven=> SLICE_X137Y187
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1259
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][29]/CLR locDriven=> SLICE_X138Y189
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1260
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][43]/CLR locDriven=> SLICE_X136Y191
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1258
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][58]/CLR locDriven=> SLICE_X134Y193
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][14]/CLR locDriven=> SLICE_X130Y188
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1248
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][29]/CLR locDriven=> SLICE_X130Y190
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1247
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][43]/CLR locDriven=> SLICE_X130Y194
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1245
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][58]/CLR locDriven=> SLICE_X131Y194
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1252
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][14]/CLR locDriven=> SLICE_X133Y188
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1267
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][29]/CLR locDriven=> SLICE_X136Y189
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1250
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][43]/CLR locDriven=> SLICE_X134Y192
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][58]/CLR locDriven=> SLICE_X132Y194
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1254
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][14]/CLR locDriven=> SLICE_X133Y188
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1267
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][29]/CLR locDriven=> SLICE_X136Y189
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1250
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][43]/CLR locDriven=> SLICE_X136Y191
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1258
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][58]/CLR locDriven=> SLICE_X134Y193
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][14]/CLR locDriven=> SLICE_X131Y178
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][29]/CLR locDriven=> SLICE_X128Y182
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1258
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][43]/CLR locDriven=> SLICE_X137Y183
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1251
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][58]/CLR locDriven=> SLICE_X133Y185
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1267
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][14]/CLR locDriven=> SLICE_X132Y177
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1238
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][29]/CLR locDriven=> SLICE_X134Y181
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1260
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][43]/CLR locDriven=> SLICE_X134Y184
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1275
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][58]/CLR locDriven=> SLICE_X133Y185
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1276
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][14]/CLR locDriven=> SLICE_X128Y179
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1221
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][29]/CLR locDriven=> SLICE_X128Y181
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1258
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][43]/CLR locDriven=> SLICE_X129Y183
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1251
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][58]/CLR locDriven=> SLICE_X129Y185
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1267
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][14]/CLR locDriven=> SLICE_X135Y177
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1222
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][29]/CLR locDriven=> SLICE_X134Y181
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1260
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][43]/CLR locDriven=> SLICE_X136Y183
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1260
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][58]/CLR locDriven=> SLICE_X133Y185
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1276
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2832][14]/CLR locDriven=> SLICE_X121Y187
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1193
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2832][29]/CLR locDriven=> SLICE_X121Y189
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2832][43]/CLR locDriven=> SLICE_X121Y191
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1191
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2832][58]/CLR locDriven=> SLICE_X120Y194
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[10]_i_18/I4 locDriven=> SLICE_X124Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]/Q locDriver=> SLICE_X124Y164
delay=> 513
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[20]_i_19/I5 locDriven=> SLICE_X134Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][20]/Q locDriver=> SLICE_X134Y188
delay=> 49
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[24]_i_19/I0 locDriven=> SLICE_X133Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][24]/Q locDriver=> SLICE_X137Y189
delay=> 262
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[28]_i_15/I4 locDriven=> SLICE_X127Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]/Q locDriver=> SLICE_X122Y166
delay=> 1229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[32]_i_10/I2 locDriven=> SLICE_X115Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[32]_i_13/O locDriver=> SLICE_X127Y189
delay=> 529
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[35]_i_18/I0 locDriven=> SLICE_X124Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][35]/Q locDriver=> SLICE_X129Y190
delay=> 465
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[39]_i_19/I1 locDriven=> SLICE_X122Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][39]/Q locDriver=> SLICE_X124Y184
delay=> 146
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[43]_i_16/I5 locDriven=> SLICE_X136Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][43]/Q locDriver=> SLICE_X137Y183
delay=> 238
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[47]_i_15/I0 locDriven=> SLICE_X127Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][47]/Q locDriver=> SLICE_X127Y191
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[51]_i_15/I1 locDriven=> SLICE_X127Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][51]/Q locDriver=> SLICE_X122Y193
delay=> 476
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[55]_i_18/I2 locDriven=> SLICE_X133Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]/Q locDriver=> SLICE_X122Y165
delay=> 1661
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[59]_i_17/I0 locDriven=> SLICE_X128Y194
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][59]/Q locDriver=> SLICE_X128Y193
delay=> 233
pinDriven=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/stvec_q[63]_i_23/I1 locDriven=> SLICE_X133Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][63]/Q locDriver=> SLICE_X131Y195
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/branch_valid_q_i_1/I1 locDriven=> SLICE_X120Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_2/O locDriver=> SLICE_X127Y133
delay=> 623
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/fpu_valid_q_rep_i_1/I3 locDriven=> SLICE_X123Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/mult_valid_q_i_4/O locDriver=> SLICE_X124Y139
delay=> 233
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/imm_q[47]_i_1/I1 locDriven=> SLICE_X121Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][63]/Q locDriver=> SLICE_X123Y158
delay=> 809
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_1/I5 locDriven=> SLICE_X110Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[63]_i_5/O locDriver=> SLICE_X106Y210
delay=> 773
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_61/I1 locDriven=> SLICE_X127Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][3]/Q locDriver=> SLICE_X126Y144
delay=> 470
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][cf][0]/CLR locDriven=> SLICE_X108Y161
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1107
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][2]/CLR locDriven=> SLICE_X111Y158
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1094
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][52]/CLR locDriven=> SLICE_X108Y153
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1089
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][11]/CLR locDriven=> SLICE_X120Y160
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1155
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][34]/CLR locDriven=> SLICE_X122Y151
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1154
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][57]/CLR locDriven=> SLICE_X122Y156
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1162
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][11]/CLR locDriven=> SLICE_X116Y158
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1146
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][34]/CLR locDriven=> SLICE_X118Y152
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1147
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][57]/CLR locDriven=> SLICE_X122Y155
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][11]/CLR locDriven=> SLICE_X126Y159
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1177
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][29]/CLR locDriven=> SLICE_X126Y160
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1179
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_3/CLR locDriven=> SLICE_X124Y203
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1213
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][use_zimm]/CLR locDriven=> SLICE_X127Y163
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1207
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/mem_q[1][sbe][ex][tval][49]_i_2/I0 locDriven=> SLICE_X133Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][49]/Q locDriver=> SLICE_X120Y154
delay=> 622
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/mem_q[3][sbe][ex][tval][21]_i_2/I0 locDriven=> SLICE_X130Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][21]/Q locDriver=> SLICE_X121Y160
delay=> 787
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/mem_q[6][sbe][ex][tval][37]_i_2/I0 locDriven=> SLICE_X134Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][37]/Q locDriver=> SLICE_X122Y150
delay=> 563
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/mem_q[7][sbe][result][18]_i_7/I1 locDriven=> SLICE_X116Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][18]/Q locDriver=> SLICE_X127Y160
delay=> 921
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/mult_valid_q_i_43/I4 locDriven=> SLICE_X127Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica/Q locDriver=> SLICE_X127Y158
delay=> 1175
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[15]_i_6/I1 locDriven=> SLICE_X120Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][15]_i_5/O locDriver=> SLICE_X113Y133
delay=> 439
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[22]_i_7/I2 locDriven=> SLICE_X112Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[62]_i_23/O locDriver=> SLICE_X125Y137
delay=> 582
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[2]_i_7/I2 locDriven=> SLICE_X114Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[62]_i_23/O locDriver=> SLICE_X125Y137
delay=> 519
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[38]_i_1/I0 locDriven=> SLICE_X121Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][38]/Q locDriver=> SLICE_X122Y152
delay=> 742
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[45]_i_1/I0 locDriven=> SLICE_X116Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][45]/Q locDriver=> SLICE_X120Y148
delay=> 690
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[52]_i_1/I0 locDriven=> SLICE_X119Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][52]/Q locDriver=> SLICE_X121Y152
delay=> 401
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[5]_i_1/I4 locDriven=> SLICE_X117Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[5]_i_2/O locDriver=> SLICE_X103Y207
delay=> 989
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[63]_i_28/I3 locDriven=> SLICE_X125Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[63]_i_57/O locDriver=> SLICE_X127Y138
delay=> 366
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[63]_i_73/I1 locDriven=> SLICE_X128Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][4]/Q locDriver=> SLICE_X125Y144
delay=> 592
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[7]_i_1/I5 locDriven=> SLICE_X118Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[7]_i_3/O locDriver=> SLICE_X117Y137
delay=> 98
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[12]_i_1/I2 locDriven=> SLICE_X117Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_3/O locDriver=> SLICE_X126Y139
delay=> 1200
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[16]_i_4/I4 locDriven=> SLICE_X108Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_25/O locDriver=> SLICE_X127Y136
delay=> 1156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[20]_i_1/I1 locDriven=> SLICE_X121Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][20]/Q locDriver=> SLICE_X126Y159
delay=> 680
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[24]_i_4/I2 locDriven=> SLICE_X125Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_24/O locDriver=> SLICE_X126Y137
delay=> 510
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[28]_i_5/I4 locDriven=> SLICE_X126Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_30/O locDriver=> SLICE_X125Y136
delay=> 1111
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[32]_i_6/I0 locDriven=> SLICE_X114Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[161]/Q locDriver=> SLICE_X83Y158
delay=> 1590
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[37]_i_13/I1 locDriven=> SLICE_X119Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][37]_i_4/O locDriver=> SLICE_X114Y125
delay=> 216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[40]_i_6/I3 locDriven=> SLICE_X115Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_29/O locDriver=> SLICE_X124Y137
delay=> 574
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[45]_i_4/I3 locDriven=> SLICE_X107Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][45]/Q locDriver=> SLICE_X113Y134
delay=> 306
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[4]_i_1/I3 locDriven=> SLICE_X115Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[63]_i_5/O locDriver=> SLICE_X121Y131
delay=> 368
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[53]_i_4/I5 locDriven=> SLICE_X127Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][result][53]/Q locDriver=> SLICE_X118Y130
delay=> 688
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[57]_i_5/I1 locDriven=> SLICE_X122Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_28/O locDriver=> SLICE_X126Y138
delay=> 1011
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[60]_i_7/I1 locDriven=> SLICE_X119Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_27/O locDriver=> SLICE_X125Y138
delay=> 406
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_113/I1 locDriven=> SLICE_X130Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][4]/Q locDriver=> SLICE_X124Y140
delay=> 611
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_30/I0 locDriven=> SLICE_X125Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_57/O locDriver=> SLICE_X128Y138
delay=> 473
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_64/I0 locDriven=> SLICE_X127Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][4]/Q locDriver=> SLICE_X128Y163
delay=> 532
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_93/I3 locDriven=> SLICE_X127Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/Q locDriver=> SLICE_X125Y143
delay=> 613
pinDriven=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[8]_i_5/I3 locDriven=> SLICE_X121Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_29/O locDriver=> SLICE_X124Y137
delay=> 689
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[10][1][saturation_counter][1]_i_1/I2 locDriven=> SLICE_X98Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i___81/O locDriver=> SLICE_X99Y140
delay=> 264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[14][0][valid]_i_1/I5 locDriven=> SLICE_X96Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[14][0][valid]/Q locDriver=> SLICE_X96Y142
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[18][1][saturation_counter][1]_i_1/I1 locDriven=> SLICE_X96Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[2]/Q locDriver=> SLICE_X117Y146
delay=> 1077
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[21][1][saturation_counter][1]_i_1/I0 locDriven=> SLICE_X95Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[63][1][saturation_counter][1]_i_2/O locDriver=> SLICE_X99Y141
delay=> 426
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[25][0][saturation_counter][1]_i_1/I5 locDriven=> SLICE_X97Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i___81/O locDriver=> SLICE_X99Y140
delay=> 316
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[28][1][valid]_i_1/I3 locDriven=> SLICE_X101Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[28][1][valid]/Q locDriver=> SLICE_X101Y144
delay=> 55
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[31][1][saturation_counter][1]_i_1/I3 locDriven=> SLICE_X96Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[6]/Q locDriver=> SLICE_X117Y145
delay=> 1076
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[35][0][valid]_i_1/I4 locDriven=> SLICE_X101Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]/Q locDriver=> SLICE_X106Y146
delay=> 718
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[39][0][valid]_i_1/I0 locDriven=> SLICE_X100Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[63][0][valid]_i_2/O locDriver=> SLICE_X99Y144
delay=> 161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[42][0][saturation_counter][1]_i_1/I0 locDriven=> SLICE_X100Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[63][0][saturation_counter][1]_i_3/O locDriver=> SLICE_X99Y141
delay=> 171
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[45][1][valid]_i_1/I1 locDriven=> SLICE_X102Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[63][1][valid]_i_2/O locDriver=> SLICE_X100Y143
delay=> 223
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[49][0][valid]_i_1/I4 locDriven=> SLICE_X95Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[49][0][saturation_counter][1]_i_2/O locDriver=> SLICE_X94Y142
delay=> 235
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[51][1][valid]_i_2/I4 locDriven=> SLICE_X102Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[5]/Q locDriver=> SLICE_X117Y147
delay=> 554
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[55][1][saturation_counter][1]_i_1/I4 locDriven=> SLICE_X93Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[27][1][valid]_i_2/O locDriver=> SLICE_X92Y141
delay=> 189
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[59][0][saturation_counter][1]_i_1/I2 locDriven=> SLICE_X94Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[61][1][valid]_i_3/O locDriver=> SLICE_X93Y140
delay=> 185
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[61][1][valid]_i_1/I1 locDriven=> SLICE_X99Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[61][1][valid]_i_2/O locDriver=> SLICE_X98Y140
delay=> 161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[6][0][saturation_counter][1]_i_1/I1 locDriven=> SLICE_X97Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[36][1][valid]_i_2/O locDriver=> SLICE_X99Y141
delay=> 246
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/branch_predict_o_reg[cf][1]/C locDriven=> SLICE_X108Y158
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1795
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/branch_predict_o_reg[predict_address][30]/C locDriven=> SLICE_X111Y151
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1797
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/branch_predict_o_reg[predict_address][53]/C locDriven=> SLICE_X109Y154
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1801
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[11][1][valid]_i_1/I2 locDriven=> SLICE_X99Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[3]/Q locDriver=> SLICE_X121Y152
delay=> 1342
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][0][valid]_i_22/I1 locDriven=> SLICE_X109Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/branch_predict_o_reg[predict_address][42]/Q locDriver=> SLICE_X109Y148
delay=> 296
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][0][valid]_i_6/I1 locDriven=> SLICE_X101Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][0][valid]_i_9/O locDriver=> SLICE_X106Y151
delay=> 221
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][18]_i_1/I3 locDriven=> SLICE_X114Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg/Q locDriver=> SLICE_X120Y132
delay=> 1782
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_11/I3 locDriven=> SLICE_X109Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[24]/Q locDriver=> SLICE_X124Y122
delay=> 915
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][41]_i_1/I3 locDriven=> SLICE_X109Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg/Q locDriver=> SLICE_X120Y132
delay=> 1326
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][55]_i_11/I3 locDriven=> SLICE_X109Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[48]/Q locDriver=> SLICE_X124Y131
delay=> 659
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][7]_i_1/I3 locDriven=> SLICE_X107Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg/Q locDriver=> SLICE_X120Y132
delay=> 807
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[5][0][valid]_i_1/I1 locDriven=> SLICE_X100Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]/Q locDriver=> SLICE_X106Y146
delay=> 1677
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][0][valid]_i_20/DI[4] locDriven=> SLICE_X109Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][31]_i_2/S[2] locDriven=> SLICE_X111Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[26]/Q locDriver=> SLICE_X119Y148
delay=> 377
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][55]_i_2/DI[2] locDriven=> SLICE_X111Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][7]_i_3/S[0] locDriven=> SLICE_X109Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][7]_i_13/O locDriver=> SLICE_X109Y143
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[1]_i_29/I4 locDriven=> SLICE_X119Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[1]_i_34/O locDriver=> SLICE_X119Y106
delay=> 47
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[2]_i_3/I2 locDriven=> SLICE_X115Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[2]_i_7/O locDriver=> SLICE_X113Y103
delay=> 214
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_100/I3 locDriven=> SLICE_X112Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/comp_inv_q_i_2/O locDriver=> SLICE_X115Y112
delay=> 565
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_118/I0 locDriven=> SLICE_X121Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/Q locDriver=> SLICE_X123Y137
delay=> 787
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_140/I1 locDriven=> SLICE_X121Y106
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[38]/Q locDriver=> SLICE_X121Y134
delay=> 423
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_27/I2 locDriven=> SLICE_X119Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_60/O locDriver=> SLICE_X118Y110
delay=> 192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_45/I0 locDriven=> SLICE_X115Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/comp_inv_q_i_3/O locDriver=> SLICE_X114Y110
delay=> 286
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_63/I2 locDriven=> SLICE_X115Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/Q locDriver=> SLICE_X123Y137
delay=> 938
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_80/I1 locDriven=> SLICE_X122Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_133/O locDriver=> SLICE_X123Y110
delay=> 253
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_98/I3 locDriven=> SLICE_X114Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/comp_inv_q_i_2/O locDriver=> SLICE_X115Y112
delay=> 433
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.fpu_rm_q[2]_i_3/I5 locDriven=> SLICE_X89Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/g0_b0_i_1/O locDriver=> SLICE_X90Y127
delay=> 325
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.operand_a_q[30]_i_1/I1 locDriven=> SLICE_X98Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[30]/Q locDriver=> SLICE_X122Y128
delay=> 946
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.operand_b_q[18]_i_1/I1 locDriven=> SLICE_X89Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[18]/Q locDriver=> SLICE_X118Y122
delay=> 868
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.operand_b_q[63]_i_1/I1 locDriven=> SLICE_X89Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[63]/Q locDriver=> SLICE_X115Y132
delay=> 963
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.operand_c_q[50]_i_1/I1 locDriven=> SLICE_X107Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[50]/Q locDriver=> SLICE_X124Y133
delay=> 732
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_dst_fmt_q[1][2]_i_2/I2 locDriven=> SLICE_X90Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_rm_q_reg[2]/Q locDriver=> SLICE_X124Y139
delay=> 878
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_is_boxed_q[1][1]_i_8/I0 locDriven=> SLICE_X84Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_b_q_reg[52]/Q locDriver=> SLICE_X84Y117
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][0][1]_i_1/I2 locDriven=> SLICE_X100Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_a_q_reg[1]/Q locDriver=> SLICE_X100Y123
delay=> 103
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][0][43]_i_1/I2 locDriven=> SLICE_X100Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_a_q_reg[43]/Q locDriver=> SLICE_X100Y124
delay=> 92
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][1][10]_i_1/I2 locDriven=> SLICE_X89Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_b_q_reg[10]/Q locDriver=> SLICE_X91Y114
delay=> 190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][1][33]_i_1/I2 locDriven=> SLICE_X84Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_b_q_reg[33]/Q locDriver=> SLICE_X85Y114
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][1][5]_i_1/I2 locDriven=> SLICE_X91Y112
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_b_q_reg[5]/Q locDriver=> SLICE_X91Y112
delay=> 153
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][2][25]_i_1/I2 locDriven=> SLICE_X92Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_c_q_reg[25]/Q locDriver=> SLICE_X91Y112
delay=> 194
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][2][49]_i_1/I2 locDriven=> SLICE_X105Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_c_q_reg[49]/Q locDriver=> SLICE_X105Y110
delay=> 160
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_src_fmt_q[1][0]_i_4/I0 locDriven=> SLICE_X90Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/g0_b0_i_6/O locDriver=> SLICE_X89Y128
delay=> 287
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_163/I2 locDriven=> SLICE_X112Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_72/O locDriver=> SLICE_X111Y129
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_184/I3 locDriven=> SLICE_X109Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[40]/Q locDriver=> SLICE_X124Y126
delay=> 501
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_200/I4 locDriven=> SLICE_X109Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[26]/Q locDriver=> SLICE_X119Y123
delay=> 447
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_22/I1 locDriven=> SLICE_X111Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_8/O locDriver=> SLICE_X111Y125
delay=> 150
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_54/S[2] locDriven=> SLICE_X109Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_186/O locDriver=> SLICE_X109Y123
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[24]/CE locDriven=> SLICE_X124Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[47]/CE locDriven=> SLICE_X121Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/lsu_vaddr_q[15]_i_10/I1 locDriven=> SLICE_X103Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[9]/Q locDriver=> SLICE_X113Y138
delay=> 375
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/lsu_vaddr_q[31]_i_17/I2 locDriven=> SLICE_X103Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[26]/Q locDriver=> SLICE_X119Y127
delay=> 658
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/lsu_vaddr_q_reg[31]_i_2/CI_TOP locDriven=> SLICE_X103Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][data][19]_i_1/I3 locDriven=> SLICE_X89Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[19]/Q locDriver=> SLICE_X124Y120
delay=> 1128
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][data][37]_i_1/I3 locDriven=> SLICE_X88Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[37]/Q locDriver=> SLICE_X120Y127
delay=> 1186
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][data][55]_i_1/I3 locDriven=> SLICE_X88Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[55]/Q locDriver=> SLICE_X117Y131
delay=> 975
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][operator][3]_i_1/I3 locDriven=> SLICE_X90Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operator_q_reg[3]/Q locDriver=> SLICE_X115Y132
delay=> 869
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][55]_i_13/I1 locDriven=> SLICE_X103Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[53]/Q locDriver=> SLICE_X123Y130
delay=> 740
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_5/I1 locDriven=> SLICE_X103Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[5]/Q locDriver=> SLICE_X114Y140
delay=> 553
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][48]_i_1/I2 locDriven=> SLICE_X124Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][48]_i_2/O locDriver=> SLICE_X128Y131
delay=> 398
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][15]_i_1/I0 locDriven=> SLICE_X120Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][15]_i_3/O locDriver=> SLICE_X116Y139
delay=> 247
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][60]_i_1/I4 locDriven=> SLICE_X112Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][result][55]_i_5/O locDriver=> SLICE_X118Y136
delay=> 526
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][result][6]_i_1/I1 locDriven=> SLICE_X119Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][result][63]_i_5/O locDriver=> SLICE_X119Y130
delay=> 268
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][ex][tval][37]_i_1/I2 locDriven=> SLICE_X131Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][ex][tval][63]_i_5/O locDriver=> SLICE_X125Y150
delay=> 603
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][ex][tval][9]_i_1/I1 locDriven=> SLICE_X125Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[9]/Q locDriver=> SLICE_X116Y147
delay=> 606
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][result][25]_i_5/I4 locDriven=> SLICE_X113Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_22/O locDriver=> SLICE_X109Y120
delay=> 446
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][result][3]_i_7/I2 locDriven=> SLICE_X112Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][28]_i_14/O locDriver=> SLICE_X111Y123
delay=> 251
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][result][60]_i_5/I2 locDriven=> SLICE_X113Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_7/O locDriver=> SLICE_X111Y125
delay=> 243
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][0]_i_13/I0 locDriven=> SLICE_X111Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][6]_i_15/O[0] locDriver=> SLICE_X112Y124
delay=> 143
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][12]_i_12/I2 locDriven=> SLICE_X114Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][28]_i_14/O locDriver=> SLICE_X111Y123
delay=> 344
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][15]_i_22/I1 locDriven=> SLICE_X112Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[11]/Q locDriver=> SLICE_X119Y137
delay=> 609
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][16]_i_6/I2 locDriven=> SLICE_X111Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q_reg[7][sbe][result][16]_i_12/O locDriver=> SLICE_X121Y116
delay=> 538
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][18]_i_22/I2 locDriven=> SLICE_X110Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[2]/Q locDriver=> SLICE_X115Y134
delay=> 485
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][19]_i_31/I1 locDriven=> SLICE_X111Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_17/O locDriver=> SLICE_X111Y123
delay=> 266
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][21]_i_6/I1 locDriven=> SLICE_X113Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][21]_i_13/O locDriver=> SLICE_X112Y120
delay=> 144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][23]_i_11/I5 locDriven=> SLICE_X112Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][24]_i_24/O locDriver=> SLICE_X112Y120
delay=> 78
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][23]_i_57/I1 locDriven=> SLICE_X108Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[16]/Q locDriver=> SLICE_X117Y138
delay=> 785
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][24]_i_44/I0 locDriven=> SLICE_X112Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_31/O locDriver=> SLICE_X109Y120
delay=> 244
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][26]_i_6/I1 locDriven=> SLICE_X114Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/csr_valid_q_reg/Q locDriver=> SLICE_X124Y140
delay=> 853
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][28]_i_15/I5 locDriven=> SLICE_X113Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[0]/Q locDriver=> SLICE_X121Y128
delay=> 713
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][29]_i_19/I2 locDriven=> SLICE_X112Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[3]/Q locDriver=> SLICE_X121Y136
delay=> 699
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][29]_i_6/I2 locDriven=> SLICE_X113Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_17/O locDriver=> SLICE_X111Y123
delay=> 205
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_3/I5 locDriven=> SLICE_X117Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_10/O locDriver=> SLICE_X117Y122
delay=> 43
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_72/I1 locDriven=> SLICE_X109Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[30]/Q locDriver=> SLICE_X122Y128
delay=> 841
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][32]_i_19/I2 locDriven=> SLICE_X111Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[1]/Q locDriver=> SLICE_X123Y136
delay=> 999
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][34]_i_23/I4 locDriven=> SLICE_X109Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[2]/Q locDriver=> SLICE_X115Y134
delay=> 600
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][36]_i_27/I2 locDriven=> SLICE_X108Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[3]/Q locDriver=> SLICE_X121Y136
delay=> 961
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][38]_i_5/I4 locDriven=> SLICE_X117Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][39]_i_2/O[6] locDriver=> SLICE_X111Y148
delay=> 492
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][40]_i_19/I4 locDriven=> SLICE_X113Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][41]_i_22/O locDriver=> SLICE_X111Y116
delay=> 109
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][41]_i_5/I2 locDriven=> SLICE_X117Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q_reg[7][sbe][result][41]_i_10/O locDriver=> SLICE_X118Y120
delay=> 346
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][43]_i_21/I2 locDriven=> SLICE_X111Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[2]/Q locDriver=> SLICE_X115Y134
delay=> 484
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][44]_i_26/I0 locDriven=> SLICE_X109Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[34]/Q locDriver=> SLICE_X116Y137
delay=> 892
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][45]_i_6/I1 locDriven=> SLICE_X113Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_19/O locDriver=> SLICE_X111Y123
delay=> 309
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][47]_i_32/I2 locDriven=> SLICE_X112Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[2]/Q locDriver=> SLICE_X115Y134
delay=> 366
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][47]_i_68/I0 locDriven=> SLICE_X110Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_45/O locDriver=> SLICE_X109Y120
delay=> 248
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][49]_i_19/I0 locDriven=> SLICE_X113Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][51]_i_23/O locDriver=> SLICE_X112Y116
delay=> 154
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][50]_i_16/I3 locDriven=> SLICE_X113Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][51]_i_21/O locDriver=> SLICE_X114Y114
delay=> 200
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][51]_i_22/I1 locDriven=> SLICE_X112Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_72/O locDriver=> SLICE_X111Y129
delay=> 714
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][53]_i_18/I1 locDriven=> SLICE_X113Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_72/O locDriver=> SLICE_X111Y129
delay=> 638
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][54]_i_27/I1 locDriven=> SLICE_X110Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_43/O locDriver=> SLICE_X107Y116
delay=> 465
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][55]_i_37/I1 locDriven=> SLICE_X112Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][6]_i_21/O locDriver=> SLICE_X111Y124
delay=> 317
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][56]_i_24/I3 locDriven=> SLICE_X112Y115
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][61]_i_24/O locDriver=> SLICE_X113Y112
delay=> 235
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][58]_i_23/I5 locDriven=> SLICE_X111Y113
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_84/O locDriver=> SLICE_X111Y109
delay=> 155
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][59]_i_32/I5 locDriven=> SLICE_X112Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_73/O locDriver=> SLICE_X109Y118
delay=> 247
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][61]_i_21/I1 locDriven=> SLICE_X115Y114
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_70/O locDriver=> SLICE_X110Y117
delay=> 649
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][62]_i_42/I5 locDriven=> SLICE_X112Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][62]_i_51/O locDriver=> SLICE_X112Y111
delay=> 43
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_103/I1 locDriven=> SLICE_X111Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_70/O locDriver=> SLICE_X110Y117
delay=> 399
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_42/I1 locDriven=> SLICE_X112Y112
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_70/O locDriver=> SLICE_X110Y117
delay=> 346
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_73/I1 locDriven=> SLICE_X111Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[13]/Q locDriver=> SLICE_X117Y129
delay=> 638
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_93/I1 locDriven=> SLICE_X111Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_70/O locDriver=> SLICE_X110Y117
delay=> 406
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][6]_i_31/I3 locDriven=> SLICE_X112Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[6]/Q locDriver=> SLICE_X120Y136
delay=> 562
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][55]_i_2/DI[2] locDriven=> SLICE_X103Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][55]_i_8/O locDriver=> SLICE_X103Y150
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][23]_i_12/S[0] locDriven=> SLICE_X112Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][23]_i_35/O locDriver=> SLICE_X112Y126
delay=> 2
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][55]_i_16/DI[6] locDriven=> SLICE_X112Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][55]_i_24/O locDriver=> SLICE_X112Y130
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_result_d__0_i_29/I0 locDriven=> SLICE_X120Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/Q locDriver=> SLICE_X123Y137
delay=> 796
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_result_d__5_i_13/I0 locDriven=> SLICE_X115Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/Q locDriver=> SLICE_X123Y137
delay=> 732
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_result_d_i_26/I0 locDriven=> SLICE_X114Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/Q locDriver=> SLICE_X123Y137
delay=> 810
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[0]_i_17/I3 locDriven=> SLICE_X117Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[0]_i_20/O locDriver=> SLICE_X120Y106
delay=> 316
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[16]_i_2/I3 locDriven=> SLICE_X118Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_result_d__5_i_11/O locDriver=> SLICE_X115Y116
delay=> 429
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[24]_i_5/I0 locDriven=> SLICE_X118Y108
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[0]_i_20/O locDriver=> SLICE_X120Y106
delay=> 226
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[40]_i_18/I3 locDriven=> SLICE_X120Y107
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/res_inv_q_i_4/O locDriver=> SLICE_X118Y110
delay=> 420
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[48]_i_23/I3 locDriven=> SLICE_X119Y109
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/comp_inv_q_i_2/O locDriver=> SLICE_X115Y112
delay=> 329
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[56]_i_8/I3 locDriven=> SLICE_X117Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[56]_i_23/O locDriver=> SLICE_X117Y112
delay=> 130
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q_reg[0]_i_2/S[6] locDriven=> SLICE_X117Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[0]_i_13/O locDriver=> SLICE_X117Y104
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q_reg[56]_i_1/DI[6] locDriven=> SLICE_X117Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[56]_i_2/O locDriver=> SLICE_X117Y111
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[13]_i_2/I3 locDriven=> SLICE_X119Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[15]_i_3/O locDriver=> SLICE_X121Y101
delay=> 102
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[19]_i_1/I1 locDriven=> SLICE_X117Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[20]_i_2/O locDriver=> SLICE_X118Y101
delay=> 135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[23]_i_4/I2 locDriven=> SLICE_X115Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/Q locDriver=> SLICE_X123Y137
delay=> 943
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[29]_i_1/I0 locDriven=> SLICE_X116Y99
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_3/O locDriver=> SLICE_X115Y103
delay=> 576
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[33]_i_2/I1 locDriven=> SLICE_X114Y98
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[37]_i_3/O locDriver=> SLICE_X114Y100
delay=> 326
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[38]_i_1/I2 locDriven=> SLICE_X116Y97
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_5/O locDriver=> SLICE_X117Y103
delay=> 375
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[41]_i_3/I5 locDriven=> SLICE_X114Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_46/O locDriver=> SLICE_X110Y103
delay=> 361
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[45]_i_4/I3 locDriven=> SLICE_X115Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_7/O locDriver=> SLICE_X107Y103
delay=> 446
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[49]_i_5/I2 locDriven=> SLICE_X111Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[25]_i_4/O locDriver=> SLICE_X113Y102
delay=> 337
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[52]_i_5/I5 locDriven=> SLICE_X112Y100
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_56/O locDriver=> SLICE_X112Y106
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[56]_i_3/I3 locDriven=> SLICE_X115Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_17/O locDriver=> SLICE_X114Y103
delay=> 184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[60]_i_1/I3 locDriven=> SLICE_X116Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[60]_i_2/O locDriver=> SLICE_X116Y102
delay=> 115
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_104/I3 locDriven=> SLICE_X111Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/Q locDriver=> SLICE_X123Y137
delay=> 1210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_121/I3 locDriven=> SLICE_X111Y104
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[34]/Q locDriver=> SLICE_X115Y135
delay=> 682
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_27/I1 locDriven=> SLICE_X112Y101
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_4/O locDriver=> SLICE_X112Y103
delay=> 244
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_42/I5 locDriven=> SLICE_X110Y103
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_100/O locDriver=> SLICE_X112Y105
delay=> 197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_6/I2 locDriven=> SLICE_X116Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[1]_i_2/O locDriver=> SLICE_X117Y103
delay=> 502
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_82/I0 locDriven=> SLICE_X114Y105
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/comp_inv_q_i_3/O locDriver=> SLICE_X114Y110
delay=> 282
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[6]_i_1/I2 locDriven=> SLICE_X118Y102
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_5/O locDriver=> SLICE_X117Y103
delay=> 190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_zero_carry__0_i_4/I1 locDriven=> SLICE_X115Y111
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_result_d__1_i_14/O locDriver=> SLICE_X114Y110
delay=> 231
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_zero_carry_i_8/I0 locDriven=> SLICE_X115Y110
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[2]/Q locDriver=> SLICE_X115Y134
delay=> 855
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[30]/C locDriven=> SLICE_X122Y128
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1856
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[53]/C locDriven=> SLICE_X123Y140
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1870
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[17]/CE locDriven=> SLICE_X123Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[3]/CE locDriven=> SLICE_X121Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[62]/CE locDriven=> SLICE_X115Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[17]/D locDriven=> SLICE_X122Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][17]/Q locDriver=> SLICE_X122Y153
delay=> 220
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[39]/D locDriven=> SLICE_X118Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][39]/Q locDriver=> SLICE_X117Y151
delay=> 363
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[61]/D locDriven=> SLICE_X118Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][61]/Q locDriver=> SLICE_X121Y155
delay=> 395
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/st_be_q[7]_i_3/I4 locDriven=> SLICE_X90Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/st_be_q[7]_i_5/O locDriver=> SLICE_X90Y144
delay=> 242
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[0]_i_3/I2 locDriven=> SLICE_X119Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][4]/Q locDriver=> SLICE_X127Y160
delay=> 1357
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[11]_i_20/I0 locDriven=> SLICE_X114Y208
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][11]/Q locDriver=> SLICE_X115Y209
delay=> 162
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[13]_i_18/I4 locDriven=> SLICE_X111Y221
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__4/Q locDriver=> SLICE_X124Y194
delay=> 1133
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[15]_i_17/I2 locDriven=> SLICE_X110Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__4/Q locDriver=> SLICE_X125Y165
delay=> 1838
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[17]_i_16/I0 locDriven=> SLICE_X125Y217
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][17]/Q locDriver=> SLICE_X128Y218
delay=> 371
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[19]_i_14/I4 locDriven=> SLICE_X123Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__3/Q locDriver=> SLICE_X124Y196
delay=> 644
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[20]_i_13/I2 locDriven=> SLICE_X121Y203
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__3/Q locDriver=> SLICE_X124Y192
delay=> 372
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[21]_i_3/I0 locDriven=> SLICE_X109Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[21]_i_7/O locDriver=> SLICE_X106Y215
delay=> 245
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[23]_i_19/I4 locDriven=> SLICE_X118Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__3/Q locDriver=> SLICE_X124Y196
delay=> 710
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[25]_i_18/I2 locDriven=> SLICE_X111Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__2/Q locDriver=> SLICE_X124Y193
delay=> 946
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[27]_i_17/I0 locDriven=> SLICE_X121Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][27]/Q locDriver=> SLICE_X120Y215
delay=> 282
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[29]_i_15/I4 locDriven=> SLICE_X106Y225
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__2/Q locDriver=> SLICE_X124Y194
delay=> 928
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[30]_i_14/I2 locDriven=> SLICE_X122Y225
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__2/Q locDriver=> SLICE_X124Y193
delay=> 532
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[32]_i_13/I0 locDriven=> SLICE_X112Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][32]/Q locDriver=> SLICE_X108Y208
delay=> 367
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[33]_i_20/I4 locDriven=> SLICE_X117Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__1/Q locDriver=> SLICE_X124Y195
delay=> 830
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[35]_i_19/I2 locDriven=> SLICE_X107Y203
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__1/Q locDriver=> SLICE_X124Y196
delay=> 882
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[37]_i_18/I0 locDriven=> SLICE_X112Y197
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][37]/Q locDriver=> SLICE_X112Y197
delay=> 163
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[39]_i_16/I4 locDriven=> SLICE_X111Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__1/Q locDriver=> SLICE_X124Y195
delay=> 672
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[40]_i_15/I2 locDriven=> SLICE_X116Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__0/Q locDriver=> SLICE_X124Y193
delay=> 568
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[42]_i_14/I0 locDriven=> SLICE_X124Y198
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][42]/Q locDriver=> SLICE_X123Y197
delay=> 276
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[43]_i_3/I4 locDriven=> SLICE_X107Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][3]/Q locDriver=> SLICE_X126Y160
delay=> 1563
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[45]_i_20/I2 locDriven=> SLICE_X105Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__0/Q locDriver=> SLICE_X124Y193
delay=> 1103
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[47]_i_19/I0 locDriven=> SLICE_X119Y197
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][47]/Q locDriver=> SLICE_X120Y198
delay=> 228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[49]_i_17/I4 locDriven=> SLICE_X105Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep/Q locDriver=> SLICE_X124Y194
delay=> 1115
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[50]_i_17/I2 locDriven=> SLICE_X125Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep/Q locDriver=> SLICE_X124Y193
delay=> 739
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[52]_i_16/I0 locDriven=> SLICE_X114Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][52]/Q locDriver=> SLICE_X114Y216
delay=> 56
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[54]_i_14/I4 locDriven=> SLICE_X111Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep/Q locDriver=> SLICE_X124Y194
delay=> 971
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[56]_i_13/I2 locDriven=> SLICE_X127Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]/Q locDriver=> SLICE_X125Y165
delay=> 857
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[57]_i_3/I0 locDriven=> SLICE_X127Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[57]_i_7/O locDriver=> SLICE_X126Y206
delay=> 297
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[59]_i_19/I4 locDriven=> SLICE_X115Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]/Q locDriver=> SLICE_X124Y194
delay=> 1160
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[60]_i_18/I2 locDriven=> SLICE_X105Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]/Q locDriver=> SLICE_X125Y165
delay=> 1887
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[62]_i_17/I0 locDriven=> SLICE_X106Y203
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][62]/Q locDriver=> SLICE_X107Y201
delay=> 258
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[6]_i_15/I4 locDriven=> SLICE_X114Y224
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__4/Q locDriver=> SLICE_X124Y194
delay=> 1388
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[8]_i_14/I2 locDriven=> SLICE_X125Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__4/Q locDriver=> SLICE_X125Y165
delay=> 1708
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[0]_i_10/I0 locDriven=> SLICE_X119Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[0]_i_19/O locDriver=> SLICE_X119Y205
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[17]_i_7/I1 locDriven=> SLICE_X126Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[17]_i_14/O locDriver=> SLICE_X126Y216
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[24]_i_8/S locDriven=> SLICE_X117Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][2]_rep__0/Q locDriver=> SLICE_X125Y164
delay=> 1155
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[32]_i_10/I0 locDriven=> SLICE_X113Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[32]_i_19/O locDriver=> SLICE_X113Y211
delay=> 286
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[3]_i_7/I1 locDriven=> SLICE_X121Y197
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[3]_i_14/O locDriver=> SLICE_X121Y197
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[47]_i_8/S locDriven=> SLICE_X119Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][2]_rep__1/Q locDriver=> SLICE_X126Y164
delay=> 1084
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[54]_i_8/I0 locDriven=> SLICE_X112Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[54]_i_15/O locDriver=> SLICE_X112Y213
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[61]_i_9/I1 locDriven=> SLICE_X116Y215
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[61]_i_18/O locDriver=> SLICE_X116Y215
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[0][15]/CLR locDriven=> SLICE_X109Y225
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[0][38]/CLR locDriven=> SLICE_X108Y199
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1138
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[0][60]/CLR locDriven=> SLICE_X104Y199
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1145
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[10][25]/CLR locDriven=> SLICE_X111Y222
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1153
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[10][48]/CLR locDriven=> SLICE_X125Y225
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1219
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][12]/CLR locDriven=> SLICE_X105Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1113
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][35]/CLR locDriven=> SLICE_X107Y201
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1152
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][58]/CLR locDriven=> SLICE_X107Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[12][22]/CLR locDriven=> SLICE_X107Y218
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[12][45]/CLR locDriven=> SLICE_X100Y211
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1113
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[13][0]/CLR locDriven=> SLICE_X112Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1147
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[13][32]/CLR locDriven=> SLICE_X111Y212
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1132
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[13][55]/CLR locDriven=> SLICE_X112Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1147
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[14][1]/CLR locDriven=> SLICE_X128Y210
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1220
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[14][42]/CLR locDriven=> SLICE_X122Y196
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1208
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[14][7]/CLR locDriven=> SLICE_X113Y220
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][2]/CLR locDriven=> SLICE_X108Y198
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1155
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][52]/CLR locDriven=> SLICE_X115Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1141
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[16][17]/CLR locDriven=> SLICE_X128Y216
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1238
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[16][3]/CLR locDriven=> SLICE_X121Y197
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1202
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[16][62]/CLR locDriven=> SLICE_X105Y203
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1132
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[17][27]/CLR locDriven=> SLICE_X118Y216
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1175
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[17][4]/CLR locDriven=> SLICE_X105Y208
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1116
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[18][14]/CLR locDriven=> SLICE_X115Y225
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1142
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[18][37]/CLR locDriven=> SLICE_X112Y199
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1147
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[18][5]/CLR locDriven=> SLICE_X105Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1117
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[19][24]/CLR locDriven=> SLICE_X118Y216
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1185
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[19][47]/CLR locDriven=> SLICE_X117Y195
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[1][11]/CLR locDriven=> SLICE_X114Y208
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1133
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[1][34]/CLR locDriven=> SLICE_X107Y212
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1136
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[1][57]/CLR locDriven=> SLICE_X127Y206
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[20][21]/CLR locDriven=> SLICE_X108Y216
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1141
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[20][44]/CLR locDriven=> SLICE_X118Y197
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1206
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[20][9]/CLR locDriven=> SLICE_X107Y225
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1150
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[21][31]/CLR locDriven=> SLICE_X126Y221
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[21][54]/CLR locDriven=> SLICE_X113Y208
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1147
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[22][19]/CLR locDriven=> SLICE_X123Y224
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[22][41]/CLR locDriven=> SLICE_X114Y197
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1138
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[22][6]/CLR locDriven=> SLICE_X114Y222
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1139
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][29]/CLR locDriven=> SLICE_X109Y226
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1138
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][51]/CLR locDriven=> SLICE_X120Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[24][16]/CLR locDriven=> SLICE_X110Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1154
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[24][39]/CLR locDriven=> SLICE_X111Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1140
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[24][61]/CLR locDriven=> SLICE_X116Y214
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1188
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[25][26]/CLR locDriven=> SLICE_X119Y223
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[25][49]/CLR locDriven=> SLICE_X105Y215
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1132
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[26][13]/CLR locDriven=> SLICE_X112Y220
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[26][36]/CLR locDriven=> SLICE_X122Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1186
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[26][59]/CLR locDriven=> SLICE_X118Y208
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][23]/CLR locDriven=> SLICE_X118Y208
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][46]/CLR locDriven=> SLICE_X110Y199
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1142
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[28][10]/CLR locDriven=> SLICE_X110Y225
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[28][33]/CLR locDriven=> SLICE_X118Y222
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1207
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[28][56]/CLR locDriven=> SLICE_X125Y201
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1212
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[29][20]/CLR locDriven=> SLICE_X117Y200
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[29][43]/CLR locDriven=> SLICE_X105Y198
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1128
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[29][8]/CLR locDriven=> SLICE_X125Y210
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[2][30]/CLR locDriven=> SLICE_X120Y223
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1193
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[2][53]/CLR locDriven=> SLICE_X124Y215
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1213
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[30][18]/CLR locDriven=> SLICE_X108Y204
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1139
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[30][40]/CLR locDriven=> SLICE_X116Y196
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[30][63]/CLR locDriven=> SLICE_X99Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1123
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][28]/CLR locDriven=> SLICE_X115Y215
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1139
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][50]/CLR locDriven=> SLICE_X128Y219
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1231
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][15]/CLR locDriven=> SLICE_X109Y223
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1160
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][38]/CLR locDriven=> SLICE_X113Y198
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1143
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][60]/CLR locDriven=> SLICE_X105Y200
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1127
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[4][25]/CLR locDriven=> SLICE_X111Y223
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1146
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[4][48]/CLR locDriven=> SLICE_X127Y222
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1245
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[5][12]/CLR locDriven=> SLICE_X109Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1134
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[5][35]/CLR locDriven=> SLICE_X105Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1120
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[5][58]/CLR locDriven=> SLICE_X105Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1125
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[6][22]/CLR locDriven=> SLICE_X105Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1134
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[6][45]/CLR locDriven=> SLICE_X107Y212
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1136
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][0]/CLR locDriven=> SLICE_X118Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1164
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][32]/CLR locDriven=> SLICE_X112Y211
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1146
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][55]/CLR locDriven=> SLICE_X108Y208
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1132
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[8][1]/CLR locDriven=> SLICE_X125Y211
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[8][42]/CLR locDriven=> SLICE_X123Y198
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1209
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[8][7]/CLR locDriven=> SLICE_X109Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1145
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[9][2]/CLR locDriven=> SLICE_X109Y198
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1157
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[9][52]/CLR locDriven=> SLICE_X114Y218
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[0]_i_19/I4 locDriven=> SLICE_X117Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_2/Q locDriver=> SLICE_X123Y207
delay=> 378
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[11]_i_16/I2 locDriven=> SLICE_X117Y208
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_2/Q locDriver=> SLICE_X124Y203
delay=> 871
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[13]_i_15/I0 locDriven=> SLICE_X111Y221
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][13]/Q locDriver=> SLICE_X111Y221
delay=> 167
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[14]_i_21/I4 locDriven=> SLICE_X119Y224
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_1/Q locDriver=> SLICE_X125Y204
delay=> 1311
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[16]_i_19/I2 locDriven=> SLICE_X109Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_4/Q locDriver=> SLICE_X124Y201
delay=> 1341
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[18]_i_15/I0 locDriven=> SLICE_X109Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][18]/Q locDriver=> SLICE_X110Y203
delay=> 164
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[19]_i_21/I4 locDriven=> SLICE_X123Y224
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_2/Q locDriver=> SLICE_X123Y207
delay=> 449
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[20]_i_18/I2 locDriven=> SLICE_X120Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_3/Q locDriver=> SLICE_X124Y203
delay=> 525
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[22]_i_15/I0 locDriven=> SLICE_X105Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][22]/Q locDriver=> SLICE_X105Y221
delay=> 154
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[23]_i_21/I4 locDriven=> SLICE_X119Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_2/Q locDriver=> SLICE_X123Y207
delay=> 289
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[25]_i_18/I2 locDriven=> SLICE_X110Y224
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_1/Q locDriver=> SLICE_X123Y207
delay=> 1453
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[27]_i_15/I0 locDriven=> SLICE_X120Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][27]/Q locDriver=> SLICE_X120Y214
delay=> 49
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[28]_i_27/I4 locDriven=> SLICE_X120Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_5/Q locDriver=> SLICE_X124Y201
delay=> 1131
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[2]_i_19/I2 locDriven=> SLICE_X108Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_3/Q locDriver=> SLICE_X124Y203
delay=> 1998
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[31]_i_17/I0 locDriven=> SLICE_X126Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[19][31]/Q locDriver=> SLICE_X126Y219
delay=> 482
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[32]_i_6/I4 locDriven=> SLICE_X112Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][2]/Q locDriver=> SLICE_X129Y160
delay=> 2412
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[34]_i_19/I2 locDriven=> SLICE_X106Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_3/Q locDriver=> SLICE_X124Y203
delay=> 1526
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[36]_i_16/I0 locDriven=> SLICE_X123Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][36]/Q locDriver=> SLICE_X123Y211
delay=> 47
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[37]_i_22/I4 locDriven=> SLICE_X112Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_4/Q locDriver=> SLICE_X124Y201
delay=> 591
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[39]_i_19/I2 locDriven=> SLICE_X110Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_4/Q locDriver=> SLICE_X124Y201
delay=> 1419
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[40]_i_16/I0 locDriven=> SLICE_X115Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][40]/Q locDriver=> SLICE_X116Y197
delay=> 257
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[41]_i_6/I4 locDriven=> SLICE_X114Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[41]_i_18/O locDriver=> SLICE_X114Y197
delay=> 100
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[43]_i_30/I2 locDriven=> SLICE_X105Y201
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X126Y200
delay=> 926
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[45]_i_18/I0 locDriven=> SLICE_X104Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][45]/Q locDriver=> SLICE_X105Y211
delay=> 224
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[47]_i_10/I4 locDriven=> SLICE_X119Y198
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][2]/Q locDriver=> SLICE_X129Y160
delay=> 1278
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[48]_i_21/I2 locDriven=> SLICE_X124Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_4/Q locDriver=> SLICE_X124Y201
delay=> 899
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[4]_i_20/I0 locDriven=> SLICE_X106Y207
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][4]/Q locDriver=> SLICE_X99Y205
delay=> 314
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[51]_i_17/I4 locDriven=> SLICE_X122Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_4/Q locDriver=> SLICE_X124Y201
delay=> 538
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[52]_i_7/I2 locDriven=> SLICE_X115Y217
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][3]/Q locDriver=> SLICE_X129Y160
delay=> 2048
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[54]_i_20/I0 locDriven=> SLICE_X111Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][54]/Q locDriver=> SLICE_X111Y215
delay=> 110
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[56]_i_16/I4 locDriven=> SLICE_X125Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]/Q locDriver=> SLICE_X126Y200
delay=> 119
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[57]_i_9/I2 locDriven=> SLICE_X125Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][3]/Q locDriver=> SLICE_X129Y160
delay=> 1564
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[59]_i_20/I0 locDriven=> SLICE_X115Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][59]/Q locDriver=> SLICE_X114Y212
delay=> 377
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[60]_i_27/I4 locDriven=> SLICE_X105Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]/Q locDriver=> SLICE_X126Y200
delay=> 1170
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[62]_i_16/I2 locDriven=> SLICE_X105Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_4/Q locDriver=> SLICE_X124Y201
delay=> 2321
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[63]_i_40/I0 locDriven=> SLICE_X104Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[19][63]/Q locDriver=> SLICE_X105Y209
delay=> 228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[7]_i_18/I4 locDriven=> SLICE_X109Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_1/Q locDriver=> SLICE_X125Y204
delay=> 2261
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[9]_i_15/I2 locDriven=> SLICE_X106Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_3/Q locDriver=> SLICE_X124Y203
delay=> 1458
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[17]_i_2/I0 locDriven=> SLICE_X128Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[17]_i_4/O locDriver=> SLICE_X128Y216
delay=> 15
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[30]_i_4/I1 locDriven=> SLICE_X121Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[30]_i_10/O locDriver=> SLICE_X121Y222
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[50]_i_21/S locDriven=> SLICE_X124Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][2]/Q locDriver=> SLICE_X129Y160
delay=> 2518
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[9]_i_2/I0 locDriven=> SLICE_X104Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[9]_i_4/O locDriver=> SLICE_X104Y223
delay=> 15
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[10]_i_19/I4 locDriven=> SLICE_X113Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_1/Q locDriver=> SLICE_X126Y200
delay=> 1534
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[12]_i_16/I2 locDriven=> SLICE_X108Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]_replica_2/Q locDriver=> SLICE_X125Y204
delay=> 1243
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[13]_i_7/I0 locDriven=> SLICE_X112Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[13]_i_13/O locDriver=> SLICE_X112Y220
delay=> 46
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[15]_i_16/I4 locDriven=> SLICE_X108Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_1/Q locDriver=> SLICE_X126Y200
delay=> 1771
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[16]_i_7/I2 locDriven=> SLICE_X108Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][3]/Q locDriver=> SLICE_X128Y162
delay=> 2743
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[18]_i_25/I0 locDriven=> SLICE_X110Y203
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][18]/Q locDriver=> SLICE_X112Y203
delay=> 180
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[1]_i_21/I4 locDriven=> SLICE_X125Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_4/Q locDriver=> SLICE_X126Y200
delay=> 922
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[20]_i_3/I2 locDriven=> SLICE_X120Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_8/O locDriver=> SLICE_X128Y143
delay=> 2188
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[22]_i_20/I0 locDriven=> SLICE_X105Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][22]/Q locDriver=> SLICE_X99Y218
delay=> 388
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[24]_i_14/I4 locDriven=> SLICE_X116Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_2/Q locDriver=> SLICE_X124Y197
delay=> 746
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[25]_i_20/I2 locDriven=> SLICE_X110Y224
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]_replica_1/Q locDriver=> SLICE_X125Y204
delay=> 1534
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[27]_i_15/I0 locDriven=> SLICE_X121Y215
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][27]/Q locDriver=> SLICE_X121Y215
delay=> 56
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[28]_i_28/I4 locDriven=> SLICE_X120Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_4/Q locDriver=> SLICE_X126Y200
delay=> 777
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[2]_i_25/I2 locDriven=> SLICE_X109Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]_replica_5/Q locDriver=> SLICE_X125Y202
delay=> 794
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[31]_i_14/I0 locDriven=> SLICE_X124Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][31]/Q locDriver=> SLICE_X126Y221
delay=> 211
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[32]_i_27/I4 locDriven=> SLICE_X111Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_2/Q locDriver=> SLICE_X124Y197
delay=> 863
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[34]_i_24/I2 locDriven=> SLICE_X106Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]_replica_5/Q locDriver=> SLICE_X125Y202
delay=> 808
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[36]_i_15/I0 locDriven=> SLICE_X122Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][36]/Q locDriver=> SLICE_X123Y213
delay=> 161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[37]_i_29/I4 locDriven=> SLICE_X112Y198
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_5/Q locDriver=> SLICE_X126Y200
delay=> 1402
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[39]_i_27/I2 locDriven=> SLICE_X110Y207
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]_replica_3/Q locDriver=> SLICE_X125Y202
delay=> 1546
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[40]_i_26/I0 locDriven=> SLICE_X116Y198
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][40]/Q locDriver=> SLICE_X116Y197
delay=> 104
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[42]_i_16/I4 locDriven=> SLICE_X124Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_3/Q locDriver=> SLICE_X126Y200
delay=> 405
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[43]_i_7/I2 locDriven=> SLICE_X103Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][3]/Q locDriver=> SLICE_X128Y162
delay=> 3253
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[45]_i_25/I0 locDriven=> SLICE_X105Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][45]/Q locDriver=> SLICE_X105Y211
delay=> 54
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[47]_i_15/I4 locDriven=> SLICE_X119Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X124Y197
delay=> 673
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[48]_i_3/I2 locDriven=> SLICE_X126Y221
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_8/O locDriver=> SLICE_X128Y143
delay=> 2602
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[4]_i_16/I0 locDriven=> SLICE_X105Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[19][4]/Q locDriver=> SLICE_X105Y208
delay=> 395
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[50]_i_3/I4 locDriven=> SLICE_X124Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][4]/Q locDriver=> SLICE_X128Y163
delay=> 1858
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[52]_i_21/I2 locDriven=> SLICE_X115Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]_replica_4/Q locDriver=> SLICE_X124Y201
delay=> 1107
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[54]_i_18/I0 locDriven=> SLICE_X108Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][54]/Q locDriver=> SLICE_X108Y213
delay=> 153
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[55]_i_7/I4 locDriven=> SLICE_X112Y208
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][2]/Q locDriver=> SLICE_X128Y162
delay=> 2011
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[57]_i_19/I2 locDriven=> SLICE_X126Y208
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X125Y204
delay=> 1101
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[59]_i_22/I0 locDriven=> SLICE_X115Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][59]/Q locDriver=> SLICE_X115Y212
delay=> 202
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[5]_i_4/I4 locDriven=> SLICE_X103Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][4]/Q locDriver=> SLICE_X128Y163
delay=> 1691
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[61]_i_26/I2 locDriven=> SLICE_X119Y215
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X125Y204
delay=> 620
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[63]_i_37/I0 locDriven=> SLICE_X104Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][63]/Q locDriver=> SLICE_X102Y211
delay=> 123
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[6]_i_20/I4 locDriven=> SLICE_X114Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_1/Q locDriver=> SLICE_X126Y200
delay=> 1684
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[8]_i_15/I2 locDriven=> SLICE_X126Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]_replica_1/Q locDriver=> SLICE_X125Y204
delay=> 269
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[9]_i_3/I0 locDriven=> SLICE_X105Y221
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[9]_i_7/O locDriver=> SLICE_X107Y225
delay=> 325
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[20]_i_16/I1 locDriven=> SLICE_X121Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[20]_i_28/O locDriver=> SLICE_X121Y202
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[35]_i_13/S locDriven=> SLICE_X106Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][2]/Q locDriver=> SLICE_X128Y162
delay=> 1835
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[40]_i_7/I0 locDriven=> SLICE_X116Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[40]_i_13/O locDriver=> SLICE_X116Y199
delay=> 15
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[53]_i_14/I1 locDriven=> SLICE_X127Y215
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[53]_i_24/O locDriver=> SLICE_X127Y215
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[10][12]/CLR locDriven=> SLICE_X107Y211
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1134
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[10][35]/CLR locDriven=> SLICE_X104Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1129
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[10][58]/CLR locDriven=> SLICE_X105Y216
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1124
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[11][22]/CLR locDriven=> SLICE_X103Y218
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1116
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[11][45]/CLR locDriven=> SLICE_X101Y212
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1118
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[12][0]/CLR locDriven=> SLICE_X118Y203
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[12][32]/CLR locDriven=> SLICE_X110Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1128
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[12][55]/CLR locDriven=> SLICE_X110Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1128
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[13][1]/CLR locDriven=> SLICE_X123Y213
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[13][42]/CLR locDriven=> SLICE_X127Y204
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1237
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[13][7]/CLR locDriven=> SLICE_X111Y214
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[14][2]/CLR locDriven=> SLICE_X102Y199
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1127
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[14][52]/CLR locDriven=> SLICE_X111Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1147
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[15][17]/CLR locDriven=> SLICE_X128Y216
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[15][3]/CLR locDriven=> SLICE_X123Y203
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1220
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[15][62]/CLR locDriven=> SLICE_X103Y204
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1120
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[16][27]/CLR locDriven=> SLICE_X121Y211
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1198
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[16][4]/CLR locDriven=> SLICE_X102Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1129
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[17][14]/CLR locDriven=> SLICE_X117Y219
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1193
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[17][37]/CLR locDriven=> SLICE_X109Y202
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[17][5]/CLR locDriven=> SLICE_X102Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1116
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[18][24]/CLR locDriven=> SLICE_X118Y210
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1183
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[18][47]/CLR locDriven=> SLICE_X115Y195
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1141
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[19][11]/CLR locDriven=> SLICE_X117Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1175
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[19][34]/CLR locDriven=> SLICE_X103Y214
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1121
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[19][57]/CLR locDriven=> SLICE_X122Y204
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1191
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[1][21]/CLR locDriven=> SLICE_X103Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1141
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[1][44]/CLR locDriven=> SLICE_X116Y202
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1175
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[1][9]/CLR locDriven=> SLICE_X101Y222
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[20][31]/CLR locDriven=> SLICE_X121Y218
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[20][54]/CLR locDriven=> SLICE_X109Y212
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1138
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[21][19]/CLR locDriven=> SLICE_X129Y220
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1261
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[21][41]/CLR locDriven=> SLICE_X111Y202
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1138
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[21][6]/CLR locDriven=> SLICE_X115Y221
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1145
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[22][29]/CLR locDriven=> SLICE_X99Y219
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1132
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[22][51]/CLR locDriven=> SLICE_X123Y206
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1209
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[23][16]/CLR locDriven=> SLICE_X100Y220
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1126
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[23][39]/CLR locDriven=> SLICE_X112Y204
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1152
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[23][61]/CLR locDriven=> SLICE_X118Y215
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[24][26]/CLR locDriven=> SLICE_X119Y218
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1196
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[24][49]/CLR locDriven=> SLICE_X99Y215
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1117
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[25][13]/CLR locDriven=> SLICE_X110Y218
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[25][36]/CLR locDriven=> SLICE_X123Y212
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1207
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[25][59]/CLR locDriven=> SLICE_X114Y213
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1137
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[26][23]/CLR locDriven=> SLICE_X120Y210
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1194
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[26][46]/CLR locDriven=> SLICE_X113Y203
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1146
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[27][10]/CLR locDriven=> SLICE_X110Y218
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1155
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[27][33]/CLR locDriven=> SLICE_X116Y219
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1194
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[27][56]/CLR locDriven=> SLICE_X119Y196
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1200
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[28][20]/CLR locDriven=> SLICE_X119Y204
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[28][43]/CLR locDriven=> SLICE_X103Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1136
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[28][8]/CLR locDriven=> SLICE_X128Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1217
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[29][30]/CLR locDriven=> SLICE_X121Y218
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[29][53]/CLR locDriven=> SLICE_X123Y215
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1220
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[2][18]/CLR locDriven=> SLICE_X112Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1150
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[2][40]/CLR locDriven=> SLICE_X116Y202
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1181
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[2][63]/CLR locDriven=> SLICE_X102Y211
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1123
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[30][28]/CLR locDriven=> SLICE_X118Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[30][50]/CLR locDriven=> SLICE_X123Y218
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1201
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[31][15]/CLR locDriven=> SLICE_X104Y224
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1141
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[31][38]/CLR locDriven=> SLICE_X115Y198
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1138
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[31][60]/CLR locDriven=> SLICE_X100Y203
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1135
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[3][25]/CLR locDriven=> SLICE_X112Y219
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1157
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[3][48]/CLR locDriven=> SLICE_X125Y222
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1217
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[4][12]/CLR locDriven=> SLICE_X103Y210
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1114
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[4][35]/CLR locDriven=> SLICE_X100Y202
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1111
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[4][58]/CLR locDriven=> SLICE_X103Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1131
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[5][22]/CLR locDriven=> SLICE_X105Y219
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1136
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[5][45]/CLR locDriven=> SLICE_X103Y211
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1132
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[6][0]/CLR locDriven=> SLICE_X119Y204
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[6][32]/CLR locDriven=> SLICE_X114Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1122
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[6][55]/CLR locDriven=> SLICE_X111Y210
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1129
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[7][1]/CLR locDriven=> SLICE_X125Y213
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1206
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[7][42]/CLR locDriven=> SLICE_X125Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1216
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[7][7]/CLR locDriven=> SLICE_X111Y217
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[8][2]/CLR locDriven=> SLICE_X103Y201
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1131
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[8][52]/CLR locDriven=> SLICE_X114Y215
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1132
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[9][17]/CLR locDriven=> SLICE_X124Y214
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1220
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[9][3]/CLR locDriven=> SLICE_X123Y203
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1214
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[9][62]/CLR locDriven=> SLICE_X99Y204
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 1122
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[10]_i_27/I1 locDriven=> SLICE_X112Y217
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[10][10]/Q locDriver=> SLICE_X113Y218
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[12]_i_11/I5 locDriven=> SLICE_X107Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[28][12]/Q locDriver=> SLICE_X108Y211
delay=> 183
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[13]_i_27/I3 locDriven=> SLICE_X110Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[29][13]/Q locDriver=> SLICE_X110Y219
delay=> 152
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[15]_i_24/I1 locDriven=> SLICE_X107Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[10][15]/Q locDriver=> SLICE_X108Y221
delay=> 231
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[17]_i_12/I0 locDriven=> SLICE_X128Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[17]_i_27/O locDriver=> SLICE_X122Y217
delay=> 475
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[18]_i_28/I4 locDriven=> SLICE_X111Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_2/Q locDriver=> SLICE_X123Y207
delay=> 684
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[1]_i_26/I2 locDriven=> SLICE_X125Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_3/Q locDriver=> SLICE_X124Y203
delay=> 899
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[21]_i_25/I0 locDriven=> SLICE_X106Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[19][21]/Q locDriver=> SLICE_X109Y215
delay=> 267
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[22]_i_29/I5 locDriven=> SLICE_X100Y217
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[20][22]/Q locDriver=> SLICE_X101Y218
delay=> 155
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[24]_i_26/I3 locDriven=> SLICE_X118Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[2][24]/Q locDriver=> SLICE_X118Y213
delay=> 47
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[26]_i_23/I1 locDriven=> SLICE_X116Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[14][26]/Q locDriver=> SLICE_X115Y219
delay=> 270
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[27]_i_29/I5 locDriven=> SLICE_X121Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[20][27]/Q locDriver=> SLICE_X122Y214
delay=> 233
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[29]_i_28/I4 locDriven=> SLICE_X103Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_5/Q locDriver=> SLICE_X124Y201
delay=> 2032
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[30]_i_25/I2 locDriven=> SLICE_X121Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_1/Q locDriver=> SLICE_X123Y207
delay=> 1125
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[32]_i_26/I2 locDriven=> SLICE_X110Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_2/Q locDriver=> SLICE_X124Y203
delay=> 939
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[34]_i_11/I0 locDriven=> SLICE_X104Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[34]_i_23/O locDriver=> SLICE_X103Y214
delay=> 144
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[35]_i_30/I5 locDriven=> SLICE_X106Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[20][35]/Q locDriver=> SLICE_X105Y204
delay=> 107
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[37]_i_25/I3 locDriven=> SLICE_X110Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[5][37]/Q locDriver=> SLICE_X105Y198
delay=> 260
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[39]_i_12/I1 locDriven=> SLICE_X109Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[39]_i_28/O locDriver=> SLICE_X109Y205
delay=> 82
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[3]_i_30/I0 locDriven=> SLICE_X122Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[23][3]/Q locDriver=> SLICE_X123Y197
delay=> 717
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[41]_i_28/I5 locDriven=> SLICE_X113Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[12][41]/Q locDriver=> SLICE_X113Y201
delay=> 104
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[43]_i_14/I4 locDriven=> SLICE_X103Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_3/Q locDriver=> SLICE_X126Y200
delay=> 1272
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[45]_i_11/I3 locDriven=> SLICE_X104Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[45]_i_25/O locDriver=> SLICE_X102Y212
delay=> 252
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[46]_i_28/I1 locDriven=> SLICE_X110Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[26][46]/Q locDriver=> SLICE_X113Y203
delay=> 203
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[48]_i_24/I5 locDriven=> SLICE_X124Y221
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[8][48]/Q locDriver=> SLICE_X127Y221
delay=> 760
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[4]_i_26/I4 locDriven=> SLICE_X103Y208
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[1][4]/Q locDriver=> SLICE_X100Y208
delay=> 525
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[50]_i_4/I3 locDriven=> SLICE_X123Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[50]_i_13/O locDriver=> SLICE_X122Y218
delay=> 100
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[52]_i_30/I3 locDriven=> SLICE_X113Y217
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[5][52]/Q locDriver=> SLICE_X112Y216
delay=> 139
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[54]_i_26/I1 locDriven=> SLICE_X110Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[6][54]/Q locDriver=> SLICE_X114Y209
delay=> 311
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[56]_i_11/I5 locDriven=> SLICE_X124Y201
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[56]_i_26/O locDriver=> SLICE_X124Y201
delay=> 81
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[57]_i_28/I3 locDriven=> SLICE_X123Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[25][57]/Q locDriver=> SLICE_X123Y204
delay=> 50
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[59]_i_26/I2 locDriven=> SLICE_X115Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_4/Q locDriver=> SLICE_X124Y201
delay=> 1317
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[60]_i_13/I0 locDriven=> SLICE_X105Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[23][60]/Q locDriver=> SLICE_X103Y206
delay=> 314
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[61]_i_29/I5 locDriven=> SLICE_X117Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[20][61]/Q locDriver=> SLICE_X116Y217
delay=> 334
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[63]_i_47/I4 locDriven=> SLICE_X101Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_3/Q locDriver=> SLICE_X126Y200
delay=> 1058
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[7]_i_25/I2 locDriven=> SLICE_X110Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica_1/Q locDriver=> SLICE_X123Y207
delay=> 1511
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[9]_i_12/I0 locDriven=> SLICE_X104Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[9]_i_27/O locDriver=> SLICE_X103Y221
delay=> 325
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[16]_i_4/I1 locDriven=> SLICE_X104Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[16]_i_12/O locDriver=> SLICE_X104Y220
delay=> 15
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[31]_i_5/S locDriven=> SLICE_X120Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][3]/Q locDriver=> SLICE_X129Y160
delay=> 2261
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[44]_i_12/I0 locDriven=> SLICE_X117Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[44]_i_27/O locDriver=> SLICE_X117Y202
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[53]_i_5/I1 locDriven=> SLICE_X126Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[53]_i_12/O locDriver=> SLICE_X126Y214
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[0]_i_33/I2 locDriven=> SLICE_X118Y203
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]_replica_2/Q locDriver=> SLICE_X125Y204
delay=> 341
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[11]_i_35/I3 locDriven=> SLICE_X116Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[5][11]/Q locDriver=> SLICE_X118Y204
delay=> 336
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[13]_i_31/I3 locDriven=> SLICE_X111Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[9][13]/Q locDriver=> SLICE_X113Y219
delay=> 161
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[15]_i_32/I3 locDriven=> SLICE_X107Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[13][15]/Q locDriver=> SLICE_X106Y225
delay=> 178
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[18]_i_29/I3 locDriven=> SLICE_X111Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[17][18]/Q locDriver=> SLICE_X112Y205
delay=> 107
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[1]_i_30/I3 locDriven=> SLICE_X124Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[21][1]/Q locDriver=> SLICE_X124Y213
delay=> 95
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[21]_i_31/I3 locDriven=> SLICE_X106Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[25][21]/Q locDriver=> SLICE_X104Y217
delay=> 255
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[23]_i_29/I3 locDriven=> SLICE_X119Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[29][23]/Q locDriver=> SLICE_X118Y210
delay=> 149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[25]_i_29/I3 locDriven=> SLICE_X105Y225
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_1/Q locDriver=> SLICE_X126Y200
delay=> 1937
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[27]_i_30/I4 locDriven=> SLICE_X120Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_1/Q locDriver=> SLICE_X126Y200
delay=> 554
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[29]_i_31/I4 locDriven=> SLICE_X104Y221
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_4/Q locDriver=> SLICE_X126Y200
delay=> 1076
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[30]_i_32/I4 locDriven=> SLICE_X121Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_1/Q locDriver=> SLICE_X126Y200
delay=> 843
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[33]_i_25/I4 locDriven=> SLICE_X114Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_5/Q locDriver=> SLICE_X126Y200
delay=> 1402
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[35]_i_30/I4 locDriven=> SLICE_X106Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_2/Q locDriver=> SLICE_X124Y197
delay=> 1440
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[37]_i_32/I4 locDriven=> SLICE_X113Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_5/Q locDriver=> SLICE_X126Y200
delay=> 1350
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[39]_i_32/I4 locDriven=> SLICE_X109Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]_replica_5/Q locDriver=> SLICE_X126Y200
delay=> 1352
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[40]_i_33/I4 locDriven=> SLICE_X116Y201
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[1][40]/Q locDriver=> SLICE_X116Y202
delay=> 98
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[42]_i_30/I5 locDriven=> SLICE_X126Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[4][42]/Q locDriver=> SLICE_X128Y203
delay=> 504
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[44]_i_31/I5 locDriven=> SLICE_X117Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[8][44]/Q locDriver=> SLICE_X118Y202
delay=> 118
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[46]_i_36/I5 locDriven=> SLICE_X110Y201
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[12][46]/Q locDriver=> SLICE_X113Y204
delay=> 280
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[49]_i_26/I5 locDriven=> SLICE_X101Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[16][49]/Q locDriver=> SLICE_X103Y215
delay=> 212
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[50]_i_30/I5 locDriven=> SLICE_X122Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[20][50]/Q locDriver=> SLICE_X122Y220
delay=> 264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[52]_i_28/I5 locDriven=> SLICE_X112Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[24][52]/Q locDriver=> SLICE_X113Y213
delay=> 405
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[54]_i_29/I5 locDriven=> SLICE_X109Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[28][54]/Q locDriver=> SLICE_X109Y214
delay=> 106
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[56]_i_34/I0 locDriven=> SLICE_X124Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[7][56]/Q locDriver=> SLICE_X122Y200
delay=> 163
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[58]_i_31/I0 locDriven=> SLICE_X106Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[11][58]/Q locDriver=> SLICE_X103Y216
delay=> 293
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[5]_i_37/I0 locDriven=> SLICE_X101Y207
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[15][5]/Q locDriver=> SLICE_X100Y207
delay=> 169
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[62]_i_25/I0 locDriven=> SLICE_X101Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[19][62]/Q locDriver=> SLICE_X100Y205
delay=> 147
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[6]_i_26/I0 locDriven=> SLICE_X114Y221
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[23][6]/Q locDriver=> SLICE_X115Y221
delay=> 190
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[8]_i_27/I0 locDriven=> SLICE_X123Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[27][8]/Q locDriver=> SLICE_X128Y209
delay=> 422
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[10]_i_10/I0 locDriven=> SLICE_X112Y217
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[10]_i_23/O locDriver=> SLICE_X112Y217
delay=> 15
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[15]_i_23/I1 locDriven=> SLICE_X107Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[15]_i_30/O locDriver=> SLICE_X107Y220
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[20]_i_10/S locDriven=> SLICE_X120Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][3]/Q locDriver=> SLICE_X128Y162
delay=> 3006
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[25]_i_24/I0 locDriven=> SLICE_X105Y225
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[25]_i_31/O locDriver=> SLICE_X105Y225
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[30]_i_21/I1 locDriven=> SLICE_X121Y221
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[30]_i_26/O locDriver=> SLICE_X121Y221
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[35]_i_20/S locDriven=> SLICE_X107Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][2]/Q locDriver=> SLICE_X128Y162
delay=> 1753
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[40]_i_18/I0 locDriven=> SLICE_X117Y201
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[40]_i_31/O locDriver=> SLICE_X117Y201
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[45]_i_9/I1 locDriven=> SLICE_X103Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[45]_i_18/O locDriver=> SLICE_X103Y212
delay=> 15
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[50]_i_18/S locDriven=> SLICE_X122Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][2]/Q locDriver=> SLICE_X128Y162
delay=> 1533
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[56]_i_10/I0 locDriven=> SLICE_X124Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[56]_i_19/O locDriver=> SLICE_X124Y202
delay=> 15
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[60]_i_26/I1 locDriven=> SLICE_X104Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[60]_i_33/O locDriver=> SLICE_X104Y204
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[8]_i_10/S locDriven=> SLICE_X124Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][3]/Q locDriver=> SLICE_X128Y162
delay=> 2274
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/I5 locDriven=> SLICE_X115Y159
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_14/O locDriver=> SLICE_X116Y156
delay=> 265
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/D locDriven=> SLICE_X120Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][0]_i_1/O locDriver=> SLICE_X120Y148
delay=> 217
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_12/I2 locDriven=> SLICE_X117Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/i___0_i_6/O locDriver=> SLICE_X121Y154
delay=> 482
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_42/I4 locDriven=> SLICE_X117Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_7/O locDriver=> SLICE_X114Y165
delay=> 280
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_1/I2 locDriven=> SLICE_X120Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_4/O locDriver=> SLICE_X121Y163
delay=> 1015
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[cause][8]_i_5/S[4] locDriven=> SLICE_X116Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_15/O locDriver=> SLICE_X116Y169
delay=> 1
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[10]_i_8/I4 locDriven=> SLICE_X114Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q locDriver=> SLICE_X121Y147
delay=> 309
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[13]_i_7/I2 locDriven=> SLICE_X110Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q locDriver=> SLICE_X121Y150
delay=> 867
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[16]_i_6/I0 locDriven=> SLICE_X118Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][pc][16]/Q locDriver=> SLICE_X118Y138
delay=> 108
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[19]_i_2/I4 locDriven=> SLICE_X116Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[19]_i_4/O locDriver=> SLICE_X118Y150
delay=> 436
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[21]_i_5/I3 locDriven=> SLICE_X116Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][pc][21]/Q locDriver=> SLICE_X115Y142
delay=> 202
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[24]_i_2/I1 locDriven=> SLICE_X114Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[31]_i_4/O[0] locDriver=> SLICE_X115Y174
delay=> 192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[26]_i_8/I5 locDriven=> SLICE_X115Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][bp][predict_address][26]/Q locDriver=> SLICE_X115Y148
delay=> 49
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[29]_i_7/I3 locDriven=> SLICE_X110Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/Q locDriver=> SLICE_X110Y150
delay=> 186
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[31]_i_7/I1 locDriven=> SLICE_X118Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][pc][31]/Q locDriver=> SLICE_X119Y141
delay=> 92
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[34]_i_2/I5 locDriven=> SLICE_X113Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O locDriver=> SLICE_X114Y171
delay=> 415
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[37]_i_1/I3 locDriven=> SLICE_X114Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[63]_i_6/O locDriver=> SLICE_X116Y170
delay=> 645
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[39]_i_9/I1 locDriven=> SLICE_X107Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][bp][predict_address][39]/Q locDriver=> SLICE_X106Y148
delay=> 165
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[41]_i_6/I5 locDriven=> SLICE_X119Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][pc][41]/Q locDriver=> SLICE_X118Y153
delay=> 242
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[44]_i_5/I3 locDriven=> SLICE_X122Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][pc][44]/Q locDriver=> SLICE_X122Y138
delay=> 430
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[47]_i_2/I1 locDriven=> SLICE_X113Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[47]_i_4/O[7] locDriver=> SLICE_X115Y176
delay=> 238
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[49]_i_8/I5 locDriven=> SLICE_X112Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][bp][predict_address][49]/Q locDriver=> SLICE_X106Y151
delay=> 222
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[51]_i_7/I3 locDriven=> SLICE_X107Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][51]/Q locDriver=> SLICE_X107Y149
delay=> 89
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[54]_i_6/I1 locDriven=> SLICE_X117Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][pc][54]/Q locDriver=> SLICE_X117Y141
delay=> 48
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[57]_i_2/I5 locDriven=> SLICE_X112Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[57]_i_4/O locDriver=> SLICE_X112Y151
delay=> 469
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[5]_i_1/I3 locDriven=> SLICE_X115Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[63]_i_6/O locDriver=> SLICE_X116Y170
delay=> 195
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[61]_i_8/I1 locDriven=> SLICE_X111Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][bp][predict_address][61]/Q locDriver=> SLICE_X108Y154
delay=> 185
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[6]_i_2/I5 locDriven=> SLICE_X115Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O locDriver=> SLICE_X114Y171
delay=> 168
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_7/I4 locDriven=> SLICE_X119Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q locDriver=> SLICE_X121Y146
delay=> 379
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[15]_i_4/S[3] locDriven=> SLICE_X115Y172
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[11]_i_3/O locDriver=> SLICE_X119Y139
delay=> 514
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[28]_i_3/I0 locDriven=> SLICE_X121Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[28]_i_5/O locDriver=> SLICE_X121Y144
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[39]_i_4/DI[2] locDriven=> SLICE_X115Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[4]_i_3/S locDriven=> SLICE_X117Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__0/Q locDriver=> SLICE_X121Y152
delay=> 404
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[62]_i_3/I0 locDriven=> SLICE_X119Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[62]_i_5/O locDriver=> SLICE_X119Y150
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fflags][0]_i_6/I5 locDriven=> SLICE_X117Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][cause][0]/Q locDriver=> SLICE_X117Y145
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fflags][4]_i_14/I5 locDriven=> SLICE_X118Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][cause][4]/Q locDriver=> SLICE_X117Y144
delay=> 195
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][4]_i_1/I1 locDriven=> SLICE_X120Y164
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][4]_i_2/O locDriver=> SLICE_X120Y164
delay=> 74
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q_reg[fflags][4]_i_11/I0 locDriven=> SLICE_X118Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fflags][4]_i_13/O locDriver=> SLICE_X118Y147
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[0]_i_12/I0 locDriven=> SLICE_X121Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][0]/Q locDriver=> SLICE_X120Y127
delay=> 395
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[12]_i_11/I4 locDriven=> SLICE_X107Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_48/O locDriver=> SLICE_X128Y137
delay=> 1636
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[15]_i_11/I2 locDriven=> SLICE_X121Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][is_rd_fpr_flag]/Q locDriver=> SLICE_X125Y141
delay=> 1174
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[18]_i_11/I0 locDriven=> SLICE_X117Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][18]/Q locDriver=> SLICE_X117Y122
delay=> 210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[20]_i_1/I5 locDriven=> SLICE_X124Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[20]_i_3/O locDriver=> SLICE_X122Y204
delay=> 933
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[23]_i_1/I3 locDriven=> SLICE_X124Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][23]/Q locDriver=> SLICE_X126Y159
delay=> 621
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[26]_i_1/I1 locDriven=> SLICE_X119Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_3/O locDriver=> SLICE_X120Y133
delay=> 340
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[28]_i_5/I4 locDriven=> SLICE_X127Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][28]/Q locDriver=> SLICE_X118Y123
delay=> 625
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[30]_i_5/I3 locDriven=> SLICE_X127Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][30]/Q locDriver=> SLICE_X122Y122
delay=> 578
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[34]_i_2/I2 locDriven=> SLICE_X112Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_8/O locDriver=> SLICE_X125Y138
delay=> 477
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[38]_i_11/I2 locDriven=> SLICE_X127Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][is_rd_fpr_flag]/Q locDriver=> SLICE_X125Y141
delay=> 943
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[40]_i_2/I1 locDriven=> SLICE_X126Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[40]_i_4/O locDriver=> SLICE_X127Y124
delay=> 305
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[44]_i_11/I1 locDriven=> SLICE_X127Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_49/O locDriver=> SLICE_X128Y138
delay=> 553
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[47]_i_2/I5 locDriven=> SLICE_X120Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[47]_i_6/O locDriver=> SLICE_X120Y129
delay=> 45
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[4]_i_6/I4 locDriven=> SLICE_X109Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][4]/Q locDriver=> SLICE_X114Y140
delay=> 309
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[53]_i_2/I3 locDriven=> SLICE_X123Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[53]_i_5/O locDriver=> SLICE_X126Y131
delay=> 251
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[57]_i_11/I3 locDriven=> SLICE_X127Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_23/O locDriver=> SLICE_X125Y137
delay=> 1109
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[5]_i_2/I2 locDriven=> SLICE_X115Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_8/O locDriver=> SLICE_X125Y138
delay=> 461
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_2/I0 locDriven=> SLICE_X110Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_6/O locDriver=> SLICE_X125Y140
delay=> 1507
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[6]_i_12/I1 locDriven=> SLICE_X120Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_59/O locDriver=> SLICE_X125Y140
delay=> 425
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[9]_i_11/I5 locDriven=> SLICE_X107Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][9]/Q locDriver=> SLICE_X114Y137
delay=> 403
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mcause_q[0]_i_1/I4 locDriven=> SLICE_X120Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][0]_i_1/O locDriver=> SLICE_X119Y167
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mcause_q[47]_i_1/I4 locDriven=> SLICE_X117Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[47]_i_1/O locDriver=> SLICE_X117Y192
delay=> 762
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[0][12]_i_1/I2 locDriven=> SLICE_X108Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][12]_i_3/O locDriver=> SLICE_X107Y195
delay=> 369
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[0][43]_i_1/I0 locDriven=> SLICE_X103Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][43]_i_2/O locDriver=> SLICE_X104Y133
delay=> 833
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][0]_i_1__0/I2 locDriven=> SLICE_X119Y203
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O locDriver=> SLICE_X118Y195
delay=> 552
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][25]_i_1__0/I0 locDriven=> SLICE_X108Y221
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][25]_i_2/O locDriver=> SLICE_X105Y131
delay=> 966
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][40]_i_1/I1 locDriven=> SLICE_X117Y197
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][63]_i_3/O locDriver=> SLICE_X122Y197
delay=> 255
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][55]_i_1__0/I2 locDriven=> SLICE_X113Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][55]_i_3/O locDriver=> SLICE_X112Y195
delay=> 778
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][9]_i_1__0/I0 locDriven=> SLICE_X101Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][9]_i_2/O locDriver=> SLICE_X110Y138
delay=> 1375
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[11][24]_i_1/I1 locDriven=> SLICE_X116Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[11][63]_i_3/O locDriver=> SLICE_X123Y200
delay=> 699
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[11][39]_i_1__0/I2 locDriven=> SLICE_X108Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][39]_i_3/O locDriver=> SLICE_X110Y196
delay=> 453
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[11][54]_i_1__0/I0 locDriven=> SLICE_X108Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][54]_i_2/O locDriver=> SLICE_X106Y135
delay=> 1953
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[11][7]_i_1__0/I2 locDriven=> SLICE_X110Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][7]_i_3/O locDriver=> SLICE_X111Y194
delay=> 532
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][22]_i_1__0/I0 locDriven=> SLICE_X103Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][22]_i_2/O locDriver=> SLICE_X109Y137
delay=> 1072
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][38]_i_1/I1 locDriven=> SLICE_X110Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][63]_i_3/O locDriver=> SLICE_X124Y197
delay=> 732
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][52]_i_1__0/I2 locDriven=> SLICE_X113Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][52]_i_3/O locDriver=> SLICE_X114Y194
delay=> 549
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][6]_i_1__0/I0 locDriven=> SLICE_X115Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][6]_i_2/O locDriver=> SLICE_X119Y138
delay=> 1054
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[13][21]_i_1/I1 locDriven=> SLICE_X103Y217
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[13][63]_i_3/O locDriver=> SLICE_X123Y200
delay=> 1127
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[13][36]_i_1__0/I2 locDriven=> SLICE_X122Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][36]_i_3/O locDriver=> SLICE_X120Y195
delay=> 551
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[13][51]_i_1__0/I0 locDriven=> SLICE_X124Y207
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][51]_i_2/O locDriver=> SLICE_X125Y134
delay=> 800
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[13][63]_i_3__0/I1 locDriven=> SLICE_X126Y198
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][63]_i_22/O locDriver=> SLICE_X123Y156
delay=> 900
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][1]_i_1__0/I2 locDriven=> SLICE_X127Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][1]_i_3/O locDriver=> SLICE_X122Y194
delay=> 808
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][35]_i_1__0/I0 locDriven=> SLICE_X100Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][35]_i_2/O locDriver=> SLICE_X107Y137
delay=> 1133
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][50]_i_1/I1 locDriven=> SLICE_X126Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][63]_i_3__0/O locDriver=> SLICE_X124Y197
delay=> 779
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][63]_i_2__0/I2 locDriven=> SLICE_X104Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][63]_i_10/O locDriver=> SLICE_X109Y195
delay=> 589
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[15][19]_i_1__0/I0 locDriven=> SLICE_X122Y224
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][19]_i_2/O locDriver=> SLICE_X125Y123
delay=> 1050
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[15][34]_i_1/I1 locDriven=> SLICE_X101Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[15][63]_i_3/O locDriver=> SLICE_X123Y200
delay=> 998
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[15][49]_i_1__0/I2 locDriven=> SLICE_X105Y215
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][49]_i_3/O locDriver=> SLICE_X106Y196
delay=> 637
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[15][63]_i_1__0/I3 locDriven=> SLICE_X122Y196
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[29][63]_i_5/O locDriver=> SLICE_X123Y142
delay=> 833
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[16][18]_i_1/I1 locDriven=> SLICE_X109Y203
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[16][63]_i_3__0/O locDriver=> SLICE_X124Y197
delay=> 851
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[16][32]_i_1__0/I2 locDriven=> SLICE_X109Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][32]_i_3/O locDriver=> SLICE_X111Y195
delay=> 703
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[16][48]_i_1__0/I0 locDriven=> SLICE_X123Y221
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][48]_i_2/O locDriver=> SLICE_X126Y132
delay=> 1969
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[16][63]_i_1/I1 locDriven=> SLICE_X121Y198
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_4/O locDriver=> SLICE_X123Y150
delay=> 1168
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[17][16]_i_1__0/I2 locDriven=> SLICE_X108Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][16]_i_3/O locDriver=> SLICE_X109Y194
delay=> 437
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[17][31]_i_1__0/I0 locDriven=> SLICE_X126Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][31]_i_2/O locDriver=> SLICE_X106Y132
delay=> 2204
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[17][47]_i_1/I1 locDriven=> SLICE_X115Y195
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[17][63]_i_3/O locDriver=> SLICE_X121Y201
delay=> 386
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[17][61]_i_1__0/I2 locDriven=> SLICE_X118Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][61]_i_3/O locDriver=> SLICE_X117Y195
delay=> 557
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][15]_i_1/I1 locDriven=> SLICE_X101Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][63]_i_3/O locDriver=> SLICE_X125Y198
delay=> 1445
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][2]_i_1__0/I2 locDriven=> SLICE_X109Y201
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][2]_i_3/O locDriver=> SLICE_X109Y194
delay=> 282
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][45]_i_1__0/I0 locDriven=> SLICE_X101Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][45]_i_2/O locDriver=> SLICE_X105Y135
delay=> 1125
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][60]_i_1/I1 locDriven=> SLICE_X107Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][63]_i_3/O locDriver=> SLICE_X125Y198
delay=> 545
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[19][13]_i_1__0/I2 locDriven=> SLICE_X110Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][13]_i_3/O locDriver=> SLICE_X111Y195
delay=> 422
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[19][29]_i_1__0/I0 locDriven=> SLICE_X103Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][29]_i_2/O locDriver=> SLICE_X105Y129
delay=> 1111
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[19][44]_i_1/I1 locDriven=> SLICE_X118Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[19][63]_i_3/O locDriver=> SLICE_X123Y199
delay=> 304
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[19][59]_i_1__0/I2 locDriven=> SLICE_X114Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][59]_i_3/O locDriver=> SLICE_X115Y196
delay=> 568
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[1][12]_i_1__0/I0 locDriven=> SLICE_X107Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][12]_i_2/O locDriver=> SLICE_X107Y129
delay=> 1107
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[1][28]_i_1/I1 locDriven=> SLICE_X120Y217
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[1][63]_i_3/O locDriver=> SLICE_X126Y202
delay=> 784
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[1][42]_i_1__0/I2 locDriven=> SLICE_X123Y197
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][42]_i_3/O locDriver=> SLICE_X122Y196
delay=> 168
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[1][58]_i_1__0/I0 locDriven=> SLICE_X109Y216
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][58]_i_2/O locDriver=> SLICE_X105Y130
delay=> 1247
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][11]_i_1/I1 locDriven=> SLICE_X113Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][63]_i_3/O locDriver=> SLICE_X124Y203
delay=> 962
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][26]_i_1__0/I2 locDriven=> SLICE_X115Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][26]_i_3/O locDriver=> SLICE_X116Y195
delay=> 587
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][41]_i_1__0/I0 locDriven=> SLICE_X115Y197
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][41]_i_2/O locDriver=> SLICE_X126Y129
delay=> 955
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][57]_i_1/I1 locDriven=> SLICE_X123Y205
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][63]_i_3/O locDriver=> SLICE_X124Y203
delay=> 177
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][0]_i_1__0/I2 locDriven=> SLICE_X116Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O locDriver=> SLICE_X118Y195
delay=> 503
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][25]_i_1__0/I0 locDriven=> SLICE_X106Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][25]_i_2/O locDriver=> SLICE_X105Y131
delay=> 1081
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][40]_i_1/I1 locDriven=> SLICE_X117Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][63]_i_3/O locDriver=> SLICE_X125Y197
delay=> 455
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][55]_i_1__0/I2 locDriven=> SLICE_X113Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][55]_i_3/O locDriver=> SLICE_X112Y195
delay=> 532
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][9]_i_1__0/I0 locDriven=> SLICE_X104Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][9]_i_2/O locDriver=> SLICE_X110Y138
delay=> 1250
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[22][24]_i_1/I1 locDriven=> SLICE_X119Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[22][63]_i_4/O locDriver=> SLICE_X125Y198
delay=> 865
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[22][39]_i_1__0/I2 locDriven=> SLICE_X112Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][39]_i_3/O locDriver=> SLICE_X110Y196
delay=> 606
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[22][54]_i_1__0/I0 locDriven=> SLICE_X108Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][54]_i_2/O locDriver=> SLICE_X106Y135
delay=> 1837
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[22][7]_i_1__0/I0 locDriven=> SLICE_X113Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][7]_i_2/O locDriver=> SLICE_X111Y138
delay=> 815
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[23][22]_i_1/I1 locDriven=> SLICE_X106Y218
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[23][63]_i_3__0/O locDriver=> SLICE_X125Y196
delay=> 1217
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[23][37]_i_1__0/I2 locDriven=> SLICE_X111Y200
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][37]_i_3/O locDriver=> SLICE_X112Y196
delay=> 565
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[23][52]_i_1__0/I0 locDriven=> SLICE_X113Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][52]_i_2/O locDriver=> SLICE_X122Y126
delay=> 1290
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[23][63]_i_4/I1 locDriven=> SLICE_X126Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_7/O locDriver=> SLICE_X124Y143
delay=> 1101
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][20]_i_1/I1 locDriven=> SLICE_X124Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][63]_i_3/O locDriver=> SLICE_X126Y199
delay=> 437
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][35]_i_1__0/I2 locDriven=> SLICE_X109Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][35]_i_3/O locDriver=> SLICE_X108Y195
delay=> 434
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][50]_i_1__0/I0 locDriven=> SLICE_X123Y219
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][50]_i_2/O locDriver=> SLICE_X124Y133
delay=> 1012
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][63]_i_3/I1 locDriven=> SLICE_X126Y199
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_23/O locDriver=> SLICE_X123Y152
delay=> 934
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][19]_i_1__0/I2 locDriven=> SLICE_X124Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][19]_i_3/O locDriver=> SLICE_X120Y194
delay=> 888
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][34]_i_1__0/I0 locDriven=> SLICE_X104Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][34]_i_2/O locDriver=> SLICE_X108Y139
delay=> 1147
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][4]_i_1/I1 locDriven=> SLICE_X101Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][63]_i_4/O locDriver=> SLICE_X120Y202
delay=> 651
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][63]_i_1__0/I5 locDriven=> SLICE_X122Y196
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][63]_i_4__0/O locDriver=> SLICE_X125Y198
delay=> 250
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[26][17]_i_1__0/I2 locDriven=> SLICE_X123Y214
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][17]_i_3/O locDriver=> SLICE_X122Y194
delay=> 401
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[26][32]_i_1__0/I0 locDriven=> SLICE_X109Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][32]_i_2/O locDriver=> SLICE_X108Y136
delay=> 1205
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[26][48]_i_1/I1 locDriven=> SLICE_X125Y224
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_5/O locDriver=> SLICE_X123Y198
delay=> 627
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[26][62]_i_1__0/I2 locDriven=> SLICE_X100Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][62]_i_3/O locDriver=> SLICE_X108Y196
delay=> 599
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][10]_i_1/I2 locDriven=> SLICE_X113Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][10]_i_3/O locDriver=> SLICE_X113Y194
delay=> 865
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][26]_i_1/I0 locDriven=> SLICE_X117Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][26]_i_2/O locDriver=> SLICE_X118Y124
delay=> 1162
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][40]_i_1__0/I1 locDriven=> SLICE_X119Y196
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][63]_i_3__0/O locDriver=> SLICE_X126Y202
delay=> 554
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][56]_i_1/I2 locDriven=> SLICE_X127Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][56]_i_3/O locDriver=> SLICE_X117Y195
delay=> 934
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][0]_i_1/I0 locDriven=> SLICE_X119Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][0]_i_2/O locDriver=> SLICE_X120Y128
delay=> 1202
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][24]_i_1__0/I1 locDriven=> SLICE_X122Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][63]_i_3__0/O locDriver=> SLICE_X122Y199
delay=> 380
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][3]_i_1/I2 locDriven=> SLICE_X127Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][3]_i_3/O locDriver=> SLICE_X120Y195
delay=> 747
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][55]_i_1/I0 locDriven=> SLICE_X112Y209
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][55]_i_2/O locDriver=> SLICE_X106Y131
delay=> 1432
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][8]_i_1__0/I1 locDriven=> SLICE_X126Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][63]_i_3__0/O locDriver=> SLICE_X122Y199
delay=> 453
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][23]_i_1/I2 locDriven=> SLICE_X120Y207
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][23]_i_3/O locDriver=> SLICE_X117Y195
delay=> 467
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][39]_i_1/I0 locDriven=> SLICE_X114Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][39]_i_2/O locDriver=> SLICE_X109Y139
delay=> 981
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][53]_i_1__0/I1 locDriven=> SLICE_X123Y215
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][63]_i_4__0/O locDriver=> SLICE_X120Y201
delay=> 575
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][63]_i_6/I4 locDriven=> SLICE_X123Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][4]/Q locDriver=> SLICE_X124Y140
delay=> 152
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[2][1]_i_1/I2 locDriven=> SLICE_X125Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][1]_i_3/O locDriver=> SLICE_X122Y194
delay=> 453
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[2][35]_i_1/I0 locDriven=> SLICE_X107Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][35]_i_2/O locDriver=> SLICE_X107Y137
delay=> 748
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[2][4]_i_1__0/I1 locDriven=> SLICE_X100Y207
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[2][63]_i_3/O locDriver=> SLICE_X125Y202
delay=> 977
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[2][63]_i_2/I2 locDriven=> SLICE_X100Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][63]_i_10/O locDriver=> SLICE_X109Y195
delay=> 724
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[30][18]_i_1__0/I1 locDriven=> SLICE_X110Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[30][63]_i_3__0/O locDriver=> SLICE_X123Y200
delay=> 805
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[30][33]_i_1/I2 locDriven=> SLICE_X117Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][33]_i_3/O locDriver=> SLICE_X116Y195
delay=> 473
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[30][49]_i_1/I0 locDriven=> SLICE_X105Y215
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][49]_i_2/O locDriver=> SLICE_X105Y135
delay=> 897
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[30][63]_i_1/I4 locDriven=> SLICE_X121Y198
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][63]_i_3__0/O locDriver=> SLICE_X121Y197
delay=> 151
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][10]_i_8/I2 locDriven=> SLICE_X121Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep/Q locDriver=> SLICE_X119Y156
delay=> 1408
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][14]_i_5/I0 locDriven=> SLICE_X119Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][14]/Q locDriver=> SLICE_X119Y131
delay=> 94
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][18]_i_5/I4 locDriven=> SLICE_X118Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][0]/Q locDriver=> SLICE_X118Y155
delay=> 1598
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][21]_i_4/I2 locDriven=> SLICE_X105Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][1]/Q locDriver=> SLICE_X118Y155
delay=> 2384
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][25]_i_12/I3 locDriven=> SLICE_X107Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][25]/Q locDriver=> SLICE_X111Y131
delay=> 300
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][28]_i_4/I4 locDriven=> SLICE_X126Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][0]/Q locDriver=> SLICE_X118Y155
delay=> 1064
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][32]_i_13/I5 locDriven=> SLICE_X108Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][32]/Q locDriver=> SLICE_X114Y135
delay=> 402
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][36]_i_1/I0 locDriven=> SLICE_X122Y207
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][36]_i_2/O locDriver=> SLICE_X125Y131
delay=> 892
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][39]_i_4/I4 locDriven=> SLICE_X109Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][0]/Q locDriver=> SLICE_X118Y155
delay=> 1709
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][42]_i_1/I2 locDriven=> SLICE_X123Y197
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][42]_i_3/O locDriver=> SLICE_X122Y196
delay=> 168
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][45]_i_12/I3 locDriven=> SLICE_X104Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][45]/Q locDriver=> SLICE_X113Y134
delay=> 374
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][48]_i_4/I4 locDriven=> SLICE_X126Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][0]/Q locDriver=> SLICE_X118Y155
delay=> 803
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][51]_i_1/I2 locDriven=> SLICE_X122Y207
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][51]_i_3/O locDriver=> SLICE_X119Y194
delay=> 523
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][54]_i_12/I3 locDriven=> SLICE_X106Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][54]/Q locDriver=> SLICE_X113Y134
delay=> 238
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][57]_i_4/I4 locDriven=> SLICE_X125Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][0]/Q locDriver=> SLICE_X118Y155
delay=> 814
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][60]_i_12/I5 locDriven=> SLICE_X108Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][60]/Q locDriver=> SLICE_X112Y132
delay=> 211
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][63]_i_14/I0 locDriven=> SLICE_X123Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][rd][0]/Q locDriver=> SLICE_X126Y141
delay=> 730
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][63]_i_34/I2 locDriven=> SLICE_X123Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][0]/Q locDriver=> SLICE_X118Y155
delay=> 619
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][9]_i_1/I0 locDriven=> SLICE_X106Y225
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][9]_i_2/O locDriver=> SLICE_X110Y138
delay=> 1266
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][1]_i_1__0/I1 locDriven=> SLICE_X125Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][63]_i_3__0/O locDriver=> SLICE_X125Y201
delay=> 383
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][35]_i_1/I2 locDriven=> SLICE_X100Y203
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][35]_i_3/O locDriver=> SLICE_X108Y195
delay=> 740
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][50]_i_1/I0 locDriven=> SLICE_X127Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][50]_i_2/O locDriver=> SLICE_X124Y133
delay=> 1514
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][63]_i_2__0/I1 locDriven=> SLICE_X102Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][63]_i_3__0/O locDriver=> SLICE_X125Y201
delay=> 1255
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][19]_i_1/I2 locDriven=> SLICE_X122Y224
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][19]_i_3/O locDriver=> SLICE_X120Y194
delay=> 766
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][34]_i_1/I0 locDriven=> SLICE_X106Y211
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][34]_i_2/O locDriver=> SLICE_X108Y139
delay=> 1090
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][49]_i_1__0/I1 locDriven=> SLICE_X103Y217
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][63]_i_3__0/O locDriver=> SLICE_X125Y201
delay=> 1185
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][63]_i_1__0/I2 locDriven=> SLICE_X124Y203
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_4/O locDriver=> SLICE_X123Y150
delay=> 1086
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[5][18]_i_1/I0 locDriven=> SLICE_X110Y204
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][18]_i_2/O locDriver=> SLICE_X118Y124
delay=> 1225
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[5][32]_i_1__0/I1 locDriven=> SLICE_X112Y210
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[5][63]_i_3__0/O locDriver=> SLICE_X125Y201
delay=> 1174
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[5][48]_i_1/I2 locDriven=> SLICE_X126Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][48]_i_3/O locDriver=> SLICE_X121Y195
delay=> 1050
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[5][63]_i_1/I0 locDriven=> SLICE_X122Y198
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_6/O locDriver=> SLICE_X124Y142
delay=> 929
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][16]_i_1__0/I1 locDriven=> SLICE_X101Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][63]_i_3__0/O locDriver=> SLICE_X124Y203
delay=> 980
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][31]_i_1/I2 locDriven=> SLICE_X127Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_3/O locDriver=> SLICE_X116Y196
delay=> 1163
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][47]_i_1/I0 locDriven=> SLICE_X118Y196
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][47]_i_2/O locDriver=> SLICE_X121Y131
delay=> 874
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][61]_i_1__0/I1 locDriven=> SLICE_X117Y213
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][63]_i_3__0/O locDriver=> SLICE_X124Y203
delay=> 601
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][15]_i_1/I2 locDriven=> SLICE_X110Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][15]_i_2/O locDriver=> SLICE_X120Y138
delay=> 1183
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][30]_i_1/I0 locDriven=> SLICE_X121Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][30]_i_3/O locDriver=> SLICE_X121Y194
delay=> 477
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][45]_i_1__0/I1 locDriven=> SLICE_X108Y212
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][63]_i_3__0/O locDriver=> SLICE_X124Y197
delay=> 1003
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][60]_i_1/I2 locDriven=> SLICE_X103Y201
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][60]_i_2/O locDriver=> SLICE_X107Y133
delay=> 890
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][14]_i_1/I0 locDriven=> SLICE_X120Y223
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][14]_i_2/O locDriver=> SLICE_X119Y132
delay=> 962
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][29]_i_1__0/I1 locDriven=> SLICE_X104Y222
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][63]_i_3__0/O locDriver=> SLICE_X121Y201
delay=> 1009
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][44]_i_1/I2 locDriven=> SLICE_X116Y197
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][44]_i_3/O locDriver=> SLICE_X117Y195
delay=> 199
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][5]_i_1/I0 locDriven=> SLICE_X108Y206
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][5]_i_2/O locDriver=> SLICE_X117Y138
delay=> 1117
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][12]_i_1__0/I1 locDriven=> SLICE_X112Y207
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][63]_i_3__0/O locDriver=> SLICE_X124Y197
delay=> 751
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][28]_i_1/I2 locDriven=> SLICE_X118Y220
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][28]_i_3/O locDriver=> SLICE_X119Y195
delay=> 626
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][43]_i_1/I0 locDriven=> SLICE_X103Y202
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][43]_i_2/O locDriver=> SLICE_X104Y133
delay=> 875
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][58]_i_1__0/I1 locDriven=> SLICE_X109Y217
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][63]_i_3__0/O locDriver=> SLICE_X124Y197
delay=> 1269
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/I3 locDriven=> SLICE_X121Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O locDriver=> SLICE_X115Y160
delay=> 643
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][valid]_i_1/I2 locDriven=> SLICE_X124Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][valid]_i_3/O locDriver=> SLICE_X126Y142
delay=> 242
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[5][issued]_i_2/I4 locDriven=> SLICE_X122Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[5][issued]_i_3/O locDriver=> SLICE_X122Y144
delay=> 78
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[6][sbe][ex][cause][63]_i_21/I4 locDriven=> SLICE_X123Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[6][sbe][ex][cause][63]_i_9/O locDriver=> SLICE_X111Y129
delay=> 578
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][ex][cause][63]_i_12/I1 locDriven=> SLICE_X127Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][fu][2]/Q locDriver=> SLICE_X123Y146
delay=> 790
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][ex][cause][63]_i_33/I5 locDriven=> SLICE_X127Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][fu][0]/Q locDriver=> SLICE_X123Y142
delay=> 450
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][result][63]_i_11/I4 locDriven=> SLICE_X119Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][result][55]_i_4/O locDriver=> SLICE_X120Y131
delay=> 254
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][21]/D locDriven=> SLICE_X110Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][21]_i_1/O locDriver=> SLICE_X110Y144
delay=> 305
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][44]/D locDriven=> SLICE_X110Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][44]_i_1/O locDriver=> SLICE_X110Y145
delay=> 204
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][9]/D locDriven=> SLICE_X116Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][9]_i_1/O locDriver=> SLICE_X116Y152
delay=> 214
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][26]/D locDriven=> SLICE_X134Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][ex][tval][26]_i_1/O locDriver=> SLICE_X134Y149
delay=> 23
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][49]/D locDriven=> SLICE_X132Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][ex][tval][49]_i_1/O locDriver=> SLICE_X132Y153
delay=> 290
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][is_compressed]/D locDriven=> SLICE_X117Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][is_compressed]/Q locDriver=> SLICE_X123Y158
delay=> 606
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][pc][25]/D locDriven=> SLICE_X120Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][25]/Q locDriver=> SLICE_X118Y157
delay=> 360
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][pc][48]/D locDriven=> SLICE_X123Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][48]/Q locDriver=> SLICE_X122Y152
delay=> 347
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][3]/D locDriven=> SLICE_X126Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rd][3]/Q locDriver=> SLICE_X126Y160
delay=> 819
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][30]/D locDriven=> SLICE_X122Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][30]_i_1/O locDriver=> SLICE_X122Y122
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][53]/D locDriven=> SLICE_X123Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][53]_i_1/O locDriver=> SLICE_X123Y130
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][15]/D locDriven=> SLICE_X111Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][15]_i_1/O locDriver=> SLICE_X111Y143
delay=> 272
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][38]/D locDriven=> SLICE_X108Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][38]_i_1/O locDriver=> SLICE_X108Y146
delay=> 178
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][60]/D locDriven=> SLICE_X110Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][60]_i_1/O locDriver=> SLICE_X110Y153
delay=> 204
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][1]/D locDriven=> SLICE_X123Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][1]_i_1/O locDriver=> SLICE_X123Y153
delay=> 250
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][42]/D locDriven=> SLICE_X129Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][42]_i_1/O locDriver=> SLICE_X129Y152
delay=> 228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][7]/D locDriven=> SLICE_X127Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][7]_i_1/O locDriver=> SLICE_X127Y144
delay=> 264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][pc][19]/D locDriven=> SLICE_X123Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][19]/Q locDriver=> SLICE_X121Y158
delay=> 633
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][pc][41]/D locDriven=> SLICE_X119Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][41]/Q locDriver=> SLICE_X118Y155
delay=> 265
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][pc][6]/D locDriven=> SLICE_X117Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][6]/Q locDriver=> SLICE_X117Y157
delay=> 459
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][24]/D locDriven=> SLICE_X122Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][24]_i_1/O locDriver=> SLICE_X122Y122
delay=> 199
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][47]/D locDriven=> SLICE_X120Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][47]_i_1/O locDriver=> SLICE_X120Y131
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]/D locDriven=> SLICE_X124Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[2][issued]_i_1/O locDriver=> SLICE_X124Y144
delay=> 22
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][31]/D locDriven=> SLICE_X114Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][bp][predict_address][31]_i_1/O locDriver=> SLICE_X114Y148
delay=> 266
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][54]/D locDriven=> SLICE_X108Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][bp][predict_address][54]_i_1/O locDriver=> SLICE_X108Y151
delay=> 232
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][10]/D locDriven=> SLICE_X131Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][10]_i_1/O locDriver=> SLICE_X131Y154
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][33]/D locDriven=> SLICE_X132Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][33]_i_1/O locDriver=> SLICE_X132Y147
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][56]/D locDriven=> SLICE_X125Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][56]_i_1/O locDriver=> SLICE_X125Y157
delay=> 172
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][pc][0]/D locDriven=> SLICE_X119Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][0]/Q locDriver=> SLICE_X119Y157
delay=> 232
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][pc][32]/D locDriven=> SLICE_X115Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][32]/Q locDriver=> SLICE_X118Y152
delay=> 429
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][pc][55]/D locDriven=> SLICE_X118Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][55]/Q locDriver=> SLICE_X121Y152
delay=> 573
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][15]/D locDriven=> SLICE_X120Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][15]_i_1/O locDriver=> SLICE_X120Y135
delay=> 272
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][38]/D locDriven=> SLICE_X123Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][38]_i_1/O locDriver=> SLICE_X123Y126
delay=> 231
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][60]/D locDriven=> SLICE_X112Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][60]_i_1/O locDriver=> SLICE_X112Y132
delay=> 239
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][22]/D locDriven=> SLICE_X115Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][22]_i_1/O locDriver=> SLICE_X115Y153
delay=> 230
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][45]/D locDriven=> SLICE_X110Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][45]_i_1/O locDriver=> SLICE_X110Y149
delay=> 23
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][0]/D locDriven=> SLICE_X117Y143
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][cause][0]_i_1/O locDriver=> SLICE_X117Y143
delay=> 328
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][27]/D locDriven=> SLICE_X124Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][27]_i_1/O locDriver=> SLICE_X124Y149
delay=> 228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][4]/D locDriven=> SLICE_X126Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][4]_i_1/O locDriver=> SLICE_X126Y150
delay=> 311
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]/D locDriven=> SLICE_X114Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][op][0]/Q locDriver=> SLICE_X129Y163
delay=> 646
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][26]/D locDriven=> SLICE_X119Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][26]/Q locDriver=> SLICE_X119Y157
delay=> 708
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][49]/D locDriven=> SLICE_X116Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][49]/Q locDriver=> SLICE_X117Y151
delay=> 386
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][4]/D locDriven=> SLICE_X125Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rd][4]/Q locDriver=> SLICE_X127Y160
delay=> 671
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][31]/D locDriven=> SLICE_X108Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][31]_i_1/O locDriver=> SLICE_X108Y132
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][54]/D locDriven=> SLICE_X111Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][54]_i_1/O locDriver=> SLICE_X111Y134
delay=> 197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][bp][predict_address][16]/D locDriven=> SLICE_X114Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][16]_i_1/O locDriver=> SLICE_X114Y150
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][bp][predict_address][39]/D locDriven=> SLICE_X107Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][39]_i_1/O locDriver=> SLICE_X107Y147
delay=> 228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][bp][predict_address][61]/D locDriven=> SLICE_X111Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][61]_i_1/O locDriver=> SLICE_X111Y153
delay=> 171
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][tval][17]/D locDriven=> SLICE_X130Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][tval][17]_i_1/O locDriver=> SLICE_X130Y155
delay=> 206
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][tval][3]/D locDriven=> SLICE_X124Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][tval][3]_i_1/O locDriver=> SLICE_X124Y151
delay=> 197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][tval][62]/D locDriven=> SLICE_X131Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][tval][62]_i_1/O locDriver=> SLICE_X131Y154
delay=> 230
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][pc][16]/D locDriven=> SLICE_X118Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][16]/Q locDriver=> SLICE_X117Y158
delay=> 569
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][pc][39]/D locDriven=> SLICE_X116Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][39]/Q locDriver=> SLICE_X117Y151
delay=> 439
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][pc][61]/D locDriven=> SLICE_X117Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][61]/Q locDriver=> SLICE_X121Y155
delay=> 255
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][21]/D locDriven=> SLICE_X112Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][result][21]_i_1/O locDriver=> SLICE_X112Y139
delay=> 234
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][44]/D locDriven=> SLICE_X123Y129
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][44]_i_1/O locDriver=> SLICE_X123Y129
delay=> 264
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][9]/D locDriven=> SLICE_X114Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][9]_i_1/O locDriver=> SLICE_X114Y138
delay=> 171
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][29]/D locDriven=> SLICE_X110Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][29]_i_1/O locDriver=> SLICE_X110Y149
delay=> 212
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][51]/D locDriven=> SLICE_X107Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][51]_i_1/O locDriver=> SLICE_X107Y149
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][ex][tval][0]/D locDriven=> SLICE_X127Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][ex][tval][0]_i_1/O locDriver=> SLICE_X127Y158
delay=> 242
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][ex][tval][32]/D locDriven=> SLICE_X128Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][ex][tval][32]_i_1/O locDriver=> SLICE_X128Y148
delay=> 180
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][ex][tval][55]/D locDriven=> SLICE_X129Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][ex][tval][55]_i_1/O locDriver=> SLICE_X129Y153
delay=> 27
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][op][6]/D locDriven=> SLICE_X118Y154
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][op][6]/Q locDriver=> SLICE_X129Y163
delay=> 840
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][pc][31]/D locDriven=> SLICE_X118Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][31]/Q locDriver=> SLICE_X119Y157
delay=> 520
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][pc][54]/D locDriven=> SLICE_X117Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][54]/Q locDriver=> SLICE_X118Y150
delay=> 449
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][14]/D locDriven=> SLICE_X118Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][result][14]_i_1/O locDriver=> SLICE_X118Y131
delay=> 199
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][37]/D locDriven=> SLICE_X119Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][result][37]_i_1/O locDriver=> SLICE_X119Y125
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][5]/D locDriven=> SLICE_X118Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][result][5]_i_1/O locDriver=> SLICE_X118Y136
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][bp][predict_address][21]/D locDriven=> SLICE_X111Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][21]_i_1/O locDriver=> SLICE_X111Y142
delay=> 197
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][bp][predict_address][44]/D locDriven=> SLICE_X110Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][44]_i_1/O locDriver=> SLICE_X110Y146
delay=> 237
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][bp][predict_address][9]/D locDriven=> SLICE_X114Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][9]_i_1/O locDriver=> SLICE_X114Y151
delay=> 193
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][25]/CE locDriven=> SLICE_X131Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][ex][tval][63]_i_1/O locDriver=> SLICE_X122Y153
delay=> 675
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][48]/CE locDriven=> SLICE_X127Y157
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][ex][tval][63]_i_1/O locDriver=> SLICE_X122Y153
delay=> 557
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][fu][2]/CE locDriven=> SLICE_X123Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_1/O locDriver=> SLICE_X120Y146
delay=> 292
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][pc][24]/CE locDriven=> SLICE_X121Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_1/O locDriver=> SLICE_X120Y146
delay=> 241
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][pc][47]/CE locDriven=> SLICE_X121Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_1/O locDriver=> SLICE_X120Y146
delay=> 225
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][rd][2]/CE locDriven=> SLICE_X125Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_1/O locDriver=> SLICE_X120Y146
delay=> 439
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][result][2]/CE locDriven=> SLICE_X109Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][result][63]_i_1/O locDriver=> SLICE_X113Y140
delay=> 336
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][result][52]/CE locDriven=> SLICE_X114Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][result][63]_i_1/O locDriver=> SLICE_X113Y140
delay=> 423
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][bp][predict_address][14]/CE locDriven=> SLICE_X118Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][63]_i_1/O locDriver=> SLICE_X116Y140
delay=> 439
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][bp][predict_address][37]/CE locDriven=> SLICE_X107Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][63]_i_1/O locDriver=> SLICE_X116Y140
delay=> 457
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][bp][predict_address][5]/CE locDriven=> SLICE_X115Y145
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][63]_i_1/O locDriver=> SLICE_X116Y140
delay=> 339
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][ex][tval][13]/D locDriven=> SLICE_X130Y149
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][13]_i_1/O locDriver=> SLICE_X130Y149
delay=> 261
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][ex][tval][36]/D locDriven=> SLICE_X128Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][36]_i_1/O locDriver=> SLICE_X128Y151
delay=> 235
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][ex][tval][59]/D locDriven=> SLICE_X128Y158
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][59]_i_1/O locDriver=> SLICE_X128Y158
delay=> 228
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][pc][12]/D locDriven=> SLICE_X117Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][12]/Q locDriver=> SLICE_X117Y159
delay=> 739
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][pc][35]/D locDriven=> SLICE_X116Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][35]/Q locDriver=> SLICE_X117Y151
delay=> 544
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][pc][58]/D locDriven=> SLICE_X120Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][58]/Q locDriver=> SLICE_X118Y155
delay=> 569
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][16]_i_22/DI[2] locDriven=> SLICE_X106Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][32]/D locDriven=> SLICE_X114Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][32]_i_1/O locDriver=> SLICE_X114Y134
delay=> 20
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][47]/D locDriven=> SLICE_X120Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][47]_i_1/O locDriver=> SLICE_X120Y130
delay=> 199
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][61]/D locDriven=> SLICE_X122Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][61]_i_1/O locDriver=> SLICE_X122Y127
delay=> 167
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][15]_i_2/S locDriven=> SLICE_X120Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]/Q locDriver=> SLICE_X120Y151
delay=> 717
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][34]_i_2/I0 locDriven=> SLICE_X108Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][34]_i_4/O locDriver=> SLICE_X108Y139
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][4]_i_2/I1 locDriven=> SLICE_X110Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][4]_i_5/O locDriver=> SLICE_X110Y139
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_24/S locDriven=> SLICE_X124Y151
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]/Q locDriver=> SLICE_X120Y151
delay=> 271
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mepc_q[2]_i_1/I1 locDriven=> SLICE_X119Y169
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mepc_q[63]_i_3/O locDriver=> SLICE_X118Y169
delay=> 212
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mepc_q[5]_i_1/I2 locDriven=> SLICE_X116Y171
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][5]_i_1/O locDriver=> SLICE_X115Y167
delay=> 218
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[fs][1]_i_27/I3 locDriven=> SLICE_X122Y144
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q locDriver=> SLICE_X124Y146
delay=> 211
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[fs][1]_i_43/I5 locDriven=> SLICE_X116Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][op][4]/Q locDriver=> SLICE_X116Y156
delay=> 162
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_10/I1 locDriven=> SLICE_X118Y167
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/scause_q[1]_i_2/O locDriver=> SLICE_X119Y166
delay=> 184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[sum]_i_8/I3 locDriven=> SLICE_X118Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][18]/Q locDriver=> SLICE_X118Y122
delay=> 107
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[wpri4][53]_i_1/I1 locDriven=> SLICE_X115Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]/Q locDriver=> SLICE_X117Y166
delay=> 2128
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mtval_q[17]_i_1/I0 locDriven=> SLICE_X127Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q_reg[17]_i_2/O locDriver=> SLICE_X130Y155
delay=> 411
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mtval_q[3]_i_1/I0 locDriven=> SLICE_X126Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q_reg[3]_i_2/O locDriver=> SLICE_X124Y151
delay=> 469
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mtval_q[63]_i_2/I0 locDriven=> SLICE_X124Y178
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q_reg[63]_i_4/O locDriver=> SLICE_X124Y155
delay=> 367
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mtvec_q[48]_i_1/I0 locDriven=> SLICE_X113Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[48]_i_1/O locDriver=> SLICE_X115Y190
delay=> 348
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1006/I1 locDriven=> SLICE_X134Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][4]/Q locDriver=> SLICE_X124Y140
delay=> 711
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1023/I4 locDriven=> SLICE_X136Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1317/O locDriver=> SLICE_X136Y140
delay=> 184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1043/I4 locDriven=> SLICE_X135Y128
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1337/O locDriver=> SLICE_X134Y132
delay=> 210
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1062/I3 locDriven=> SLICE_X136Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1305/O locDriver=> SLICE_X138Y140
delay=> 187
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1081/I4 locDriven=> SLICE_X135Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1375/O locDriver=> SLICE_X136Y132
delay=> 171
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1099/I5 locDriven=> SLICE_X135Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1095/O locDriver=> SLICE_X130Y126
delay=> 426
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1115/I4 locDriven=> SLICE_X136Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][0]/Q locDriver=> SLICE_X125Y143
delay=> 1160
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1135/I4 locDriven=> SLICE_X132Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][1]/Q locDriver=> SLICE_X125Y143
delay=> 1336
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1150/I2 locDriven=> SLICE_X129Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][4]/Q locDriver=> SLICE_X125Y144
delay=> 807
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1168/I3 locDriven=> SLICE_X135Y117
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1377/O locDriver=> SLICE_X137Y117
delay=> 182
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1183/I1 locDriven=> SLICE_X137Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1421/O locDriver=> SLICE_X139Y124
delay=> 150
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1198/I5 locDriven=> SLICE_X138Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1460/O locDriver=> SLICE_X136Y125
delay=> 143
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1213/I4 locDriven=> SLICE_X136Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][fu][1]/Q locDriver=> SLICE_X123Y145
delay=> 1034
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1229/I2 locDriven=> SLICE_X138Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][fu][1]/Q locDriver=> SLICE_X125Y144
delay=> 1273
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1245/I2 locDriven=> SLICE_X138Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][rd][3]/Q locDriver=> SLICE_X128Y143
delay=> 1005
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1260/I0 locDriven=> SLICE_X136Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][0]/Q locDriver=> SLICE_X125Y143
delay=> 898
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1277/I0 locDriven=> SLICE_X137Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][fu][2]/Q locDriver=> SLICE_X123Y146
delay=> 1310
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1292/I3 locDriven=> SLICE_X135Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/Q locDriver=> SLICE_X125Y143
delay=> 886
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1308/I5 locDriven=> SLICE_X136Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1535/O locDriver=> SLICE_X137Y136
delay=> 192
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1324/I4 locDriven=> SLICE_X134Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1557/O locDriver=> SLICE_X136Y133
delay=> 100
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1341/I2 locDriven=> SLICE_X135Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][fu][0]/Q locDriver=> SLICE_X123Y142
delay=> 616
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1357/I3 locDriven=> SLICE_X139Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][rd][2]/Q locDriver=> SLICE_X125Y143
delay=> 583
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1372/I2 locDriven=> SLICE_X136Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][fu][1]/Q locDriver=> SLICE_X125Y144
delay=> 1352
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1388/I0 locDriven=> SLICE_X134Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][issued]/Q locDriver=> SLICE_X122Y144
delay=> 616
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1404/I2 locDriven=> SLICE_X137Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][rd][1]/Q locDriver=> SLICE_X128Y143
delay=> 702
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_142/I2 locDriven=> SLICE_X132Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]_replica/Q locDriver=> SLICE_X127Y158
delay=> 639
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1435/I2 locDriven=> SLICE_X132Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][rd][4]/Q locDriver=> SLICE_X125Y144
delay=> 1257
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1450/I2 locDriven=> SLICE_X138Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][rd][1]/Q locDriver=> SLICE_X125Y141
delay=> 757
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1467/I0 locDriven=> SLICE_X139Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][rd][4]/Q locDriver=> SLICE_X125Y143
delay=> 1047
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1485/I0 locDriven=> SLICE_X136Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][rd][1]/Q locDriver=> SLICE_X128Y143
delay=> 861
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1501/I4 locDriven=> SLICE_X139Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][rd][2]/Q locDriver=> SLICE_X125Y145
delay=> 932
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1518/I2 locDriven=> SLICE_X135Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][rd][4]/Q locDriver=> SLICE_X125Y143
delay=> 775
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1535/I0 locDriven=> SLICE_X137Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][rd][3]/Q locDriver=> SLICE_X126Y144
delay=> 754
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1551/I4 locDriven=> SLICE_X137Y142
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][fu][1]/Q locDriver=> SLICE_X123Y145
delay=> 890
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1568/I2 locDriven=> SLICE_X137Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][fu][0]/Q locDriver=> SLICE_X122Y147
delay=> 1081
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_169/I2 locDriven=> SLICE_X132Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]_replica/Q locDriver=> SLICE_X124Y157
delay=> 1099
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_185/I4 locDriven=> SLICE_X131Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica/Q locDriver=> SLICE_X124Y157
delay=> 1743
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_207/I5 locDriven=> SLICE_X132Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_358/O locDriver=> SLICE_X133Y140
delay=> 156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_222/I4 locDriven=> SLICE_X133Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_308/O locDriver=> SLICE_X133Y123
delay=> 106
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_240/I0 locDriven=> SLICE_X130Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_472/O locDriver=> SLICE_X135Y129
delay=> 383
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_263/I0 locDriven=> SLICE_X129Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][0]/Q locDriver=> SLICE_X123Y145
delay=> 910
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_286/I2 locDriven=> SLICE_X134Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][2]/Q locDriver=> SLICE_X123Y146
delay=> 1406
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_304/I2 locDriven=> SLICE_X134Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_587/O locDriver=> SLICE_X134Y120
delay=> 47
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_328/I0 locDriven=> SLICE_X131Y124
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][1]/Q locDriver=> SLICE_X126Y144
delay=> 1181
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_352/I2 locDriven=> SLICE_X130Y141
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_659/O locDriver=> SLICE_X134Y141
delay=> 162
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_372/I5 locDriven=> SLICE_X130Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_710/O locDriver=> SLICE_X131Y132
delay=> 184
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_389/I3 locDriven=> SLICE_X130Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_460/O locDriver=> SLICE_X130Y136
delay=> 149
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_406/I1 locDriven=> SLICE_X131Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_721/O locDriver=> SLICE_X131Y141
delay=> 156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_426/I2 locDriven=> SLICE_X133Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_247/O locDriver=> SLICE_X134Y118
delay=> 307
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_452/I2 locDriven=> SLICE_X134Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][0]/Q locDriver=> SLICE_X123Y146
delay=> 925
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_480/I3 locDriven=> SLICE_X133Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][3]/Q locDriver=> SLICE_X126Y144
delay=> 926
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_498/I3 locDriven=> SLICE_X135Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_793/O locDriver=> SLICE_X135Y122
delay=> 82
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_516/I2 locDriven=> SLICE_X129Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_776/O locDriver=> SLICE_X130Y125
delay=> 275
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_534/I1 locDriven=> SLICE_X132Y120
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_834/O locDriver=> SLICE_X132Y120
delay=> 88
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_551/I5 locDriven=> SLICE_X129Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_776/O locDriver=> SLICE_X130Y125
delay=> 218
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_571/I2 locDriven=> SLICE_X135Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][2]/Q locDriver=> SLICE_X125Y144
delay=> 1092
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_591/I2 locDriven=> SLICE_X136Y123
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][1]/Q locDriver=> SLICE_X124Y146
delay=> 1031
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_611/I2 locDriven=> SLICE_X135Y127
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][1]/Q locDriver=> SLICE_X124Y146
delay=> 1417
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_630/I0 locDriven=> SLICE_X132Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][2]/Q locDriver=> SLICE_X123Y146
delay=> 1308
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_648/I0 locDriven=> SLICE_X135Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][fu][2]/Q locDriver=> SLICE_X123Y145
delay=> 980
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_665/I5 locDriven=> SLICE_X135Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][2]/Q locDriver=> SLICE_X125Y146
delay=> 729
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_683/I3 locDriven=> SLICE_X136Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1001/O locDriver=> SLICE_X138Y139
delay=> 111
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_700/I3 locDriven=> SLICE_X132Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_685/O locDriver=> SLICE_X130Y140
delay=> 157
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_724/I3 locDriven=> SLICE_X132Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_642/O locDriver=> SLICE_X132Y132
delay=> 51
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_746/I1 locDriven=> SLICE_X135Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_994/O locDriver=> SLICE_X137Y141
delay=> 215
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_766/I2 locDriven=> SLICE_X137Y116
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][fu][0]/Q locDriver=> SLICE_X123Y142
delay=> 1057
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_784/I4 locDriven=> SLICE_X128Y122
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][3]/Q locDriver=> SLICE_X126Y144
delay=> 644
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_801/I2 locDriven=> SLICE_X134Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_776/O locDriver=> SLICE_X130Y125
delay=> 291
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_818/I2 locDriven=> SLICE_X132Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][fu][0]/Q locDriver=> SLICE_X123Y142
delay=> 890
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_836/I0 locDriven=> SLICE_X134Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][fu][0]/Q locDriver=> SLICE_X123Y142
delay=> 1109
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_853/I0 locDriven=> SLICE_X134Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][1]/Q locDriver=> SLICE_X125Y141
delay=> 1111
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_871/I5 locDriven=> SLICE_X135Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1181/O locDriver=> SLICE_X135Y125
delay=> 76
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_890/I1 locDriven=> SLICE_X135Y118
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1086/O locDriver=> SLICE_X139Y121
delay=> 294
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_908/I2 locDriven=> SLICE_X132Y119
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][1]/Q locDriver=> SLICE_X124Y146
delay=> 1337
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_927/I0 locDriven=> SLICE_X133Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][4]/Q locDriver=> SLICE_X125Y144
delay=> 956
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_945/I1 locDriven=> SLICE_X135Y135
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1253/O locDriver=> SLICE_X137Y135
delay=> 174
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_962/I5 locDriven=> SLICE_X135Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1243/O locDriver=> SLICE_X130Y137
delay=> 185
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_979/I1 locDriven=> SLICE_X135Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][4]/Q locDriver=> SLICE_X124Y140
delay=> 717
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_995/I0 locDriven=> SLICE_X130Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][1]/Q locDriver=> SLICE_X125Y141
delay=> 1055
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_reg_i_159/I1 locDriven=> SLICE_X131Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_394/O locDriver=> SLICE_X131Y139
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_reg_i_64/S locDriven=> SLICE_X131Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][3]/Q locDriver=> SLICE_X129Y160
delay=> 1002
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/npc_q[0]_i_6/I0 locDriven=> SLICE_X119Y153
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][pc][0]/Q locDriver=> SLICE_X119Y156
delay=> 150
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[11]_i_6/I4 locDriven=> SLICE_X124Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[11]_i_13/O locDriver=> SLICE_X124Y136
delay=> 45
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[16]_i_10/I2 locDriven=> SLICE_X109Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_24/O locDriver=> SLICE_X125Y139
delay=> 770
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[1]_i_3_comp_1/I4 locDriven=> SLICE_X123Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[1]_i_2/O locDriver=> SLICE_X127Y212
delay=> 1043
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[23]_i_6/I4 locDriven=> SLICE_X125Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[23]_i_13/O locDriver=> SLICE_X126Y126
delay=> 189
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[28]_i_10/I2 locDriven=> SLICE_X127Y125
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][28]/Q locDriver=> SLICE_X118Y123
delay=> 577
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_3/I3 locDriven=> SLICE_X115Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[31]_i_9/O locDriver=> SLICE_X109Y130
delay=> 274
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[36]_i_14/I1 locDriven=> SLICE_X126Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_52/O locDriver=> SLICE_X128Y138
delay=> 432
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[3]_i_7/I4 locDriven=> SLICE_X125Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[3]_i_14/O locDriver=> SLICE_X125Y136
delay=> 50
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[44]_i_23/I1 locDriven=> SLICE_X127Y130
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_52/O locDriver=> SLICE_X128Y138
delay=> 282
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[48]_i_8/I2 locDriven=> SLICE_X126Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_24/O locDriver=> SLICE_X125Y139
delay=> 351
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[52]_i_24/I0 locDriven=> SLICE_X124Y126
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][52]/Q locDriver=> SLICE_X121Y126
delay=> 454
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[56]_i_8/I1 locDriven=> SLICE_X125Y134
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[56]_i_14/O locDriver=> SLICE_X127Y134
delay=> 339
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[60]_i_23/I1 locDriven=> SLICE_X108Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_54/O locDriver=> SLICE_X125Y140
delay=> 983
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_109/I5 locDriven=> SLICE_X128Y139
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][3]/Q locDriver=> SLICE_X126Y144
delay=> 472
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_131/I1 locDriven=> SLICE_X127Y140
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][2]/Q locDriver=> SLICE_X125Y141
delay=> 396
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_52/I0 locDriven=> SLICE_X128Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][valid]/Q locDriver=> SLICE_X124Y143
delay=> 606
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[7]_i_3/I3 locDriven=> SLICE_X117Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_a_q[7]_i_7/O locDriver=> SLICE_X117Y137
delay=> 77
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[63]_i_83/I1 locDriven=> SLICE_X123Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_103/O locDriver=> SLICE_X123Y136
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[16]_i_12/I1 locDriven=> SLICE_X107Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_63/O locDriver=> SLICE_X127Y136
delay=> 1576
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[24]_i_11/I0 locDriven=> SLICE_X125Y121
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][24]/Q locDriver=> SLICE_X122Y122
delay=> 247
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_5/I1 locDriven=> SLICE_X105Y132
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_35/O locDriver=> SLICE_X127Y138
delay=> 1207
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[39]_i_12/I1 locDriven=> SLICE_X111Y137
driverPin=> chip/tile0/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_63/O locDriver=> SLICE_X127Y136
delay=> 1641
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[46]_i_6/I0 locDriven=> SLICE_X106Y136
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][46]/Q locDriver=> SLICE_X106Y134
delay=> 259
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[53]_i_6/I2 locDriven=> SLICE_X127Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][53]/Q locDriver=> SLICE_X124Y131
delay=> 394
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[60]_i_4/I4 locDriven=> SLICE_X108Y133
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[60]_i_13/O locDriver=> SLICE_X107Y133
delay=> 98
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[63]_i_5/I1 locDriven=> SLICE_X121Y131
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_8/O locDriver=> SLICE_X130Y134
delay=> 480
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2819][15]_i_1/I2 locDriven=> SLICE_X124Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2819][63]_i_4/O locDriver=> SLICE_X123Y192
delay=> 344
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2819][38]_i_1/I2 locDriven=> SLICE_X123Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2819][63]_i_4/O locDriver=> SLICE_X123Y192
delay=> 151
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2819][61]_i_1/I2 locDriven=> SLICE_X126Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2819][63]_i_4/O locDriver=> SLICE_X123Y192
delay=> 387
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2820][25]_i_1/I0 locDriven=> SLICE_X123Y188
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2820][63]_i_4/O locDriver=> SLICE_X124Y184
delay=> 229
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2820][49]_i_1/I0 locDriven=> SLICE_X123Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2820][63]_i_4/O locDriver=> SLICE_X124Y184
delay=> 515
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2821][11]_i_1/I2 locDriven=> SLICE_X126Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2821][63]_i_3/O locDriver=> SLICE_X126Y194
delay=> 618
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2821][34]_i_1/I2 locDriven=> SLICE_X123Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2821][63]_i_3/O locDriver=> SLICE_X126Y194
delay=> 308
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2821][58]_i_1/I2 locDriven=> SLICE_X126Y194
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2821][63]_i_3/O locDriver=> SLICE_X126Y194
delay=> 181
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][21]_i_1/I0 locDriven=> SLICE_X124Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][63]_i_4/O locDriver=> SLICE_X126Y180
delay=> 391
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][45]_i_1/I0 locDriven=> SLICE_X124Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][63]_i_4/O locDriver=> SLICE_X126Y180
delay=> 473
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][8]_i_1/I2 locDriven=> SLICE_X126Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2822][63]_i_3/O locDriver=> SLICE_X123Y184
delay=> 480
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2823][30]_i_1/I2 locDriven=> SLICE_X129Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2823][63]_i_3/O locDriver=> SLICE_X127Y195
delay=> 351
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2823][54]_i_1/I2 locDriven=> SLICE_X127Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2823][63]_i_3/O locDriver=> SLICE_X127Y195
delay=> 317
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2824][16]_i_1/I3 locDriven=> SLICE_X136Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][16]_i_2/O[7] locDriver=> SLICE_X135Y187
delay=> 134
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2824][39]_i_1/I3 locDriven=> SLICE_X134Y190
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][40]_i_2/O[6] locDriver=> SLICE_X135Y190
delay=> 173
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2824][62]_i_1/I3 locDriven=> SLICE_X133Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][63]_i_5/O[5] locDriver=> SLICE_X135Y193
delay=> 167
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2825][25]_i_1/I1 locDriven=> SLICE_X130Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[25]_i_1/O locDriver=> SLICE_X117Y185
delay=> 953
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2825][49]_i_1/I1 locDriven=> SLICE_X130Y193
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[49]_i_1/O locDriver=> SLICE_X113Y191
delay=> 1130
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][11]_i_1/I3 locDriven=> SLICE_X134Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][16]_i_2/O[2] locDriver=> SLICE_X132Y188
delay=> 177
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][34]_i_1/I3 locDriven=> SLICE_X133Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][40]_i_2/O[1] locDriver=> SLICE_X132Y191
delay=> 186
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][58]_i_1/I3 locDriven=> SLICE_X132Y194
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][63]_i_5/O[1] locDriver=> SLICE_X132Y194
delay=> 70
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2827][20]_i_1/I0 locDriven=> SLICE_X136Y189
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2827][63]_i_4/O locDriver=> SLICE_X127Y186
delay=> 620
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2827][43]_i_1/I0 locDriven=> SLICE_X136Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2827][63]_i_4/O locDriver=> SLICE_X127Y186
delay=> 640
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2827][6]_i_1/I2 locDriven=> SLICE_X137Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2827][63]_i_3/O locDriver=> SLICE_X130Y191
delay=> 501
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2828][29]_i_1/I2 locDriven=> SLICE_X128Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2828][63]_i_3/O locDriver=> SLICE_X127Y180
delay=> 212
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2828][52]_i_1/I2 locDriven=> SLICE_X136Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2828][63]_i_3/O locDriver=> SLICE_X127Y180
delay=> 860
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2829][13]_i_1/I1 locDriven=> SLICE_X134Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_1/O locDriver=> SLICE_X116Y184
delay=> 1110
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2829][36]_i_1/I1 locDriven=> SLICE_X134Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[36]_i_1/O locDriver=> SLICE_X116Y189
delay=> 823
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2829][5]_i_1/I1 locDriven=> SLICE_X132Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][5]_i_1/O locDriver=> SLICE_X115Y167
delay=> 1592
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2830][16]_i_1/I3 locDriven=> SLICE_X129Y179
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][16]_i_2/O[7] locDriver=> SLICE_X130Y179
delay=> 169
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2830][39]_i_1/I3 locDriven=> SLICE_X129Y183
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][40]_i_2/O[6] locDriver=> SLICE_X130Y182
delay=> 204
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2830][62]_i_1/I3 locDriven=> SLICE_X129Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][63]_i_5/O[5] locDriver=> SLICE_X130Y185
delay=> 169
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2831][26]_i_1/I1 locDriven=> SLICE_X134Y181
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[26]_i_1/O locDriver=> SLICE_X118Y183
delay=> 882
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2831][4]_i_1/I1 locDriven=> SLICE_X134Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][4]_i_1/O locDriver=> SLICE_X120Y164
delay=> 953
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2832][11]_i_1/I2 locDriven=> SLICE_X121Y187
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2832][63]_i_3/O locDriver=> SLICE_X121Y195
delay=> 419
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2832][34]_i_1/I2 locDriven=> SLICE_X121Y190
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2832][63]_i_3/O locDriver=> SLICE_X121Y195
delay=> 270
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2832][58]_i_1/I2 locDriven=> SLICE_X120Y194
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2832][63]_i_3/O locDriver=> SLICE_X121Y195
delay=> 198
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/I5 locDriven=> SLICE_X119Y168
driverPin=> chip/tile0/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[mpp][1]/Q locDriver=> SLICE_X118Y168
delay=> 104
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/priv_lvl_q_reg[1]_i_5/DI[0] locDriven=> SLICE_X116Y165
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/scause_q[2]_i_3/I5 locDriven=> SLICE_X118Y146
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][cause][2]/Q locDriver=> SLICE_X118Y142
delay=> 247
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/scause_q[47]_i_1/I0 locDriven=> SLICE_X117Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/scause_q[54]_i_2/O locDriver=> SLICE_X119Y166
delay=> 431
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/scause_q[8]_i_1/I2 locDriven=> SLICE_X121Y170
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/i___0_i_6/O locDriver=> SLICE_X121Y154
delay=> 482
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/sepc_q[28]_i_1/I2 locDriven=> SLICE_X120Y175
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[28]_i_1/O locDriver=> SLICE_X119Y183
delay=> 579
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/sepc_q[59]_i_1/I0 locDriven=> SLICE_X117Y177
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[59]_i_3/O locDriver=> SLICE_X121Y150
delay=> 456
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_24/I1 locDriven=> SLICE_X115Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][op][3]/Q locDriver=> SLICE_X116Y153
delay=> 202
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[10]_i_3/I4 locDriven=> SLICE_X130Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q locDriver=> SLICE_X120Y148
delay=> 1208
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[16]_i_4/I2 locDriven=> SLICE_X129Y150
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q locDriver=> SLICE_X121Y154
delay=> 990
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[22]_i_1/I0 locDriven=> SLICE_X126Y176
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q_reg[22]_i_2/O locDriver=> SLICE_X126Y153
delay=> 399
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[28]_i_3/I0 locDriven=> SLICE_X131Y152
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][28]/Q locDriver=> SLICE_X132Y152
delay=> 104
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[33]_i_3/I4 locDriven=> SLICE_X131Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep/Q locDriver=> SLICE_X118Y156
delay=> 968
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[39]_i_4/I2 locDriven=> SLICE_X126Y147
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep/Q locDriver=> SLICE_X119Y156
delay=> 639
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[45]_i_3/I0 locDriven=> SLICE_X128Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][45]/Q locDriver=> SLICE_X128Y156
delay=> 50
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[50]_i_3/I4 locDriven=> SLICE_X120Y148
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q locDriver=> SLICE_X120Y148
delay=> 165
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[56]_i_4/I2 locDriven=> SLICE_X126Y156
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q locDriver=> SLICE_X121Y154
delay=> 346
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[62]_i_1/I0 locDriven=> SLICE_X124Y180
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q_reg[62]_i_2/O locDriver=> SLICE_X130Y156
delay=> 793
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q_reg[10]_i_2/I1 locDriven=> SLICE_X130Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[10]_i_4/O locDriver=> SLICE_X130Y155
delay=> 0
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q_reg[40]_i_2/S locDriven=> SLICE_X134Y155
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]/Q locDriver=> SLICE_X120Y155
delay=> 1460
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[14]_i_1/I4 locDriven=> SLICE_X121Y182
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_4/O locDriver=> SLICE_X124Y173
delay=> 819
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[27]_i_2/I0 locDriven=> SLICE_X120Y184
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][27]_i_8/O locDriver=> SLICE_X124Y124
delay=> 765
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[35]_i_2/I0 locDriven=> SLICE_X110Y191
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][35]_i_8/O locDriver=> SLICE_X108Y137
delay=> 616
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[47]_i_2/I1 locDriven=> SLICE_X117Y192
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_4/O locDriver=> SLICE_X121Y163
delay=> 596
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[60]_i_1/I3 locDriven=> SLICE_X113Y190
driverPin=> chip/tile0/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[60]_i_3/O locDriver=> SLICE_X113Y186
delay=> 156
pinDriven=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q_reg[7]_i_2/I0 locDriven=> SLICE_X116Y138
driverPin=> chip/tile0/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[7]_i_4/O locDriver=> SLICE_X116Y138
delay=> 0
pinDriven=> chip/tile0/l15/l15/g0_b0/I3 locDriven=> SLICE_X84Y170
driverPin=> chip/tile0/l15/l15/pipeline/cpx_operation_s3_reg[3]/Q locDriver=> SLICE_X71Y188
delay=> 901
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/BW_r_reg[67]/S locDriven=> SLICE_X88Y206
driverPin=> chip/tile0/l15/l15/pipeline/BW_r[127]_i_1/O locDriver=> SLICE_X86Y199
delay=> 477
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DIN_r_reg[118]/R locDriven=> SLICE_X84Y201
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DIN_r_reg[25]/R locDriven=> SLICE_X87Y197
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DIN_r_reg[48]/R locDriven=> SLICE_X81Y203
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DIN_r_reg[70]/R locDriven=> SLICE_X86Y206
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DIN_r_reg[93]/R locDriven=> SLICE_X86Y198
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r[120]_i_1/I2 locDriven=> SLICE_X82Y199
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X80Y199
delay=> 111
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r[36]_i_1/I0 locDriven=> SLICE_X86Y205
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[36]/Q locDriver=> SLICE_X86Y205
delay=> 96
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r[66]_i_1/I1 locDriven=> SLICE_X83Y202
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/ram_reg_0/DOUTPADOUTP[2] locDriver=> RAMB36_X10Y41
delay=> 456
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r[96]_i_1/I2 locDriven=> SLICE_X90Y199
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X80Y199
delay=> 964
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[119]/R locDriven=> SLICE_X92Y199
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[26]/R locDriven=> SLICE_X88Y203
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[49]/R locDriven=> SLICE_X79Y201
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[71]/R locDriven=> SLICE_X82Y202
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[94]/R locDriven=> SLICE_X89Y199
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[116]/R locDriven=> SLICE_X89Y198
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[23]/R locDriven=> SLICE_X86Y202
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[46]/R locDriven=> SLICE_X83Y205
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[69]/R locDriven=> SLICE_X84Y204
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[91]/R locDriven=> SLICE_X88Y199
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_0_buf[20]_i_1/I3 locDriven=> SLICE_X88Y201
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[84]/Q locDriver=> SLICE_X88Y201
delay=> 162
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_0_buf[39]_i_1/I3 locDriven=> SLICE_X91Y199
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[103]/Q locDriver=> SLICE_X91Y199
delay=> 239
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_0_buf[57]_i_1/I3 locDriven=> SLICE_X89Y201
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[121]/Q locDriver=> SLICE_X89Y201
delay=> 46
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_1_buf[17]_i_1/I3 locDriven=> SLICE_X81Y201
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[17]/Q locDriver=> SLICE_X81Y198
delay=> 160
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_1_buf[35]_i_1/I3 locDriven=> SLICE_X82Y199
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[35]/Q locDriver=> SLICE_X82Y199
delay=> 48
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_1_buf[53]_i_1/I3 locDriven=> SLICE_X79Y199
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/DOUT_r_reg[53]/Q locDriver=> SLICE_X78Y200
delay=> 146
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/ram_reg_0_i_12/I0 locDriven=> SLICE_X88Y204
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[30]/Q locDriver=> SLICE_X88Y204
delay=> 49
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/ram_reg_0_i_32/I0 locDriven=> SLICE_X84Y207
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[10]/Q locDriver=> SLICE_X84Y205
delay=> 102
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/ram_reg_0_i_52/I0 locDriven=> SLICE_X81Y202
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[54]/Q locDriver=> SLICE_X81Y202
delay=> 136
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/ram_reg_0_i_72/I0 locDriven=> SLICE_X87Y204
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[34]/Q locDriver=> SLICE_X87Y204
delay=> 48
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/ram_reg_1_i_16/I4 locDriven=> SLICE_X88Y199
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/DIN_r_reg[88]/Q locDriver=> SLICE_X88Y198
delay=> 103
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/ram_reg_1_i_34/I4 locDriven=> SLICE_X89Y201
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/DIN_r_reg[126]/Q locDriver=> SLICE_X86Y203
delay=> 276
pinDriven=> chip/tile0/l15/l15/dcache/sram_l15_data/ram_reg_1_i_52/I4 locDriven=> SLICE_X91Y201
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/DIN_r_reg[108]/Q locDriver=> SLICE_X86Y201
delay=> 262
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/BW_r_reg[31]/R locDriven=> SLICE_X63Y182
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/DIN_r_reg[3]/R locDriven=> SLICE_X72Y176
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r[122]_i_1/I0 locDriven=> SLICE_X64Y176
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[122]/Q locDriver=> SLICE_X65Y175
delay=> 316
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r[40]_i_1/I1 locDriven=> SLICE_X60Y180
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_0/DOUTBDOUT[8] locDriver=> RAMB36_X7Y36
delay=> 223
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r[74]_i_1/I2 locDriven=> SLICE_X66Y177
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/rw_conflict_r_reg_inv/Q locDriver=> SLICE_X66Y180
delay=> 346
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[105]/R locDriven=> SLICE_X66Y176
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[12]/R locDriven=> SLICE_X57Y180
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[39]/R locDriven=> SLICE_X61Y182
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[61]/R locDriven=> SLICE_X61Y180
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[88]/R locDriven=> SLICE_X65Y175
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[113]/R locDriven=> SLICE_X67Y175
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[17]/R locDriven=> SLICE_X59Y180
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[3]/R locDriven=> SLICE_X60Y181
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[62]/R locDriven=> SLICE_X58Y182
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/BW_r_reg[63]/Q locDriver=> SLICE_X67Y180
delay=> 679
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[85]/R locDriven=> SLICE_X66Y176
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[10]_i_3/I3 locDriven=> SLICE_X58Y179
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[10]/Q locDriver=> SLICE_X58Y179
delay=> 157
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[15]_i_2/I3 locDriven=> SLICE_X64Y177
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[81]/Q locDriver=> SLICE_X64Y177
delay=> 164
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[1]_i_1/I4 locDriven=> SLICE_X59Y178
driverPin=> chip/tile0/l15/l15/pipeline/address_s2_reg[24]/Q locDriver=> SLICE_X72Y178
delay=> 384
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[23]_i_4/I4 locDriven=> SLICE_X60Y176
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/ren_r_reg/Q locDriver=> SLICE_X65Y182
delay=> 575
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[28]_i_3/I4 locDriven=> SLICE_X61Y181
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/ren_r_reg/Q locDriver=> SLICE_X65Y182
delay=> 320
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[6]_i_2/I4 locDriven=> SLICE_X66Y177
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/ren_r_reg/Q locDriver=> SLICE_X65Y182
delay=> 365
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[10]_i_2/I3 locDriven=> SLICE_X61Y177
driverPin=> chip/tile0/l15/l15/lruarray/BW_r[63]_i_2/O locDriver=> SLICE_X63Y186
delay=> 398
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[17]_i_2/I5 locDriven=> SLICE_X61Y176
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[17]_i_2/O locDriver=> SLICE_X63Y176
delay=> 145
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[23]_i_3/I1 locDriven=> SLICE_X64Y176
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_1/DOUTBDOUT[18] locDriver=> RAMB36_X8Y35
delay=> 279
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[3]_i_3/I3 locDriven=> SLICE_X65Y177
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[102]/Q locDriver=> SLICE_X65Y177
delay=> 173
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_0_i_13/I1 locDriven=> SLICE_X60Y182
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_0/DOUTADOUT[27] locDriver=> RAMB36_X7Y36
delay=> 202
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_0_i_33/I1 locDriven=> SLICE_X60Y179
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_0/DOUTADOUT[7] locDriver=> RAMB36_X7Y36
delay=> 293
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_0_i_53/I3 locDriven=> SLICE_X58Y178
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/BW_r_reg[63]/Q locDriver=> SLICE_X67Y180
delay=> 412
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_0_i_73/I4 locDriven=> SLICE_X59Y179
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/DIN_r_reg[1]/Q locDriver=> SLICE_X71Y175
delay=> 540
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_1_i_20/I2 locDriven=> SLICE_X67Y175
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/rw_conflict_r_reg_inv/Q locDriver=> SLICE_X66Y180
delay=> 634
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_1_i_4/I1 locDriven=> SLICE_X65Y176
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_1/DOUTADOUT[28] locDriver=> RAMB36_X8Y35
delay=> 266
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_1_i_58/I1 locDriven=> SLICE_X66Y174
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/ram_reg_1/DOUTBDOUT[2] locDriver=> RAMB36_X8Y35
delay=> 230
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/tagcheck_way_s3[0]_i_9/I4 locDriven=> SLICE_X63Y178
driverPin=> chip/tile0/l15/l15/pipeline/address_s2_reg[37]/Q locDriver=> SLICE_X70Y180
delay=> 593
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/tagcheck_way_s3[1]_i_26/I4 locDriven=> SLICE_X62Y179
driverPin=> chip/tile0/l15/l15/pipeline/address_s2_reg[16]/Q locDriver=> SLICE_X71Y176
delay=> 451
pinDriven=> chip/tile0/l15/l15/dtag/sram_l15_tag/tagcheck_way_s3_reg[1]_i_6/S[7] locDriven=> SLICE_X61Y178
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/tagcheck_way_s3[1]_i_12/O locDriver=> SLICE_X61Y178
delay=> 0
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[0][0]_i_31__0/I5 locDriven=> SLICE_X68Y194
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[124][0]/Q locDriver=> SLICE_X66Y193
delay=> 410
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[0][0]_i_47__0/I3 locDriven=> SLICE_X58Y192
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[61][0]/Q locDriver=> SLICE_X61Y194
delay=> 216
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[0][1]_i_30__0/I2 locDriven=> SLICE_X67Y192
driverPin=> chip/tile0/l15/l15/lrsc_flag/write_index_f_reg[1]/Q locDriver=> SLICE_X66Y190
delay=> 276
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[0][1]_i_46__0/I0 locDriven=> SLICE_X58Y191
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[59][1]/Q locDriver=> SLICE_X61Y192
delay=> 352
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[0][2]_i_29__0/I5 locDriven=> SLICE_X67Y191
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[116][2]/Q locDriver=> SLICE_X65Y192
delay=> 148
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[0][2]_i_44__0/I3 locDriven=> SLICE_X59Y192
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[49][2]/Q locDriver=> SLICE_X60Y192
delay=> 349
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[0][3]_i_2__0/I1 locDriven=> SLICE_X67Y191
driverPin=> chip/tile0/l15/l15/lrsc_flag/write_mask_f_reg[3]/Q locDriver=> SLICE_X66Y192
delay=> 99
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[0][3]_i_46__0/I2 locDriven=> SLICE_X59Y188
driverPin=> chip/tile0/l15/l15/lrsc_flag/write_index_f_reg[1]/Q locDriver=> SLICE_X66Y190
delay=> 364
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[0][3]_i_61/I0 locDriven=> SLICE_X59Y194
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[11][3]/Q locDriver=> SLICE_X60Y193
delay=> 148
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[112][3]_i_1/I1 locDriven=> SLICE_X67Y194
driverPin=> chip/tile0/l15/l15/lrsc_flag/write_index_f_reg[3]/Q locDriver=> SLICE_X66Y191
delay=> 273
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[127][3]_i_1/I3 locDriven=> SLICE_X65Y193
driverPin=> chip/tile0/l15/l15/lrsc_flag/write_index_f_reg[4]/Q locDriver=> SLICE_X66Y191
delay=> 914
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[24][3]_i_1/I5 locDriven=> SLICE_X63Y196
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[8][3]_i_2/O locDriver=> SLICE_X61Y195
delay=> 411
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[37][3]_i_1/I3 locDriven=> SLICE_X63Y192
driverPin=> chip/tile0/l15/l15/lrsc_flag/write_index_f_reg[5]/Q locDriver=> SLICE_X65Y189
delay=> 477
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[4][3]_i_2/I2 locDriven=> SLICE_X63Y197
driverPin=> chip/tile0/l15/l15/lrsc_flag/write_index_f_reg[5]/Q locDriver=> SLICE_X65Y189
delay=> 398
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[63][3]_i_1/I3 locDriven=> SLICE_X60Y192
driverPin=> chip/tile0/l15/l15/lrsc_flag/write_index_f_reg[4]/Q locDriver=> SLICE_X66Y191
delay=> 593
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[77][3]_i_1/I1 locDriven=> SLICE_X62Y188
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[71][3]_i_2/O locDriver=> SLICE_X62Y187
delay=> 119
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile[90][3]_i_1/I3 locDriven=> SLICE_X63Y189
driverPin=> chip/tile0/l15/l15/lrsc_flag/write_index_f_reg[5]/Q locDriver=> SLICE_X65Y189
delay=> 254
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[0][0]_i_21__0/I0 locDriven=> SLICE_X58Y192
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[0][0]_i_46__0/O locDriver=> SLICE_X58Y192
delay=> 0
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[0][1]_i_5__0/I0 locDriven=> SLICE_X59Y191
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[0][1]_i_14__0/O locDriver=> SLICE_X59Y191
delay=> 15
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[0][3]_i_11__0/S locDriven=> SLICE_X64Y191
driverPin=> chip/tile0/l15/l15/lrsc_flag/write_index_f_reg[3]/Q locDriver=> SLICE_X66Y191
delay=> 164
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[102][0]/CE locDriven=> SLICE_X63Y188
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[102][3]_i_1/O locDriver=> SLICE_X63Y188
delay=> 355
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[108][1]/CE locDriven=> SLICE_X61Y191
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[108][3]_i_1/O locDriver=> SLICE_X61Y191
delay=> 138
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[113][2]/CE locDriven=> SLICE_X66Y195
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[113][3]_i_1/O locDriver=> SLICE_X66Y195
delay=> 172
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[119][3]/CE locDriven=> SLICE_X67Y193
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[119][3]_i_1/O locDriver=> SLICE_X66Y193
delay=> 182
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[125][0]/CE locDriven=> SLICE_X65Y192
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[125][3]_i_1/O locDriver=> SLICE_X65Y192
delay=> 308
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[15][1]/CE locDriven=> SLICE_X57Y192
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[15][3]_i_1/O locDriver=> SLICE_X61Y193
delay=> 286
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[20][2]/CE locDriven=> SLICE_X62Y194
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[20][3]_i_1/O locDriver=> SLICE_X62Y194
delay=> 179
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[26][3]/CE locDriven=> SLICE_X64Y195
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[26][3]_i_1/O locDriver=> SLICE_X64Y195
delay=> 170
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[32][0]/CE locDriven=> SLICE_X61Y196
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[32][3]_i_1/O locDriver=> SLICE_X61Y194
delay=> 220
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[38][1]/CE locDriven=> SLICE_X64Y191
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[38][3]_i_1/O locDriver=> SLICE_X64Y195
delay=> 474
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[43][2]/CE locDriven=> SLICE_X64Y193
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[43][3]_i_1/O locDriver=> SLICE_X64Y193
delay=> 449
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[49][3]/CE locDriven=> SLICE_X61Y196
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[49][3]_i_1/O locDriver=> SLICE_X61Y196
delay=> 136
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[55][0]/CE locDriven=> SLICE_X60Y195
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[55][3]_i_1/O locDriver=> SLICE_X63Y191
delay=> 215
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[60][1]/CE locDriven=> SLICE_X60Y192
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[60][3]_i_1/O locDriver=> SLICE_X63Y191
delay=> 241
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[66][2]/CE locDriven=> SLICE_X61Y189
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[66][3]_i_1/O locDriver=> SLICE_X61Y187
delay=> 254
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[71][3]/CE locDriven=> SLICE_X60Y190
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[71][3]_i_1/O locDriver=> SLICE_X62Y188
delay=> 215
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[78][0]/CE locDriven=> SLICE_X59Y190
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[78][3]_i_1/O locDriver=> SLICE_X62Y188
delay=> 338
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[83][1]/CE locDriven=> SLICE_X64Y189
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[83][3]_i_1/O locDriver=> SLICE_X64Y189
delay=> 164
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[89][2]/CE locDriven=> SLICE_X63Y190
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[89][3]_i_1/O locDriver=> SLICE_X63Y189
delay=> 407
pinDriven=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[94][3]/CE locDriven=> SLICE_X64Y190
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile[94][3]_i_1/O locDriver=> SLICE_X64Y190
delay=> 168
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_1/I1 locDriven=> SLICE_X68Y193
driverPin=> chip/tile0/l15/l15/mesi/tagcheck_lrsc_flag_s3[0]_i_3/O locDriver=> SLICE_X63Y184
delay=> 464
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_125/I3 locDriven=> SLICE_X56Y193
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[5][2]/Q locDriver=> SLICE_X57Y193
delay=> 248
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_140/I1 locDriven=> SLICE_X59Y189
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[66][2]/Q locDriver=> SLICE_X61Y189
delay=> 462
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_155/I5 locDriven=> SLICE_X63Y193
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[28][3]/Q locDriver=> SLICE_X59Y195
delay=> 225
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_172/I3 locDriven=> SLICE_X60Y189
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[65][3]/Q locDriver=> SLICE_X61Y189
delay=> 195
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_189/I1 locDriven=> SLICE_X56Y194
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[6][0]/Q locDriver=> SLICE_X58Y194
delay=> 205
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_204/I5 locDriven=> SLICE_X59Y190
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[64][0]/Q locDriver=> SLICE_X61Y188
delay=> 201
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_221/I3 locDriven=> SLICE_X57Y194
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[5][1]/Q locDriver=> SLICE_X58Y193
delay=> 209
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_238/I1 locDriven=> SLICE_X60Y188
driverPin=> chip/tile0/l15/l15/lrsc_flag/regfile_reg[74][1]/Q locDriver=> SLICE_X62Y189
delay=> 147
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3_reg[0]_i_29/S locDriven=> SLICE_X61Y190
driverPin=> chip/tile0/l15/l15/lrsc_flag/read_index_f_reg[3]/Q locDriver=> SLICE_X67Y192
delay=> 574
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3_reg[0]_i_60/I0 locDriven=> SLICE_X64Y190
driverPin=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_136/O locDriver=> SLICE_X64Y190
delay=> 0
pinDriven=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3_reg[0]_i_92/I1 locDriven=> SLICE_X65Y190
driverPin=> chip/tile0/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_201/O locDriver=> SLICE_X65Y190
delay=> 0
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[0]_i_3/I1 locDriven=> SLICE_X68Y206
driverPin=> chip/tile0/l15/l15/lruarray/lru_data_s3_reg[0]_i_9/O locDriver=> SLICE_X65Y206
delay=> 213
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[0]_i_45/I5 locDriven=> SLICE_X64Y207
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[116][0]/Q locDriver=> SLICE_X63Y209
delay=> 152
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[1]_i_29/I3 locDriven=> SLICE_X71Y208
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[53][1]/Q locDriver=> SLICE_X69Y209
delay=> 143
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[1]_i_45/I1 locDriven=> SLICE_X63Y206
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[118][1]/Q locDriver=> SLICE_X66Y207
delay=> 256
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[2]_i_28/I5 locDriven=> SLICE_X70Y210
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[48][2]/Q locDriver=> SLICE_X69Y210
delay=> 233
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[2]_i_44/I3 locDriven=> SLICE_X64Y206
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[113][2]/Q locDriver=> SLICE_X64Y206
delay=> 51
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[3]_i_28/I1 locDriven=> SLICE_X70Y209
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[50][3]/Q locDriver=> SLICE_X69Y210
delay=> 177
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[3]_i_43/I5 locDriven=> SLICE_X66Y208
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[12][3]/Q locDriver=> SLICE_X66Y208
delay=> 45
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[4]_i_2/I3 locDriven=> SLICE_X68Y207
driverPin=> chip/tile0/l15/l15/lruarray/lru_data_s3_reg[4]_i_6/O locDriver=> SLICE_X67Y212
delay=> 298
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[4]_i_43/I1 locDriven=> SLICE_X67Y208
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[14][4]/Q locDriver=> SLICE_X65Y209
delay=> 149
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[4]_i_59/I5 locDriven=> SLICE_X67Y205
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[76][4]/Q locDriver=> SLICE_X68Y205
delay=> 136
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[5]_i_42/I3 locDriven=> SLICE_X67Y208
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[9][5]/Q locDriver=> SLICE_X63Y207
delay=> 164
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3[5]_i_59/I1 locDriven=> SLICE_X67Y204
driverPin=> chip/tile0/l15/l15/lruarray/regfile_reg[78][5]/Q locDriver=> SLICE_X67Y204
delay=> 153
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3_reg[1]_i_15/S locDriven=> SLICE_X70Y207
driverPin=> chip/tile0/l15/l15/lruarray/read_index_f_reg[2]/Q locDriver=> SLICE_X68Y192
delay=> 597
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3_reg[2]_i_24/I0 locDriven=> SLICE_X73Y206
driverPin=> chip/tile0/l15/l15/lruarray/lru_data_s3[2]_i_52/O locDriver=> SLICE_X73Y206
delay=> 0
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3_reg[3]_i_8/I1 locDriven=> SLICE_X64Y206
driverPin=> chip/tile0/l15/l15/lruarray/lru_data_s3_reg[3]_i_21/O locDriver=> SLICE_X64Y206
delay=> 15
pinDriven=> chip/tile0/l15/l15/lruarray/lru_data_s3_reg[5]_i_15/S locDriven=> SLICE_X68Y207
driverPin=> chip/tile0/l15/l15/lruarray/read_index_f_reg[2]/Q locDriver=> SLICE_X68Y192
delay=> 794
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[0][0]/R locDriven=> SLICE_X65Y208
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 893
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[103][1]/R locDriven=> SLICE_X60Y206
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 892
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[107][2]/R locDriven=> SLICE_X62Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 900
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[110][3]/R locDriven=> SLICE_X63Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 902
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[114][4]/R locDriven=> SLICE_X62Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 891
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[118][5]/R locDriven=> SLICE_X65Y204
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 900
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[122][0]/R locDriven=> SLICE_X62Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 894
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[126][1]/R locDriven=> SLICE_X65Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 904
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[14][2]/R locDriven=> SLICE_X65Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 900
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[18][3]/R locDriven=> SLICE_X66Y210
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 897
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[21][4]/R locDriven=> SLICE_X67Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 899
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[25][5]/R locDriven=> SLICE_X67Y212
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 878
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[2][0]/R locDriven=> SLICE_X65Y208
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 902
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[33][1]/R locDriven=> SLICE_X69Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 921
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[37][2]/R locDriven=> SLICE_X70Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 923
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[40][3]/R locDriven=> SLICE_X70Y207
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 911
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[44][4]/R locDriven=> SLICE_X69Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 911
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[48][5]/R locDriven=> SLICE_X68Y208
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 903
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[52][0]/R locDriven=> SLICE_X70Y208
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 909
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[56][1]/R locDriven=> SLICE_X68Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 892
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[5][2]/R locDriven=> SLICE_X63Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 871
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[63][3]/R locDriven=> SLICE_X68Y209
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 901
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[67][4]/R locDriven=> SLICE_X70Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 914
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[70][5]/R locDriven=> SLICE_X68Y203
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 911
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[75][0]/R locDriven=> SLICE_X68Y203
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 902
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[79][1]/R locDriven=> SLICE_X68Y204
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 901
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[82][2]/R locDriven=> SLICE_X74Y206
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 919
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[86][3]/R locDriven=> SLICE_X72Y205
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 910
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[8][4]/R locDriven=> SLICE_X65Y211
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 873
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[93][5]/R locDriven=> SLICE_X72Y206
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 917
pinDriven=> chip/tile0/l15/l15/lruarray/regfile_reg[98][0]/R locDriven=> SLICE_X65Y206
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 896
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[0]_i_103/I1 locDriven=> SLICE_X61Y168
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[98][4]/Q locDriver=> SLICE_X60Y168
delay=> 411
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[0]_i_119/I5 locDriven=> SLICE_X57Y161
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[32][0]/Q locDriver=> SLICE_X60Y163
delay=> 257
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[0]_i_136/I3 locDriven=> SLICE_X58Y169
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[101][0]/Q locDriver=> SLICE_X57Y169
delay=> 106
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[0]_i_153/I1 locDriven=> SLICE_X58Y162
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[42][2]/Q locDriver=> SLICE_X62Y162
delay=> 262
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[0]_i_169/I5 locDriven=> SLICE_X56Y170
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[104][2]/Q locDriver=> SLICE_X57Y170
delay=> 157
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[0]_i_86/I3 locDriven=> SLICE_X62Y163
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[61][4]/Q locDriver=> SLICE_X62Y163
delay=> 52
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[1]_i_100/I1 locDriven=> SLICE_X59Y173
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[118][5]/Q locDriver=> SLICE_X59Y170
delay=> 150
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[1]_i_116/I5 locDriven=> SLICE_X61Y164
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[52][1]/Q locDriver=> SLICE_X61Y163
delay=> 94
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[1]_i_133/I3 locDriven=> SLICE_X59Y174
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[121][1]/Q locDriver=> SLICE_X59Y170
delay=> 297
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[1]_i_150/I1 locDriven=> SLICE_X60Y164
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[62][3]/Q locDriver=> SLICE_X62Y165
delay=> 186
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[1]_i_166/I5 locDriven=> SLICE_X59Y174
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[124][3]/Q locDriver=> SLICE_X60Y172
delay=> 234
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[1]_i_83/I3 locDriven=> SLICE_X62Y164
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[49][5]/Q locDriver=> SLICE_X64Y164
delay=> 304
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3[1]_i_99/I1 locDriven=> SLICE_X59Y173
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[114][5]/Q locDriver=> SLICE_X57Y172
delay=> 285
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3_reg[0]_i_4/S locDriven=> SLICE_X62Y168
driverPin=> chip/tile0/l15/l15/mesi/read_index_f_reg[6]/Q locDriver=> SLICE_X67Y181
delay=> 308
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3_reg[0]_i_73/I0 locDriven=> SLICE_X64Y169
driverPin=> chip/tile0/l15/l15/mesi/flush_state_s3[0]_i_159/O locDriver=> SLICE_X64Y169
delay=> 0
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3_reg[1]_i_32/I1 locDriven=> SLICE_X60Y169
driverPin=> chip/tile0/l15/l15/mesi/flush_state_s3_reg[1]_i_78/O locDriver=> SLICE_X60Y169
delay=> 15
pinDriven=> chip/tile0/l15/l15/mesi/flush_state_s3_reg[1]_i_64/S locDriven=> SLICE_X63Y169
driverPin=> chip/tile0/l15/l15/mesi/read_index_f_reg[2]/Q locDriver=> SLICE_X66Y181
delay=> 454
pinDriven=> chip/tile0/l15/l15/mesi/lru_state_s3[0]_i_36/I0 locDriven=> SLICE_X56Y163
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[43][6]/Q locDriver=> SLICE_X59Y160
delay=> 281
pinDriven=> chip/tile0/l15/l15/mesi/lru_state_s3[0]_i_50/I4 locDriven=> SLICE_X61Y167
driverPin=> chip/tile0/l15/l15/mesi/read_index_f_reg[0]/Q locDriver=> SLICE_X66Y181
delay=> 358
pinDriven=> chip/tile0/l15/l15/mesi/lru_state_s3[1]_i_34/I5 locDriven=> SLICE_X62Y164
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[60][7]/Q locDriver=> SLICE_X63Y164
delay=> 98
pinDriven=> chip/tile0/l15/l15/mesi/lru_state_s3[1]_i_50/I3 locDriven=> SLICE_X58Y173
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[125][7]/Q locDriver=> SLICE_X57Y171
delay=> 254
pinDriven=> chip/tile0/l15/l15/mesi/lru_state_s3_reg[0]_i_16/I1 locDriven=> SLICE_X56Y163
driverPin=> chip/tile0/l15/l15/mesi/lru_state_s3[0]_i_35/O locDriver=> SLICE_X56Y163
delay=> 0
pinDriven=> chip/tile0/l15/l15/mesi/lru_state_s3_reg[1]_i_24/S locDriven=> SLICE_X58Y173
driverPin=> chip/tile0/l15/l15/mesi/read_index_f_reg[2]/Q locDriver=> SLICE_X66Y181
delay=> 737
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][0]_i_32/I0 locDriven=> SLICE_X58Y169
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[99][0]/Q locDriver=> SLICE_X58Y170
delay=> 453
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][0]_i_48/I4 locDriven=> SLICE_X57Y160
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[0]/Q locDriver=> SLICE_X68Y174
delay=> 1149
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][1]_i_30/I3 locDriven=> SLICE_X58Y174
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[121][1]/Q locDriver=> SLICE_X59Y170
delay=> 212
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][1]_i_47/I1 locDriven=> SLICE_X61Y164
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[62][1]/Q locDriver=> SLICE_X62Y165
delay=> 157
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][2]_i_3/I0 locDriven=> SLICE_X63Y165
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[0][2]_i_8/O locDriver=> SLICE_X63Y163
delay=> 388
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][2]_i_45/I4 locDriven=> SLICE_X63Y163
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[0]/Q locDriver=> SLICE_X68Y174
delay=> 562
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][3]_i_28/I3 locDriven=> SLICE_X60Y173
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[113][3]/Q locDriver=> SLICE_X58Y173
delay=> 199
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][3]_i_44/I1 locDriven=> SLICE_X60Y164
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[50][3]/Q locDriver=> SLICE_X60Y164
delay=> 53
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][4]_i_2/I0 locDriven=> SLICE_X60Y167
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[0][4]_i_4/O locDriver=> SLICE_X59Y172
delay=> 545
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][4]_i_42/I4 locDriven=> SLICE_X59Y166
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[0]/Q locDriver=> SLICE_X68Y174
delay=> 1033
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][4]_i_59/I2 locDriven=> SLICE_X65Y169
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[1]/Q locDriver=> SLICE_X68Y174
delay=> 471
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][5]_i_41/I1 locDriven=> SLICE_X60Y166
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[70][5]/Q locDriver=> SLICE_X62Y167
delay=> 339
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][5]_i_57/I5 locDriven=> SLICE_X67Y169
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[4][5]/Q locDriver=> SLICE_X67Y169
delay=> 375
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][6]_i_39/I4 locDriven=> SLICE_X61Y170
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[0]/Q locDriver=> SLICE_X68Y174
delay=> 657
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][6]_i_56/I2 locDriven=> SLICE_X67Y170
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[1]/Q locDriver=> SLICE_X68Y174
delay=> 298
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][7]_i_41/I3 locDriven=> SLICE_X60Y171
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[89][7]/Q locDriver=> SLICE_X59Y173
delay=> 155
pinDriven=> chip/tile0/l15/l15/mesi/regfile[0][7]_i_57/I1 locDriven=> SLICE_X63Y166
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[26][7]/Q locDriver=> SLICE_X64Y168
delay=> 151
pinDriven=> chip/tile0/l15/l15/mesi/regfile[108][7]_i_1/I1 locDriven=> SLICE_X57Y168
driverPin=> chip/tile0/l15/l15/mesi/regfile[39][7]_i_2/O locDriver=> SLICE_X56Y164
delay=> 188
pinDriven=> chip/tile0/l15/l15/mesi/regfile[122][7]_i_1/I4 locDriven=> SLICE_X57Y171
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[5]/Q locDriver=> SLICE_X66Y173
delay=> 490
pinDriven=> chip/tile0/l15/l15/mesi/regfile[20][7]_i_1/I4 locDriven=> SLICE_X63Y168
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[4]/Q locDriver=> SLICE_X66Y173
delay=> 775
pinDriven=> chip/tile0/l15/l15/mesi/regfile[33][7]_i_2/I0 locDriven=> SLICE_X60Y163
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[1]/Q locDriver=> SLICE_X68Y174
delay=> 780
pinDriven=> chip/tile0/l15/l15/mesi/regfile[46][7]_i_1/I2 locDriven=> SLICE_X58Y164
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[3]/Q locDriver=> SLICE_X66Y173
delay=> 751
pinDriven=> chip/tile0/l15/l15/mesi/regfile[5][7]_i_1/I0 locDriven=> SLICE_X64Y171
driverPin=> chip/tile0/l15/l15/mesi/write_valid_f_reg/Q locDriver=> SLICE_X64Y171
delay=> 358
pinDriven=> chip/tile0/l15/l15/mesi/regfile[72][7]_i_1/I4 locDriven=> SLICE_X58Y167
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[3]/Q locDriver=> SLICE_X66Y173
delay=> 701
pinDriven=> chip/tile0/l15/l15/mesi/regfile[87][7]_i_1/I3 locDriven=> SLICE_X60Y171
driverPin=> chip/tile0/l15/l15/mesi/write_index_f_reg[5]/Q locDriver=> SLICE_X66Y173
delay=> 289
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[0][0]_i_11/I1 locDriven=> SLICE_X66Y169
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[0][0]_i_27/O locDriver=> SLICE_X66Y169
delay=> 15
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[0][1]_i_19/I1 locDriven=> SLICE_X57Y166
driverPin=> chip/tile0/l15/l15/mesi/regfile[0][1]_i_43/O locDriver=> SLICE_X57Y166
delay=> 0
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[0][2]_i_27/I1 locDriven=> SLICE_X64Y169
driverPin=> chip/tile0/l15/l15/mesi/regfile[0][2]_i_59/O locDriver=> SLICE_X64Y169
delay=> 0
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[0][4]_i_10/I0 locDriven=> SLICE_X65Y165
driverPin=> chip/tile0/l15/l15/mesi/regfile_reg[0][4]_i_24/O locDriver=> SLICE_X65Y165
delay=> 15
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[0][5]_i_18/I0 locDriven=> SLICE_X60Y166
driverPin=> chip/tile0/l15/l15/mesi/regfile[0][5]_i_40/O locDriver=> SLICE_X60Y166
delay=> 0
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[0][6]_i_26/I0 locDriven=> SLICE_X67Y170
driverPin=> chip/tile0/l15/l15/mesi/regfile[0][6]_i_56/O locDriver=> SLICE_X67Y170
delay=> 0
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[100][0]/C locDriven=> SLICE_X59Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1598
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[103][1]/C locDriven=> SLICE_X58Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1616
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[106][2]/C locDriven=> SLICE_X59Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1601
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[109][3]/C locDriven=> SLICE_X61Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1611
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[111][4]/C locDriven=> SLICE_X60Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1612
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[114][5]/C locDriven=> SLICE_X57Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1618
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[117][6]/C locDriven=> SLICE_X59Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1599
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[11][7]/C locDriven=> SLICE_X65Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1613
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[123][0]/C locDriven=> SLICE_X59Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1599
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[126][1]/C locDriven=> SLICE_X59Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1602
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[13][2]/C locDriven=> SLICE_X66Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1600
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[16][3]/C locDriven=> SLICE_X63Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1612
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[19][4]/C locDriven=> SLICE_X64Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1606
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[21][5]/C locDriven=> SLICE_X65Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1611
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[24][6]/C locDriven=> SLICE_X65Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1609
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[27][7]/C locDriven=> SLICE_X64Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1610
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[30][0]/C locDriven=> SLICE_X64Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1608
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[33][1]/C locDriven=> SLICE_X58Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1605
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[36][2]/C locDriven=> SLICE_X56Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1594
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[39][3]/C locDriven=> SLICE_X59Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1598
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[41][4]/C locDriven=> SLICE_X59Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1599
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[44][5]/C locDriven=> SLICE_X58Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1608
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[47][6]/C locDriven=> SLICE_X59Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1599
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[4][7]/C locDriven=> SLICE_X65Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1604
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[53][0]/C locDriven=> SLICE_X62Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1611
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[56][1]/C locDriven=> SLICE_X62Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1614
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[59][2]/C locDriven=> SLICE_X64Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1608
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[61][3]/C locDriven=> SLICE_X61Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1605
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[64][4]/C locDriven=> SLICE_X59Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1601
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[67][5]/C locDriven=> SLICE_X59Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1598
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[6][6]/C locDriven=> SLICE_X67Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1603
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[72][7]/C locDriven=> SLICE_X58Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1618
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[76][0]/C locDriven=> SLICE_X58Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1619
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[79][1]/C locDriven=> SLICE_X57Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1615
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[81][2]/C locDriven=> SLICE_X60Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1611
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[84][3]/C locDriven=> SLICE_X61Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1608
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[87][4]/C locDriven=> SLICE_X63Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1612
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[8][5]/C locDriven=> SLICE_X67Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1603
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[92][6]/C locDriven=> SLICE_X61Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1605
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[95][7]/C locDriven=> SLICE_X61Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1612
pinDriven=> chip/tile0/l15/l15/mesi/regfile_reg[99][0]/C locDriven=> SLICE_X58Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1620
pinDriven=> chip/tile0/l15/l15/mesi/tagcheck_state_s3[1]_i_7/I1 locDriven=> SLICE_X66Y185
driverPin=> chip/tile0/l15/l15/mesi/tagcheck_way_s3[0]_i_1/O locDriver=> SLICE_X63Y184
delay=> 199
pinDriven=> chip/tile0/l15/l15/mshr/ld_address_reg[0][10]/CE locDriven=> SLICE_X74Y179
driverPin=> chip/tile0/l15/l15/simplenocbuffer/ld_address[0][39]_i_2/O locDriver=> SLICE_X73Y183
delay=> 294
pinDriven=> chip/tile0/l15/l15/mshr/ld_address_reg[0][33]/CE locDriven=> SLICE_X73Y181
driverPin=> chip/tile0/l15/l15/simplenocbuffer/ld_address[0][39]_i_2/O locDriver=> SLICE_X73Y183
delay=> 205
pinDriven=> chip/tile0/l15/l15/mshr/ld_address_reg[1][1]/CE locDriven=> SLICE_X74Y182
driverPin=> chip/tile0/l15/l15/simplenocbuffer/ld_address[1][39]_i_2/O locDriver=> SLICE_X74Y182
delay=> 401
pinDriven=> chip/tile0/l15/l15/mshr/ld_address_reg[1][6]/CE locDriven=> SLICE_X72Y181
driverPin=> chip/tile0/l15/l15/simplenocbuffer/ld_address[1][39]_i_2/O locDriver=> SLICE_X74Y182
delay=> 373
pinDriven=> chip/tile0/l15/l15/mshr/mem_q[0][l15_inval_dcache_inval]_i_23/I2 locDriven=> SLICE_X71Y178
driverPin=> chip/tile0/l15/l15/mshr/st_address_reg[0][17]/Q locDriver=> SLICE_X69Y179
delay=> 253
pinDriven=> chip/tile0/l15/l15/mshr/mem_q_reg[0][l15_inval_dcache_inval]_i_8/DI[2] locDriven=> SLICE_X71Y179
driverPin=> chip/tile0/l15/l15/mshr/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/mshr/size_s2[0]_i_2/I4 locDriven=> SLICE_X72Y187
driverPin=> chip/tile0/l15/l15/mshr/ld_control_reg_0_1_0_12/RAMC_D1/O locDriver=> SLICE_X71Y187
delay=> 148
pinDriven=> chip/tile0/l15/l15/mshr/st_address_reg[0][2]/CE locDriven=> SLICE_X74Y183
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_address[0][39]_i_2/O locDriver=> SLICE_X74Y182
delay=> 262
pinDriven=> chip/tile0/l15/l15/mshr/st_address_reg[1][16]/CE locDriven=> SLICE_X73Y177
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_address[1][39]_i_2/O locDriver=> SLICE_X74Y181
delay=> 339
pinDriven=> chip/tile0/l15/l15/mshr/st_address_reg[1][39]/CE locDriven=> SLICE_X71Y180
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_address[1][39]_i_2/O locDriver=> SLICE_X74Y181
delay=> 296
pinDriven=> chip/tile0/l15/l15/mshr/st_control_reg_0_1_0_12_i_50/S[1] locDriven=> SLICE_X73Y178
driverPin=> chip/tile0/l15/l15/mshr/st_control_reg_0_1_0_12_i_63/O locDriver=> SLICE_X73Y178
delay=> 0
pinDriven=> chip/tile0/l15/l15/mshr/st_way[0][1]_i_7/I3 locDriven=> SLICE_X72Y190
driverPin=> chip/tile0/l15/l15/pipeline/s3_mshr_operation_s3_reg[0]/Q locDriver=> SLICE_X71Y189
delay=> 232
pinDriven=> chip/tile0/l15/l15/mshr/wmt_compare_op_s2[2]_i_51/I0 locDriven=> SLICE_X73Y180
driverPin=> chip/tile0/l15/l15/mshr/st_address_reg[0][4]/Q locDriver=> SLICE_X72Y182
delay=> 303
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[0][13]/C locDriven=> SLICE_X69Y199
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1576
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[0][36]/C locDriven=> SLICE_X65Y199
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1593
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[0][8]/C locDriven=> SLICE_X73Y202
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1568
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[1][30]/C locDriven=> SLICE_X65Y200
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1584
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[1][53]/C locDriven=> SLICE_X71Y203
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1559
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[2][25]/C locDriven=> SLICE_X66Y202
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1585
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[2][48]/C locDriven=> SLICE_X74Y201
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1571
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[3][1]/C locDriven=> SLICE_X70Y200
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1577
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[3][42]/C locDriven=> SLICE_X63Y201
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1590
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[4][14]/C locDriven=> SLICE_X70Y199
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1581
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[4][37]/C locDriven=> SLICE_X64Y198
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1591
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[4][9]/C locDriven=> SLICE_X72Y199
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1578
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[5][31]/C locDriven=> SLICE_X64Y201
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1580
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[5][57]/C locDriven=> SLICE_X68Y198
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1561
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[6][26]/C locDriven=> SLICE_X63Y202
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1589
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[6][49]/C locDriven=> SLICE_X72Y202
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1572
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[7][20]/C locDriven=> SLICE_X66Y201
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1586
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[7][43]/C locDriven=> SLICE_X65Y203
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1581
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_buffer_val[4]_i_1/I0 locDriven=> SLICE_X68Y202
driverPin=> chip/tile0/l15/l15/noc1buffer/command_buffer[4][87]_i_1/O locDriver=> SLICE_X67Y200
delay=> 349
pinDriven=> chip/tile0/l15/l15/noc1buffer/command_rdindex[2]_i_5/I5 locDriven=> SLICE_X69Y202
driverPin=> chip/tile0/l15/l15/noc1encoder/flit_state_reg[0]/Q locDriver=> SLICE_X71Y204
delay=> 310
pinDriven=> chip/tile0/l15/l15/noc1buffer/creditman_noc1_data_avail[3]_i_27/I4 locDriven=> SLICE_X70Y200
driverPin=> chip/tile0/l15/l15/noc1buffer/command_rdindex_reg[0]/Q locDriver=> SLICE_X68Y202
delay=> 303
pinDriven=> chip/tile0/l15/l15/noc1buffer/data_buffer_reg[0][1]/D locDriven=> SLICE_X75Y211
driverPin=> chip/tile0/l15/l15/pipeline/data_buffer[0][1]_i_1/O locDriver=> SLICE_X75Y211
delay=> 268
pinDriven=> chip/tile0/l15/l15/noc1buffer/data_buffer_reg[0][42]/D locDriven=> SLICE_X76Y206
driverPin=> chip/tile0/l15/l15/pipeline/data_buffer[0][42]_i_1/O locDriver=> SLICE_X76Y206
delay=> 20
pinDriven=> chip/tile0/l15/l15/noc1buffer/data_buffer_reg[0][7]/D locDriven=> SLICE_X74Y205
driverPin=> chip/tile0/l15/l15/pipeline/data_buffer[0][7]_i_1/O locDriver=> SLICE_X74Y205
delay=> 265
pinDriven=> chip/tile0/l15/l15/noc1buffer/data_buffer_reg[1][2]/D locDriven=> SLICE_X76Y207
driverPin=> chip/tile0/l15/l15/pipeline/data_buffer[1][2]_i_1/O locDriver=> SLICE_X76Y207
delay=> 24
pinDriven=> chip/tile0/l15/l15/noc1buffer/data_buffer_reg[1][52]/D locDriven=> SLICE_X76Y209
driverPin=> chip/tile0/l15/l15/pipeline/data_buffer[1][52]_i_1/O locDriver=> SLICE_X76Y209
delay=> 263
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_0_13_i_14/I0 locDriven=> SLICE_X74Y208
driverPin=> chip/tile0/l15/l15/noc1encoder/storage_data_f_reg_0_15_0_13_i_22/O locDriver=> SLICE_X72Y204
delay=> 536
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_0_13_i_39/I4 locDriven=> SLICE_X74Y201
driverPin=> chip/tile0/l15/l15/noc1buffer/command_rdindex_reg[0]/Q locDriver=> SLICE_X68Y202
delay=> 367
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_14_27_i_15/I2 locDriven=> SLICE_X70Y203
driverPin=> chip/tile0/l15/l15/noc1buffer/creditman_noc1_data_avail_reg[3]_i_14/O locDriver=> SLICE_X72Y201
delay=> 292
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_14_27_i_35/I3 locDriven=> SLICE_X70Y205
driverPin=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_0_13_i_17/O locDriver=> SLICE_X71Y202
delay=> 551
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_14_27_i_57/I4 locDriven=> SLICE_X70Y201
driverPin=> chip/tile0/l15/l15/noc1buffer/command_rdindex_reg[0]/Q locDriver=> SLICE_X68Y202
delay=> 230
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_14_27_i_73/I0 locDriven=> SLICE_X66Y203
driverPin=> chip/tile0/l15/l15/noc1buffer/command_buffer_reg[7][19]/Q locDriver=> SLICE_X66Y203
delay=> 46
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_14_27_i_90/I2 locDriven=> SLICE_X76Y201
driverPin=> chip/tile0/l15/l15/noc1buffer/command_rdindex_reg[1]/Q locDriver=> SLICE_X68Y201
delay=> 534
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_28_41_i_25/I0 locDriven=> SLICE_X74Y211
driverPin=> chip/tile0/uncore_config/coreid_y_reg[3]/Q locDriver=> SLICE_X71Y195
delay=> 500
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_28_41_i_4/I4 locDriven=> SLICE_X70Y206
driverPin=> chip/tile0/l15/l15/noc1buffer/data_buffer_reg[0][30]/Q locDriver=> SLICE_X72Y205
delay=> 264
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_28_41_i_6/I2 locDriven=> SLICE_X71Y207
driverPin=> chip/tile0/l15/l15/noc1buffer/data_buffer_reg[1][32]/Q locDriver=> SLICE_X74Y206
delay=> 337
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_28_41_i_9/I0 locDriven=> SLICE_X73Y209
driverPin=> chip/tile0/l15/l15/noc1encoder/storage_data_f_reg_0_15_0_13_i_16/O locDriver=> SLICE_X73Y203
delay=> 950
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_42_55_i_23/I4 locDriven=> SLICE_X72Y204
driverPin=> chip/tile0/l15/l15/noc1buffer/data_buffer_reg[0][23]/Q locDriver=> SLICE_X73Y203
delay=> 579
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_42_55_i_39/I2 locDriven=> SLICE_X72Y208
driverPin=> chip/tile0/l15/l15/noc1buffer/data_buffer_reg[1][39]/Q locDriver=> SLICE_X75Y208
delay=> 274
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_42_55_i_60/I4 locDriven=> SLICE_X67Y201
driverPin=> chip/tile0/l15/l15/noc1buffer/command_rdindex_reg[0]/Q locDriver=> SLICE_X68Y202
delay=> 378
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_42_55_i_77/I4 locDriven=> SLICE_X66Y200
driverPin=> chip/tile0/l15/l15/noc1buffer/command_rdindex_reg[0]/Q locDriver=> SLICE_X68Y202
delay=> 677
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_42_55_i_92/I2 locDriven=> SLICE_X71Y201
driverPin=> chip/tile0/l15/l15/noc1buffer/command_rdindex_reg[1]/Q locDriver=> SLICE_X68Y201
delay=> 180
pinDriven=> chip/tile0/l15/l15/noc1buffer/storage_data_f_reg_0_15_56_63_i_27/I1 locDriven=> SLICE_X69Y202
driverPin=> chip/tile0/l15/l15/noc1buffer/creditman_noc1_data_avail_reg[3]_i_14/O locDriver=> SLICE_X72Y201
delay=> 378
pinDriven=> chip/tile0/l15/l15/noc1encoder/storage_data_f_reg_0_15_0_13_i_8/I2 locDriven=> SLICE_X74Y205
driverPin=> chip/tile0/l15/l15/noc1buffer/data_buffer_reg[1][7]/Q locDriver=> SLICE_X74Y205
delay=> 422
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_address_buf_reg[18]/D locDriven=> SLICE_X55Y171
driverPin=> chip/tile0/l15/l15/pipeline/l15_noc3encoder_req_address_buf[18]_i_1/O locDriver=> SLICE_X55Y171
delay=> 22
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_address_buf_reg[4]/D locDriven=> SLICE_X74Y204
driverPin=> chip/tile0/l15/l15/pipeline/l15_noc3encoder_req_address_buf[4]_i_1/O locDriver=> SLICE_X74Y204
delay=> 263
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_buf_reg[27]/D locDriven=> SLICE_X86Y199
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_0_buf[27]_i_1/O locDriver=> SLICE_X86Y199
delay=> 265
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_buf_reg[4]/D locDriven=> SLICE_X81Y202
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_0_buf[4]_i_1/O locDriver=> SLICE_X81Y202
delay=> 233
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[13]_i_1/I2 locDriven=> SLICE_X80Y201
driverPin=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_buf_reg[13]/Q locDriver=> SLICE_X83Y200
delay=> 264
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[31]_i_1/I2 locDriven=> SLICE_X78Y200
driverPin=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_buf_reg[31]/Q locDriver=> SLICE_X77Y200
delay=> 111
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[4]_i_1/I2 locDriven=> SLICE_X79Y202
driverPin=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_buf_reg[4]/Q locDriver=> SLICE_X81Y202
delay=> 392
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[63]_i_7/I1 locDriven=> SLICE_X76Y202
driverPin=> chip/tile0/l15/l15/noc3buffer/flit_state[0]_i_1__0/O locDriver=> SLICE_X76Y205
delay=> 266
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_1_buf_reg[26]/R locDriven=> SLICE_X79Y201
driverPin=> chip/tile0/l15/l15/noc3buffer/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_data_1_buf_reg[49]/R locDriven=> SLICE_X79Y201
driverPin=> chip/tile0/l15/l15/noc3buffer/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_homeid_buf_reg[10]/R locDriven=> SLICE_X72Y197
driverPin=> chip/tile0/l15/l15/noc3buffer/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_homeid_buf_reg[6]/R locDriven=> SLICE_X70Y198
driverPin=> chip/tile0/l15/l15/noc3buffer/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/noc3encoder/flit_state[1]_i_1__0/I5 locDriven=> SLICE_X75Y202
driverPin=> chip/tile0/l15/l15/noc3buffer/flit_state[3]_i_3__0/O locDriver=> SLICE_X76Y202
delay=> 144
pinDriven=> chip/tile0/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[1]/R locDriven=> SLICE_X80Y202
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 918
pinDriven=> chip/tile0/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[42]/R locDriven=> SLICE_X77Y199
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 930
pinDriven=> chip/tile0/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[7]/R locDriven=> SLICE_X80Y202
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 918
pinDriven=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_0_13_i_27__0/I2 locDriven=> SLICE_X77Y205
driverPin=> chip/tile0/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[7]/Q locDriver=> SLICE_X80Y202
delay=> 222
pinDriven=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_14_27_i_12__0/I0 locDriven=> SLICE_X75Y203
driverPin=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_14_27_i_32__0/O locDriver=> SLICE_X75Y203
delay=> 0
pinDriven=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_14_27_i_29__0/I3 locDriven=> SLICE_X74Y204
driverPin=> chip/tile0/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[23]/Q locDriver=> SLICE_X80Y201
delay=> 362
pinDriven=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_28_41_i_14__0/I0 locDriven=> SLICE_X69Y196
driverPin=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_28_41_i_35__0/O locDriver=> SLICE_X69Y196
delay=> 0
pinDriven=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_28_41_i_30__0/I1 locDriven=> SLICE_X72Y199
driverPin=> chip/tile0/l15/l15/noc3encoder/flit_state_reg[0]/Q locDriver=> SLICE_X76Y203
delay=> 808
pinDriven=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_28_41_i_4__0/I5 locDriven=> SLICE_X73Y201
driverPin=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_0_13_i_31__0/O locDriver=> SLICE_X75Y201
delay=> 526
pinDriven=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_42_55_i_25__0/I0 locDriven=> SLICE_X71Y199
driverPin=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_0_13_i_21__0/O locDriver=> SLICE_X72Y200
delay=> 240
pinDriven=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_42_55_i_40__0/I4 locDriven=> SLICE_X73Y199
driverPin=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_42_55_i_55__0/O locDriver=> SLICE_X73Y199
delay=> 79
pinDriven=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_42_55_i_56__0/I5 locDriven=> SLICE_X70Y198
driverPin=> chip/tile0/l15/l15/noc3buffer/l15_noc3encoder_req_homeid_buf_reg[20]/Q locDriver=> SLICE_X71Y197
delay=> 219
pinDriven=> chip/tile0/l15/l15/noc3encoder/storage_data_f_reg_0_15_56_63_i_23__0/I3 locDriven=> SLICE_X77Y202
driverPin=> chip/tile0/l15/l15/noc3encoder/flit_state_reg[1]/Q locDriver=> SLICE_X76Y203
delay=> 303
pinDriven=> chip/tile0/l15/l15/pipeline/A_r[8]_i_1/I2 locDriven=> SLICE_X87Y202
driverPin=> chip/tile0/l15/l15/pipeline/dcache_operation_s2_reg[3]/Q locDriver=> SLICE_X68Y190
delay=> 1814
pinDriven=> chip/tile0/l15/l15/pipeline/BW_r[87]_i_1/I4 locDriven=> SLICE_X87Y199
driverPin=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_10_10/DP/O locDriver=> SLICE_X85Y200
delay=> 556
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[106]_i_2/I2 locDriven=> SLICE_X84Y207
driverPin=> chip/tile0/l15/l15/pipeline/dcache_operation_s2_reg[3]/Q locDriver=> SLICE_X68Y190
delay=> 995
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[114]_i_1/I2 locDriven=> SLICE_X84Y202
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][50]/Q locDriver=> SLICE_X80Y194
delay=> 425
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[121]_i_2/I1 locDriven=> SLICE_X79Y205
driverPin=> chip/tile0/l15/l15/pipeline/dcache_operation_s2_reg[0]/Q locDriver=> SLICE_X68Y188
delay=> 2597
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[15]_i_1__0/I0 locDriven=> SLICE_X84Y198
driverPin=> chip/tile0/l15/l15/pipeline/DIN_r[79]_i_2/O locDriver=> SLICE_X81Y198
delay=> 232
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[26]_i_1__0/I4 locDriven=> SLICE_X87Y197
driverPin=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_26_26/DP/O locDriver=> SLICE_X85Y197
delay=> 535
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[39]_i_2/I2 locDriven=> SLICE_X87Y201
driverPin=> chip/tile0/l15/l15/pipeline/dcache_operation_s2_reg[2]/Q locDriver=> SLICE_X68Y190
delay=> 1184
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[51]_i_1/I0 locDriven=> SLICE_X81Y203
driverPin=> chip/tile0/l15/l15/pipeline/DIN_r[115]_i_2/O locDriver=> SLICE_X83Y204
delay=> 158
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[63]_i_2/I4 locDriven=> SLICE_X82Y203
driverPin=> chip/tile0/l15/l15/pipeline/dcache_operation_s2_reg[1]/Q locDriver=> SLICE_X70Y188
delay=> 1033
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[71]_i_2/I3 locDriven=> SLICE_X84Y200
driverPin=> chip/tile0/l15/l15/pipeline/dcache_operation_s2_reg[2]/Q locDriver=> SLICE_X68Y190
delay=> 895
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[79]_i_2/I3 locDriven=> SLICE_X81Y198
driverPin=> chip/tile0/l15/l15/pipeline/dcache_operation_s2_reg[2]/Q locDriver=> SLICE_X68Y190
delay=> 508
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[86]_i_1/I2 locDriven=> SLICE_X88Y196
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][22]/Q locDriver=> SLICE_X82Y195
delay=> 790
pinDriven=> chip/tile0/l15/l15/pipeline/DIN_r[93]_i_2/I1 locDriven=> SLICE_X88Y197
driverPin=> chip/tile0/l15/l15/pipeline/dcache_operation_s2_reg[0]/Q locDriver=> SLICE_X68Y188
delay=> 1580
pinDriven=> chip/tile0/l15/l15/pipeline/FSM_onehot_fetch_state_s1[0]_i_3/I1 locDriven=> SLICE_X73Y188
driverPin=> chip/tile0/l15/l15/pipeline/FSM_onehot_fetch_state_s1_reg[6]/Q locDriver=> SLICE_X72Y189
delay=> 178
pinDriven=> chip/tile0/l15/l15/pipeline/address_s2_reg[13]/R locDriven=> SLICE_X72Y176
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 892
pinDriven=> chip/tile0/l15/l15/pipeline/address_s2_reg[36]/R locDriven=> SLICE_X70Y180
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 915
pinDriven=> chip/tile0/l15/l15/pipeline/address_s3_reg[22]/R locDriven=> SLICE_X67Y178
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 864
pinDriven=> chip/tile0/l15/l15/pipeline/address_s3_reg[9]/R locDriven=> SLICE_X67Y196
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y50
delay=> 897
pinDriven=> chip/tile0/l15/l15/pipeline/command_buffer[0][14]_i_1/I3 locDriven=> SLICE_X68Y199
driverPin=> chip/tile0/l15/l15/pipeline/noc1_operation_s3_reg[4]/Q locDriver=> SLICE_X69Y189
delay=> 477
pinDriven=> chip/tile0/l15/l15/pipeline/command_buffer[0][29]_i_1/I5 locDriven=> SLICE_X62Y173
driverPin=> chip/tile0/l15/l15/pipeline/command_buffer[0][47]_i_4/O locDriver=> SLICE_X65Y185
delay=> 513
pinDriven=> chip/tile0/l15/l15/pipeline/command_buffer[0][44]_i_1/I5 locDriven=> SLICE_X63Y173
driverPin=> chip/tile0/l15/l15/pipeline/command_buffer[0][47]_i_4/O locDriver=> SLICE_X65Y185
delay=> 396
pinDriven=> chip/tile0/l15/l15/pipeline/coreid_x[4]_i_1/I1 locDriven=> SLICE_X69Y196
driverPin=> chip/tile0/l15/l15/pipeline/config_op_s2_reg[1]/Q locDriver=> SLICE_X71Y188
delay=> 426
pinDriven=> chip/tile0/l15/l15/pipeline/creditman_noc1_avail[2]_i_1/I2 locDriven=> SLICE_X69Y192
driverPin=> chip/tile0/l15/l15/simplenocbuffer/creditman_noc1_avail[2]_i_2/O locDriver=> SLICE_X70Y191
delay=> 195
pinDriven=> chip/tile0/l15/l15/pipeline/creditman_noc1_data_avail[3]_i_18/I0 locDriven=> SLICE_X70Y193
driverPin=> chip/tile0/l15/l15/pipeline/creditman_noc1_data_avail_reg[1]/Q locDriver=> SLICE_X70Y192
delay=> 228
pinDriven=> chip/tile0/l15/l15/pipeline/csm_op_s2_reg[1]/C locDriven=> SLICE_X69Y187
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1570
pinDriven=> chip/tile0/l15/l15/pipeline/data_buffer[0][2]_i_1/I0 locDriven=> SLICE_X75Y211
driverPin=> chip/tile0/l15/l15/noc1buffer/data_wrindex_reg[0]/Q locDriver=> SLICE_X75Y202
delay=> 760
pinDriven=> chip/tile0/l15/l15/pipeline/data_buffer[0][52]_i_1/I0 locDriven=> SLICE_X75Y207
driverPin=> chip/tile0/l15/l15/noc1buffer/data_wrindex_reg[0]/Q locDriver=> SLICE_X75Y202
delay=> 761
pinDriven=> chip/tile0/l15/l15/pipeline/data_buffer[1][16]_i_1/I1 locDriven=> SLICE_X73Y203
driverPin=> chip/tile0/l15/l15/pipeline/data_buffer[1][63]_i_4/O locDriver=> SLICE_X69Y201
delay=> 354
pinDriven=> chip/tile0/l15/l15/pipeline/data_buffer[1][39]_i_1/I1 locDriven=> SLICE_X75Y208
driverPin=> chip/tile0/l15/l15/pipeline/data_buffer[1][63]_i_4/O locDriver=> SLICE_X69Y201
delay=> 503
pinDriven=> chip/tile0/l15/l15/pipeline/data_buffer[1][61]_i_1/I1 locDriven=> SLICE_X76Y210
driverPin=> chip/tile0/l15/l15/pipeline/data_buffer[1][63]_i_4/O locDriver=> SLICE_X69Y201
delay=> 700
pinDriven=> chip/tile0/l15/l15/pipeline/dmbr_cred_bin_4[5]_i_1/I0 locDriven=> SLICE_X74Y193
driverPin=> chip/tile0/l15/l15/pipeline/config_op_s2_reg[0]/Q locDriver=> SLICE_X71Y188
delay=> 290
pinDriven=> chip/tile0/l15/l15/pipeline/flush_state_s3_reg[0]/CE locDriven=> SLICE_X69Y194
driverPin=> chip/tile0/l15/l15/pipeline/l15_csm_req_val_s3_i_1/O locDriver=> SLICE_X71Y195
delay=> 240
pinDriven=> chip/tile0/l15/l15/pipeline/flush_way_tag_s3_reg[4]/CE locDriven=> SLICE_X60Y177
driverPin=> chip/tile0/l15/l15/pipeline/l15_csm_req_val_s3_i_1/O locDriver=> SLICE_X71Y195
delay=> 842
pinDriven=> chip/tile0/l15/l15/pipeline/is_message_new_i_3/I4 locDriven=> SLICE_X74Y187
driverPin=> chip/tile0/l15/l15/simplenocbuffer/state_reg[0]/Q locDriver=> SLICE_X79Y193
delay=> 414
pinDriven=> chip/tile0/l15/l15/pipeline/l15_noc3encoder_req_address_buf[19]_i_1/I2 locDriven=> SLICE_X55Y168
driverPin=> chip/tile0/l15/l15/pipeline/l15_noc3encoder_req_address_buf[39]_i_3/O locDriver=> SLICE_X73Y188
delay=> 1183
pinDriven=> chip/tile0/l15/l15/pipeline/l15_noc3encoder_req_address_buf[34]_i_1/I2 locDriven=> SLICE_X55Y170
driverPin=> chip/tile0/l15/l15/pipeline/l15_noc3encoder_req_address_buf[39]_i_3/O locDriver=> SLICE_X73Y188
delay=> 1137
pinDriven=> chip/tile0/l15/l15/pipeline/l15_noc3encoder_req_homeid_buf[12]_i_1/I3 locDriven=> SLICE_X75Y199
driverPin=> chip/tile0/l15/l15/pipeline/noc3_operations_s3_reg[1]/Q locDriver=> SLICE_X71Y190
delay=> 801
pinDriven=> chip/tile0/l15/l15/pipeline/l15_noc3encoder_req_homeid_buf[3]_i_1/I3 locDriven=> SLICE_X71Y198
driverPin=> chip/tile0/l15/l15/pipeline/noc3_operations_s3_reg[1]/Q locDriver=> SLICE_X71Y190
delay=> 512
pinDriven=> chip/tile0/l15/l15/pipeline/lhid_s3[0]_i_11/I3 locDriven=> SLICE_X66Y182
driverPin=> chip/tile0/l15/l15/pipeline/csm_op_s2_reg[1]/Q locDriver=> SLICE_X69Y187
delay=> 437
pinDriven=> chip/tile0/l15/l15/pipeline/lhid_s3[0]_i_6/I0 locDriven=> SLICE_X64Y181
driverPin=> chip/tile0/l15/l15/pipeline/lhid_s3[0]_i_17/O locDriver=> SLICE_X64Y181
delay=> 45
pinDriven=> chip/tile0/l15/l15/pipeline/lru_way_tag_s3_reg[18]/D locDriven=> SLICE_X61Y177
driverPin=> chip/tile0/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[18]_i_1/O locDriver=> SLICE_X61Y177
delay=> 27
pinDriven=> chip/tile0/l15/l15/pipeline/lruarray_write_op_s3_reg[2]/D locDriven=> SLICE_X68Y192
driverPin=> chip/tile0/l15/l15/pipeline/lruarray_write_op_s2_reg[2]/Q locDriver=> SLICE_X67Y189
delay=> 430
pinDriven=> chip/tile0/l15/l15/pipeline/mem_q[0][l15_data_0][23]_i_1/I2 locDriven=> SLICE_X76Y195
driverPin=> chip/tile0/l15/l15/pipeline/mem_q[0][l15_data_0][63]_i_3/O locDriver=> SLICE_X75Y190
delay=> 308
pinDriven=> chip/tile0/l15/l15/pipeline/mem_q[0][l15_data_0][38]_i_1/I2 locDriven=> SLICE_X75Y190
driverPin=> chip/tile0/l15/l15/pipeline/mem_q[0][l15_data_0][63]_i_3/O locDriver=> SLICE_X75Y190
delay=> 46
pinDriven=> chip/tile0/l15/l15/pipeline/mem_q[0][l15_data_0][53]_i_1/I0 locDriven=> SLICE_X75Y192
driverPin=> chip/tile0/l15/l15/pipeline/mem_q[0][l15_data_0][63]_i_2/O locDriver=> SLICE_X78Y192
delay=> 408
pinDriven=> chip/tile0/l15/l15/pipeline/mem_q[0][l15_data_0][7]_i_1/I1 locDriven=> SLICE_X78Y197
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][7]/Q locDriver=> SLICE_X81Y196
delay=> 207
pinDriven=> chip/tile0/l15/l15/pipeline/mem_q[0][l15_inval_dcache_inval]_i_26/I3 locDriven=> SLICE_X71Y178
driverPin=> chip/tile0/l15/l15/mshr/st_address_reg[0][9]/Q locDriver=> SLICE_X73Y176
delay=> 209
pinDriven=> chip/tile0/l15/l15/pipeline/mshrid_s2_reg[0]/CE locDriven=> SLICE_X73Y190
driverPin=> chip/tile0/l15/l15/pipeline/read_index_f[6]_i_6__0/O locDriver=> SLICE_X72Y193
delay=> 360
pinDriven=> chip/tile0/l15/l15/pipeline/noc2_src_homeid_s2_reg[11]/CE locDriven=> SLICE_X77Y197
driverPin=> chip/tile0/l15/l15/pipeline/read_index_f[6]_i_6__0/O locDriver=> SLICE_X72Y193
delay=> 410
pinDriven=> chip/tile0/l15/l15/pipeline/noc2_src_homeid_s2_reg[7]/CE locDriven=> SLICE_X77Y197
driverPin=> chip/tile0/l15/l15/pipeline/read_index_f[6]_i_6__0/O locDriver=> SLICE_X72Y193
delay=> 637
pinDriven=> chip/tile0/l15/l15/pipeline/noc2_src_homeid_s3_reg[2]/CE locDriven=> SLICE_X76Y194
driverPin=> chip/tile0/l15/l15/pipeline/l15_csm_req_val_s3_i_1/O locDriver=> SLICE_X71Y195
delay=> 734
pinDriven=> chip/tile0/l15/l15/pipeline/pcx_ack_stage_s2_reg[1]/C locDriven=> SLICE_X71Y184
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1563
pinDriven=> chip/tile0/l15/l15/pipeline/ram_reg_0_i_8/I3 locDriven=> SLICE_X88Y205
driverPin=> chip/tile0/l15/l15/pipeline/dcache_operation_s2_reg[3]/Q locDriver=> SLICE_X68Y190
delay=> 1757
pinDriven=> chip/tile0/l15/l15/pipeline/read_data_s3[27]_i_1/I0 locDriven=> SLICE_X75Y196
driverPin=> chip/tile0/l15/l15/pipeline/system_tile_count[31]_i_4/O locDriver=> SLICE_X70Y196
delay=> 467
pinDriven=> chip/tile0/l15/l15/pipeline/read_index_f[6]_i_34/I3 locDriven=> SLICE_X70Y190
driverPin=> chip/tile0/l15/l15/pipeline/A_r[1]_i_1/O locDriver=> SLICE_X72Y182
delay=> 392
pinDriven=> chip/tile0/l15/l15/pipeline/regfile[0][1]_i_6/I1 locDriven=> SLICE_X69Y205
driverPin=> chip/tile0/l15/l15/pipeline/lruarray_write_op_s3_reg[1]/Q locDriver=> SLICE_X68Y191
delay=> 446
pinDriven=> chip/tile0/l15/l15/pipeline/regfile[106][5]_i_1/I4 locDriven=> SLICE_X63Y206
driverPin=> chip/tile0/l15/l15/pipeline/regfile[96][5]_i_2/O locDriver=> SLICE_X66Y207
delay=> 479
pinDriven=> chip/tile0/l15/l15/pipeline/regfile[124][5]_i_1/I4 locDriven=> SLICE_X65Y206
driverPin=> chip/tile0/l15/l15/pipeline/regfile[96][5]_i_2/O locDriver=> SLICE_X66Y207
delay=> 573
pinDriven=> chip/tile0/l15/l15/pipeline/regfile[27][5]_i_1/I0 locDriven=> SLICE_X66Y211
driverPin=> chip/tile0/l15/l15/pipeline/address_s3_reg[5]/Q locDriver=> SLICE_X70Y195
delay=> 923
pinDriven=> chip/tile0/l15/l15/pipeline/regfile[43][5]_i_1/I2 locDriven=> SLICE_X68Y207
driverPin=> chip/tile0/l15/l15/pipeline/address_s3_reg[7]/Q locDriver=> SLICE_X68Y196
delay=> 650
pinDriven=> chip/tile0/l15/l15/pipeline/regfile[61][5]_i_1/I2 locDriven=> SLICE_X69Y210
driverPin=> chip/tile0/l15/l15/pipeline/address_s3_reg[7]/Q locDriver=> SLICE_X68Y196
delay=> 600
pinDriven=> chip/tile0/l15/l15/pipeline/regfile[78][5]_i_1/I4 locDriven=> SLICE_X67Y205
driverPin=> chip/tile0/l15/l15/pipeline/regfile[64][5]_i_2/O locDriver=> SLICE_X69Y205
delay=> 206
pinDriven=> chip/tile0/l15/l15/pipeline/regfile[96][5]_i_1/I4 locDriven=> SLICE_X63Y205
driverPin=> chip/tile0/l15/l15/pipeline/regfile[96][5]_i_2/O locDriver=> SLICE_X66Y207
delay=> 224
pinDriven=> chip/tile0/l15/l15/pipeline/size_s2[1]_i_1/I1 locDriven=> SLICE_X76Y190
driverPin=> chip/tile0/l15/l15/mshr/size_s2[1]_i_2/O locDriver=> SLICE_X73Y186
delay=> 354
pinDriven=> chip/tile0/l15/l15/pipeline/st_way[0][1]_i_3/I5 locDriven=> SLICE_X72Y192
driverPin=> chip/tile0/l15/l15/pipeline/s3_mshr_operation_s3_reg[1]/Q locDriver=> SLICE_X71Y191
delay=> 242
pinDriven=> chip/tile0/l15/l15/pipeline/st_write_buffer_reg_0_1_32_32_i_7/I1 locDriven=> SLICE_X79Y197
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/ld_address[0][1]_i_1/O locDriver=> SLICE_X79Y180
delay=> 421
pinDriven=> chip/tile0/l15/l15/pipeline/status_cnt_q[0]_i_6/I2 locDriven=> SLICE_X73Y192
driverPin=> chip/tile0/l15/l15/pipeline/cpx_operation_s3_reg[3]/Q locDriver=> SLICE_X71Y188
delay=> 505
pinDriven=> chip/tile0/l15/l15/pipeline/tagcheck_way_s3_reg[0]_i_10/CI_TOP locDriven=> SLICE_X62Y177
driverPin=> chip/tile0/l15/l15/pipeline/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l15/l15/pipeline/wmt_compare_op_s2[2]_i_30/I5 locDriven=> SLICE_X74Y185
driverPin=> chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/wmt_compare_op_s2[2]_i_22/O locDriver=> SLICE_X72Y183
delay=> 152
pinDriven=> chip/tile0/l15/l15/pipeline/write_data_f[2]_i_1/I3 locDriven=> SLICE_X74Y215
driverPin=> chip/tile0/l15/l15/pipeline/wmt_write_op_s3_reg[2]/Q locDriver=> SLICE_X71Y194
delay=> 526
pinDriven=> chip/tile0/l15/l15/pipeline/write_index_f[6]_i_1__1/I0 locDriven=> SLICE_X66Y185
driverPin=> chip/tile0/l15/l15/pipeline/mesi_write_op_s2_reg[1]/Q locDriver=> SLICE_X69Y185
delay=> 220
pinDriven=> chip/tile0/l15/l15/pipeline/write_mask_f[7]_i_2/I0 locDriven=> SLICE_X65Y185
driverPin=> chip/tile0/l15/l15/pipeline/write_mask_f[7]_i_4/O locDriver=> SLICE_X65Y185
delay=> 82
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/A_r[4]_i_1/I3 locDriven=> SLICE_X71Y181
driverPin=> chip/tile0/l15/l15/simplenocbuffer/A_r[6]_i_4/O locDriver=> SLICE_X73Y187
delay=> 290
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/BW_r[31]_i_1__0/I2 locDriven=> SLICE_X63Y182
driverPin=> chip/tile0/l15/l15/simplenocbuffer/ram_reg_0_i_86/O locDriver=> SLICE_X70Y185
delay=> 412
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/DIN_r[13]_i_1/I0 locDriven=> SLICE_X72Y174
driverPin=> chip/tile0/l15/l15/simplenocbuffer/DIN_r[28]_i_2__0/O locDriver=> SLICE_X69Y177
delay=> 383
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/DIN_r[17]_i_2/I2 locDriven=> SLICE_X83Y195
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[0][22]/Q locDriver=> SLICE_X80Y194
delay=> 313
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/DIN_r[20]_i_2__0/I5 locDriven=> SLICE_X72Y179
driverPin=> chip/tile0/l15/l15/mshr/st_address_reg[0][31]/Q locDriver=> SLICE_X68Y181
delay=> 524
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/DIN_r[25]_i_2/I0 locDriven=> SLICE_X87Y194
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][25]/Q locDriver=> SLICE_X82Y196
delay=> 862
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/DIN_r[28]_i_6/I5 locDriven=> SLICE_X74Y180
driverPin=> chip/tile0/l15/l15/mshr/st_address_reg[1][39]/Q locDriver=> SLICE_X71Y180
delay=> 473
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/DIN_r[3]_i_3/I4 locDriven=> SLICE_X73Y177
driverPin=> chip/tile0/l15/l15/mshr/ld_address_reg[0][14]/Q locDriver=> SLICE_X74Y179
delay=> 285
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/DIN_r[55]_i_3/I0 locDriven=> SLICE_X81Y197
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][55]/Q locDriver=> SLICE_X81Y194
delay=> 412
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/DIN_r[7]_i_3/I2 locDriven=> SLICE_X82Y197
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[0][22]/Q locDriver=> SLICE_X80Y194
delay=> 236
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/FSM_onehot_fetch_state_s1[6]_i_6/I0 locDriven=> SLICE_X69Y191
driverPin=> chip/tile0/l15/l15/simplenocbuffer/cpx_operation_s2[3]_i_2/O locDriver=> SLICE_X73Y185
delay=> 428
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/address_s2[20]_i_1/I2 locDriven=> SLICE_X71Y177
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][36]/Q locDriver=> SLICE_X81Y195
delay=> 547
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/address_s2[34]_i_1/I0 locDriven=> SLICE_X69Y179
driverPin=> chip/tile0/l15/l15/pipeline/A_r[6]_i_3/O locDriver=> SLICE_X74Y187
delay=> 619
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[0][17]/C locDriven=> SLICE_X75Y188
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1578
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][14]/C locDriven=> SLICE_X79Y196
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1561
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][37]/C locDriven=> SLICE_X81Y195
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1580
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][5]/C locDriven=> SLICE_X81Y197
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1562
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[2][24]/C locDriven=> SLICE_X82Y194
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1586
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[2][47]/C locDriven=> SLICE_X79Y194
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1567
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[3][11]/C locDriven=> SLICE_X84Y194
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1576
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[3][34]/C locDriven=> SLICE_X82Y190
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1586
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[3][57]/C locDriven=> SLICE_X83Y193
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1587
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[4][21]/C locDriven=> SLICE_X85Y192
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1577
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[4][44]/C locDriven=> SLICE_X81Y190
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1587
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[4][9]/C locDriven=> SLICE_X85Y193
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1576
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/cpx_operation_s2[2]_i_6/I3 locDriven=> SLICE_X70Y184
driverPin=> chip/tile0/l15/l15/mshr/wmt_compare_op_s2[1]_i_3/O locDriver=> SLICE_X73Y188
delay=> 325
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/creditman_noc1_avail[2]_i_4/I4 locDriven=> SLICE_X70Y194
driverPin=> chip/tile0/l15/l15/simplenocbuffer/creditman_noc1_avail[3]_i_3/O locDriver=> SLICE_X70Y185
delay=> 239
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/csm_op_s2[1]_i_1/I5 locDriven=> SLICE_X69Y187
driverPin=> chip/tile0/l15/l15/simplenocbuffer/csm_op_s2[1]_i_3/O locDriver=> SLICE_X69Y187
delay=> 45
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/dcache_operation_s2[3]_i_2/I2 locDriven=> SLICE_X68Y189
driverPin=> chip/tile0/l15/l15/simplenocbuffer/wmt_compare_op_s2[2]_i_5/O locDriver=> SLICE_X72Y184
delay=> 377
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/ld_val[0]_i_1/I3 locDriven=> SLICE_X73Y190
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_control_reg_0_1_0_12_i_16/O locDriver=> SLICE_X74Y189
delay=> 254
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_1][13]_i_1/I0 locDriven=> SLICE_X79Y188
driverPin=> chip/tile0/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_1_buf[13]_i_1/O locDriver=> SLICE_X82Y200
delay=> 383
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_1][28]_i_1/I5 locDriven=> SLICE_X78Y193
driverPin=> chip/tile0/l15/l15/pipeline/mem_q[0][l15_data_0][63]_i_2/O locDriver=> SLICE_X78Y192
delay=> 190
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_1][43]_i_1/I3 locDriven=> SLICE_X77Y187
driverPin=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_1][63]_i_2/O locDriver=> SLICE_X80Y194
delay=> 643
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_1][59]_i_1/I2 locDriven=> SLICE_X78Y195
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][59]/Q locDriver=> SLICE_X81Y196
delay=> 653
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_2][14]_i_1/I3 locDriven=> SLICE_X82Y189
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[0][23]_rep/Q locDriver=> SLICE_X80Y193
delay=> 1402
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_2][2]_i_1/I1 locDriven=> SLICE_X86Y191
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[3][2]/Q locDriver=> SLICE_X84Y192
delay=> 538
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_2][44]_i_1/I5 locDriven=> SLICE_X81Y190
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][44]/Q locDriver=> SLICE_X81Y196
delay=> 239
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_2][5]_i_1/I3 locDriven=> SLICE_X86Y192
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[0][23]_rep/Q locDriver=> SLICE_X80Y193
delay=> 537
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][13]_i_2/I3 locDriven=> SLICE_X83Y187
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[0][22]_rep/Q locDriver=> SLICE_X80Y194
delay=> 619
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][23]_i_2/I4 locDriven=> SLICE_X87Y191
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[1][23]/Q locDriver=> SLICE_X81Y196
delay=> 1303
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][34]_i_1/I0 locDriven=> SLICE_X87Y192
driverPin=> chip/tile0/l15/l15/pipeline/mem_q[0][l15_data_2][63]_i_2/O locDriver=> SLICE_X77Y187
delay=> 1082
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][44]_i_1/I1 locDriven=> SLICE_X81Y190
driverPin=> chip/tile0/l15/l15/simplenocbuffer/buffer_reg[4][44]/Q locDriver=> SLICE_X81Y190
delay=> 48
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][54]_i_1/I2 locDriven=> SLICE_X79Y190
driverPin=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_2][63]_i_3/O locDriver=> SLICE_X80Y193
delay=> 276
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][6]_i_1/I3 locDriven=> SLICE_X86Y194
driverPin=> chip/tile0/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][6]_i_2/O locDriver=> SLICE_X84Y193
delay=> 394
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/mshrid_s2[1]_i_1/I0 locDriven=> SLICE_X74Y190
driverPin=> chip/tile0/l15/l15/simplenocbuffer/mshrid_s2[1]_i_2/O locDriver=> SLICE_X70Y189
delay=> 269
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/noc1_operation_s2[2]_i_6/I0 locDriven=> SLICE_X65Y187
driverPin=> chip/tile0/l15/l15/simplenocbuffer/s3_mshr_operation_s2[1]_i_4/O locDriver=> SLICE_X68Y186
delay=> 376
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/noc2_ack_stage_s2[1]_i_2/I5 locDriven=> SLICE_X72Y186
driverPin=> chip/tile0/l15/l15/simplenocbuffer/noc2_ack_stage_s2[1]_i_8/O locDriver=> SLICE_X72Y186
delay=> 81
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/pcx_ack_stage_s2[1]_i_5/I2 locDriven=> SLICE_X68Y186
driverPin=> chip/tile0/l15/l15/simplenocbuffer/wmt_compare_op_s2[2]_i_3/O locDriver=> SLICE_X72Y185
delay=> 406
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/ram_reg_0_i_88/I2 locDriven=> SLICE_X72Y184
driverPin=> chip/tile0/l15/l15/simplenocbuffer/ram_reg_0_i_91/O locDriver=> SLICE_X74Y185
delay=> 265
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/read_index_f[6]_i_2__0/I0 locDriven=> SLICE_X68Y186
driverPin=> chip/tile0/l15/l15/simplenocbuffer/read_index_f[6]_i_7__0/O locDriver=> SLICE_X68Y186
delay=> 77
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/s2_mshr_operation_s2[0]_i_3/I1 locDriven=> SLICE_X71Y189
driverPin=> chip/tile0/l15/l15/simplenocbuffer/noc1_operation_s2[4]_i_2/O locDriver=> SLICE_X72Y183
delay=> 171
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/st_control_reg_0_1_0_12_i_2/I0 locDriven=> SLICE_X72Y186
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_control_reg_0_1_0_12_i_19/O locDriver=> SLICE_X73Y186
delay=> 151
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_byte_mask_reg_0_1_14_14_i_1/I1 locDriven=> SLICE_X82Y200
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_control_reg_0_1_0_12_i_18/O locDriver=> SLICE_X74Y192
delay=> 587
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_106_106_i_1/I4 locDriven=> SLICE_X84Y201
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_0_0_i_5/O locDriver=> SLICE_X81Y196
delay=> 476
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_121_121_i_1/I2 locDriven=> SLICE_X80Y207
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_0_0_i_3/O locDriver=> SLICE_X79Y193
delay=> 554
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_21_21_i_1/I0 locDriven=> SLICE_X83Y198
driverPin=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_21_21/SP/O locDriver=> SLICE_X85Y197
delay=> 300
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_36_36_i_1/I4 locDriven=> SLICE_X84Y204
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_0_0_i_5/O locDriver=> SLICE_X81Y196
delay=> 484
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_51_51_i_1/I2 locDriven=> SLICE_X79Y202
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_0_0_i_3/O locDriver=> SLICE_X79Y193
delay=> 313
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_67_67_i_1/I0 locDriven=> SLICE_X86Y207
driverPin=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_67_67/SP/O locDriver=> SLICE_X85Y207
delay=> 377
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_81_81_i_1/I4 locDriven=> SLICE_X84Y193
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_0_0_i_5/O locDriver=> SLICE_X81Y196
delay=> 330
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_97_97_i_1/I2 locDriven=> SLICE_X84Y199
driverPin=> chip/tile0/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_0_0_i_3/O locDriver=> SLICE_X79Y193
delay=> 594
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/wmt_compare_op_s2[2]_i_1/I4 locDriven=> SLICE_X68Y189
driverPin=> chip/tile0/l15/l15/mshr/wmt_compare_op_s2[2]_i_6/O locDriver=> SLICE_X68Y185
delay=> 251
pinDriven=> chip/tile0/l15/l15/simplenocbuffer/wmt_write_op_s2[2]_i_1/I0 locDriven=> SLICE_X69Y189
driverPin=> chip/tile0/l15/l15/simplenocbuffer/lruarray_write_op_s2[0]_i_2/O locDriver=> SLICE_X69Y190
delay=> 113
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[0]_i_41/I2 locDriven=> SLICE_X81Y219
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[3]_i_60/O locDriver=> SLICE_X73Y216
delay=> 463
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[0]_i_58/I0 locDriven=> SLICE_X75Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[75][0]/Q locDriver=> SLICE_X79Y218
delay=> 218
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[10]_i_40/I4 locDriven=> SLICE_X79Y220
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[11]_i_67/O locDriver=> SLICE_X73Y218
delay=> 349
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[10]_i_57/I2 locDriven=> SLICE_X75Y217
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[11]_i_66/O locDriver=> SLICE_X73Y219
delay=> 706
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[11]_i_47/I0 locDriven=> SLICE_X78Y230
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[7][11]/Q locDriver=> SLICE_X79Y229
delay=> 190
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[11]_i_62/I4 locDriven=> SLICE_X74Y229
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[11]_i_67/O locDriver=> SLICE_X73Y218
delay=> 568
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[1]_i_39/I2 locDriven=> SLICE_X78Y223
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[3]_i_60/O locDriver=> SLICE_X73Y216
delay=> 559
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[1]_i_56/I0 locDriven=> SLICE_X77Y216
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[67][1]/Q locDriver=> SLICE_X76Y220
delay=> 302
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[2]_i_38/I4 locDriven=> SLICE_X79Y224
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[3]_i_61/O locDriver=> SLICE_X73Y218
delay=> 1310
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[2]_i_55/I2 locDriven=> SLICE_X73Y228
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[3]_i_60/O locDriver=> SLICE_X73Y216
delay=> 919
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[3]_i_38/I0 locDriven=> SLICE_X80Y223
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[27][3]/Q locDriver=> SLICE_X79Y223
delay=> 272
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[3]_i_54/I4 locDriven=> SLICE_X72Y223
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[3]_i_61/O locDriver=> SLICE_X73Y218
delay=> 605
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[4]_i_37/I2 locDriven=> SLICE_X82Y222
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[7]_i_61/O locDriver=> SLICE_X71Y218
delay=> 678
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[4]_i_54/I0 locDriven=> SLICE_X72Y220
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[91][4]/Q locDriver=> SLICE_X73Y222
delay=> 258
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[5]_i_36/I4 locDriven=> SLICE_X79Y225
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[7]_i_62/O locDriver=> SLICE_X69Y218
delay=> 656
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[5]_i_53/I2 locDriven=> SLICE_X73Y230
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[7]_i_61/O locDriver=> SLICE_X71Y218
delay=> 523
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[6]_i_36/I0 locDriven=> SLICE_X82Y224
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[19][6]/Q locDriver=> SLICE_X83Y224
delay=> 145
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[6]_i_52/I4 locDriven=> SLICE_X73Y222
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[7]_i_62/O locDriver=> SLICE_X69Y218
delay=> 776
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[7]_i_36/I2 locDriven=> SLICE_X76Y221
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[7]_i_61/O locDriver=> SLICE_X71Y218
delay=> 419
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[7]_i_53/I0 locDriven=> SLICE_X71Y221
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[83][7]/Q locDriver=> SLICE_X71Y221
delay=> 52
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[8]_i_34/I4 locDriven=> SLICE_X81Y227
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[11]_i_67/O locDriver=> SLICE_X73Y218
delay=> 1054
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[8]_i_51/I2 locDriven=> SLICE_X74Y224
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[11]_i_66/O locDriver=> SLICE_X73Y219
delay=> 465
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[9]_i_34/I0 locDriven=> SLICE_X76Y220
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[43][9]/Q locDriver=> SLICE_X77Y219
delay=> 141
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f[9]_i_50/I4 locDriven=> SLICE_X72Y216
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[11]_i_67/O locDriver=> SLICE_X73Y218
delay=> 177
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f_reg[0]_i_22/I1 locDriven=> SLICE_X71Y217
driverPin=> chip/tile0/l15/l15/wmc/data_out_f[0]_i_49/O locDriver=> SLICE_X71Y217
delay=> 0
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f_reg[10]_i_5/I1 locDriven=> SLICE_X76Y223
driverPin=> chip/tile0/l15/l15/wmc/data_out_f_reg[10]_i_15/O locDriver=> SLICE_X76Y223
delay=> 15
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f_reg[1]_i_10/I0 locDriven=> SLICE_X72Y221
driverPin=> chip/tile0/l15/l15/wmc/data_out_f_reg[1]_i_24/O locDriver=> SLICE_X72Y221
delay=> 15
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f_reg[2]_i_17/I0 locDriven=> SLICE_X79Y224
driverPin=> chip/tile0/l15/l15/wmc/data_out_f[2]_i_38/O locDriver=> SLICE_X79Y224
delay=> 0
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f_reg[3]_i_24/I0 locDriven=> SLICE_X72Y223
driverPin=> chip/tile0/l15/l15/wmc/data_out_f[3]_i_52/O locDriver=> SLICE_X72Y223
delay=> 0
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f_reg[4]_i_7/I0 locDriven=> SLICE_X83Y220
driverPin=> chip/tile0/l15/l15/wmc/data_out_f_reg[4]_i_18/O locDriver=> SLICE_X83Y220
delay=> 15
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f_reg[6]_i_11/S locDriven=> SLICE_X76Y215
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[11]_i_16/O locDriver=> SLICE_X70Y215
delay=> 660
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f_reg[7]_i_18/S locDriven=> SLICE_X82Y221
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[7]_i_28/O locDriver=> SLICE_X72Y217
delay=> 1043
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f_reg[8]_i_25/S locDriven=> SLICE_X74Y228
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[11]_i_33/O locDriver=> SLICE_X70Y214
delay=> 1013
pinDriven=> chip/tile0/l15/l15/wmc/data_out_f_reg[9]_i_8/S locDriven=> SLICE_X69Y219
driverPin=> chip/tile0/l15/l15/pipeline/data_out_f[11]_i_16/O locDriver=> SLICE_X70Y215
delay=> 320
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][0]_i_36__1/I1 locDriven=> SLICE_X70Y221
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[82][0]/Q locDriver=> SLICE_X70Y222
delay=> 54
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][0]_i_51__1/I5 locDriven=> SLICE_X77Y220
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[44][0]/Q locDriver=> SLICE_X77Y220
delay=> 53
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][10]_i_36/I0 locDriven=> SLICE_X70Y216
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[107][10]/Q locDriver=> SLICE_X71Y217
delay=> 143
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][10]_i_50/I4 locDriven=> SLICE_X76Y223
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[0]/Q locDriver=> SLICE_X70Y214
delay=> 965
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][11]_i_34/I1 locDriven=> SLICE_X71Y227
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[126][11]/Q locDriver=> SLICE_X71Y227
delay=> 54
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][11]_i_5/I3 locDriven=> SLICE_X74Y227
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[0][11]_i_9/O locDriver=> SLICE_X73Y231
delay=> 289
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][1]_i_29__1/I2 locDriven=> SLICE_X67Y220
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[1]/Q locDriver=> SLICE_X70Y215
delay=> 462
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][1]_i_44__1/I0 locDriven=> SLICE_X79Y215
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[51][1]/Q locDriver=> SLICE_X78Y215
delay=> 106
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][2]_i_1__2/I4 locDriven=> SLICE_X77Y225
driverPin=> chip/tile0/l15/l15/wmc/regfile[0][2]_i_3__1/O locDriver=> SLICE_X78Y227
delay=> 149
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][2]_i_42__1/I3 locDriven=> SLICE_X75Y228
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[73][2]/Q locDriver=> SLICE_X76Y228
delay=> 99
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][2]_i_59__1/I1 locDriven=> SLICE_X78Y229
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[14][2]/Q locDriver=> SLICE_X82Y230
delay=> 175
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][3]_i_41__1/I0 locDriven=> SLICE_X75Y214
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[71][3]/Q locDriver=> SLICE_X77Y217
delay=> 261
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][3]_i_57__1/I4 locDriven=> SLICE_X82Y220
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[0]/Q locDriver=> SLICE_X70Y214
delay=> 971
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][4]_i_3__0/I3 locDriven=> SLICE_X78Y221
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[0][4]_i_10__0/O locDriver=> SLICE_X83Y222
delay=> 291
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][4]_i_56__0/I1 locDriven=> SLICE_X83Y220
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[2][4]/Q locDriver=> SLICE_X83Y220
delay=> 51
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][5]_i_39__0/I0 locDriven=> SLICE_X73Y229
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[95][5]/Q locDriver=> SLICE_X72Y229
delay=> 106
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][5]_i_54__0/I4 locDriven=> SLICE_X79Y225
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[0]/Q locDriver=> SLICE_X70Y214
delay=> 848
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][6]_i_37__0/I3 locDriven=> SLICE_X72Y222
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[85][6]/Q locDriver=> SLICE_X71Y221
delay=> 249
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][6]_i_53__0/I1 locDriven=> SLICE_X83Y221
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[22][6]/Q locDriver=> SLICE_X82Y224
delay=> 392
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][7]_i_36__0/I0 locDriven=> SLICE_X71Y221
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[83][7]/Q locDriver=> SLICE_X71Y221
delay=> 154
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][7]_i_51__0/I4 locDriven=> SLICE_X76Y219
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[0]/Q locDriver=> SLICE_X70Y214
delay=> 917
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][8]_i_33/I3 locDriven=> SLICE_X76Y226
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[101][8]/Q locDriver=> SLICE_X75Y225
delay=> 417
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][8]_i_50/I1 locDriven=> SLICE_X83Y228
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[42][8]/Q locDriver=> SLICE_X83Y228
delay=> 46
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][9]_i_32/I0 locDriven=> SLICE_X72Y215
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[99][9]/Q locDriver=> SLICE_X69Y218
delay=> 244
pinDriven=> chip/tile0/l15/l15/wmc/regfile[0][9]_i_48/I4 locDriven=> SLICE_X76Y220
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[0]/Q locDriver=> SLICE_X70Y214
delay=> 663
pinDriven=> chip/tile0/l15/l15/wmc/regfile[102][11]_i_1/I0 locDriven=> SLICE_X75Y225
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[3]/Q locDriver=> SLICE_X72Y216
delay=> 512
pinDriven=> chip/tile0/l15/l15/wmc/regfile[10][11]_i_1/I4 locDriven=> SLICE_X77Y228
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[0]/Q locDriver=> SLICE_X70Y214
delay=> 1024
pinDriven=> chip/tile0/l15/l15/wmc/regfile[118][10]_i_1/I3 locDriven=> SLICE_X71Y220
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[0]/Q locDriver=> SLICE_X70Y214
delay=> 438
pinDriven=> chip/tile0/l15/l15/wmc/regfile[125][10]_i_1/I1 locDriven=> SLICE_X73Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[13][10]_i_2/O locDriver=> SLICE_X78Y218
delay=> 475
pinDriven=> chip/tile0/l15/l15/wmc/regfile[16][11]_i_1/I0 locDriven=> SLICE_X80Y225
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[5]_rep/Q locDriver=> SLICE_X72Y216
delay=> 892
pinDriven=> chip/tile0/l15/l15/wmc/regfile[22][10]_i_1/I5 locDriven=> SLICE_X80Y222
driverPin=> chip/tile0/l15/l15/wmc/regfile[22][10]_i_2/O locDriver=> SLICE_X78Y224
delay=> 167
pinDriven=> chip/tile0/l15/l15/wmc/regfile[29][11]_i_1/I5 locDriven=> SLICE_X81Y224
driverPin=> chip/tile0/l15/l15/wmc/regfile[29][11]_i_2/O locDriver=> SLICE_X81Y224
delay=> 45
pinDriven=> chip/tile0/l15/l15/wmc/regfile[36][10]_i_1/I0 locDriven=> SLICE_X74Y223
driverPin=> chip/tile0/g_ariane_core.core/i_sync/syncdata_reg[0]/Q locDriver=> SLICE_X72Y215
delay=> 431
pinDriven=> chip/tile0/l15/l15/wmc/regfile[41][11]_i_1/I4 locDriven=> SLICE_X80Y227
driverPin=> chip/tile0/l15/l15/wmc/write_valid_f_reg/Q locDriver=> SLICE_X73Y217
delay=> 616
pinDriven=> chip/tile0/l15/l15/wmc/regfile[49][10]_i_1/I1 locDriven=> SLICE_X78Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[49][10]_i_2/O locDriver=> SLICE_X77Y224
delay=> 204
pinDriven=> chip/tile0/l15/l15/wmc/regfile[56][10]_i_1/I0 locDriven=> SLICE_X78Y218
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[2]_rep/Q locDriver=> SLICE_X72Y216
delay=> 403
pinDriven=> chip/tile0/l15/l15/wmc/regfile[63][10]_i_1/I1 locDriven=> SLICE_X78Y218
driverPin=> chip/tile0/l15/l15/wmc/regfile[15][11]_i_2/O locDriver=> SLICE_X81Y224
delay=> 414
pinDriven=> chip/tile0/l15/l15/wmc/regfile[69][11]_i_2/I0 locDriven=> SLICE_X73Y227
driverPin=> chip/tile0/l15/l15/wmc/write_valid_f_reg/Q locDriver=> SLICE_X73Y217
delay=> 1158
pinDriven=> chip/tile0/l15/l15/wmc/regfile[75][11]_i_1/I0 locDriven=> SLICE_X75Y228
driverPin=> chip/tile0/l15/l15/wmc/regfile[71][11]_i_2/O locDriver=> SLICE_X72Y232
delay=> 308
pinDriven=> chip/tile0/l15/l15/wmc/regfile[81][11]_i_1/I1 locDriven=> SLICE_X72Y229
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[2]/Q locDriver=> SLICE_X70Y215
delay=> 941
pinDriven=> chip/tile0/l15/l15/wmc/regfile[89][10]_i_1/I5 locDriven=> SLICE_X73Y221
driverPin=> chip/tile0/l15/l15/wmc/write_valid_f_reg/Q locDriver=> SLICE_X73Y217
delay=> 660
pinDriven=> chip/tile0/l15/l15/wmc/regfile[96][11]_i_1/I1 locDriven=> SLICE_X74Y227
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[4]_rep/Q locDriver=> SLICE_X72Y215
delay=> 741
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[0][0]_i_21__1/I0 locDriven=> SLICE_X82Y217
driverPin=> chip/tile0/l15/l15/wmc/regfile[0][0]_i_46__1/O locDriver=> SLICE_X82Y217
delay=> 0
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[0][10]_i_29/I0 locDriven=> SLICE_X79Y220
driverPin=> chip/tile0/l15/l15/wmc/regfile[0][10]_i_60/O locDriver=> SLICE_X79Y220
delay=> 0
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[0][1]_i_11__1/S locDriven=> SLICE_X81Y220
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[3]_rep/Q locDriver=> SLICE_X72Y215
delay=> 849
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[0][2]_i_19__1/S locDriven=> SLICE_X75Y228
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[2]/Q locDriver=> SLICE_X70Y215
delay=> 1276
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[0][3]_i_27__1/S locDriven=> SLICE_X82Y220
driverPin=> chip/tile0/l15/l15/wmc/write_index_f_reg[2]_rep/Q locDriver=> SLICE_X72Y216
delay=> 641
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[0][5]_i_10__0/I1 locDriven=> SLICE_X79Y225
driverPin=> chip/tile0/l15/l15/wmc/regfile_reg[0][5]_i_25__0/O locDriver=> SLICE_X79Y225
delay=> 15
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[0][6]_i_18__0/I1 locDriven=> SLICE_X75Y213
driverPin=> chip/tile0/l15/l15/wmc/regfile[0][6]_i_41__0/O locDriver=> SLICE_X75Y213
delay=> 0
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[0][7]_i_26__0/I1 locDriven=> SLICE_X82Y221
driverPin=> chip/tile0/l15/l15/wmc/regfile[0][7]_i_57__0/O locDriver=> SLICE_X82Y221
delay=> 0
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[0][9]/CE locDriven=> SLICE_X84Y220
driverPin=> chip/tile0/l15/l15/wmc/regfile[0][10]_i_1/O locDriver=> SLICE_X80Y221
delay=> 289
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[100][4]/CE locDriven=> SLICE_X71Y218
driverPin=> chip/tile0/l15/l15/wmc/regfile[100][10]_i_1/O locDriver=> SLICE_X73Y220
delay=> 379
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[102][5]/CE locDriven=> SLICE_X75Y225
driverPin=> chip/tile0/l15/l15/wmc/regfile[102][11]_i_1/O locDriver=> SLICE_X75Y225
delay=> 169
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[104][6]/CE locDriven=> SLICE_X69Y215
driverPin=> chip/tile0/l15/l15/wmc/regfile[104][10]_i_1/O locDriver=> SLICE_X74Y220
delay=> 269
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[106][7]/CE locDriven=> SLICE_X69Y216
driverPin=> chip/tile0/l15/l15/wmc/regfile[106][10]_i_1/O locDriver=> SLICE_X72Y218
delay=> 426
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[108][8]/CE locDriven=> SLICE_X77Y225
driverPin=> chip/tile0/l15/l15/wmc/regfile[108][11]_i_1/O locDriver=> SLICE_X77Y225
delay=> 140
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[10][9]/CE locDriven=> SLICE_X79Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[10][10]_i_1/O locDriver=> SLICE_X81Y221
delay=> 520
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[112][0]/CE locDriven=> SLICE_X72Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[112][10]_i_1/O locDriver=> SLICE_X74Y220
delay=> 382
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[114][10]/CE locDriven=> SLICE_X72Y220
driverPin=> chip/tile0/l15/l15/wmc/regfile[114][10]_i_1/O locDriver=> SLICE_X72Y220
delay=> 177
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[116][11]/CE locDriven=> SLICE_X72Y225
driverPin=> chip/tile0/l15/l15/wmc/regfile[116][11]_i_1/O locDriver=> SLICE_X72Y225
delay=> 138
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[118][1]/CE locDriven=> SLICE_X73Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[118][10]_i_1/O locDriver=> SLICE_X71Y220
delay=> 493
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[11][2]/CE locDriven=> SLICE_X78Y231
driverPin=> chip/tile0/l15/l15/wmc/regfile[11][11]_i_1/O locDriver=> SLICE_X78Y231
delay=> 170
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[121][3]/CE locDriven=> SLICE_X72Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[121][10]_i_1/O locDriver=> SLICE_X72Y219
delay=> 402
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[123][4]/CE locDriven=> SLICE_X74Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[123][10]_i_1/O locDriver=> SLICE_X70Y220
delay=> 343
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[125][5]/CE locDriven=> SLICE_X73Y227
driverPin=> chip/tile0/l15/l15/wmc/regfile[125][11]_i_1/O locDriver=> SLICE_X73Y227
delay=> 136
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[127][6]/CE locDriven=> SLICE_X71Y220
driverPin=> chip/tile0/l15/l15/wmc/regfile[127][10]_i_1/O locDriver=> SLICE_X73Y219
delay=> 476
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[13][7]/CE locDriven=> SLICE_X83Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[13][10]_i_1/O locDriver=> SLICE_X79Y221
delay=> 477
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[15][8]/CE locDriven=> SLICE_X78Y229
driverPin=> chip/tile0/l15/l15/wmc/regfile[15][11]_i_1/O locDriver=> SLICE_X78Y227
delay=> 257
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[17][9]/CE locDriven=> SLICE_X81Y223
driverPin=> chip/tile0/l15/l15/wmc/regfile[17][10]_i_1/O locDriver=> SLICE_X80Y221
delay=> 189
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[1][0]/CE locDriven=> SLICE_X81Y220
driverPin=> chip/tile0/l15/l15/wmc/regfile[1][10]_i_1/O locDriver=> SLICE_X80Y221
delay=> 241
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[21][10]/CE locDriven=> SLICE_X83Y223
driverPin=> chip/tile0/l15/l15/wmc/regfile[21][10]_i_1/O locDriver=> SLICE_X78Y224
delay=> 303
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[23][11]/CE locDriven=> SLICE_X81Y224
driverPin=> chip/tile0/l15/l15/wmc/regfile[23][11]_i_1/O locDriver=> SLICE_X81Y224
delay=> 330
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[25][1]/CE locDriven=> SLICE_X79Y222
driverPin=> chip/tile0/l15/l15/wmc/regfile[25][10]_i_1/O locDriver=> SLICE_X78Y224
delay=> 331
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[27][2]/CE locDriven=> SLICE_X79Y225
driverPin=> chip/tile0/l15/l15/wmc/regfile[27][11]_i_1/O locDriver=> SLICE_X80Y225
delay=> 191
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[29][3]/CE locDriven=> SLICE_X80Y223
driverPin=> chip/tile0/l15/l15/wmc/regfile[29][10]_i_1/O locDriver=> SLICE_X79Y221
delay=> 249
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[30][4]/CE locDriven=> SLICE_X82Y224
driverPin=> chip/tile0/l15/l15/wmc/regfile[30][10]_i_1/O locDriver=> SLICE_X80Y222
delay=> 241
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[32][5]/CE locDriven=> SLICE_X79Y228
driverPin=> chip/tile0/l15/l15/wmc/regfile[32][11]_i_1/O locDriver=> SLICE_X79Y227
delay=> 223
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[34][6]/CE locDriven=> SLICE_X76Y223
driverPin=> chip/tile0/l15/l15/wmc/regfile[34][10]_i_1/O locDriver=> SLICE_X76Y222
delay=> 288
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[36][7]/CE locDriven=> SLICE_X77Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[36][10]_i_1/O locDriver=> SLICE_X74Y223
delay=> 308
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[38][8]/CE locDriven=> SLICE_X80Y228
driverPin=> chip/tile0/l15/l15/wmc/regfile[38][11]_i_1/O locDriver=> SLICE_X80Y228
delay=> 178
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[3][9]/CE locDriven=> SLICE_X79Y218
driverPin=> chip/tile0/l15/l15/wmc/regfile[3][10]_i_1/O locDriver=> SLICE_X78Y221
delay=> 320
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[42][0]/CE locDriven=> SLICE_X77Y222
driverPin=> chip/tile0/l15/l15/wmc/regfile[42][10]_i_1/O locDriver=> SLICE_X75Y221
delay=> 200
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[44][10]/CE locDriven=> SLICE_X76Y222
driverPin=> chip/tile0/l15/l15/wmc/regfile[44][10]_i_1/O locDriver=> SLICE_X77Y216
delay=> 404
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[46][11]/CE locDriven=> SLICE_X81Y229
driverPin=> chip/tile0/l15/l15/wmc/regfile[46][11]_i_1/O locDriver=> SLICE_X81Y229
delay=> 133
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[48][1]/CE locDriven=> SLICE_X79Y217
driverPin=> chip/tile0/l15/l15/wmc/regfile[48][10]_i_1/O locDriver=> SLICE_X79Y217
delay=> 133
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[4][2]/CE locDriven=> SLICE_X82Y230
driverPin=> chip/tile0/l15/l15/wmc/regfile[4][11]_i_1/O locDriver=> SLICE_X77Y228
delay=> 354
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[51][3]/CE locDriven=> SLICE_X78Y215
driverPin=> chip/tile0/l15/l15/wmc/regfile[51][10]_i_1/O locDriver=> SLICE_X77Y222
delay=> 386
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[53][4]/CE locDriven=> SLICE_X83Y217
driverPin=> chip/tile0/l15/l15/wmc/regfile[53][10]_i_1/O locDriver=> SLICE_X77Y221
delay=> 307
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[55][5]/CE locDriven=> SLICE_X83Y226
driverPin=> chip/tile0/l15/l15/wmc/regfile[55][11]_i_1/O locDriver=> SLICE_X81Y226
delay=> 376
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[57][6]/CE locDriven=> SLICE_X81Y217
driverPin=> chip/tile0/l15/l15/wmc/regfile[57][10]_i_1/O locDriver=> SLICE_X78Y219
delay=> 276
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[59][7]/CE locDriven=> SLICE_X82Y216
driverPin=> chip/tile0/l15/l15/wmc/regfile[59][10]_i_1/O locDriver=> SLICE_X78Y218
delay=> 259
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[60][8]/CE locDriven=> SLICE_X79Y227
driverPin=> chip/tile0/l15/l15/wmc/regfile[60][11]_i_1/O locDriver=> SLICE_X79Y227
delay=> 583
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[62][9]/CE locDriven=> SLICE_X82Y217
driverPin=> chip/tile0/l15/l15/wmc/regfile[62][10]_i_1/O locDriver=> SLICE_X78Y218
delay=> 294
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[65][0]/CE locDriven=> SLICE_X75Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[65][10]_i_1/O locDriver=> SLICE_X74Y223
delay=> 265
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[67][10]/CE locDriven=> SLICE_X75Y218
driverPin=> chip/tile0/l15/l15/wmc/regfile[67][10]_i_1/O locDriver=> SLICE_X74Y222
delay=> 582
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[69][11]/CE locDriven=> SLICE_X76Y228
driverPin=> chip/tile0/l15/l15/wmc/regfile[69][11]_i_1/O locDriver=> SLICE_X76Y227
delay=> 367
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[70][1]/CE locDriven=> SLICE_X74Y217
driverPin=> chip/tile0/l15/l15/wmc/regfile[70][10]_i_1/O locDriver=> SLICE_X73Y218
delay=> 220
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[72][2]/CE locDriven=> SLICE_X75Y231
driverPin=> chip/tile0/l15/l15/wmc/regfile[72][11]_i_1/O locDriver=> SLICE_X75Y231
delay=> 172
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[74][3]/CE locDriven=> SLICE_X74Y217
driverPin=> chip/tile0/l15/l15/wmc/regfile[74][10]_i_1/O locDriver=> SLICE_X73Y217
delay=> 417
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[76][4]/CE locDriven=> SLICE_X74Y216
driverPin=> chip/tile0/l15/l15/wmc/regfile[76][10]_i_1/O locDriver=> SLICE_X73Y217
delay=> 213
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[78][5]/CE locDriven=> SLICE_X75Y228
driverPin=> chip/tile0/l15/l15/wmc/regfile[78][11]_i_1/O locDriver=> SLICE_X75Y228
delay=> 167
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[7][6]/CE locDriven=> SLICE_X82Y220
driverPin=> chip/tile0/l15/l15/wmc/regfile[7][10]_i_1/O locDriver=> SLICE_X79Y221
delay=> 460
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[81][7]/CE locDriven=> SLICE_X74Y222
driverPin=> chip/tile0/l15/l15/wmc/regfile[81][10]_i_1/O locDriver=> SLICE_X74Y222
delay=> 141
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[83][8]/CE locDriven=> SLICE_X74Y228
driverPin=> chip/tile0/l15/l15/wmc/regfile[83][11]_i_1/O locDriver=> SLICE_X73Y230
delay=> 330
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[85][9]/CE locDriven=> SLICE_X72Y224
driverPin=> chip/tile0/l15/l15/wmc/regfile[85][10]_i_1/O locDriver=> SLICE_X74Y221
delay=> 239
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[88][0]/CE locDriven=> SLICE_X73Y222
driverPin=> chip/tile0/l15/l15/wmc/regfile[88][10]_i_1/O locDriver=> SLICE_X73Y224
delay=> 359
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[8][10]/CE locDriven=> SLICE_X79Y219
driverPin=> chip/tile0/l15/l15/wmc/regfile[8][10]_i_1/O locDriver=> SLICE_X81Y221
delay=> 313
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[91][11]/CE locDriven=> SLICE_X74Y228
driverPin=> chip/tile0/l15/l15/wmc/regfile[91][11]_i_1/O locDriver=> SLICE_X73Y229
delay=> 194
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[93][1]/CE locDriven=> SLICE_X71Y223
driverPin=> chip/tile0/l15/l15/wmc/regfile[93][10]_i_1/O locDriver=> SLICE_X71Y223
delay=> 145
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[95][2]/CE locDriven=> SLICE_X72Y229
driverPin=> chip/tile0/l15/l15/wmc/regfile[95][11]_i_1/O locDriver=> SLICE_X72Y229
delay=> 320
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[97][3]/CE locDriven=> SLICE_X68Y216
driverPin=> chip/tile0/l15/l15/wmc/regfile[97][10]_i_1/O locDriver=> SLICE_X72Y220
delay=> 386
pinDriven=> chip/tile0/l15/l15/wmc/regfile_reg[99][4]/CE locDriven=> SLICE_X69Y218
driverPin=> chip/tile0/l15/l15/wmc/regfile[99][10]_i_1/O locDriver=> SLICE_X72Y218
delay=> 190
pinDriven=> chip/tile0/l15/l15/wmc/write_data_f_reg[2]/CE locDriven=> SLICE_X74Y215
driverPin=> chip/tile0/l15/l15/pipeline/write_index_f[6]_i_1/O locDriver=> SLICE_X71Y194
delay=> 826
pinDriven=> chip/tile0/l2/dpath/tag_data_mask_in_S11__0/I1 locDriven=> SLICE_X71Y274
driverPin=> chip/tile0/l2/mshr_wrap/mshr_way_S2_f_reg[1]_i_1/O locDriver=> SLICE_X65Y262
delay=> 659
pinDriven=> chip/tile0/l2/config_regs/buf_mem_f[15][16]_i_12/I3 locDriven=> SLICE_X61Y286
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_34/O locDriver=> SLICE_X62Y284
delay=> 253
pinDriven=> chip/tile0/l2/config_regs/buf_mem_f[15][25]_i_13/I3 locDriven=> SLICE_X57Y287
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_34/O locDriver=> SLICE_X62Y284
delay=> 480
pinDriven=> chip/tile0/l2/config_regs/buf_mem_f[15][34]_i_16/I3 locDriven=> SLICE_X62Y288
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_34/O locDriver=> SLICE_X62Y284
delay=> 287
pinDriven=> chip/tile0/l2/config_regs/buf_mem_f[15][43]_i_15/I3 locDriven=> SLICE_X62Y289
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_34/O locDriver=> SLICE_X62Y284
delay=> 323
pinDriven=> chip/tile0/l2/config_regs/buf_mem_f[15][52]_i_15/I3 locDriven=> SLICE_X58Y290
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_34/O locDriver=> SLICE_X62Y284
delay=> 482
pinDriven=> chip/tile0/l2/config_regs/buf_mem_f[15][61]_i_12/I3 locDriven=> SLICE_X58Y291
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_34/O locDriver=> SLICE_X62Y284
delay=> 552
pinDriven=> chip/tile0/l2/config_regs/coreid_reg_f_reg[17]/CE locDriven=> SLICE_X60Y283
driverPin=> chip/tile0/l2/pipe1/buf_in/coreid_reg_f[33]_i_1/O locDriver=> SLICE_X64Y283
delay=> 230
pinDriven=> chip/tile0/l2/config_regs/coreid_reg_f_reg[3]/CE locDriven=> SLICE_X59Y277
driverPin=> chip/tile0/l2/pipe1/buf_in/coreid_reg_f[33]_i_1/O locDriver=> SLICE_X64Y283
delay=> 374
pinDriven=> chip/tile0/l2/config_regs/coreid_reg_f_reg[62]/CE locDriven=> SLICE_X57Y291
driverPin=> chip/tile0/l2/pipe1/buf_in/coreid_reg_f[33]_i_1/O locDriver=> SLICE_X64Y283
delay=> 465
pinDriven=> chip/tile0/l2/config_regs/ctrl_reg_f_reg[27]/CE locDriven=> SLICE_X58Y287
driverPin=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[63]_i_1/O locDriver=> SLICE_X61Y288
delay=> 301
pinDriven=> chip/tile0/l2/config_regs/ctrl_reg_f_reg[4]/CE locDriven=> SLICE_X61Y286
driverPin=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[63]_i_1/O locDriver=> SLICE_X61Y288
delay=> 238
pinDriven=> chip/tile0/l2/config_regs/error_status_reg_f_reg[14]/CE locDriven=> SLICE_X63Y285
driverPin=> chip/tile0/l2/pipe1/buf_in/error_status_reg_f[54]_i_1/O locDriver=> SLICE_X62Y287
delay=> 184
pinDriven=> chip/tile0/l2/config_regs/error_status_reg_f_reg[37]/CE locDriven=> SLICE_X66Y287
driverPin=> chip/tile0/l2/pipe1/buf_in/error_status_reg_f[54]_i_1/O locDriver=> SLICE_X62Y287
delay=> 202
pinDriven=> chip/tile0/l2/config_regs/error_status_reg_f_reg[5]/CE locDriven=> SLICE_X64Y284
driverPin=> chip/tile0/l2/pipe1/buf_in/error_status_reg_f[54]_i_1/O locDriver=> SLICE_X62Y287
delay=> 303
pinDriven=> chip/tile0/l2/config_regs/l2_access_counter_reg_f[24]_i_5/I2 locDriven=> SLICE_X60Y288
driverPin=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[28]_i_1/O locDriver=> SLICE_X70Y291
delay=> 929
pinDriven=> chip/tile0/l2/config_regs/l2_access_counter_reg_f[56]_i_7/I0 locDriven=> SLICE_X60Y292
driverPin=> chip/tile0/l2/config_regs/l2_access_counter_reg_f_reg[58]/Q locDriver=> SLICE_X60Y292
delay=> 49
pinDriven=> chip/tile0/l2/config_regs/l2_access_counter_reg_f_reg[16]_i_1/S[0] locDriven=> SLICE_X60Y287
driverPin=> chip/tile0/l2/config_regs/l2_access_counter_reg_f[16]_i_9/O locDriver=> SLICE_X60Y287
delay=> 2
pinDriven=> chip/tile0/l2/config_regs/l2_access_counter_reg_f_reg[32]_i_1/DI[0] locDriven=> SLICE_X60Y289
driverPin=> chip/tile0/l2/config_regs/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/config_regs/l2_access_counter_reg_f_reg[48]_i_1/DI[4] locDriven=> SLICE_X60Y291
driverPin=> chip/tile0/l2/config_regs/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/config_regs/l2_access_counter_reg_f_reg[6]/CE locDriven=> SLICE_X60Y285
driverPin=> chip/tile0/l2/pipe1/buf_in/l2_access_counter_reg_f[0]_i_2/O locDriver=> SLICE_X61Y288
delay=> 286
pinDriven=> chip/tile0/l2/config_regs/l2_miss_counter_reg_f[24]_i_6/I1 locDriven=> SLICE_X59Y288
driverPin=> chip/tile0/l2/config_regs/l2_miss_counter_inc_en_f_reg/Q locDriver=> SLICE_X60Y281
delay=> 284
pinDriven=> chip/tile0/l2/config_regs/l2_miss_counter_reg_f[56]_i_7/I2 locDriven=> SLICE_X59Y292
driverPin=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[58]_i_1/O locDriver=> SLICE_X68Y294
delay=> 631
pinDriven=> chip/tile0/l2/config_regs/l2_miss_counter_reg_f_reg[17]/CE locDriven=> SLICE_X59Y287
driverPin=> chip/tile0/l2/pipe1/buf_in/l2_miss_counter_reg_f[0]_i_2/O locDriver=> SLICE_X61Y288
delay=> 291
pinDriven=> chip/tile0/l2/config_regs/l2_miss_counter_reg_f_reg[32]_i_1/S[6] locDriven=> SLICE_X59Y289
driverPin=> chip/tile0/l2/config_regs/l2_miss_counter_reg_f[32]_i_3/O locDriver=> SLICE_X59Y289
delay=> 1
pinDriven=> chip/tile0/l2/config_regs/l2_miss_counter_reg_f_reg[48]_i_1/DI[2] locDriven=> SLICE_X59Y291
driverPin=> chip/tile0/l2/config_regs/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/config_regs/l2_miss_counter_reg_f_reg[6]/R locDriven=> SLICE_X59Y285
driverPin=> chip/tile0/l2/config_regs/l2_miss_counter_reg_f[0]_i_1/O locDriver=> SLICE_X61Y285
delay=> 265
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[10]/CE locDriven=> SLICE_X73Y308
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[132]/CE locDriven=> SLICE_X73Y303
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[25]/CE locDriven=> SLICE_X73Y305
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[48]/CE locDriven=> SLICE_X68Y305
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[70]/CE locDriven=> SLICE_X71Y305
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[93]/CE locDriven=> SLICE_X68Y309
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r[120]_i_1/I0 locDriven=> SLICE_X65Y314
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[120]/Q locDriver=> SLICE_X66Y314
delay=> 189
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r[20]_i_1/I1 locDriven=> SLICE_X57Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_3/DOUTBDOUT[20] locDriver=> RAMB36_X7Y63
delay=> 249
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r[50]_i_1/I2 locDriven=> SLICE_X53Y318
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X58Y303
delay=> 884
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r[81]_i_1/I0 locDriven=> SLICE_X52Y313
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[81]/Q locDriver=> SLICE_X54Y313
delay=> 199
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[108]/CE locDriven=> SLICE_X61Y314
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X65Y298
delay=> 278
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[130]/CE locDriven=> SLICE_X64Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X65Y298
delay=> 657
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[23]/CE locDriven=> SLICE_X58Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X65Y298
delay=> 696
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[46]/CE locDriven=> SLICE_X52Y319
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X65Y298
delay=> 1552
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[69]/CE locDriven=> SLICE_X55Y316
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X65Y298
delay=> 1310
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[91]/CE locDriven=> SLICE_X52Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X65Y298
delay=> 1922
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[113]/CE locDriven=> SLICE_X66Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[136]/CE locDriven=> SLICE_X66Y314
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[29]/CE locDriven=> SLICE_X59Y316
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[51]/CE locDriven=> SLICE_X55Y316
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[74]/CE locDriven=> SLICE_X54Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[97]/CE locDriven=> SLICE_X54Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[115]_i_1/I0 locDriven=> SLICE_X65Y313
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[115]/Q locDriver=> SLICE_X65Y313
delay=> 54
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[133]_i_1/I0 locDriven=> SLICE_X63Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[133]/Q locDriver=> SLICE_X66Y315
delay=> 167
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[21]_i_1/I0 locDriven=> SLICE_X57Y316
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[21]/Q locDriver=> SLICE_X59Y316
delay=> 200
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[3]_i_1/I0 locDriven=> SLICE_X58Y314
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[3]/Q locDriver=> SLICE_X57Y317
delay=> 195
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[58]_i_1/I0 locDriven=> SLICE_X52Y317
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[58]/Q locDriver=> SLICE_X53Y319
delay=> 447
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[76]_i_1/I0 locDriven=> SLICE_X51Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[76]/Q locDriver=> SLICE_X51Y312
delay=> 152
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[94]_i_1/I0 locDriven=> SLICE_X52Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[94]/Q locDriver=> SLICE_X54Y316
delay=> 290
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_0_i_23/I0 locDriven=> SLICE_X59Y315
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[13]/Q locDriver=> SLICE_X59Y315
delay=> 545
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_0_i_7/I0 locDriven=> SLICE_X60Y316
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[29]/Q locDriver=> SLICE_X59Y316
delay=> 177
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_12_i_25/I0 locDriven=> SLICE_X67Y312
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[115]/Q locDriver=> SLICE_X65Y313
delay=> 145
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_4_i_10/I0 locDriven=> SLICE_X55Y317
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[58]/Q locDriver=> SLICE_X53Y319
delay=> 279
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_4_i_29/I0 locDriven=> SLICE_X49Y317
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[39]/Q locDriver=> SLICE_X52Y319
delay=> 172
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_8_i_14/I0 locDriven=> SLICE_X54Y313
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[90]/Q locDriver=> SLICE_X54Y311
delay=> 117
pinDriven=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_8_i_32/I0 locDriven=> SLICE_X55Y314
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[72]/Q locDriver=> SLICE_X54Y312
delay=> 168
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/A_r_reg[5]/CE locDriven=> SLICE_X59Y324
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DIN_r_reg[25]/CE locDriven=> SLICE_X61Y319
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DIN_r_reg[48]/CE locDriven=> SLICE_X59Y319
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DOUT_r[13]_i_1/I1 locDriven=> SLICE_X58Y322
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_0/DOUTBDOUT[13] locDriver=> RAMB36_X7Y64
delay=> 341
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DOUT_r[43]_i_1/I2 locDriven=> SLICE_X58Y325
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/rw_conflict_r_reg/Q locDriver=> SLICE_X59Y302
delay=> 800
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DOUT_r_reg[14]/CE locDriven=> SLICE_X58Y322
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ren_r_reg/Q locDriver=> SLICE_X62Y298
delay=> 661
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DOUT_r_reg[37]/CE locDriven=> SLICE_X58Y323
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ren_r_reg/Q locDriver=> SLICE_X62Y298
delay=> 983
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DOUT_r_reg[5]/CE locDriven=> SLICE_X58Y319
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ren_r_reg/Q locDriver=> SLICE_X62Y298
delay=> 1083
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/bram_data_in_r_reg[24]/CE locDriven=> SLICE_X59Y320
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/bram_data_in_r_reg[47]/CE locDriven=> SLICE_X58Y323
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[10]_i_1/I4 locDriven=> SLICE_X57Y321
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ren_r_reg/Q locDriver=> SLICE_X62Y298
delay=> 853
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[29]_i_1/I4 locDriven=> SLICE_X56Y320
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ren_r_reg/Q locDriver=> SLICE_X62Y298
delay=> 1002
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[47]_i_1/I4 locDriven=> SLICE_X57Y323
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ren_r_reg/Q locDriver=> SLICE_X62Y298
delay=> 672
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[7]_i_1/I4 locDriven=> SLICE_X57Y320
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ren_r_reg/Q locDriver=> SLICE_X62Y298
delay=> 703
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_0_i_29/I4 locDriven=> SLICE_X60Y321
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DIN_r_reg[14]/Q locDriver=> SLICE_X60Y321
delay=> 46
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_0_i_59/I0 locDriven=> SLICE_X59Y301
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/A_r_reg[0]/Q locDriver=> SLICE_X57Y323
delay=> 676
pinDriven=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_1_i_27/I3 locDriven=> SLICE_X59Y323
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/BW_r_reg[63]/Q locDriver=> SLICE_X59Y319
delay=> 199
pinDriven=> chip/tile0/l2/mshr_wrap/DIN_r[46]_i_9/I3 locDriven=> SLICE_X69Y239
driverPin=> chip/tile0/l2/mshr_wrap/counter_mem_f_reg[5][0]/Q locDriver=> SLICE_X68Y239
delay=> 167
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f[10]_i_5/I0 locDriven=> SLICE_X71Y252
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[5][10]/Q locDriver=> SLICE_X69Y252
delay=> 120
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f[14]_i_2__0/I1 locDriven=> SLICE_X66Y259
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][14]/Q locDriver=> SLICE_X67Y258
delay=> 140
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f[17]_i_6/I5 locDriven=> SLICE_X72Y261
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][17]/Q locDriver=> SLICE_X70Y261
delay=> 150
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f[22]_i_2/I3 locDriven=> SLICE_X68Y260
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[5][22]/Q locDriver=> SLICE_X68Y260
delay=> 49
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f[25]_i_6/I2 locDriven=> SLICE_X66Y262
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[0][25]/Q locDriver=> SLICE_X66Y263
delay=> 355
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f[29]_i_6/I0 locDriven=> SLICE_X66Y261
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[1][29]/Q locDriver=> SLICE_X65Y262
delay=> 166
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f[33]_i_2/I3 locDriven=> SLICE_X68Y262
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[5][33]/Q locDriver=> SLICE_X64Y263
delay=> 242
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f[36]_i_3__0/I1 locDriven=> SLICE_X69Y262
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[2][36]/Q locDriver=> SLICE_X68Y261
delay=> 193
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f[39]_i_14/I5 locDriven=> SLICE_X69Y261
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[2][39]/Q locDriver=> SLICE_X69Y260
delay=> 106
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f[8]_i_5/I2 locDriven=> SLICE_X69Y255
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[0][8]/Q locDriver=> SLICE_X68Y255
delay=> 116
pinDriven=> chip/tile0/l2/mshr_wrap/addr_S2_f_reg[33]_i_2/S locDriven=> SLICE_X67Y261
driverPin=> chip/tile0/l2/mshr_wrap/l2_miss_S2_f[0]_i_3/O locDriver=> SLICE_X69Y246
delay=> 460
pinDriven=> chip/tile0/l2/mshr_wrap/counter_mem_f[0][2]_i_1/I4 locDriven=> SLICE_X70Y241
driverPin=> chip/tile0/l2/mshr_wrap/counter_mem_f[6][2]_i_2/O locDriver=> SLICE_X69Y238
delay=> 288
pinDriven=> chip/tile0/l2/mshr_wrap/counter_mem_f[2][5]_i_2/I1 locDriven=> SLICE_X70Y241
driverPin=> chip/tile0/l2/pipe2/ctrl/counter_mem_f[6][5]_i_4/O locDriver=> SLICE_X68Y272
delay=> 575
pinDriven=> chip/tile0/l2/mshr_wrap/counter_mem_f[5][3]_i_1/I0 locDriven=> SLICE_X70Y239
driverPin=> chip/tile0/l2/mshr_wrap/counter_mem_f[6][3]_i_2/O locDriver=> SLICE_X68Y240
delay=> 208
pinDriven=> chip/tile0/l2/mshr_wrap/counter_mem_f[6][4]_i_4/I3 locDriven=> SLICE_X69Y239
driverPin=> chip/tile0/l2/mshr_wrap/counter_mem_f_reg[1][4]/Q locDriver=> SLICE_X68Y240
delay=> 326
pinDriven=> chip/tile0/l2/mshr_wrap/counter_mem_f_reg[0][0]/R locDriven=> SLICE_X71Y238
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 966
pinDriven=> chip/tile0/l2/mshr_wrap/counter_mem_f_reg[4][1]/R locDriven=> SLICE_X69Y238
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 984
pinDriven=> chip/tile0/l2/mshr_wrap/counter_mem_f_reg[7][5]/R locDriven=> SLICE_X69Y241
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 890
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][15]_i_3/I3 locDriven=> SLICE_X70Y261
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[1][15]/Q locDriver=> SLICE_X69Y262
delay=> 217
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][22]_i_4/I1 locDriven=> SLICE_X67Y260
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][22]/Q locDriver=> SLICE_X67Y260
delay=> 103
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][2]_i_4/I5 locDriven=> SLICE_X66Y247
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[4][2]/Q locDriver=> SLICE_X66Y247
delay=> 48
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][38]_i_3/I3 locDriven=> SLICE_X63Y260
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[1][38]/Q locDriver=> SLICE_X69Y262
delay=> 443
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][45]_i_4/I1 locDriven=> SLICE_X66Y247
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][45]/Q locDriver=> SLICE_X66Y247
delay=> 379
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][52]_i_4/I5 locDriven=> SLICE_X64Y258
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[4][52]/Q locDriver=> SLICE_X66Y259
delay=> 583
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][60]_i_2/I3 locDriven=> SLICE_X68Y243
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[5][60]/Q locDriver=> SLICE_X72Y244
delay=> 213
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][68]_i_4/I1 locDriven=> SLICE_X67Y256
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][68]/Q locDriver=> SLICE_X65Y254
delay=> 301
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][75]_i_4/I5 locDriven=> SLICE_X66Y250
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[4][75]/Q locDriver=> SLICE_X66Y249
delay=> 100
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][83]_i_3/I3 locDriven=> SLICE_X66Y251
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[1][83]/Q locDriver=> SLICE_X65Y251
delay=> 106
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f[6][90]_i_4/I1 locDriven=> SLICE_X67Y250
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][90]/Q locDriver=> SLICE_X65Y251
delay=> 431
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[0][20]/R locDriven=> SLICE_X67Y259
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 860
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[0][43]/R locDriven=> SLICE_X66Y249
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 864
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[0][66]/R locDriven=> SLICE_X65Y255
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 860
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[0][89]/R locDriven=> SLICE_X65Y253
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 861
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[1][25]/R locDriven=> SLICE_X65Y263
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 853
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[1][48]/R locDriven=> SLICE_X66Y245
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 865
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[1][70]/R locDriven=> SLICE_X66Y248
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 874
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[1][9]/R locDriven=> SLICE_X68Y254
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 859
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[2][2]/R locDriven=> SLICE_X64Y247
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 863
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[2][52]/R locDriven=> SLICE_X66Y259
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 857
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[2][75]/R locDriven=> SLICE_X64Y251
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 861
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[3][121]/R locDriven=> SLICE_X66Y261
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 865
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[3][34]/R locDriven=> SLICE_X66Y260
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 856
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[3][57]/R locDriven=> SLICE_X69Y242
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 882
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[3][7]/R locDriven=> SLICE_X66Y254
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 861
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[4][16]/R locDriven=> SLICE_X66Y262
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 864
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[4][39]/R locDriven=> SLICE_X69Y260
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 870
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[4][61]/R locDriven=> SLICE_X72Y242
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 871
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[4][84]/R locDriven=> SLICE_X66Y254
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 871
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[5][20]/R locDriven=> SLICE_X68Y260
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 863
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[5][43]/R locDriven=> SLICE_X66Y249
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 864
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[5][66]/R locDriven=> SLICE_X66Y255
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 861
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[5][89]/R locDriven=> SLICE_X65Y252
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 863
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][18]_i_2/I1 locDriven=> SLICE_X67Y259
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f[6][18]_i_4/O locDriver=> SLICE_X67Y259
delay=> 0
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][31]/C locDriven=> SLICE_X67Y260
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1575
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][44]/D locDriven=> SLICE_X67Y246
driverPin=> chip/tile0/l2/pipe1/ctrl/data_mem_f[6][44]_i_1/O locDriver=> SLICE_X65Y246
delay=> 344
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][5]/CE locDriven=> SLICE_X65Y247
driverPin=> chip/tile0/l2/pipe2/dpath/data_mem_f[6][121]_i_1/O locDriver=> SLICE_X62Y240
delay=> 694
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][73]/D locDriven=> SLICE_X67Y246
driverPin=> chip/tile0/l2/pipe1/ctrl/data_mem_f[6][73]_i_1/O locDriver=> SLICE_X65Y247
delay=> 237
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[6][86]_i_2/I0 locDriven=> SLICE_X67Y253
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f[6][86]_i_3/O locDriver=> SLICE_X67Y253
delay=> 0
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[7][17]/CE locDriven=> SLICE_X68Y264
driverPin=> chip/tile0/l2/pipe2/dpath/data_mem_f[7][121]_i_1/O locDriver=> SLICE_X67Y243
delay=> 1626
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[7][3]/CE locDriven=> SLICE_X65Y247
driverPin=> chip/tile0/l2/pipe2/dpath/data_mem_f[7][121]_i_1/O locDriver=> SLICE_X67Y243
delay=> 600
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[7][62]/CE locDriven=> SLICE_X66Y252
driverPin=> chip/tile0/l2/pipe2/dpath/data_mem_f[7][121]_i_1/O locDriver=> SLICE_X67Y243
delay=> 577
pinDriven=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[7][85]/CE locDriven=> SLICE_X66Y252
driverPin=> chip/tile0/l2/pipe2/dpath/data_mem_f[7][121]_i_1/O locDriver=> SLICE_X67Y243
delay=> 577
pinDriven=> chip/tile0/l2/mshr_wrap/header_rd_ptr_f[2]_i_29/I0 locDriven=> SLICE_X69Y246
driverPin=> chip/tile0/l2/mshr_wrap/header_rd_ptr_f[2]_i_43/O locDriver=> SLICE_X68Y246
delay=> 129
pinDriven=> chip/tile0/l2/mshr_wrap/l2_miss_S2_f[0]_i_3/I3 locDriven=> SLICE_X69Y246
driverPin=> chip/tile0/l2/mshr_wrap/state_mem_f_reg[6][0]/Q locDriver=> SLICE_X67Y243
delay=> 364
pinDriven=> chip/tile0/l2/mshr_wrap/msg_type_S2_f[3]_i_16/I3 locDriven=> SLICE_X67Y244
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[3][57]/Q locDriver=> SLICE_X69Y242
delay=> 249
pinDriven=> chip/tile0/l2/mshr_wrap/mshr_empty_index_buf_S4_f[0]_i_3/I0 locDriven=> SLICE_X68Y244
driverPin=> chip/tile0/l2/mshr_wrap/state_mem_f_reg[6][0]/Q locDriver=> SLICE_X67Y243
delay=> 284
pinDriven=> chip/tile0/l2/mshr_wrap/mshrid_S2_f[2]_i_5/I3 locDriven=> SLICE_X71Y246
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[7][44]/Q locDriver=> SLICE_X67Y245
delay=> 281
pinDriven=> chip/tile0/l2/mshr_wrap/recycled_S2_f_i_2/I0 locDriven=> SLICE_X64Y260
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[5][120]/Q locDriver=> SLICE_X65Y262
delay=> 148
pinDriven=> chip/tile0/l2/mshr_wrap/src_chipid_S2_f[12]_i_6/I4 locDriven=> SLICE_X66Y250
driverPin=> chip/tile0/l2/mshr_wrap/cache_type_S2_f[0]_i_7/O locDriver=> SLICE_X65Y252
delay=> 367
pinDriven=> chip/tile0/l2/mshr_wrap/src_chipid_S2_f[7]_i_6/I2 locDriven=> SLICE_X67Y248
driverPin=> chip/tile0/l2/mshr_wrap/recycled_S2_f_i_3/O locDriver=> SLICE_X72Y246
delay=> 588
pinDriven=> chip/tile0/l2/mshr_wrap/src_x_S2_f[2]_i_5/I3 locDriven=> SLICE_X66Y253
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[3][79]/Q locDriver=> SLICE_X64Y253
delay=> 640
pinDriven=> chip/tile0/l2/mshr_wrap/src_x_S2_f_reg[7]_i_2/I1 locDriven=> SLICE_X66Y253
driverPin=> chip/tile0/l2/mshr_wrap/src_x_S2_f[7]_i_6/O locDriver=> SLICE_X66Y253
delay=> 0
pinDriven=> chip/tile0/l2/mshr_wrap/src_y_S2_f[7]_i_5/I2 locDriven=> SLICE_X65Y258
driverPin=> chip/tile0/l2/mshr_wrap/recycled_S2_f_i_3/O locDriver=> SLICE_X72Y246
delay=> 901
pinDriven=> chip/tile0/l2/mshr_wrap/state_mem_f[1][1]_i_8/I2 locDriven=> SLICE_X72Y244
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[1][61]/Q locDriver=> SLICE_X72Y242
delay=> 107
pinDriven=> chip/tile0/l2/mshr_wrap/state_mem_f[4][1]_i_7/I3 locDriven=> SLICE_X69Y244
driverPin=> chip/tile0/l2/mshr_wrap/state_mem_f_reg[4][0]/Q locDriver=> SLICE_X72Y245
delay=> 201
pinDriven=> chip/tile0/l2/mshr_wrap/state_mem_f[6][1]_i_19/I4 locDriven=> SLICE_X70Y243
driverPin=> chip/tile0/l2/pipe1/buf_in/state_mem_f[5][1]_i_9/O locDriver=> SLICE_X70Y249
delay=> 216
pinDriven=> chip/tile0/l2/mshr_wrap/state_mem_f[7][1]_i_5/I5 locDriven=> SLICE_X70Y244
driverPin=> chip/tile0/l2/mshr_wrap/state_mem_f[6][1]_i_25/O locDriver=> SLICE_X70Y242
delay=> 380
pinDriven=> chip/tile0/l2/mshr_wrap/tag_data_mask_in_S11__4_i_1/I2 locDriven=> SLICE_X70Y268
driverPin=> chip/tile0/l2/mshr_wrap/msg_from_mshr_S2_f_i_1/O locDriver=> SLICE_X69Y246
delay=> 822
pinDriven=> chip/tile0/l2/mshr_wrap/wbg_counter_f_reg[2]_i_4/I1 locDriven=> SLICE_X72Y243
driverPin=> chip/tile0/l2/mshr_wrap/wbg_counter_f[2]_i_13/O locDriver=> SLICE_X72Y243
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r[113]_i_23/I3 locDriven=> SLICE_X65Y299
driverPin=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[41]_i_1/O locDriver=> SLICE_X68Y297
delay=> 330
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r[120]_i_27/I1 locDriven=> SLICE_X65Y302
driverPin=> chip/tile0/l2/pipe1/ctrl/data_size_S2_f_reg[2]/Q locDriver=> SLICE_X66Y283
delay=> 846
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r[124]_i_18/I1 locDriven=> SLICE_X62Y307
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[135]_i_9/O locDriver=> SLICE_X61Y305
delay=> 372
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r[127]_i_51/I1 locDriven=> SLICE_X64Y301
driverPin=> chip/tile0/l2/pipe1/ctrl/data_size_S2_f_reg[2]/Q locDriver=> SLICE_X66Y283
delay=> 835
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r[17]_i_1__7/I4 locDriven=> SLICE_X70Y309
driverPin=> chip/tile0/l2/pipe2/ctrl/valid_S2_f_reg/Q locDriver=> SLICE_X69Y271
delay=> 1122
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r[31]_i_1__5/I2 locDriven=> SLICE_X68Y308
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[31]_i_2__0/O locDriver=> SLICE_X73Y307
delay=> 212
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r[46]_i_1__5/I0 locDriven=> SLICE_X71Y304
driverPin=> chip/tile0/l2/pipe1/buf_in/state_data_in_S3_f[46]_i_1/O locDriver=> SLICE_X68Y297
delay=> 589
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r[65]_i_1__1/I4 locDriven=> SLICE_X74Y306
driverPin=> chip/tile0/l2/pipe2/ctrl/valid_S2_f_reg/Q locDriver=> SLICE_X69Y271
delay=> 1471
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r[81]_i_1__3/I4 locDriven=> SLICE_X73Y305
driverPin=> chip/tile0/l2/pipe2/ctrl/valid_S2_f_reg/Q locDriver=> SLICE_X69Y271
delay=> 1350
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r[9]_i_2__2/I1 locDriven=> SLICE_X57Y305
driverPin=> chip/tile0/l2/pipe1/ctrl/special_addr_type_S2_f_reg_rep__1/Q locDriver=> SLICE_X67Y286
delay=> 959
pinDriven=> chip/tile0/l2/pipe1/buf_in/DIN_r_reg[135]_i_50/DI[0] locDriven=> SLICE_X67Y307
driverPin=> chip/tile0/l2/pipe1/buf_in/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/buf_in/addr_S2_f[14]_i_6/I5 locDriven=> SLICE_X72Y253
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[1][30]/Q locDriver=> SLICE_X72Y253
delay=> 52
pinDriven=> chip/tile0/l2/pipe1/buf_in/addr_S2_f[20]_i_4/I2 locDriven=> SLICE_X71Y253
driverPin=> chip/tile0/l2/pipe1/buf_in/header_rd_ptr_f_reg[1]/Q locDriver=> SLICE_X73Y258
delay=> 351
pinDriven=> chip/tile0/l2/pipe1/buf_in/addr_S2_f[26]_i_4/I0 locDriven=> SLICE_X65Y258
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[4][42]/Q locDriver=> SLICE_X68Y257
delay=> 196
pinDriven=> chip/tile0/l2/pipe1/buf_in/addr_S2_f[32]_i_3/I4 locDriven=> SLICE_X68Y255
driverPin=> chip/tile0/l2/pipe1/buf_in/header_rd_ptr_f_reg[0]/Q locDriver=> SLICE_X73Y258
delay=> 467
pinDriven=> chip/tile0/l2/pipe1/buf_in/addr_S2_f[36]_i_9/I4 locDriven=> SLICE_X70Y257
driverPin=> chip/tile0/l2/pipe1/buf_in/header_rd_ptr_f_reg[0]/Q locDriver=> SLICE_X73Y258
delay=> 266
pinDriven=> chip/tile0/l2/pipe1/buf_in/addr_S2_f[39]_i_3/I4 locDriven=> SLICE_X67Y284
driverPin=> chip/tile0/l2/pipe1/buf_in/addr_S2_f[39]_i_8/O locDriver=> SLICE_X67Y284
delay=> 207
pinDriven=> chip/tile0/l2/pipe1/buf_in/addr_S2_f_reg[9]_i_3/I0 locDriven=> SLICE_X73Y250
driverPin=> chip/tile0/l2/pipe1/buf_in/addr_S2_f[9]_i_6/O locDriver=> SLICE_X73Y250
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/buf_in/coreid_reg_f[31]_i_1/I1 locDriven=> SLICE_X61Y288
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_replica/Q locDriver=> SLICE_X85Y295
delay=> 1305
pinDriven=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[23]_i_1/I3 locDriven=> SLICE_X70Y291
driverPin=> chip/tile0/l2/pipe1/buf_in/data_rd_ptr_f_reg[1]/Q locDriver=> SLICE_X70Y292
delay=> 270
pinDriven=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[43]_i_1/I1 locDriven=> SLICE_X68Y299
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[3][43]/Q locDriver=> SLICE_X69Y294
delay=> 255
pinDriven=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[63]_i_5/I3 locDriven=> SLICE_X67Y281
driverPin=> chip/tile0/l2/pipe1/buf_in/special_addr_type_S2_f_i_5/O locDriver=> SLICE_X65Y277
delay=> 229
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][11]_i_2/I1 locDriven=> SLICE_X69Y287
driverPin=> chip/tile0/l2/pipe1/buf_in/data_wr_ptr_f_reg[1]/Q locDriver=> SLICE_X70Y292
delay=> 289
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][19]_i_2/I5 locDriven=> SLICE_X68Y288
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[3][19]/Q locDriver=> SLICE_X69Y289
delay=> 140
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][27]_i_1/I3 locDriven=> SLICE_X71Y290
driverPin=> chip/tile0/cgni_blk1/data/storage_data_f_reg_0_3_14_27/RAMG_D1/O locDriver=> SLICE_X71Y242
delay=> 710
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][34]_i_2/I1 locDriven=> SLICE_X69Y293
driverPin=> chip/tile0/l2/pipe1/buf_in/data_wr_ptr_f_reg[1]/Q locDriver=> SLICE_X70Y292
delay=> 394
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][41]_i_2/I5 locDriven=> SLICE_X69Y295
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[3][41]/Q locDriver=> SLICE_X69Y295
delay=> 50
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][4]_i_1/I3 locDriven=> SLICE_X69Y288
driverPin=> chip/tile0/cgni_blk1/data/storage_data_f_reg_0_3_0_13/RAMC/O locDriver=> SLICE_X71Y244
delay=> 654
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][57]_i_2/I1 locDriven=> SLICE_X69Y294
driverPin=> chip/tile0/l2/pipe1/buf_in/data_wr_ptr_f_reg[1]/Q locDriver=> SLICE_X70Y292
delay=> 531
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][6]_i_2/I3 locDriven=> SLICE_X70Y287
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[0][6]/Q locDriver=> SLICE_X70Y287
delay=> 208
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[0][22]/CE locDriven=> SLICE_X69Y289
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[0][63]_i_1/O locDriver=> SLICE_X70Y291
delay=> 292
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[0][45]/CE locDriven=> SLICE_X70Y298
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[0][63]_i_1/O locDriver=> SLICE_X70Y291
delay=> 641
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[1][0]/CE locDriven=> SLICE_X68Y286
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][63]_i_1/O locDriver=> SLICE_X72Y291
delay=> 469
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[1][32]/CE locDriven=> SLICE_X72Y295
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][63]_i_1/O locDriver=> SLICE_X72Y291
delay=> 659
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[1][55]/CE locDriven=> SLICE_X69Y297
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[1][63]_i_1/O locDriver=> SLICE_X72Y291
delay=> 754
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[2][1]/CE locDriven=> SLICE_X70Y289
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[2][63]_i_1/O locDriver=> SLICE_X71Y291
delay=> 263
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[2][42]/CE locDriven=> SLICE_X68Y299
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[2][63]_i_1/O locDriver=> SLICE_X71Y291
delay=> 551
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[2][7]/CE locDriven=> SLICE_X69Y287
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[2][63]_i_1/O locDriver=> SLICE_X71Y291
delay=> 428
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[3][2]/CE locDriven=> SLICE_X72Y288
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[3][63]_i_1/O locDriver=> SLICE_X68Y289
delay=> 266
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[3][52]/CE locDriven=> SLICE_X69Y296
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f[3][63]_i_1/O locDriver=> SLICE_X68Y289
delay=> 589
pinDriven=> chip/tile0/l2/pipe1/buf_in/data_size_S2_f[0]_i_4/I3 locDriven=> SLICE_X69Y249
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[2][8]/Q locDriver=> SLICE_X69Y250
delay=> 179
pinDriven=> chip/tile0/l2/pipe1/buf_in/error_status_reg_f[18]_i_1/I1 locDriven=> SLICE_X63Y286
driverPin=> chip/tile0/l2/pipe1/buf_in/addr_S2_f[32]_i_1/O locDriver=> SLICE_X68Y264
delay=> 806
pinDriven=> chip/tile0/l2/pipe1/buf_in/error_status_reg_f[35]_i_1/I4 locDriven=> SLICE_X64Y288
driverPin=> chip/tile0/l2/pipe1/dpath/addr_S4_f_reg[20]/Q locDriver=> SLICE_X65Y268
delay=> 410
pinDriven=> chip/tile0/l2/pipe1/buf_in/error_status_reg_f[53]_i_1/I4 locDriven=> SLICE_X64Y290
driverPin=> chip/tile0/l2/pipe1/dpath/addr_S4_f_reg[38]/Q locDriver=> SLICE_X65Y268
delay=> 503
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[3][63]_i_1/I1 locDriven=> SLICE_X75Y249
driverPin=> chip/tile0/l2/pipe1/buf_in/header_wr_ptr_f_reg[0]/Q locDriver=> SLICE_X73Y247
delay=> 304
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][15]_i_1/I2 locDriven=> SLICE_X71Y248
driverPin=> chip/tile0/l2/pipe1/buf_in/header_wr_ptr_f[2]_i_1/O locDriver=> SLICE_X69Y268
delay=> 942
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][20]_i_3/I0 locDriven=> SLICE_X68Y254
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[3][20]/Q locDriver=> SLICE_X66Y253
delay=> 387
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][26]_i_1/I4 locDriven=> SLICE_X72Y249
driverPin=> chip/tile0/l2/pipe1/buf_in/header_wr_ptr_f_reg[2]/Q locDriver=> SLICE_X74Y248
delay=> 268
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][31]_i_3/I2 locDriven=> SLICE_X72Y252
driverPin=> chip/tile0/l2/pipe1/buf_in/header_wr_ptr_f_reg[1]/Q locDriver=> SLICE_X73Y247
delay=> 305
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][37]_i_2/I0 locDriven=> SLICE_X72Y255
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[7][37]/Q locDriver=> SLICE_X71Y256
delay=> 161
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][42]_i_3/I4 locDriven=> SLICE_X68Y256
driverPin=> chip/tile0/l2/pipe1/buf_in/header_wr_ptr_f_reg[0]/Q locDriver=> SLICE_X73Y247
delay=> 475
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][48]_i_2/I2 locDriven=> SLICE_X68Y255
driverPin=> chip/tile0/l2/pipe1/buf_in/header_wr_ptr_f_reg[1]/Q locDriver=> SLICE_X73Y247
delay=> 693
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][54]_i_1/I0 locDriven=> SLICE_X69Y257
driverPin=> chip/tile0/cgni_blk1/data/storage_data_f_reg_0_3_42_55/RAMG/O locDriver=> SLICE_X71Y245
delay=> 370
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][59]_i_2/I4 locDriven=> SLICE_X73Y249
driverPin=> chip/tile0/l2/pipe1/buf_in/header_wr_ptr_f_reg[0]/Q locDriver=> SLICE_X73Y247
delay=> 240
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][6]_i_3/I5 locDriven=> SLICE_X68Y248
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[0][6]/Q locDriver=> SLICE_X68Y248
delay=> 51
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[0][20]/D locDriven=> SLICE_X68Y255
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][20]_i_1/O locDriver=> SLICE_X68Y254
delay=> 353
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[0][45]/D locDriven=> SLICE_X71Y255
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][45]_i_1/O locDriver=> SLICE_X70Y258
delay=> 294
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[1][12]/D locDriven=> SLICE_X70Y247
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][12]_i_1/O locDriver=> SLICE_X72Y248
delay=> 205
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[1][37]/D locDriven=> SLICE_X72Y255
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][37]_i_1/O locDriver=> SLICE_X72Y255
delay=> 233
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[1][62]/D locDriven=> SLICE_X68Y249
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][62]_i_1/O locDriver=> SLICE_X70Y250
delay=> 693
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[2][29]/D locDriven=> SLICE_X72Y252
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][29]_i_1/O locDriver=> SLICE_X72Y250
delay=> 351
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[2][54]/D locDriven=> SLICE_X68Y256
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][54]_i_1/O locDriver=> SLICE_X69Y257
delay=> 882
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[3][21]/D locDriven=> SLICE_X69Y248
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][21]_i_1/O locDriver=> SLICE_X71Y249
delay=> 445
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[3][46]/D locDriven=> SLICE_X67Y253
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][46]_i_1/O locDriver=> SLICE_X68Y252
delay=> 229
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[4][13]/D locDriven=> SLICE_X72Y249
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][13]_i_1/O locDriver=> SLICE_X75Y248
delay=> 379
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[4][38]/D locDriven=> SLICE_X70Y255
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][38]_i_1/O locDriver=> SLICE_X74Y255
delay=> 221
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[4][63]/D locDriven=> SLICE_X72Y249
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][63]_i_2/O locDriver=> SLICE_X73Y247
delay=> 272
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[5][30]/D locDriven=> SLICE_X73Y253
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][30]_i_1/O locDriver=> SLICE_X73Y253
delay=> 269
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[5][55]/D locDriven=> SLICE_X73Y256
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][55]_i_1/O locDriver=> SLICE_X69Y257
delay=> 443
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[6][22]/D locDriven=> SLICE_X71Y250
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][22]_i_1/O locDriver=> SLICE_X73Y249
delay=> 323
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[6][47]/D locDriven=> SLICE_X70Y254
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][47]_i_1/O locDriver=> SLICE_X71Y253
delay=> 322
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[7][14]/D locDriven=> SLICE_X73Y246
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][14]_i_1/O locDriver=> SLICE_X72Y247
delay=> 347
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[7][39]/D locDriven=> SLICE_X73Y254
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][39]_i_1/O locDriver=> SLICE_X73Y254
delay=> 249
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[7][6]/D locDriven=> SLICE_X68Y248
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f[6][6]_i_1/O locDriver=> SLICE_X70Y247
delay=> 313
pinDriven=> chip/tile0/l2/pipe1/buf_in/header_rd_ptr_f_reg[1]/C locDriven=> SLICE_X73Y258
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1549
pinDriven=> chip/tile0/l2/pipe1/buf_in/msg_data_state_f_reg[1]/D locDriven=> SLICE_X73Y287
driverPin=> chip/tile0/l2/pipe1/buf_in/msg_data_state_f[1]_i_1/O locDriver=> SLICE_X73Y287
delay=> 20
pinDriven=> chip/tile0/l2/pipe1/buf_in/msg_type_S2_f[1]_i_11/I0 locDriven=> SLICE_X74Y247
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[3][14]/Q locDriver=> SLICE_X74Y249
delay=> 104
pinDriven=> chip/tile0/l2/pipe1/buf_in/msg_type_S2_f[3]_i_9/I1 locDriven=> SLICE_X68Y283
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_cas_cmp_S1_f_reg/Q locDriver=> SLICE_X54Y290
delay=> 717
pinDriven=> chip/tile0/l2/pipe1/buf_in/mshrid_S2_f[0]_i_4/I3 locDriven=> SLICE_X68Y248
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[1][6]/Q locDriver=> SLICE_X69Y246
delay=> 156
pinDriven=> chip/tile0/l2/pipe1/buf_in/mshrid_S2_f[6]_i_4/I1 locDriven=> SLICE_X72Y248
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[2][12]/Q locDriver=> SLICE_X72Y246
delay=> 103
pinDriven=> chip/tile0/l2/pipe1/buf_in/src_chipid_S2_f[0]_i_3/I0 locDriven=> SLICE_X69Y256
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[1][50]/Q locDriver=> SLICE_X69Y257
delay=> 270
pinDriven=> chip/tile0/l2/pipe1/buf_in/src_chipid_S2_f[2]_i_1/I3 locDriven=> SLICE_X66Y256
driverPin=> chip/tile0/l2/pipe1/buf_in/header_rd_ptr_f_reg[2]/Q locDriver=> SLICE_X73Y258
delay=> 901
pinDriven=> chip/tile0/l2/pipe1/buf_in/src_chipid_S2_f[8]_i_1/I1 locDriven=> SLICE_X64Y249
driverPin=> chip/tile0/l2/mshr_wrap/msg_from_mshr_S2_f_i_1/O locDriver=> SLICE_X69Y246
delay=> 404
pinDriven=> chip/tile0/l2/pipe1/buf_in/src_x_S2_f[3]_i_4/I5 locDriven=> SLICE_X73Y257
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[2][45]/Q locDriver=> SLICE_X68Y257
delay=> 182
pinDriven=> chip/tile0/l2/pipe1/buf_in/src_y_S2_f[1]_i_4/I3 locDriven=> SLICE_X71Y255
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[3][35]/Q locDriver=> SLICE_X71Y255
delay=> 364
pinDriven=> chip/tile0/l2/pipe1/buf_in/src_y_S2_f[7]_i_4/I1 locDriven=> SLICE_X67Y258
driverPin=> chip/tile0/l2/pipe1/buf_in/header_buf_mem_f_reg[4][41]/Q locDriver=> SLICE_X68Y257
delay=> 476
pinDriven=> chip/tile0/l2/pipe1/buf_in/state_data_in_S3_f[35]_i_1/I0 locDriven=> SLICE_X68Y298
driverPin=> chip/tile0/l2/pipe1/buf_in/data_buf_mem_f_reg[2][35]/Q locDriver=> SLICE_X69Y295
delay=> 260
pinDriven=> chip/tile0/l2/pipe1/buf_in/state_data_in_S3_f[9]_i_1/I2 locDriven=> SLICE_X64Y299
driverPin=> chip/tile0/l2/pipe1/ctrl/special_addr_type_S2_f_reg_rep__0/Q locDriver=> SLICE_X68Y292
delay=> 319
pinDriven=> chip/tile0/l2/pipe1/buf_in/state_mem_f[6][1]_i_46/I2 locDriven=> SLICE_X70Y251
driverPin=> chip/tile0/l2/mshr_wrap/data_mem_f_reg[4][10]/Q locDriver=> SLICE_X69Y252
delay=> 173
pinDriven=> chip/tile0/l2/pipe1/buf_in/wbg_counter_f[2]_i_26/I5 locDriven=> SLICE_X71Y252
driverPin=> chip/tile0/l2/pipe1/buf_in/wbg_counter_f[2]_i_35/O locDriver=> SLICE_X74Y251
delay=> 246
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_counter_f[2]_i_1/I2 locDriven=> SLICE_X62Y259
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_counter_f[2]_i_2/O locDriver=> SLICE_X62Y259
delay=> 47
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][11]_i_7/I4 locDriven=> SLICE_X66Y240
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][11]_i_5/O locDriver=> SLICE_X67Y241
delay=> 153
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][16]_i_1/I1 locDriven=> SLICE_X58Y235
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_counter_f[0]_i_2/O locDriver=> SLICE_X61Y268
delay=> 652
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][20]_i_2/I3 locDriven=> SLICE_X48Y248
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][20]_i_7/O locDriver=> SLICE_X52Y249
delay=> 397
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][24]_i_2/I0 locDriven=> SLICE_X59Y262
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][24]_i_5/O locDriver=> SLICE_X57Y261
delay=> 382
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][28]_i_2/I4 locDriven=> SLICE_X48Y257
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][29]_i_8/O locDriver=> SLICE_X49Y240
delay=> 1113
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][32]_i_5/I1 locDriven=> SLICE_X59Y267
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__4/Q locDriver=> SLICE_X55Y258
delay=> 778
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][36]_i_4/I3 locDriven=> SLICE_X59Y245
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[3][43]_i_5/O locDriver=> SLICE_X57Y246
delay=> 301
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][3]_i_5/I2 locDriven=> SLICE_X48Y245
driverPin=> chip/tile0/l2/pipe1/ctrl/l2_miss_S4_f_reg[0]/Q locDriver=> SLICE_X66Y288
delay=> 1830
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][43]_i_2/I1 locDriven=> SLICE_X64Y272
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][52]_i_5/O locDriver=> SLICE_X60Y257
delay=> 925
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][46]_i_8/I0 locDriven=> SLICE_X62Y284
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][33]_i_6/O locDriver=> SLICE_X49Y240
delay=> 1974
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][4]_i_7/I4 locDriven=> SLICE_X52Y240
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][4]_i_8/O locDriver=> SLICE_X56Y244
delay=> 867
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][53]_i_4/I3 locDriven=> SLICE_X58Y271
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[3][53]_i_5/O locDriver=> SLICE_X59Y263
delay=> 451
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][57]_i_1/I3 locDriven=> SLICE_X42Y281
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_8/O locDriver=> SLICE_X52Y274
delay=> 850
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][60]_i_2/I5 locDriven=> SLICE_X49Y287
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][60]_i_5/O locDriver=> SLICE_X49Y287
delay=> 212
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][63]_i_5/I3 locDriven=> SLICE_X44Y283
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_13/O locDriver=> SLICE_X49Y283
delay=> 377
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][10]_i_2/I3 locDriven=> SLICE_X62Y239
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][10]_i_6/O locDriver=> SLICE_X62Y239
delay=> 83
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][14]_i_1/I0 locDriven=> SLICE_X54Y232
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][14]_i_2/O locDriver=> SLICE_X54Y232
delay=> 188
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][18]_i_2/I2 locDriven=> SLICE_X64Y247
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[11][58]_i_7/O locDriver=> SLICE_X56Y238
delay=> 587
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][22]_i_4/I3 locDriven=> SLICE_X51Y247
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[11][58]_i_7/O locDriver=> SLICE_X56Y238
delay=> 784
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][26]_i_2/I1 locDriven=> SLICE_X49Y252
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][55]_i_7/O locDriver=> SLICE_X46Y237
delay=> 1271
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][30]_i_5/I2 locDriven=> SLICE_X54Y263
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__3/Q locDriver=> SLICE_X55Y258
delay=> 319
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][34]_i_5/I4 locDriven=> SLICE_X64Y256
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][33]_i_6/O locDriver=> SLICE_X49Y240
delay=> 1433
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][38]_i_2/I4 locDriven=> SLICE_X63Y249
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][39]_i_5/O locDriver=> SLICE_X56Y246
delay=> 446
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][41]_i_2/I4 locDriven=> SLICE_X63Y261
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][55]_i_5/O locDriver=> SLICE_X49Y264
delay=> 1824
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][44]_i_8/I3 locDriven=> SLICE_X63Y273
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][55]_i_5/O locDriver=> SLICE_X49Y264
delay=> 1703
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][48]_i_4/I2 locDriven=> SLICE_X56Y281
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[10][48]_i_6/O locDriver=> SLICE_X56Y281
delay=> 137
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][51]_i_5/I0 locDriven=> SLICE_X54Y275
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][51]_i_8/O locDriver=> SLICE_X55Y275
delay=> 166
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][55]_i_2/I0 locDriven=> SLICE_X52Y270
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][55]_i_6/O locDriver=> SLICE_X54Y270
delay=> 231
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][58]_i_5/I3 locDriven=> SLICE_X46Y276
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__3/Q locDriver=> SLICE_X55Y258
delay=> 714
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][61]_i_7/I4 locDriven=> SLICE_X43Y282
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][61]_i_5/O locDriver=> SLICE_X41Y280
delay=> 157
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][8]_i_1/I1 locDriven=> SLICE_X64Y237
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_counter_f[0]_i_2_replica_1/O locDriver=> SLICE_X62Y268
delay=> 852
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][11]_i_5/I4 locDriven=> SLICE_X67Y242
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__1/Q locDriver=> SLICE_X55Y258
delay=> 1991
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][15]_i_8/I0 locDriven=> SLICE_X53Y238
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][15]_i_5/O locDriver=> SLICE_X54Y239
delay=> 364
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][19]_i_7/I2 locDriven=> SLICE_X64Y232
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][19]_i_6/O locDriver=> SLICE_X61Y233
delay=> 240
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][23]_i_1/I4 locDriven=> SLICE_X54Y252
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][23]_i_4/O locDriver=> SLICE_X54Y252
delay=> 43
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][26]_i_5/I1 locDriven=> SLICE_X48Y250
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__1/Q locDriver=> SLICE_X55Y258
delay=> 534
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][29]_i_5/I2 locDriven=> SLICE_X49Y257
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__2/Q locDriver=> SLICE_X54Y258
delay=> 291
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][32]_i_7/I0 locDriven=> SLICE_X59Y264
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][32]_i_5/O locDriver=> SLICE_X57Y267
delay=> 354
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][35]_i_8/I4 locDriven=> SLICE_X58Y249
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][35]_i_6/O locDriver=> SLICE_X57Y253
delay=> 320
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][39]_i_4/I0 locDriven=> SLICE_X63Y247
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][39]_i_5/O locDriver=> SLICE_X64Y247
delay=> 131
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][41]_i_9/I0 locDriven=> SLICE_X62Y261
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][55]_i_9/O locDriver=> SLICE_X52Y253
delay=> 1126
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][45]_i_2/I2 locDriven=> SLICE_X60Y283
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[11][47]_i_5/O locDriver=> SLICE_X56Y246
delay=> 979
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][48]_i_5/I3 locDriven=> SLICE_X56Y280
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__1/Q locDriver=> SLICE_X53Y257
delay=> 1422
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][51]_i_2/I2 locDriven=> SLICE_X50Y275
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[12][2]_i_4/O locDriver=> SLICE_X56Y268
delay=> 1049
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][54]_i_5/I3 locDriven=> SLICE_X55Y270
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__1/Q locDriver=> SLICE_X53Y257
delay=> 601
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][58]_i_2/I1 locDriven=> SLICE_X49Y276
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][63]_i_8/O locDriver=> SLICE_X41Y279
delay=> 564
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][60]_i_7/I0 locDriven=> SLICE_X44Y284
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][60]_i_5/O locDriver=> SLICE_X50Y286
delay=> 394
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][63]_i_7/I3 locDriven=> SLICE_X46Y282
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[11][63]_i_8/O locDriver=> SLICE_X56Y246
delay=> 1603
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][9]_i_4/I4 locDriven=> SLICE_X64Y235
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][9]_i_7/O locDriver=> SLICE_X69Y234
delay=> 293
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][13]_i_2/I2 locDriven=> SLICE_X70Y235
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][24]_i_6/O locDriver=> SLICE_X58Y243
delay=> 896
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][17]_i_2/I4 locDriven=> SLICE_X56Y236
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][55]_i_7/O locDriver=> SLICE_X46Y237
delay=> 855
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][21]_i_7/I0 locDriven=> SLICE_X48Y254
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][21]_i_5/O locDriver=> SLICE_X51Y254
delay=> 209
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][25]_i_4/I2 locDriven=> SLICE_X52Y262
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[12][25]_i_6/O locDriver=> SLICE_X52Y262
delay=> 45
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][30]_i_1/I2 locDriven=> SLICE_X54Y263
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][30]_i_3/O locDriver=> SLICE_X57Y268
delay=> 452
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][34]_i_2/I0 locDriven=> SLICE_X63Y257
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][34]_i_6/O locDriver=> SLICE_X60Y257
delay=> 226
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][37]_i_5/I4 locDriven=> SLICE_X62Y253
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][33]_i_6/O locDriver=> SLICE_X49Y240
delay=> 1201
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][40]_i_8/I3 locDriven=> SLICE_X65Y265
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][55]_i_7/O locDriver=> SLICE_X46Y237
delay=> 923
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][44]_i_4/I2 locDriven=> SLICE_X64Y274
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[12][44]_i_6/O locDriver=> SLICE_X61Y276
delay=> 194
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][48]_i_1/I1 locDriven=> SLICE_X54Y280
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_counter_f[0]_i_2/O locDriver=> SLICE_X61Y268
delay=> 1629
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][51]_i_2/I0 locDriven=> SLICE_X58Y277
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][51]_i_5/O locDriver=> SLICE_X55Y276
delay=> 483
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][54]_i_5/I4 locDriven=> SLICE_X55Y271
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][33]_i_6/O locDriver=> SLICE_X49Y240
delay=> 2682
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][58]_i_4/I0 locDriven=> SLICE_X48Y274
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][58]_i_5/O locDriver=> SLICE_X46Y276
delay=> 167
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][61]_i_5/I2 locDriven=> SLICE_X51Y287
driverPin=> chip/tile0/l2/config_regs/coreid_reg_f_reg[31]/Q locDriver=> SLICE_X61Y288
delay=> 1096
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[12][7]_i_7/I3 locDriven=> SLICE_X58Y240
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][55]_i_7/O locDriver=> SLICE_X46Y237
delay=> 981
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][11]_i_5/I0 locDriven=> SLICE_X66Y243
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][11]_i_12/O locDriver=> SLICE_X62Y242
delay=> 206
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][15]_i_5/I2 locDriven=> SLICE_X52Y237
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__3/Q locDriver=> SLICE_X55Y258
delay=> 1234
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][19]_i_5/I4 locDriven=> SLICE_X65Y228
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[1]_i_3/O locDriver=> SLICE_X64Y275
delay=> 1174
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][23]_i_1/I2 locDriven=> SLICE_X55Y250
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[13][23]_i_3/O locDriver=> SLICE_X57Y254
delay=> 548
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][26]_i_4/I1 locDriven=> SLICE_X52Y252
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 990
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][29]_i_4/I5 locDriven=> SLICE_X49Y255
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][29]_i_6/O locDriver=> SLICE_X49Y255
delay=> 44
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][32]_i_4/I5 locDriven=> SLICE_X56Y266
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][32]_i_6/O locDriver=> SLICE_X56Y266
delay=> 78
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][35]_i_4/I4 locDriven=> SLICE_X58Y251
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][40]_i_6/O locDriver=> SLICE_X56Y247
delay=> 329
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][38]_i_2/I5 locDriven=> SLICE_X60Y250
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][38]_i_6/O locDriver=> SLICE_X60Y250
delay=> 138
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][40]_i_4/I3 locDriven=> SLICE_X63Y267
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][47]_i_6/O locDriver=> SLICE_X63Y268
delay=> 195
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][43]_i_2/I4 locDriven=> SLICE_X59Y271
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][47]_i_6/O locDriver=> SLICE_X63Y268
delay=> 315
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][46]_i_1/I5 locDriven=> SLICE_X62Y282
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[13][46]_i_5/O locDriver=> SLICE_X62Y282
delay=> 83
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][48]_i_9/I2 locDriven=> SLICE_X50Y280
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep/Q locDriver=> SLICE_X55Y258
delay=> 1834
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][51]_i_1/I0 locDriven=> SLICE_X53Y276
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][51]_i_2/O locDriver=> SLICE_X53Y276
delay=> 74
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][53]_i_9/I1 locDriven=> SLICE_X60Y268
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][53]_i_8/O locDriver=> SLICE_X61Y268
delay=> 148
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][56]_i_4/I4 locDriven=> SLICE_X51Y284
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][56]_i_7/O locDriver=> SLICE_X51Y284
delay=> 43
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][5]_i_2/I2 locDriven=> SLICE_X50Y241
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][50]_i_6/O locDriver=> SLICE_X57Y236
delay=> 771
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][63]_i_1/I0 locDriven=> SLICE_X56Y257
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f[3]_i_1/O locDriver=> SLICE_X60Y260
delay=> 358
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][8]_i_1/I1 locDriven=> SLICE_X65Y237
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 734
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][11]_i_5/I4 locDriven=> SLICE_X68Y241
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__4/Q locDriver=> SLICE_X53Y257
delay=> 2137
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][15]_i_7/I0 locDriven=> SLICE_X54Y239
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][15]_i_5/O locDriver=> SLICE_X54Y239
delay=> 55
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][19]_i_7/I2 locDriven=> SLICE_X65Y230
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][19]_i_6/O locDriver=> SLICE_X61Y233
delay=> 350
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][23]_i_7/I4 locDriven=> SLICE_X55Y253
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][23]_i_5/O locDriver=> SLICE_X54Y253
delay=> 132
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][28]_i_1/I3 locDriven=> SLICE_X51Y258
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][34]_i_4/O locDriver=> SLICE_X56Y254
delay=> 1058
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][32]_i_3/I0 locDriven=> SLICE_X56Y264
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][40]_i_6/O locDriver=> SLICE_X56Y247
delay=> 615
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][36]_i_1/I0 locDriven=> SLICE_X60Y245
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][36]_i_2/O locDriver=> SLICE_X60Y245
delay=> 75
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][39]_i_4/I5 locDriven=> SLICE_X62Y244
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][39]_i_8/O locDriver=> SLICE_X62Y244
delay=> 127
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][42]_i_5/I3 locDriven=> SLICE_X63Y277
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__6/Q locDriver=> SLICE_X54Y255
delay=> 1619
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][46]_i_2/I3 locDriven=> SLICE_X63Y281
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][46]_i_7/O locDriver=> SLICE_X61Y284
delay=> 255
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][49]_i_5/I3 locDriven=> SLICE_X55Y275
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__6/Q locDriver=> SLICE_X54Y255
delay=> 1940
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][52]_i_8/I2 locDriven=> SLICE_X57Y278
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][52]_i_8/O locDriver=> SLICE_X58Y278
delay=> 129
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][56]_i_4/I1 locDriven=> SLICE_X51Y286
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_counter_f[0]_i_2/O locDriver=> SLICE_X61Y268
delay=> 1459
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][5]_i_5/I4 locDriven=> SLICE_X48Y242
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__4/Q locDriver=> SLICE_X53Y257
delay=> 936
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][63]_i_2/I2 locDriven=> SLICE_X49Y284
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][63]_i_6/O locDriver=> SLICE_X49Y284
delay=> 79
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][9]_i_4/I2 locDriven=> SLICE_X61Y234
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][9]_i_6/O locDriver=> SLICE_X65Y234
delay=> 161
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][13]_i_11/I0 locDriven=> SLICE_X60Y237
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][13]_i_6/O locDriver=> SLICE_X61Y236
delay=> 201
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][17]_i_2/I2 locDriven=> SLICE_X56Y239
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][24]_i_6/O locDriver=> SLICE_X58Y243
delay=> 252
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][21]_i_1/I0 locDriven=> SLICE_X50Y253
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][21]_i_2/O locDriver=> SLICE_X48Y254
delay=> 145
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][24]_i_2/I0 locDriven=> SLICE_X59Y262
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][24]_i_5/O locDriver=> SLICE_X57Y261
delay=> 382
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][27]_i_2/I2 locDriven=> SLICE_X54Y249
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][30]_i_6/O locDriver=> SLICE_X56Y250
delay=> 477
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][30]_i_1/I0 locDriven=> SLICE_X55Y264
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][30]_i_2/O locDriver=> SLICE_X55Y264
delay=> 83
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][32]_i_7/I2 locDriven=> SLICE_X59Y265
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][32]_i_10/O locDriver=> SLICE_X59Y267
delay=> 148
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][35]_i_11/I5 locDriven=> SLICE_X58Y249
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][46]_i_5/O locDriver=> SLICE_X55Y246
delay=> 681
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][38]_i_1/I4 locDriven=> SLICE_X61Y249
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][38]_i_4/O locDriver=> SLICE_X61Y248
delay=> 147
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][40]_i_12/I5 locDriven=> SLICE_X63Y266
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][46]_i_5/O locDriver=> SLICE_X55Y246
delay=> 1421
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][43]_i_11/I3 locDriven=> SLICE_X61Y273
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][48]_i_8/O locDriver=> SLICE_X56Y286
delay=> 749
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][46]_i_12/I1 locDriven=> SLICE_X64Y282
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][46]_i_15/O locDriver=> SLICE_X63Y283
delay=> 137
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][48]_i_9/I2 locDriven=> SLICE_X57Y280
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__5/Q locDriver=> SLICE_X55Y258
delay=> 920
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][51]_i_1/I2 locDriven=> SLICE_X56Y275
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][51]_i_3/O locDriver=> SLICE_X50Y275
delay=> 557
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][54]_i_1/I0 locDriven=> SLICE_X56Y269
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][54]_i_2/O locDriver=> SLICE_X56Y271
delay=> 136
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][56]_i_8/I3 locDriven=> SLICE_X52Y275
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__0/Q locDriver=> SLICE_X54Y255
delay=> 556
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][5]_i_4/I2 locDriven=> SLICE_X51Y241
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][5]_i_9/O locDriver=> SLICE_X51Y241
delay=> 45
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][63]_i_14/I3 locDriven=> SLICE_X51Y282
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__0/Q locDriver=> SLICE_X54Y255
delay=> 944
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][8]_i_1/I4 locDriven=> SLICE_X63Y237
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][8]_i_4/O locDriver=> SLICE_X63Y237
delay=> 76
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][11]_i_7/I1 locDriven=> SLICE_X67Y241
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][29]_i_8/O locDriver=> SLICE_X49Y240
delay=> 1184
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][15]_i_7/I3 locDriven=> SLICE_X51Y239
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][33]_i_6/O locDriver=> SLICE_X49Y237
delay=> 177
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][20]_i_2/I0 locDriven=> SLICE_X51Y249
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][20]_i_6/O locDriver=> SLICE_X52Y249
delay=> 214
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][24]_i_1/I2 locDriven=> SLICE_X56Y263
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[1][24]_i_3/O locDriver=> SLICE_X56Y263
delay=> 51
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][28]_i_2/I1 locDriven=> SLICE_X49Y257
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][33]_i_6/O locDriver=> SLICE_X49Y244
delay=> 981
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][31]_i_8/I0 locDriven=> SLICE_X59Y259
driverPin=> chip/tile0/l2/config_regs/coreid_reg_f_reg[1]/Q locDriver=> SLICE_X56Y283
delay=> 571
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][34]_i_7/I2 locDriven=> SLICE_X61Y254
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][34]_i_7/O locDriver=> SLICE_X62Y259
delay=> 363
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][37]_i_2/I4 locDriven=> SLICE_X61Y251
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][46]_i_6/O locDriver=> SLICE_X57Y248
delay=> 455
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][39]_i_9/I1 locDriven=> SLICE_X62Y245
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__0/Q locDriver=> SLICE_X53Y256
delay=> 1024
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][42]_i_1/I2 locDriven=> SLICE_X60Y277
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[1][42]_i_3/O locDriver=> SLICE_X60Y277
delay=> 79
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][44]_i_7/I5 locDriven=> SLICE_X62Y275
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][44]_i_9/O locDriver=> SLICE_X62Y275
delay=> 43
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][47]_i_4/I1 locDriven=> SLICE_X54Y284
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 742
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][49]_i_9/I4 locDriven=> SLICE_X59Y274
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__0/Q locDriver=> SLICE_X54Y257
delay=> 1381
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][52]_i_2/I0 locDriven=> SLICE_X50Y278
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][52]_i_5/O locDriver=> SLICE_X57Y279
delay=> 860
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][54]_i_8/I2 locDriven=> SLICE_X49Y270
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__0/Q locDriver=> SLICE_X54Y256
delay=> 682
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][57]_i_7/I0 locDriven=> SLICE_X41Y282
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][57]_i_5/O locDriver=> SLICE_X49Y287
delay=> 637
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][60]_i_7/I2 locDriven=> SLICE_X48Y286
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][60]_i_6/O locDriver=> SLICE_X50Y286
delay=> 128
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[1][6]_i_2/I0 locDriven=> SLICE_X58Y240
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][6]_i_5/O locDriver=> SLICE_X58Y243
delay=> 301
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][10]_i_2/I3 locDriven=> SLICE_X65Y238
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][10]_i_6/O locDriver=> SLICE_X62Y239
delay=> 274
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][14]_i_1/I0 locDriven=> SLICE_X55Y233
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][14]_i_2/O locDriver=> SLICE_X54Y232
delay=> 227
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][18]_i_2/I2 locDriven=> SLICE_X64Y245
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[7][63]_i_8/O locDriver=> SLICE_X60Y243
delay=> 364
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][22]_i_2/I5 locDriven=> SLICE_X51Y245
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][22]_i_5/O locDriver=> SLICE_X52Y245
delay=> 100
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][26]_i_1/I2 locDriven=> SLICE_X50Y251
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][26]_i_3/O locDriver=> SLICE_X47Y250
delay=> 193
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][30]_i_5/I2 locDriven=> SLICE_X55Y265
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__5/Q locDriver=> SLICE_X54Y258
delay=> 265
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][34]_i_5/I4 locDriven=> SLICE_X62Y257
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][33]_i_6/O locDriver=> SLICE_X48Y239
delay=> 1124
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][38]_i_2/I0 locDriven=> SLICE_X60Y248
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][38]_i_5/O locDriver=> SLICE_X58Y249
delay=> 478
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][41]_i_2/I4 locDriven=> SLICE_X60Y261
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][52]_i_5/O locDriver=> SLICE_X60Y257
delay=> 288
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][44]_i_8/I3 locDriven=> SLICE_X64Y274
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][52]_i_5/O locDriver=> SLICE_X60Y257
delay=> 876
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][48]_i_4/I2 locDriven=> SLICE_X52Y280
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[2][48]_i_6/O locDriver=> SLICE_X52Y280
delay=> 148
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][51]_i_5/I0 locDriven=> SLICE_X52Y277
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][51]_i_8/O locDriver=> SLICE_X55Y275
delay=> 389
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][55]_i_1/I1 locDriven=> SLICE_X52Y268
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 720
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][58]_i_5/I3 locDriven=> SLICE_X49Y277
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__5/Q locDriver=> SLICE_X54Y258
delay=> 646
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][61]_i_7/I4 locDriven=> SLICE_X44Y281
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][61]_i_5/O locDriver=> SLICE_X41Y281
delay=> 189
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][8]_i_1/I1 locDriven=> SLICE_X65Y237
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 583
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][11]_i_5/I4 locDriven=> SLICE_X68Y241
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep/Q locDriver=> SLICE_X54Y257
delay=> 2714
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][15]_i_7/I0 locDriven=> SLICE_X50Y239
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][15]_i_5/O locDriver=> SLICE_X54Y239
delay=> 296
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][19]_i_7/I2 locDriven=> SLICE_X62Y231
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][19]_i_6/O locDriver=> SLICE_X61Y233
delay=> 187
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][23]_i_1/I4 locDriven=> SLICE_X55Y254
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][23]_i_4/O locDriver=> SLICE_X55Y254
delay=> 48
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][26]_i_4/I3 locDriven=> SLICE_X51Y251
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][33]_i_5/O locDriver=> SLICE_X51Y239
delay=> 593
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][29]_i_4/I4 locDriven=> SLICE_X48Y254
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[3][33]_i_5/O locDriver=> SLICE_X57Y243
delay=> 1057
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][32]_i_5/I2 locDriven=> SLICE_X58Y267
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][32]_i_10/O locDriver=> SLICE_X59Y267
delay=> 189
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][35]_i_8/I0 locDriven=> SLICE_X58Y249
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][55]_i_10/O locDriver=> SLICE_X49Y266
delay=> 1955
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][39]_i_2/I2 locDriven=> SLICE_X61Y245
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[3][43]_i_5/O locDriver=> SLICE_X57Y246
delay=> 331
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][41]_i_8/I0 locDriven=> SLICE_X62Y260
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][55]_i_10/O locDriver=> SLICE_X49Y266
delay=> 1498
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][45]_i_2/I2 locDriven=> SLICE_X58Y282
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[3][53]_i_5/O locDriver=> SLICE_X59Y263
delay=> 791
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][48]_i_5/I3 locDriven=> SLICE_X55Y246
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__0/Q locDriver=> SLICE_X54Y255
delay=> 399
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][51]_i_1/I3 locDriven=> SLICE_X51Y276
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][55]_i_4/O locDriver=> SLICE_X57Y268
delay=> 1016
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][54]_i_4/I5 locDriven=> SLICE_X54Y270
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][54]_i_8/O locDriver=> SLICE_X56Y270
delay=> 354
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][58]_i_1/I2 locDriven=> SLICE_X47Y275
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[3][58]_i_3/O locDriver=> SLICE_X45Y275
delay=> 161
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][60]_i_7/I0 locDriven=> SLICE_X49Y287
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][60]_i_5/O locDriver=> SLICE_X50Y286
delay=> 290
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][63]_i_9/I0 locDriven=> SLICE_X43Y281
driverPin=> chip/tile0/l2/config_regs/coreid_reg_f_reg[33]/Q locDriver=> SLICE_X61Y287
delay=> 1096
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][9]_i_4/I4 locDriven=> SLICE_X62Y234
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][9]_i_7/O locDriver=> SLICE_X61Y234
delay=> 101
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][13]_i_2/I2 locDriven=> SLICE_X62Y236
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[7][27]_i_6/O locDriver=> SLICE_X57Y236
delay=> 278
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][17]_i_2/I4 locDriven=> SLICE_X54Y238
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][22]_i_5/O locDriver=> SLICE_X55Y239
delay=> 152
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][21]_i_7/I0 locDriven=> SLICE_X47Y253
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][21]_i_5/O locDriver=> SLICE_X51Y254
delay=> 311
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][25]_i_2/I4 locDriven=> SLICE_X50Y262
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][63]_i_8/O locDriver=> SLICE_X47Y257
delay=> 306
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][29]_i_5/I3 locDriven=> SLICE_X49Y257
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__7/Q locDriver=> SLICE_X54Y258
delay=> 575
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][34]_i_1/I1 locDriven=> SLICE_X62Y255
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 551
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][37]_i_5/I0 locDriven=> SLICE_X61Y253
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][37]_i_9/O locDriver=> SLICE_X60Y254
delay=> 161
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][40]_i_5/I4 locDriven=> SLICE_X61Y265
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][33]_i_6/O locDriver=> SLICE_X51Y240
delay=> 1641
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][44]_i_2/I4 locDriven=> SLICE_X61Y274
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][55]_i_7/O locDriver=> SLICE_X50Y282
delay=> 969
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][47]_i_8/I3 locDriven=> SLICE_X54Y283
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][55]_i_7/O locDriver=> SLICE_X50Y282
delay=> 415
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][51]_i_1/I1 locDriven=> SLICE_X53Y275
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 798
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][54]_i_5/I0 locDriven=> SLICE_X54Y272
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][54]_i_8/O locDriver=> SLICE_X57Y270
delay=> 714
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][58]_i_2/I2 locDriven=> SLICE_X46Y275
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[7][63]_i_8/O locDriver=> SLICE_X60Y243
delay=> 907
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][61]_i_4/I3 locDriven=> SLICE_X44Y282
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[7][63]_i_8/O locDriver=> SLICE_X60Y243
delay=> 1200
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][7]_i_5/I1 locDriven=> SLICE_X58Y241
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][22]_i_5/O locDriver=> SLICE_X55Y239
delay=> 409
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][11]_i_2/I3 locDriven=> SLICE_X65Y243
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][11]_i_6/O locDriver=> SLICE_X62Y241
delay=> 266
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][15]_i_2/I0 locDriven=> SLICE_X50Y238
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][15]_i_5/O locDriver=> SLICE_X54Y239
delay=> 358
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][19]_i_4/I1 locDriven=> SLICE_X65Y229
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 798
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][22]_i_5/I5 locDriven=> SLICE_X53Y248
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep/Q locDriver=> SLICE_X54Y257
delay=> 412
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][26]_i_3/I2 locDriven=> SLICE_X47Y250
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][26]_i_6/O locDriver=> SLICE_X53Y254
delay=> 340
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][29]_i_4/I1 locDriven=> SLICE_X51Y256
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 1309
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][32]_i_5/I1 locDriven=> SLICE_X59Y266
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][32]_i_10/O locDriver=> SLICE_X59Y267
delay=> 103
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][35]_i_8/I0 locDriven=> SLICE_X56Y250
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][35]_i_6/O locDriver=> SLICE_X57Y253
delay=> 299
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][39]_i_2/I2 locDriven=> SLICE_X61Y247
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][2]_i_5/O locDriver=> SLICE_X57Y252
delay=> 627
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][41]_i_6/I2 locDriven=> SLICE_X60Y263
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][55]_i_10/O locDriver=> SLICE_X54Y246
delay=> 952
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][45]_i_1/I4 locDriven=> SLICE_X58Y282
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 768
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][48]_i_4/I1 locDriven=> SLICE_X54Y280
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][55]_i_7/O locDriver=> SLICE_X50Y282
delay=> 339
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][51]_i_1/I0 locDriven=> SLICE_X52Y276
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][51]_i_2/O locDriver=> SLICE_X52Y276
delay=> 42
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][54]_i_4/I1 locDriven=> SLICE_X53Y271
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][55]_i_7/O locDriver=> SLICE_X50Y282
delay=> 983
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][57]_i_7/I2 locDriven=> SLICE_X43Y286
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][57]_i_6/O locDriver=> SLICE_X49Y287
delay=> 463
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][60]_i_4/I2 locDriven=> SLICE_X43Y284
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[5][60]_i_6/O locDriver=> SLICE_X42Y287
delay=> 190
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][63]_i_7/I0 locDriven=> SLICE_X50Y285
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][63]_i_9/O locDriver=> SLICE_X45Y284
delay=> 283
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][9]_i_2/I1 locDriven=> SLICE_X66Y235
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][10]_i_5/O locDriver=> SLICE_X55Y239
delay=> 890
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][12]_i_5/I5 locDriven=> SLICE_X68Y233
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__4/Q locDriver=> SLICE_X53Y257
delay=> 2171
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][16]_i_7/I1 locDriven=> SLICE_X59Y233
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][58]_i_5/O locDriver=> SLICE_X46Y239
delay=> 879
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][21]_i_2/I3 locDriven=> SLICE_X50Y252
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][21]_i_6/O locDriver=> SLICE_X51Y254
delay=> 260
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][25]_i_1/I0 locDriven=> SLICE_X51Y262
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][25]_i_2/O locDriver=> SLICE_X49Y262
delay=> 116
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][29]_i_2/I5 locDriven=> SLICE_X47Y256
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][29]_i_6/O locDriver=> SLICE_X49Y257
delay=> 296
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][33]_i_3/I2 locDriven=> SLICE_X54Y268
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][33]_i_7/O locDriver=> SLICE_X55Y268
delay=> 257
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][37]_i_1/I4 locDriven=> SLICE_X62Y252
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][37]_i_4/O locDriver=> SLICE_X63Y253
delay=> 167
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][40]_i_2/I3 locDriven=> SLICE_X61Y266
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][40]_i_7/O locDriver=> SLICE_X62Y267
delay=> 236
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][43]_i_8/I2 locDriven=> SLICE_X60Y273
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][43]_i_8/O locDriver=> SLICE_X59Y274
delay=> 246
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][47]_i_2/I3 locDriven=> SLICE_X55Y284
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][47]_i_6/O locDriver=> SLICE_X54Y285
delay=> 328
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][50]_i_4/I1 locDriven=> SLICE_X50Y272
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 1226
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][54]_i_1/I0 locDriven=> SLICE_X53Y270
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][54]_i_2/O locDriver=> SLICE_X53Y270
delay=> 43
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][57]_i_5/I1 locDriven=> SLICE_X46Y284
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__5/Q locDriver=> SLICE_X53Y256
delay=> 1023
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][60]_i_7/I2 locDriven=> SLICE_X42Y286
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][60]_i_6/O locDriver=> SLICE_X50Y286
delay=> 432
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][63]_i_9/I2 locDriven=> SLICE_X45Y285
driverPin=> chip/tile0/l2/config_regs/coreid_reg_f_reg[33]/Q locDriver=> SLICE_X61Y287
delay=> 822
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][10]_i_5/I2 locDriven=> SLICE_X55Y239
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__1/Q locDriver=> SLICE_X54Y257
delay=> 1797
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][14]_i_2/I1 locDriven=> SLICE_X52Y232
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][15]_i_5/O locDriver=> SLICE_X51Y234
delay=> 164
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][18]_i_5/I2 locDriven=> SLICE_X62Y243
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__5/Q locDriver=> SLICE_X53Y256
delay=> 2492
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][21]_i_6/I4 locDriven=> SLICE_X47Y252
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][55]_i_10/O locDriver=> SLICE_X51Y248
delay=> 295
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][25]_i_5/I1 locDriven=> SLICE_X50Y264
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__2/Q locDriver=> SLICE_X54Y258
delay=> 467
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][28]_i_5/I2 locDriven=> SLICE_X49Y258
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__2/Q locDriver=> SLICE_X54Y258
delay=> 248
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][31]_i_5/I3 locDriven=> SLICE_X57Y256
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__1/Q locDriver=> SLICE_X53Y257
delay=> 935
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][34]_i_8/I0 locDriven=> SLICE_X63Y254
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][55]_i_10/O locDriver=> SLICE_X51Y248
delay=> 816
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][38]_i_2/I2 locDriven=> SLICE_X57Y249
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][2]_i_5/O locDriver=> SLICE_X57Y252
delay=> 172
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][40]_i_8/I0 locDriven=> SLICE_X61Y266
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][55]_i_10/O locDriver=> SLICE_X51Y248
delay=> 1179
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][44]_i_2/I2 locDriven=> SLICE_X61Y275
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[7][49]_i_5/O locDriver=> SLICE_X59Y263
delay=> 628
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][47]_i_4/I5 locDriven=> SLICE_X55Y285
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][47]_i_8/O locDriver=> SLICE_X55Y286
delay=> 107
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][50]_i_1/I3 locDriven=> SLICE_X49Y272
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][55]_i_4/O locDriver=> SLICE_X57Y268
delay=> 1238
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][53]_i_4/I5 locDriven=> SLICE_X58Y269
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][53]_i_8/O locDriver=> SLICE_X59Y270
delay=> 238
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][57]_i_1/I0 locDriven=> SLICE_X43Y282
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][57]_i_2/O locDriver=> SLICE_X43Y282
delay=> 79
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][5]_i_5/I3 locDriven=> SLICE_X48Y242
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__1/Q locDriver=> SLICE_X54Y257
delay=> 543
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][63]_i_12/I2 locDriven=> SLICE_X41Y280
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_13/O locDriver=> SLICE_X49Y283
delay=> 501
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][8]_i_2/I4 locDriven=> SLICE_X61Y238
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][10]_i_5/O locDriver=> SLICE_X55Y239
delay=> 699
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][12]_i_1/I1 locDriven=> SLICE_X66Y233
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_counter_f[0]_i_2_replica_1/O locDriver=> SLICE_X62Y268
delay=> 1045
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][16]_i_1/I3 locDriven=> SLICE_X58Y234
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][20]_i_4/O locDriver=> SLICE_X56Y246
delay=> 559
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][20]_i_2/I5 locDriven=> SLICE_X47Y248
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][20]_i_5/O locDriver=> SLICE_X47Y248
delay=> 43
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][24]_i_2/I2 locDriven=> SLICE_X58Y261
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[11][58]_i_7/O locDriver=> SLICE_X56Y238
delay=> 646
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][28]_i_3/I0 locDriven=> SLICE_X47Y259
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[11][32]_i_5/O locDriver=> SLICE_X57Y243
delay=> 1123
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][32]_i_5/I3 locDriven=> SLICE_X57Y264
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__4/Q locDriver=> SLICE_X53Y257
delay=> 3111
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][36]_i_4/I1 locDriven=> SLICE_X60Y246
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_counter_f[0]_i_2_replica/O locDriver=> SLICE_X62Y268
delay=> 827
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][3]_i_5/I0 locDriven=> SLICE_X48Y243
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][3]_i_6/O locDriver=> SLICE_X54Y246
delay=> 449
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][43]_i_1/I4 locDriven=> SLICE_X63Y271
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][43]_i_4/O locDriver=> SLICE_X61Y273
delay=> 229
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][46]_i_4/I5 locDriven=> SLICE_X63Y282
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][46]_i_8/O locDriver=> SLICE_X63Y282
delay=> 79
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][4]_i_5/I4 locDriven=> SLICE_X52Y241
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__3/Q locDriver=> SLICE_X55Y258
delay=> 824
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][53]_i_2/I3 locDriven=> SLICE_X58Y269
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][53]_i_6/O locDriver=> SLICE_X57Y272
delay=> 274
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][56]_i_7/I2 locDriven=> SLICE_X50Y281
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][56]_i_6/O locDriver=> SLICE_X53Y285
delay=> 365
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][60]_i_1/I4 locDriven=> SLICE_X47Y282
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][60]_i_4/O locDriver=> SLICE_X45Y282
delay=> 102
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][63]_i_4/I3 locDriven=> SLICE_X57Y258
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[1]/Q locDriver=> SLICE_X54Y258
delay=> 677
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][9]_i_7/I3 locDriven=> SLICE_X61Y232
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][33]_i_5/O locDriver=> SLICE_X50Y232
delay=> 668
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][13]_i_5/I1 locDriven=> SLICE_X69Y235
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__1/Q locDriver=> SLICE_X55Y258
delay=> 1999
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][17]_i_4/I4 locDriven=> SLICE_X54Y237
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][17]_i_7/O locDriver=> SLICE_X53Y236
delay=> 186
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][22]_i_1/I0 locDriven=> SLICE_X52Y248
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][22]_i_2/O locDriver=> SLICE_X49Y245
delay=> 238
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][25]_i_5/I3 locDriven=> SLICE_X50Y265
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__2/Q locDriver=> SLICE_X54Y258
delay=> 432
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][30]_i_1/I4 locDriven=> SLICE_X54Y264
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][30]_i_4/O locDriver=> SLICE_X54Y264
delay=> 79
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][33]_i_1/I0 locDriven=> SLICE_X53Y267
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][33]_i_2/O locDriver=> SLICE_X53Y267
delay=> 45
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][35]_i_8/I2 locDriven=> SLICE_X56Y253
driverPin=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__2/Q locDriver=> SLICE_X54Y257
delay=> 486
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][38]_i_4/I4 locDriven=> SLICE_X62Y248
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][38]_i_7/O locDriver=> SLICE_X62Y248
delay=> 176
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][40]_i_7/I1 locDriven=> SLICE_X65Y264
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][45]_i_5/O locDriver=> SLICE_X51Y232
delay=> 1844
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][43]_i_2/I3 locDriven=> SLICE_X64Y270
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][43]_i_6/O locDriver=> SLICE_X59Y272
delay=> 341
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][45]_i_9/I0 locDriven=> SLICE_X60Y281
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][45]_i_13/O locDriver=> SLICE_X60Y281
delay=> 51
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][48]_i_5/I2 locDriven=> SLICE_X57Y280
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][29]_i_6/O locDriver=> SLICE_X47Y250
delay=> 1512
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][50]_i_7/I4 locDriven=> SLICE_X51Y273
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][50]_i_8/O locDriver=> SLICE_X51Y273
delay=> 217
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][53]_i_4/I0 locDriven=> SLICE_X59Y269
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][53]_i_5/O locDriver=> SLICE_X59Y269
delay=> 50
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][55]_i_6/I4 locDriven=> SLICE_X49Y269
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][55]_i_15/O locDriver=> SLICE_X55Y269
delay=> 359
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][59]_i_2/I3 locDriven=> SLICE_X47Y278
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][59]_i_6/O locDriver=> SLICE_X51Y278
delay=> 202
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][62]_i_2/I1 locDriven=> SLICE_X49Y280
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][63]_i_9/O locDriver=> SLICE_X47Y242
delay=> 1033
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][7]_i_8/I0 locDriven=> SLICE_X57Y240
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][7]_i_6/O locDriver=> SLICE_X57Y242
delay=> 178
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[0][19]/C locDriven=> SLICE_X63Y233
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1586
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[0][41]/C locDriven=> SLICE_X62Y260
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1564
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[0][6]/C locDriven=> SLICE_X59Y240
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1567
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[10][29]/C locDriven=> SLICE_X52Y256
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1726
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[10][51]/C locDriven=> SLICE_X54Y276
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1700
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[11][16]/C locDriven=> SLICE_X58Y233
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1590
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[11][39]/C locDriven=> SLICE_X62Y246
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1581
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[11][61]/C locDriven=> SLICE_X45Y281
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1738
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[12][26]/C locDriven=> SLICE_X51Y252
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1737
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[12][49]/C locDriven=> SLICE_X58Y274
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1560
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[13][13]/C locDriven=> SLICE_X65Y236
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1592
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[13][36]/C locDriven=> SLICE_X58Y245
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1576
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[13][59]/C locDriven=> SLICE_X45Y276
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1733
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[14][23]/C locDriven=> SLICE_X55Y253
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1709
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[14][46]/C locDriven=> SLICE_X63Y281
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1572
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[15][10]/C locDriven=> SLICE_X62Y239
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1588
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[15][33]/C locDriven=> SLICE_X54Y266
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1696
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[15][56]/C locDriven=> SLICE_X52Y283
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1717
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[1][20]/C locDriven=> SLICE_X51Y249
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1746
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[1][43]/C locDriven=> SLICE_X61Y271
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1551
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[1][8]/C locDriven=> SLICE_X64Y237
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1596
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[2][30]/C locDriven=> SLICE_X50Y265
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1739
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[2][53]/C locDriven=> SLICE_X61Y270
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1549
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[3][18]/C locDriven=> SLICE_X64Y246
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1575
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[3][40]/C locDriven=> SLICE_X61Y267
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1554
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[3][63]/C locDriven=> SLICE_X45Y281
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1738
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[4][28]/C locDriven=> SLICE_X52Y258
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1738
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[4][50]/C locDriven=> SLICE_X50Y273
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1722
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[5][15]/C locDriven=> SLICE_X50Y238
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1755
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[5][38]/C locDriven=> SLICE_X59Y249
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1565
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[5][60]/C locDriven=> SLICE_X43Y284
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1757
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[6][25]/C locDriven=> SLICE_X51Y262
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1736
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[6][48]/C locDriven=> SLICE_X54Y281
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1705
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[7][12]/C locDriven=> SLICE_X65Y234
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1592
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[7][35]/C locDriven=> SLICE_X58Y250
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1574
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[7][58]/C locDriven=> SLICE_X47Y273
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1747
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[8][22]/C locDriven=> SLICE_X52Y248
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1730
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[8][45]/C locDriven=> SLICE_X59Y281
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1558
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[9][0]/C locDriven=> SLICE_X51Y259
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1739
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[9][32]/C locDriven=> SLICE_X58Y266
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1567
pinDriven=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[9][55]/C locDriven=> SLICE_X52Y269
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1717
pinDriven=> chip/tile0/l2/pipe1/buf_out/rd_ptr_f_reg[1]_rep__0/D locDriven=> SLICE_X60Y258
driverPin=> chip/tile0/l2/pipe1/buf_out/rd_ptr_f[1]_rep__0_i_1/O locDriver=> SLICE_X60Y258
delay=> 20
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_36__1/I1 locDriven=> SLICE_X64Y237
driverPin=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_84/O locDriver=> SLICE_X64Y237
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_56/I2 locDriven=> SLICE_X53Y244
driverPin=> chip/tile0/l2/pipe1/buf_out/rd_ptr_f_reg[1]/Q locDriver=> SLICE_X60Y259
delay=> 1043
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_72/I0 locDriven=> SLICE_X59Y240
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[15][7]/Q locDriver=> SLICE_X62Y240
delay=> 216
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_88/I1 locDriven=> SLICE_X65Y242
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[14][11]/Q locDriver=> SLICE_X66Y242
delay=> 149
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_17__1/S locDriven=> SLICE_X55Y233
driverPin=> chip/tile0/l2/pipe1/buf_out/rd_ptr_f_reg[2]/Q locDriver=> SLICE_X61Y259
delay=> 2303
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_45__0/I3 locDriven=> SLICE_X52Y239
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[9][15]/Q locDriver=> SLICE_X53Y238
delay=> 134
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_61__0/I1 locDriven=> SLICE_X63Y232
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[10][19]/Q locDriver=> SLICE_X63Y232
delay=> 49
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_77__0/I2 locDriven=> SLICE_X55Y252
driverPin=> chip/tile0/l2/pipe1/buf_out/rd_ptr_f_reg[1]_rep/Q locDriver=> SLICE_X60Y259
delay=> 932
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_93/I0 locDriven=> SLICE_X54Y249
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[11][27]/Q locDriver=> SLICE_X55Y248
delay=> 158
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_29__1/I1 locDriven=> SLICE_X62Y256
driverPin=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_72__0/O locDriver=> SLICE_X62Y256
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_51__0/I2 locDriven=> SLICE_X58Y256
driverPin=> chip/tile0/l2/pipe1/buf_out/rd_ptr_f_reg[1]_rep__0/Q locDriver=> SLICE_X60Y258
delay=> 251
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_67__0/I3 locDriven=> SLICE_X59Y252
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[1][35]/Q locDriver=> SLICE_X60Y253
delay=> 103
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_83/I1 locDriven=> SLICE_X62Y246
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[2][39]/Q locDriver=> SLICE_X61Y246
delay=> 104
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_9__1/S locDriven=> SLICE_X62Y252
driverPin=> chip/tile0/l2/pipe1/buf_out/rd_ptr_f_reg[3]/Q locDriver=> SLICE_X60Y259
delay=> 762
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_40__1/I0 locDriven=> SLICE_X52Y269
driverPin=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_93/O locDriver=> SLICE_X52Y269
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_57__0/I4 locDriven=> SLICE_X62Y274
driverPin=> chip/tile0/l2/pipe1/buf_out/rd_ptr_f_reg[0]_rep/Q locDriver=> SLICE_X60Y259
delay=> 650
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_73__0/I2 locDriven=> SLICE_X55Y280
driverPin=> chip/tile0/l2/pipe1/buf_out/rd_ptr_f_reg[1]_rep/Q locDriver=> SLICE_X60Y259
delay=> 1202
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_89__0/I3 locDriven=> SLICE_X55Y278
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[9][52]/Q locDriver=> SLICE_X56Y277
delay=> 442
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_56_63_i_21__1/I1 locDriven=> SLICE_X47Y281
driverPin=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_56_63_i_50/O locDriver=> SLICE_X47Y281
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_56_63_i_39/I2 locDriven=> SLICE_X48Y276
driverPin=> chip/tile0/l2/pipe1/buf_out/rd_ptr_f_reg[1]_rep__0/Q locDriver=> SLICE_X60Y258
delay=> 1522
pinDriven=> chip/tile0/l2/pipe1/buf_out/storage_data_f_reg_0_15_56_63_i_55/I0 locDriven=> SLICE_X46Y278
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f_reg[11][62]/Q locDriver=> SLICE_X47Y279
delay=> 154
pinDriven=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__1/C locDriven=> SLICE_X53Y257
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1736
pinDriven=> chip/tile0/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__1/C locDriven=> SLICE_X54Y257
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1707
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[101]_i_1__1/I1 locDriven=> SLICE_X68Y308
driverPin=> chip/tile0/l2/pipe1/ctrl/special_addr_type_S2_f_reg_rep/Q locDriver=> SLICE_X67Y299
delay=> 353
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[103]_i_4__0/I5 locDriven=> SLICE_X66Y306
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[103]_i_10/O locDriver=> SLICE_X45Y307
delay=> 1067
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[107]_i_4/I5 locDriven=> SLICE_X64Y305
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[111]_i_11/O locDriver=> SLICE_X47Y305
delay=> 928
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[111]_i_17/I1 locDriven=> SLICE_X65Y306
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[135]_i_49/O locDriver=> SLICE_X64Y303
delay=> 257
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[112]_i_1__1/I4 locDriven=> SLICE_X71Y303
driverPin=> chip/tile0/l2/pipe2/ctrl/valid_S2_f_reg/Q locDriver=> SLICE_X69Y271
delay=> 1420
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[114]_i_14/I2 locDriven=> SLICE_X66Y304
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[114]_i_18/O locDriver=> SLICE_X66Y304
delay=> 82
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[115]_i_9/I4 locDriven=> SLICE_X74Y308
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[127]_i_25/O locDriver=> SLICE_X66Y305
delay=> 370
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[117]_i_2__0/I4 locDriven=> SLICE_X71Y303
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[135]_i_7/O locDriver=> SLICE_X61Y306
delay=> 525
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[119]_i_17/I2 locDriven=> SLICE_X61Y302
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[119]_i_23/O locDriver=> SLICE_X65Y302
delay=> 209
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[119]_i_45/I3 locDriven=> SLICE_X65Y305
driverPin=> chip/tile0/l2/pipe1/buf_in/DIN_r_reg[119]_i_52/O[2] locDriver=> SLICE_X67Y305
delay=> 217
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[120]_i_2__0/I1 locDriven=> SLICE_X70Y301
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[120]_i_5/O locDriver=> SLICE_X67Y302
delay=> 267
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[121]_i_4/I5 locDriven=> SLICE_X60Y308
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[127]_i_13/O locDriver=> SLICE_X46Y307
delay=> 730
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[122]_i_9/I3 locDriven=> SLICE_X63Y310
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[127]_i_24/O locDriver=> SLICE_X66Y297
delay=> 481
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[124]_i_11/I3 locDriven=> SLICE_X64Y312
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[127]_i_29/O locDriver=> SLICE_X66Y298
delay=> 497
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[125]_i_14/I3 locDriven=> SLICE_X69Y301
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[127]_i_24/O locDriver=> SLICE_X66Y297
delay=> 465
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[126]_i_16/I3 locDriven=> SLICE_X67Y299
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[127]_i_19/O locDriver=> SLICE_X67Y299
delay=> 292
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[127]_i_21/I0 locDriven=> SLICE_X67Y299
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_type_S2_f_reg[2]/Q locDriver=> SLICE_X67Y292
delay=> 440
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[127]_i_49/I2 locDriven=> SLICE_X65Y308
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[121]_i_17/O locDriver=> SLICE_X62Y305
delay=> 353
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[127]_i_74/I0 locDriven=> SLICE_X65Y310
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[135]_i_48/O locDriver=> SLICE_X64Y304
delay=> 341
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[129]_i_3/I3 locDriven=> SLICE_X70Y303
driverPin=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[57]_i_1/O locDriver=> SLICE_X68Y295
delay=> 395
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[131]_i_6/I3 locDriven=> SLICE_X63Y311
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[131]_i_9/O locDriver=> SLICE_X63Y311
delay=> 78
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[133]_i_7/I3 locDriven=> SLICE_X64Y308
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[133]_i_10/O locDriver=> SLICE_X64Y304
delay=> 285
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[135]_i_17/I2 locDriven=> SLICE_X56Y304
driverPin=> chip/tile0/l2/pipe1/ctrl/data_size_S2_f_reg[1]/Q locDriver=> SLICE_X66Y283
delay=> 1058
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[135]_i_51/I5 locDriven=> SLICE_X65Y311
driverPin=> chip/tile0/l2/pipe1/buf_in/DIN_r[127]_i_51/O locDriver=> SLICE_X64Y301
delay=> 265
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[142]_i_11/I4 locDriven=> SLICE_X74Y304
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[142]_i_17/O locDriver=> SLICE_X59Y306
delay=> 828
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[143]_i_20/I3 locDriven=> SLICE_X71Y301
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[143]_i_24/O locDriver=> SLICE_X70Y311
delay=> 281
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[49]_i_4__0/I0 locDriven=> SLICE_X63Y288
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[50]_i_6/O locDriver=> SLICE_X63Y288
delay=> 271
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[62]_i_6/I3 locDriven=> SLICE_X68Y304
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[134]_i_7/O locDriver=> SLICE_X66Y305
delay=> 287
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[84]_i_4/I1 locDriven=> SLICE_X69Y311
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[87]_i_9/O locDriver=> SLICE_X58Y309
delay=> 750
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[88]_i_7/I5 locDriven=> SLICE_X64Y311
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[127]_i_21/O locDriver=> SLICE_X67Y299
delay=> 431
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[94]_i_4/I3 locDriven=> SLICE_X67Y311
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[94]_i_8/O locDriver=> SLICE_X57Y308
delay=> 470
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r[97]_i_2__0/I5 locDriven=> SLICE_X69Y306
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[97]_i_6/O locDriver=> SLICE_X59Y306
delay=> 532
pinDriven=> chip/tile0/l2/pipe1/ctrl/DIN_r_reg[119]_i_51/S[4] locDriven=> SLICE_X67Y309
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[116]_i_17/O locDriver=> SLICE_X62Y305
delay=> 313
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[0][15]_i_1/I0 locDriven=> SLICE_X50Y240
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[0][15]_i_2/O locDriver=> SLICE_X50Y238
delay=> 136
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[0][5]_i_4/I3 locDriven=> SLICE_X49Y244
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[0][5]_i_6/O locDriver=> SLICE_X49Y244
delay=> 89
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[10][3]_i_1/I0 locDriven=> SLICE_X53Y243
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[10][3]_i_2/O locDriver=> SLICE_X53Y243
delay=> 136
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[11][18]_i_6/I0 locDriven=> SLICE_X61Y243
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_4/O locDriver=> SLICE_X64Y275
delay=> 1089
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[12][21]_i_4/I3 locDriven=> SLICE_X49Y252
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[12][21]_i_6/O locDriver=> SLICE_X49Y252
delay=> 81
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[13][18]_i_3/I3 locDriven=> SLICE_X62Y242
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][18]_i_6/O locDriver=> SLICE_X62Y244
delay=> 175
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[14][3]_i_1/I0 locDriven=> SLICE_X55Y244
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][3]_i_2/O locDriver=> SLICE_X55Y244
delay=> 48
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][14]_i_11/I2 locDriven=> SLICE_X56Y234
driverPin=> chip/tile0/l2/pipe1/dpath/l2_way_state_subline_S4_f_reg[2]/Q locDriver=> SLICE_X62Y288
delay=> 1418
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][25]_i_9/I1 locDriven=> SLICE_X54Y263
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_7/O locDriver=> SLICE_X65Y276
delay=> 929
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][41]_i_9/I2 locDriven=> SLICE_X60Y261
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_4/O locDriver=> SLICE_X64Y275
delay=> 539
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][42]_i_40/I4 locDriven=> SLICE_X52Y322
driverPin=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[62]/Q locDriver=> SLICE_X55Y323
delay=> 234
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][52]_i_8/I1 locDriven=> SLICE_X58Y278
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_24/O locDriver=> SLICE_X56Y268
delay=> 401
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_12/I2 locDriven=> SLICE_X60Y262
driverPin=> chip/tile0/l2/pipe2/ctrl/msg_send_data_size_S4_reg[2]_i_9/O locDriver=> SLICE_X64Y267
delay=> 282
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[1][15]_i_3/I3 locDriven=> SLICE_X50Y236
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][15]_i_6/O locDriver=> SLICE_X54Y239
delay=> 409
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[1][6]_i_4/I0 locDriven=> SLICE_X57Y240
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][6]_i_8/O locDriver=> SLICE_X60Y243
delay=> 447
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[2][3]_i_4/I3 locDriven=> SLICE_X48Y245
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[2][3]_i_6/O locDriver=> SLICE_X48Y245
delay=> 49
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[3][2]_i_2/I0 locDriven=> SLICE_X55Y260
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 1036
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[4][2]_i_2/I0 locDriven=> SLICE_X53Y265
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 740
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[5][18]_i_6/I0 locDriven=> SLICE_X64Y243
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_4/O locDriver=> SLICE_X64Y275
delay=> 1206
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[6][4]_i_1/I1 locDriven=> SLICE_X57Y243
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 688
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[7][2]_i_2/I4 locDriven=> SLICE_X54Y259
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[7][2]_i_4/O locDriver=> SLICE_X54Y259
delay=> 84
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[8][3]_i_1/I4 locDriven=> SLICE_X53Y244
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[8][3]_i_4/O locDriver=> SLICE_X53Y242
delay=> 135
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[9][20]_i_1/I1 locDriven=> SLICE_X52Y249
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_counter_f[0]_i_2_replica_1/O locDriver=> SLICE_X62Y268
delay=> 1260
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f_reg[0][0]_i_1/I0 locDriven=> SLICE_X52Y259
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[0][0]_i_2/O locDriver=> SLICE_X52Y259
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/ctrl/buf_mem_f_reg[3][2]_i_1/I1 locDriven=> SLICE_X55Y260
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[3][2]_i_3/O locDriver=> SLICE_X55Y260
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/ctrl/data_clk_en_S3_f0_i_7/I0 locDriven=> SLICE_X66Y294
driverPin=> chip/tile0/l2/pipe1/ctrl/state_wr_en_S3_f_i_12/O locDriver=> SLICE_X67Y294
delay=> 189
pinDriven=> chip/tile0/l2/pipe1/ctrl/data_mem_f[6][121]_i_21/I1 locDriven=> SLICE_X65Y270
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_type_S4_f_reg[6]/Q locDriver=> SLICE_X67Y279
delay=> 345
pinDriven=> chip/tile0/l2/pipe1/ctrl/data_mem_f[6][30]_i_1/I1 locDriven=> SLICE_X67Y257
driverPin=> chip/tile0/l2/pipe1/ctrl/data_mem_f[6][121]_i_8/O locDriver=> SLICE_X66Y264
delay=> 254
pinDriven=> chip/tile0/l2/pipe1/ctrl/data_mem_f[6][53]_i_1/I1 locDriven=> SLICE_X66Y257
driverPin=> chip/tile0/l2/pipe1/ctrl/data_mem_f[6][121]_i_8/O locDriver=> SLICE_X66Y264
delay=> 217
pinDriven=> chip/tile0/l2/pipe1/ctrl/data_mem_f[6][72]_i_1/I1 locDriven=> SLICE_X72Y245
driverPin=> chip/tile0/l2/pipe1/ctrl/data_mem_f[6][121]_i_8/O locDriver=> SLICE_X66Y264
delay=> 678
pinDriven=> chip/tile0/l2/pipe1/ctrl/data_rd_ptr_f[1]_i_4/I3 locDriven=> SLICE_X67Y292
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S2_f_i_4/O locDriver=> SLICE_X67Y293
delay=> 125
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_S4_f_reg[22]/D locDriven=> SLICE_X56Y319
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[22]_i_1/O locDriver=> SLICE_X56Y319
delay=> 24
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_S4_f_reg[45]/D locDriven=> SLICE_X57Y324
driverPin=> chip/tile0/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[45]_i_1/O locDriver=> SLICE_X57Y324
delay=> 228
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[10]_i_1/I0 locDriven=> SLICE_X55Y320
driverPin=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[63]_i_4/O locDriver=> SLICE_X56Y317
delay=> 494
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[17]_i_1/I2 locDriven=> SLICE_X51Y319
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S3_f_reg/Q locDriver=> SLICE_X53Y311
delay=> 400
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[26]_i_1/I1 locDriven=> SLICE_X50Y320
driverPin=> chip/tile0/l2/pipe1/ctrl/dir_data_S4_f_reg[26]/Q locDriver=> SLICE_X58Y321
delay=> 539
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[31]_i_3/I4 locDriven=> SLICE_X49Y320
driverPin=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[28]/Q locDriver=> SLICE_X49Y320
delay=> 163
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[39]_i_4/I1 locDriven=> SLICE_X53Y321
driverPin=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[47]_i_12/O locDriver=> SLICE_X54Y320
delay=> 179
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[46]_i_3/I0 locDriven=> SLICE_X54Y324
driverPin=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[46]/Q locDriver=> SLICE_X54Y324
delay=> 179
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[50]_i_2/I3 locDriven=> SLICE_X51Y323
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S3_f_reg/Q locDriver=> SLICE_X53Y311
delay=> 512
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[59]_i_2/I1 locDriven=> SLICE_X53Y323
driverPin=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[58]/Q locDriver=> SLICE_X53Y321
delay=> 159
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[63]_i_4/I3 locDriven=> SLICE_X56Y317
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S3_f_reg/Q locDriver=> SLICE_X53Y311
delay=> 763
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[18]/R locDriven=> SLICE_X51Y320
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 932
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[40]/R locDriven=> SLICE_X55Y321
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 902
pinDriven=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[63]/R locDriven=> SLICE_X53Y324
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 915
pinDriven=> chip/tile0/l2/pipe1/ctrl/l2_load_data_subline_S2_f[1]_i_3/I1 locDriven=> SLICE_X66Y295
driverPin=> chip/tile0/l2/pipe1/ctrl/l2_load_data_subline_S2_f_reg[1]/Q locDriver=> SLICE_X66Y295
delay=> 237
pinDriven=> chip/tile0/l2/pipe1/ctrl/msg_cas_cmp_S1_f_i_102/I3 locDriven=> SLICE_X52Y288
driverPin=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_165/O locDriver=> SLICE_X54Y288
delay=> 186
pinDriven=> chip/tile0/l2/pipe1/ctrl/msg_cas_cmp_S1_f_i_71/I0 locDriven=> SLICE_X51Y291
driverPin=> chip/tile0/l2/pipe1/ctrl/data_size_S4_f_reg[1]/Q locDriver=> SLICE_X56Y289
delay=> 896
pinDriven=> chip/tile0/l2/pipe1/ctrl/msg_data_S3_f[30]_i_1/I3 locDriven=> SLICE_X61Y292
driverPin=> chip/tile0/l2/pipe1/dpath/state_data_buf_S2_f_reg[30]/Q locDriver=> SLICE_X61Y293
delay=> 105
pinDriven=> chip/tile0/l2/pipe1/ctrl/msg_data_S3_f[47]_i_1/I1 locDriven=> SLICE_X58Y294
driverPin=> chip/tile0/l2/pipe1/buf_in/state_data_in_S3_f[47]_i_1/O locDriver=> SLICE_X69Y298
delay=> 709
pinDriven=> chip/tile0/l2/pipe1/ctrl/msg_from_mshr_S4_f_reg/C locDriven=> SLICE_X66Y288
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1554
pinDriven=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_14/I3 locDriven=> SLICE_X66Y275
driverPin=> chip/tile0/l2/pipe2/buf_in/req_recycle_buf_S4_f_i_2/O locDriver=> SLICE_X66Y272
delay=> 197
pinDriven=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_39/I4 locDriven=> SLICE_X64Y276
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_48/O locDriver=> SLICE_X64Y276
delay=> 47
pinDriven=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_63/I0 locDriven=> SLICE_X64Y277
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_type_S4_f_reg[4]/Q locDriver=> SLICE_X66Y279
delay=> 282
pinDriven=> chip/tile0/l2/pipe1/ctrl/msg_type_S3_f_reg[5]/C locDriven=> SLICE_X66Y290
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1569
pinDriven=> chip/tile0/l2/pipe1/ctrl/mshr_wr_data_en_S3_f_i_11/I0 locDriven=> SLICE_X66Y297
driverPin=> chip/tile0/l2/pipe1/ctrl/state_wr_en_S3_f_i_15/O locDriver=> SLICE_X67Y295
delay=> 457
pinDriven=> chip/tile0/l2/pipe1/ctrl/req_recycle_buf_S4_f_reg/CE locDriven=> SLICE_X66Y284
driverPin=> chip/tile0/l2/pipe1/ctrl/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/ctrl/state_data_in_S3_f[15]_i_1/I4 locDriven=> SLICE_X61Y299
driverPin=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[15]_i_1/O locDriver=> SLICE_X68Y288
delay=> 507
pinDriven=> chip/tile0/l2/pipe1/ctrl/state_data_in_S3_f[61]_i_2/I1 locDriven=> SLICE_X65Y292
driverPin=> chip/tile0/l2/pipe1/dpath/l2_evict_S3_f_i_3/O locDriver=> SLICE_X66Y290
delay=> 257
pinDriven=> chip/tile0/l2/pipe1/ctrl/state_wr_en_S3_f_i_10/I1 locDriven=> SLICE_X67Y294
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S2_f_i_7/O locDriver=> SLICE_X66Y296
delay=> 182
pinDriven=> chip/tile0/l2/pipe1/ctrl/valid_S3_f_i_16/I2 locDriven=> SLICE_X54Y319
driverPin=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[12]_i_2/O locDriver=> SLICE_X54Y319
delay=> 48
pinDriven=> chip/tile0/l2/pipe1/ctrl/valid_S3_f_i_37/I0 locDriven=> SLICE_X52Y321
driverPin=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[60]_i_5/O locDriver=> SLICE_X51Y322
delay=> 193
pinDriven=> chip/tile0/l2/pipe1/ctrl/valid_S3_f_i_55/I3 locDriven=> SLICE_X50Y319
driverPin=> chip/tile0/l2/pipe1/ctrl/dir_data_buf_S4_f[47]_i_8/O locDriver=> SLICE_X54Y319
delay=> 217
pinDriven=> chip/tile0/l2/pipe1/ctrl/wr_ptr_f[0]_rep__6_i_1/I1 locDriven=> SLICE_X54Y255
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 1098
pinDriven=> chip/tile0/l2/pipe1/ctrl/wr_ptr_f[3]_rep__5_i_1/I0 locDriven=> SLICE_X54Y258
driverPin=> chip/tile0/l2/pipe1/ctrl/wr_ptr_f[3]_i_5/O locDriver=> SLICE_X54Y257
delay=> 146
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[105]_i_9/I0 locDriven=> SLICE_X58Y307
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[111]_i_16/O locDriver=> SLICE_X56Y306
delay=> 160
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[111]_i_16/I3 locDriven=> SLICE_X56Y306
driverPin=> chip/tile0/l2/pipe1/ctrl/data_size_S2_f_reg[0]/Q locDriver=> SLICE_X67Y281
delay=> 1174
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[114]_i_21/I4 locDriven=> SLICE_X62Y303
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[130]_i_11/O locDriver=> SLICE_X64Y302
delay=> 288
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[117]_i_6/I2 locDriven=> SLICE_X69Y302
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S2_f_reg[109]/Q locDriver=> SLICE_X60Y302
delay=> 451
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[120]_i_13/I1 locDriven=> SLICE_X69Y301
driverPin=> chip/tile0/l2/pipe1/dpath/msg_data_mask_in_S21__1_rep__0/Q locDriver=> SLICE_X66Y299
delay=> 509
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[121]_i_35/I0 locDriven=> SLICE_X63Y300
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[127]_i_94/O locDriver=> SLICE_X62Y302
delay=> 201
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[123]_i_30/I5 locDriven=> SLICE_X59Y304
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[127]_i_93/O locDriver=> SLICE_X62Y300
delay=> 277
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[125]_i_24/I2 locDriven=> SLICE_X63Y299
driverPin=> chip/tile0/l2/pipe1/dpath/msg_data_mask_in_S21__1_rep__1/Q locDriver=> SLICE_X67Y298
delay=> 213
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[126]_i_36/I4 locDriven=> SLICE_X63Y304
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[102]_i_9/O locDriver=> SLICE_X63Y305
delay=> 166
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[127]_i_89/I1 locDriven=> SLICE_X61Y301
driverPin=> chip/tile0/l2/pipe1/ctrl/data_size_S2_f_reg[1]/Q locDriver=> SLICE_X66Y283
delay=> 438
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[132]_i_15/I1 locDriven=> SLICE_X65Y301
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S2_f_reg[60]/Q locDriver=> SLICE_X60Y301
delay=> 176
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[13]_i_2__1/I3 locDriven=> SLICE_X70Y310
driverPin=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[13]_i_1/O locDriver=> SLICE_X67Y288
delay=> 581
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[17]_i_2__1/I3 locDriven=> SLICE_X68Y309
driverPin=> chip/tile0/l2/pipe1/buf_in/state_data_in_S3_f[17]_i_1/O locDriver=> SLICE_X68Y287
delay=> 951
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[24]_i_1__6/I2 locDriven=> SLICE_X62Y295
driverPin=> chip/tile0/l2/pipe2/ctrl/valid_S3_f_reg/Q locDriver=> SLICE_X68Y292
delay=> 778
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[31]_i_1__0/I0 locDriven=> SLICE_X56Y310
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[31]_i_2__1/O locDriver=> SLICE_X60Y312
delay=> 255
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[38]_i_2__0/I0 locDriven=> SLICE_X70Y304
driverPin=> chip/tile0/l2/pipe1/dpath/msg_data_mask_in_S21__1_rep__0/Q locDriver=> SLICE_X66Y299
delay=> 743
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[45]_i_2__2/I0 locDriven=> SLICE_X56Y310
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[45]_i_3/O locDriver=> SLICE_X61Y312
delay=> 256
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[49]_i_3/I4 locDriven=> SLICE_X59Y311
driverPin=> chip/tile0/l2/pipe1/dpath/state_data_in_S4_f_reg[49]/Q locDriver=> SLICE_X59Y311
delay=> 52
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[54]_i_2__5/I2 locDriven=> SLICE_X61Y293
driverPin=> chip/tile0/l2/pipe2/ctrl/valid_S3_f_reg/Q locDriver=> SLICE_X68Y292
delay=> 659
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[70]_i_6/I2 locDriven=> SLICE_X71Y310
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[135]_i_7/O locDriver=> SLICE_X61Y306
delay=> 744
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[77]_i_4/I0 locDriven=> SLICE_X73Y307
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[125]_i_12/O locDriver=> SLICE_X65Y311
delay=> 392
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[84]_i_2__0/I3 locDriven=> SLICE_X69Y309
driverPin=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[12]_i_1/O locDriver=> SLICE_X68Y289
delay=> 639
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r[92]_i_2__0/I2 locDriven=> SLICE_X73Y309
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[135]_i_7/O locDriver=> SLICE_X61Y306
delay=> 632
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r_reg[111]_i_14/S[6] locDriven=> SLICE_X65Y306
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[111]_i_18/O locDriver=> SLICE_X65Y306
delay=> 1
pinDriven=> chip/tile0/l2/pipe1/dpath/DIN_r_reg[135]_i_18/DI[6] locDriven=> SLICE_X65Y307
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[134]_i_10/O locDriver=> SLICE_X64Y304
delay=> 288
pinDriven=> chip/tile0/l2/pipe1/dpath/addr_S2_f_reg[13]/R locDriven=> SLICE_X67Y270
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 856
pinDriven=> chip/tile0/l2/pipe1/dpath/addr_S2_f_reg[38]/R locDriven=> SLICE_X67Y276
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 850
pinDriven=> chip/tile0/l2/pipe1/dpath/addr_S3_f_reg[25]/R locDriven=> SLICE_X66Y268
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 847
pinDriven=> chip/tile0/l2/pipe1/dpath/addr_S4_f_reg[11]/R locDriven=> SLICE_X65Y268
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 845
pinDriven=> chip/tile0/l2/pipe1/dpath/addr_S4_f_reg[34]/R locDriven=> SLICE_X65Y270
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 835
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[106]_i_1/I4 locDriven=> SLICE_X52Y306
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S3_f_reg_replica/Q locDriver=> SLICE_X53Y311
delay=> 899
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[114]_i_19/I2 locDriven=> SLICE_X45Y310
driverPin=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[118]/Q locDriver=> SLICE_X57Y313
delay=> 588
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[120]_i_1/I3 locDriven=> SLICE_X51Y303
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S3_f_reg_replica/Q locDriver=> SLICE_X53Y311
delay=> 475
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[127]_i_18/I0 locDriven=> SLICE_X47Y308
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[127]_i_51/O locDriver=> SLICE_X48Y309
delay=> 141
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[127]_i_40/I1 locDriven=> SLICE_X49Y308
driverPin=> chip/tile0/l2/pipe1/dpath/data_data_buf_S4_f_reg[104]/Q locDriver=> SLICE_X52Y307
delay=> 409
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[127]_i_62/I2 locDriven=> SLICE_X48Y310
driverPin=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[134]/Q locDriver=> SLICE_X51Y314
delay=> 227
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[17]_i_1/I0 locDriven=> SLICE_X54Y302
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_3/O locDriver=> SLICE_X49Y307
delay=> 785
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[2]_i_1/I3 locDriven=> SLICE_X54Y303
driverPin=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[2]/Q locDriver=> SLICE_X56Y315
delay=> 963
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[42]_i_1/I4 locDriven=> SLICE_X51Y304
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S3_f_reg_replica/Q locDriver=> SLICE_X53Y311
delay=> 503
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[50]_i_19/I2 locDriven=> SLICE_X47Y306
driverPin=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[46]/Q locDriver=> SLICE_X50Y317
delay=> 486
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[57]_i_1/I0 locDriven=> SLICE_X50Y305
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_2/O locDriver=> SLICE_X50Y307
delay=> 146
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_16/I2 locDriven=> SLICE_X50Y308
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_51/O locDriver=> SLICE_X51Y308
delay=> 130
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_37/I4 locDriven=> SLICE_X46Y309
driverPin=> chip/tile0/l2/pipe1/dpath/data_data_buf_S4_f_reg[62]/Q locDriver=> SLICE_X50Y311
delay=> 185
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_58/I0 locDriven=> SLICE_X52Y308
driverPin=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[7]/Q locDriver=> SLICE_X56Y314
delay=> 589
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[69]_i_1/I0 locDriven=> SLICE_X51Y305
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[89]_i_2/O locDriver=> SLICE_X51Y306
delay=> 236
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[83]_i_1/I2 locDriven=> SLICE_X54Y305
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[113]_i_2/O locDriver=> SLICE_X50Y304
delay=> 273
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[96]_i_2/I1 locDriven=> SLICE_X49Y304
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[90]_i_2/O locDriver=> SLICE_X48Y308
delay=> 245
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f_reg[114]/R locDriven=> SLICE_X53Y300
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 937
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f_reg[21]/R locDriven=> SLICE_X53Y302
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 937
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f_reg[44]/R locDriven=> SLICE_X58Y300
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 864
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f_reg[67]/R locDriven=> SLICE_X54Y303
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 917
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f_reg[8]/R locDriven=> SLICE_X61Y302
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 904
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S2_f_reg[111]/R locDriven=> SLICE_X59Y301
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 866
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S2_f_reg[19]/R locDriven=> SLICE_X61Y302
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 904
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S2_f_reg[41]/R locDriven=> SLICE_X62Y301
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 890
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S2_f_reg[64]/R locDriven=> SLICE_X60Y303
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 901
pinDriven=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S2_f_reg[87]/R locDriven=> SLICE_X59Y303
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 873
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[0][12]_i_6/I2 locDriven=> SLICE_X67Y233
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][12]_i_8/O locDriver=> SLICE_X69Y235
delay=> 273
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[0][25]_i_6/I0 locDriven=> SLICE_X54Y262
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][25]_i_6/O locDriver=> SLICE_X53Y264
delay=> 252
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[0][31]_i_7/I1 locDriven=> SLICE_X57Y259
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][48]_i_8/O locDriver=> SLICE_X56Y286
delay=> 1696
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[0][3]_i_3/I0 locDriven=> SLICE_X48Y245
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][3]_i_5/O locDriver=> SLICE_X54Y245
delay=> 274
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[0][48]_i_3/I3 locDriven=> SLICE_X53Y279
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][52]_i_5/O locDriver=> SLICE_X60Y257
delay=> 1801
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[0][56]_i_3/I1 locDriven=> SLICE_X52Y283
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][63]_i_11/O locDriver=> SLICE_X49Y280
delay=> 539
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[0][7]_i_2/I1 locDriven=> SLICE_X58Y238
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][18]_i_5/O locDriver=> SLICE_X51Y235
delay=> 1113
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[10][16]_i_6/I1 locDriven=> SLICE_X60Y232
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][55]_i_7/O locDriver=> SLICE_X46Y237
delay=> 1064
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[10][27]_i_7/I1 locDriven=> SLICE_X54Y248
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][60]_i_5/O locDriver=> SLICE_X46Y238
delay=> 780
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[10][33]_i_8/I3 locDriven=> SLICE_X50Y266
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][39]_i_5/O locDriver=> SLICE_X56Y246
delay=> 1718
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[10][41]_i_6/I0 locDriven=> SLICE_X63Y261
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][41]_i_7/O locDriver=> SLICE_X60Y264
delay=> 341
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[10][4]_i_3/I2 locDriven=> SLICE_X55Y240
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][4]_i_6/O locDriver=> SLICE_X55Y246
delay=> 308
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[10][59]_i_3/I0 locDriven=> SLICE_X47Y274
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][59]_i_5/O locDriver=> SLICE_X49Y278
delay=> 265
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[10][9]_i_3/I4 locDriven=> SLICE_X58Y235
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[11][15]_i_5/O locDriver=> SLICE_X57Y236
delay=> 147
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[11][1]_i_4/I0 locDriven=> SLICE_X54Y261
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][1]_i_8/O locDriver=> SLICE_X55Y262
delay=> 207
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[11][36]_i_3/I3 locDriven=> SLICE_X56Y247
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][47]_i_6/O locDriver=> SLICE_X63Y268
delay=> 1221
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[11][44]_i_6/I0 locDriven=> SLICE_X63Y275
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][44]_i_6/O locDriver=> SLICE_X61Y276
delay=> 283
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[11][52]_i_7/I0 locDriven=> SLICE_X58Y277
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][52]_i_5/O locDriver=> SLICE_X57Y279
delay=> 214
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[11][62]_i_3/I2 locDriven=> SLICE_X50Y280
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][62]_i_6/O locDriver=> SLICE_X49Y279
delay=> 194
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[12][13]_i_3/I4 locDriven=> SLICE_X60Y235
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][24]_i_6/O locDriver=> SLICE_X58Y243
delay=> 510
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[12][26]_i_4/I2 locDriven=> SLICE_X51Y252
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_counter_f[0]_i_2_replica_1/O locDriver=> SLICE_X62Y268
delay=> 1004
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[12][32]_i_4/I4 locDriven=> SLICE_X56Y264
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][40]_i_6/O locDriver=> SLICE_X56Y247
delay=> 615
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[12][3]_i_3/I5 locDriven=> SLICE_X53Y245
driverPin=> chip/tile0/l2/pipe1/ctrl/l2_miss_S4_f_reg[0]/Q locDriver=> SLICE_X66Y288
delay=> 1568
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[12][48]_i_6/I2 locDriven=> SLICE_X54Y280
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][48]_i_10/O locDriver=> SLICE_X57Y279
delay=> 500
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[12][56]_i_6/I0 locDriven=> SLICE_X51Y284
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][56]_i_6/O locDriver=> SLICE_X53Y285
delay=> 195
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[12][7]_i_3/I1 locDriven=> SLICE_X58Y240
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][25]_i_5/O locDriver=> SLICE_X52Y240
delay=> 1150
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[13][17]_i_3/I3 locDriven=> SLICE_X55Y237
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][25]_i_7/O locDriver=> SLICE_X53Y235
delay=> 299
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[13][34]_i_3/I1 locDriven=> SLICE_X60Y258
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[14][46]_i_5/O locDriver=> SLICE_X55Y246
delay=> 1192
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[13][40]_i_5/I2 locDriven=> SLICE_X63Y267
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][40]_i_5/O locDriver=> SLICE_X62Y267
delay=> 154
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[13][47]_i_5/I4 locDriven=> SLICE_X54Y286
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][47]_i_9/O locDriver=> SLICE_X54Y284
delay=> 100
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[13][54]_i_3/I3 locDriven=> SLICE_X53Y271
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][63]_i_14/O locDriver=> SLICE_X51Y282
delay=> 1082
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[13][63]_i_6/I0 locDriven=> SLICE_X46Y281
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_10/O locDriver=> SLICE_X49Y283
delay=> 252
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][14]_i_3/I5 locDriven=> SLICE_X56Y233
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_8/O locDriver=> SLICE_X64Y276
delay=> 964
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][26]_i_8/I2 locDriven=> SLICE_X47Y252
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][26]_i_6/O locDriver=> SLICE_X53Y254
delay=> 280
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][32]_i_4/I0 locDriven=> SLICE_X58Y264
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][32]_i_7/O locDriver=> SLICE_X60Y267
delay=> 306
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][38]_i_7/I1 locDriven=> SLICE_X61Y248
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[13][47]_i_6/O locDriver=> SLICE_X63Y268
delay=> 952
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][44]_i_9/I1 locDriven=> SLICE_X63Y273
driverPin=> chip/tile0/l2/config_regs/coreid_reg_f_reg[14]/Q locDriver=> SLICE_X64Y273
delay=> 154
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][51]_i_3/I0 locDriven=> SLICE_X57Y279
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][51]_i_5/O locDriver=> SLICE_X55Y276
delay=> 490
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][59]_i_3/I3 locDriven=> SLICE_X47Y277
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][63]_i_16/O locDriver=> SLICE_X49Y281
delay=> 394
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][9]_i_6/I1 locDriven=> SLICE_X65Y234
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][29]_i_8/O locDriver=> SLICE_X49Y240
delay=> 1325
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][11]_i_18/I1 locDriven=> SLICE_X55Y306
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S3_f_reg_replica/Q locDriver=> SLICE_X53Y311
delay=> 380
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][14]_i_10/I5 locDriven=> SLICE_X54Y287
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][14]_i_13/O locDriver=> SLICE_X53Y308
delay=> 380
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][17]_i_10/I3 locDriven=> SLICE_X55Y287
driverPin=> chip/tile0/l2/pipe1/dpath/msg_data_S4_f_reg[17]/Q locDriver=> SLICE_X57Y289
delay=> 752
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][1]_i_14/I1 locDriven=> SLICE_X51Y309
driverPin=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[137]/Q locDriver=> SLICE_X61Y314
delay=> 822
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][22]_i_11/I0 locDriven=> SLICE_X53Y287
driverPin=> chip/tile0/l2/pipe1/ctrl/special_addr_type_S4_f_reg/Q locDriver=> SLICE_X58Y289
delay=> 1028
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][25]_i_10/I1 locDriven=> SLICE_X53Y264
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][46]_i_6/O locDriver=> SLICE_X57Y248
delay=> 1376
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][28]_i_6/I3 locDriven=> SLICE_X50Y261
driverPin=> chip/tile0/l2/pipe1/dpath/msg_data_S4_f_reg[28]/Q locDriver=> SLICE_X57Y293
delay=> 1036
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][30]_i_17/I1 locDriven=> SLICE_X52Y307
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S3_f_reg_replica/Q locDriver=> SLICE_X53Y311
delay=> 250
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][33]_i_5/I0 locDriven=> SLICE_X55Y268
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[97]_i_1/O locDriver=> SLICE_X53Y305
delay=> 641
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][36]_i_16/I1 locDriven=> SLICE_X52Y309
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[127]_i_72/O locDriver=> SLICE_X49Y309
delay=> 164
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][39]_i_12/I2 locDriven=> SLICE_X57Y288
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_28/O locDriver=> SLICE_X57Y288
delay=> 190
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][40]_i_7/I0 locDriven=> SLICE_X62Y267
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][40]_i_13/O locDriver=> SLICE_X57Y289
delay=> 461
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][43]_i_16/I0 locDriven=> SLICE_X54Y307
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_36/O locDriver=> SLICE_X54Y307
delay=> 81
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][45]_i_5/I4 locDriven=> SLICE_X58Y284
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][45]_i_12/O locDriver=> SLICE_X58Y289
delay=> 223
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][48]_i_18/I5 locDriven=> SLICE_X50Y309
driverPin=> chip/tile0/l2/pipe1/dpath/addr_S4_f_reg[32]/Q locDriver=> SLICE_X66Y270
delay=> 1943
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][50]_i_13/I5 locDriven=> SLICE_X54Y288
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][50]_i_17/O locDriver=> SLICE_X53Y312
delay=> 434
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][52]_i_6/I4 locDriven=> SLICE_X53Y277
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_20/O locDriver=> SLICE_X55Y262
delay=> 519
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][55]_i_3/I4 locDriven=> SLICE_X54Y269
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][55]_i_7/O locDriver=> SLICE_X58Y243
delay=> 1304
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][58]_i_5/I2 locDriven=> SLICE_X50Y277
driverPin=> chip/tile0/l2/pipe1/dpath/msg_data_S4_f_reg[58]/Q locDriver=> SLICE_X57Y293
delay=> 778
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][60]_i_3/I3 locDriven=> SLICE_X41Y283
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[15][63]_i_11/O locDriver=> SLICE_X49Y280
delay=> 461
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][63]_i_28/I3 locDriven=> SLICE_X57Y288
driverPin=> chip/tile0/l2/pipe1/dpath/addr_S4_f_reg[35]/Q locDriver=> SLICE_X64Y270
delay=> 1065
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][7]_i_10/I0 locDriven=> SLICE_X61Y239
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][7]_i_7/O locDriver=> SLICE_X56Y245
delay=> 580
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][9]_i_6/I1 locDriven=> SLICE_X59Y236
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[9]_i_1/O locDriver=> SLICE_X55Y303
delay=> 1079
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[1][1]_i_3/I4 locDriven=> SLICE_X55Y259
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][18]_i_5/O locDriver=> SLICE_X51Y235
delay=> 1448
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[1][29]_i_4/I5 locDriven=> SLICE_X48Y255
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[1][29]_i_8/O locDriver=> SLICE_X48Y255
delay=> 196
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[1][40]_i_3/I2 locDriven=> SLICE_X62Y264
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][40]_i_7/O locDriver=> SLICE_X62Y267
delay=> 196
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[1][50]_i_3/I3 locDriven=> SLICE_X50Y273
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][63]_i_8/O locDriver=> SLICE_X48Y261
delay=> 644
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[1][60]_i_3/I4 locDriven=> SLICE_X41Y283
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[3][59]_i_5/O locDriver=> SLICE_X57Y237
delay=> 1698
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[2][11]_i_6/I0 locDriven=> SLICE_X65Y241
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][11]_i_6/O locDriver=> SLICE_X62Y241
delay=> 207
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[2][24]_i_3/I4 locDriven=> SLICE_X57Y263
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[3][59]_i_5/O locDriver=> SLICE_X57Y237
delay=> 443
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[2][30]_i_7/I5 locDriven=> SLICE_X48Y266
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[14][30]_i_6/O locDriver=> SLICE_X45Y265
delay=> 249
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[2][39]_i_3/I5 locDriven=> SLICE_X65Y249
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][39]_i_8/O locDriver=> SLICE_X60Y251
delay=> 425
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[2][47]_i_3/I3 locDriven=> SLICE_X53Y282
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][55]_i_7/O locDriver=> SLICE_X50Y282
delay=> 194
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[2][55]_i_3/I1 locDriven=> SLICE_X50Y267
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[3][63]_i_8/O locDriver=> SLICE_X48Y261
delay=> 458
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[2][6]_i_2/I4 locDriven=> SLICE_X59Y238
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[2][6]_i_5/O locDriver=> SLICE_X57Y238
delay=> 206
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[3][14]_i_3/I5 locDriven=> SLICE_X54Y231
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_8/O locDriver=> SLICE_X64Y276
delay=> 1595
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[3][2]_i_6/I1 locDriven=> SLICE_X54Y262
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][63]_i_8/O locDriver=> SLICE_X48Y261
delay=> 394
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[3][41]_i_3/I2 locDriven=> SLICE_X61Y261
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][41]_i_7/O locDriver=> SLICE_X60Y264
delay=> 237
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[3][4]_i_3/I3 locDriven=> SLICE_X56Y244
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][33]_i_5/O locDriver=> SLICE_X51Y239
delay=> 882
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[3][59]_i_3/I1 locDriven=> SLICE_X42Y278
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[4][63]_i_8/O locDriver=> SLICE_X47Y257
delay=> 892
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[4][0]_i_5/I1 locDriven=> SLICE_X50Y261
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][10]_i_5/O locDriver=> SLICE_X54Y239
delay=> 1890
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[4][22]_i_3/I1 locDriven=> SLICE_X49Y246
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][58]_i_5/O locDriver=> SLICE_X46Y239
delay=> 455
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[4][2]_i_4/I3 locDriven=> SLICE_X54Y261
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][39]_i_7/O locDriver=> SLICE_X49Y246
delay=> 1979
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[4][37]_i_6/I0 locDriven=> SLICE_X61Y253
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][37]_i_6/O locDriver=> SLICE_X60Y253
delay=> 111
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[4][45]_i_3/I4 locDriven=> SLICE_X57Y283
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[7][49]_i_5/O locDriver=> SLICE_X59Y263
delay=> 903
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[4][53]_i_3/I2 locDriven=> SLICE_X58Y270
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][53]_i_6/O locDriver=> SLICE_X57Y272
delay=> 185
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[4][62]_i_3/I1 locDriven=> SLICE_X45Y278
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[5][63]_i_8/O locDriver=> SLICE_X48Y261
delay=> 940
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[5][12]_i_3/I2 locDriven=> SLICE_X60Y230
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][12]_i_6/O locDriver=> SLICE_X59Y237
delay=> 304
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[5][25]_i_3/I4 locDriven=> SLICE_X51Y263
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[7][56]_i_5/O locDriver=> SLICE_X57Y237
delay=> 1386
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[5][38]_i_5/I2 locDriven=> SLICE_X59Y249
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][38]_i_5/O locDriver=> SLICE_X58Y249
delay=> 177
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[5][45]_i_3/I1 locDriven=> SLICE_X57Y283
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[6][46]_i_5/O locDriver=> SLICE_X55Y247
delay=> 1819
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[5][51]_i_5/I2 locDriven=> SLICE_X52Y276
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][51]_i_5/O locDriver=> SLICE_X55Y276
delay=> 294
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[5][5]_i_3/I2 locDriven=> SLICE_X49Y244
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][5]_i_6/O locDriver=> SLICE_X53Y242
delay=> 451
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[6][10]_i_3/I4 locDriven=> SLICE_X63Y240
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[7][27]_i_6/O locDriver=> SLICE_X57Y236
delay=> 476
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[6][23]_i_3/I2 locDriven=> SLICE_X53Y252
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][23]_i_6/O locDriver=> SLICE_X55Y255
delay=> 348
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[6][30]_i_4/I2 locDriven=> SLICE_X48Y265
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4/O locDriver=> SLICE_X61Y267
delay=> 910
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[6][38]_i_3/I5 locDriven=> SLICE_X58Y248
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][38]_i_8/O locDriver=> SLICE_X60Y251
delay=> 393
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[6][46]_i_3/I3 locDriven=> SLICE_X60Y282
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][63]_i_8/O locDriver=> SLICE_X47Y242
delay=> 2977
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[6][54]_i_3/I1 locDriven=> SLICE_X53Y270
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[7][63]_i_9/O locDriver=> SLICE_X50Y279
delay=> 931
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[6][63]_i_10/I2 locDriven=> SLICE_X45Y285
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][63]_i_17/O locDriver=> SLICE_X51Y281
delay=> 400
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[7][13]_i_3/I3 locDriven=> SLICE_X62Y236
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][15]_i_5/O locDriver=> SLICE_X51Y234
delay=> 798
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[7][2]_i_3/I5 locDriven=> SLICE_X54Y259
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][2]_i_9/O locDriver=> SLICE_X54Y262
delay=> 227
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[7][40]_i_3/I2 locDriven=> SLICE_X61Y267
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][40]_i_7/O locDriver=> SLICE_X62Y267
delay=> 126
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[7][49]_i_3/I3 locDriven=> SLICE_X56Y273
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[9][55]_i_5/O locDriver=> SLICE_X49Y264
delay=> 1156
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[7][57]_i_6/I2 locDriven=> SLICE_X42Y283
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][57]_i_8/O locDriver=> SLICE_X49Y282
delay=> 523
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[8][0]_i_3/I0 locDriven=> SLICE_X51Y261
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[8][0]_i_5/O locDriver=> SLICE_X51Y261
delay=> 44
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[8][1]_i_5/I1 locDriven=> SLICE_X55Y260
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][29]_i_5/O locDriver=> SLICE_X51Y233
delay=> 944
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[8][29]_i_7/I4 locDriven=> SLICE_X49Y256
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[8][33]_i_7/O locDriver=> SLICE_X50Y240
delay=> 1901
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[8][36]_i_6/I0 locDriven=> SLICE_X57Y247
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][36]_i_6/O locDriver=> SLICE_X58Y247
delay=> 158
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[8][44]_i_3/I4 locDriven=> SLICE_X61Y274
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[11][47]_i_5/O locDriver=> SLICE_X56Y246
delay=> 1004
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[8][52]_i_3/I2 locDriven=> SLICE_X52Y278
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][52]_i_6/O locDriver=> SLICE_X53Y277
delay=> 204
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[8][60]_i_6/I2 locDriven=> SLICE_X50Y282
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][60]_i_8/O locDriver=> SLICE_X50Y281
delay=> 109
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[9][11]_i_3/I0 locDriven=> SLICE_X64Y242
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][11]_i_5/O locDriver=> SLICE_X62Y241
delay=> 221
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[9][23]_i_6/I1 locDriven=> SLICE_X56Y251
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][33]_i_5/O locDriver=> SLICE_X49Y244
delay=> 909
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[9][31]_i_6/I1 locDriven=> SLICE_X59Y256
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[11][41]_i_5/O locDriver=> SLICE_X56Y248
delay=> 518
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[9][43]_i_6/I2 locDriven=> SLICE_X62Y271
driverPin=> chip/tile0/l2/pipe1/ctrl/buf_mem_f[15][43]_i_8/O locDriver=> SLICE_X59Y274
delay=> 365
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[9][54]_i_3/I0 locDriven=> SLICE_X56Y271
driverPin=> chip/tile0/l2/pipe1/dpath/buf_mem_f[15][54]_i_5/O locDriver=> SLICE_X54Y272
delay=> 503
pinDriven=> chip/tile0/l2/pipe1/dpath/buf_mem_f[9][6]_i_3/I1 locDriven=> SLICE_X58Y241
driverPin=> chip/tile0/l2/pipe1/buf_out/buf_mem_f[10][29]_i_5/O locDriver=> SLICE_X51Y233
delay=> 1123
pinDriven=> chip/tile0/l2/pipe1/dpath/data_addr_S3_f[2]_i_5/I1 locDriven=> SLICE_X67Y289
driverPin=> chip/tile0/l2/pipe1/dpath/data_addr_S3_f[2]_i_9/O locDriver=> SLICE_X66Y288
delay=> 191
pinDriven=> chip/tile0/l2/pipe1/dpath/data_clk_en_S3_f0_i_12/I0 locDriven=> SLICE_X66Y291
driverPin=> chip/tile0/l2/pipe1/dpath/l2_evict_S3_f_i_4/O locDriver=> SLICE_X67Y289
delay=> 201
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_S4_f[11]_i_1/I2 locDriven=> SLICE_X56Y315
driverPin=> chip/tile0/l2/pipe1/dpath/data_stalled_skid_buffer_en_S3_f_reg/Q locDriver=> SLICE_X56Y312
delay=> 177
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_S4_f[20]_i_1/I0 locDriven=> SLICE_X54Y314
driverPin=> chip/tile0/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[20]/Q locDriver=> SLICE_X54Y314
delay=> 47
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_S4_f[50]_i_1/I1 locDriven=> SLICE_X53Y318
driverPin=> chip/tile0/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[50]_i_1/O locDriver=> SLICE_X53Y318
delay=> 266
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_S4_f[80]_i_1/I2 locDriven=> SLICE_X53Y314
driverPin=> chip/tile0/l2/pipe1/dpath/data_stalled_skid_buffer_en_S3_f_reg/Q locDriver=> SLICE_X56Y312
delay=> 692
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[108]/C locDriven=> SLICE_X60Y313
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1604
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[130]/C locDriven=> SLICE_X51Y313
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1780
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[23]/C locDriven=> SLICE_X55Y314
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1744
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[46]/C locDriven=> SLICE_X50Y317
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1778
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[69]/C locDriven=> SLICE_X53Y316
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1770
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_S4_f_reg[91]/C locDriven=> SLICE_X52Y315
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1769
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_buf_S4_f_reg[113]/C locDriven=> SLICE_X52Y308
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_buf_S4_f_reg[136]/C locDriven=> SLICE_X52Y309
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_buf_S4_f_reg[29]/C locDriven=> SLICE_X52Y310
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1765
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_buf_S4_f_reg[51]/C locDriven=> SLICE_X52Y308
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_buf_S4_f_reg[74]/C locDriven=> SLICE_X52Y310
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1765
pinDriven=> chip/tile0/l2/pipe1/dpath/data_data_buf_S4_f_reg[97]/C locDriven=> SLICE_X52Y309
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1772
pinDriven=> chip/tile0/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[116]/C locDriven=> SLICE_X56Y313
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1599
pinDriven=> chip/tile0/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[139]/C locDriven=> SLICE_X62Y313
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1610
pinDriven=> chip/tile0/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[31]/C locDriven=> SLICE_X54Y312
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1752
pinDriven=> chip/tile0/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[54]/C locDriven=> SLICE_X51Y318
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1768
pinDriven=> chip/tile0/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[77]/C locDriven=> SLICE_X53Y315
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile0/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[9]/C locDriven=> SLICE_X55Y315
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1744
pinDriven=> chip/tile0/l2/pipe1/dpath/evict_addr_S3_f[15]_i_3/I2 locDriven=> SLICE_X70Y284
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[1]_i_1/O locDriver=> SLICE_X71Y282
delay=> 148
pinDriven=> chip/tile0/l2/pipe1/dpath/evict_addr_S3_f[21]_i_3/I2 locDriven=> SLICE_X71Y284
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[7]_i_1/O locDriver=> SLICE_X71Y282
delay=> 106
pinDriven=> chip/tile0/l2/pipe1/dpath/evict_addr_S3_f[26]_i_3/I2 locDriven=> SLICE_X68Y280
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[38]_i_1/O locDriver=> SLICE_X69Y279
delay=> 192
pinDriven=> chip/tile0/l2/pipe1/dpath/evict_addr_S3_f[31]_i_3/I2 locDriven=> SLICE_X75Y284
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[17]_i_1/O locDriver=> SLICE_X71Y282
delay=> 230
pinDriven=> chip/tile0/l2/pipe1/dpath/evict_addr_S3_f[36]_i_3/I2 locDriven=> SLICE_X73Y286
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[22]_i_1/O locDriver=> SLICE_X71Y282
delay=> 175
pinDriven=> chip/tile0/l2/pipe1/dpath/evict_addr_S3_f_reg[21]/D locDriven=> SLICE_X68Y282
driverPin=> chip/tile0/l2/pipe1/dpath/evict_addr_S3_f[21]_i_1/O locDriver=> SLICE_X68Y282
delay=> 20
pinDriven=> chip/tile0/l2/pipe1/dpath/evict_addr_S4_f_reg[20]/D locDriven=> SLICE_X63Y273
driverPin=> chip/tile0/l2/pipe1/dpath/evict_addr_S3_f_reg[20]/Q locDriver=> SLICE_X66Y283
delay=> 353
pinDriven=> chip/tile0/l2/pipe1/dpath/header_rd_ptr_f[2]_i_20/I5 locDriven=> SLICE_X67Y269
driverPin=> chip/tile0/l2/pipe1/dpath/addr_S2_f_reg[6]/Q locDriver=> SLICE_X64Y272
delay=> 288
pinDriven=> chip/tile0/l2/pipe1/dpath/l2_evict_S3_f_i_9/I4 locDriven=> SLICE_X66Y290
driverPin=> chip/tile0/l2/pipe1/dpath/l2_evict_S3_f_i_4/O locDriver=> SLICE_X67Y289
delay=> 192
pinDriven=> chip/tile0/l2/pipe1/dpath/l2_tag_hit_S3_f_i_25/I4 locDriven=> SLICE_X66Y282
driverPin=> chip/tile0/l2/pipe1/dpath/addr_S2_f_reg[32]/Q locDriver=> SLICE_X68Y277
delay=> 307
pinDriven=> chip/tile0/l2/pipe1/dpath/l2_tag_hit_S3_f_i_43/I5 locDriven=> SLICE_X67Y280
driverPin=> chip/tile0/l2/pipe1/dpath/l2_tag_hit_S3_f_i_64/O locDriver=> SLICE_X68Y280
delay=> 211
pinDriven=> chip/tile0/l2/pipe1/dpath/l2_tag_hit_S3_f_i_68/I0 locDriven=> SLICE_X69Y283
driverPin=> chip/tile0/l2/pipe1/dpath/tag_data_buf_S2_f_reg[18]/Q locDriver=> SLICE_X70Y282
delay=> 185
pinDriven=> chip/tile0/l2/pipe1/dpath/l2_tag_hit_S3_f_reg_i_32/DI[0] locDriven=> SLICE_X67Y280
driverPin=> chip/tile0/l2/pipe1/dpath/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/dpath/l2_way_state_cache_type_S3_f_reg[0]/C locDriven=> SLICE_X64Y294
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1582
pinDriven=> chip/tile0/l2/pipe1/dpath/l2_way_state_owner_S3_f[2]_i_3/I1 locDriven=> SLICE_X62Y292
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S2_f_reg/Q locDriver=> SLICE_X68Y284
delay=> 600
pinDriven=> chip/tile0/l2/pipe1/dpath/l2_way_state_owner_S4_f_reg[5]/R locDriven=> SLICE_X66Y291
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 851
pinDriven=> chip/tile0/l2/pipe1/dpath/l2_way_state_subline_S4_f_reg[0]/C locDriven=> SLICE_X62Y289
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1584
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_131/I5 locDriven=> SLICE_X52Y288
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_cas_cmp_S1_f_i_3/O locDriver=> SLICE_X51Y292
delay=> 262
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_147/I3 locDriven=> SLICE_X49Y289
driverPin=> chip/tile0/l2/pipe1/dpath/addr_S4_f_reg[2]/Q locDriver=> SLICE_X63Y291
delay=> 1054
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_176/I0 locDriven=> SLICE_X53Y289
driverPin=> chip/tile0/l2/pipe1/dpath/atomic_read_data_S1_f[69]_i_1/O locDriver=> SLICE_X51Y305
delay=> 590
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_24/I1 locDriven=> SLICE_X52Y292
driverPin=> chip/tile0/l2/pipe1/dpath/msg_data_S4_f_reg[4]/Q locDriver=> SLICE_X58Y289
delay=> 820
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_41/I5 locDriven=> SLICE_X53Y292
driverPin=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_90/O locDriver=> SLICE_X51Y290
delay=> 196
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_58/I3 locDriven=> SLICE_X54Y292
driverPin=> chip/tile0/l2/pipe1/ctrl/msg_cas_cmp_S1_f_i_109/O locDriver=> SLICE_X54Y290
delay=> 98
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_85/I3 locDriven=> SLICE_X53Y291
driverPin=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_147/O locDriver=> SLICE_X49Y289
delay=> 171
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_cas_cmp_S1_f_reg_i_34/DI[2] locDriven=> SLICE_X53Y291
driverPin=> chip/tile0/l2/pipe1/dpath/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_data_S3_f[12]_i_1/I3 locDriven=> SLICE_X66Y286
driverPin=> chip/tile0/l2/pipe1/dpath/msg_data_S3_f[12]_i_2/O locDriver=> SLICE_X66Y288
delay=> 138
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_data_S3_f[23]_i_1/I1 locDriven=> SLICE_X65Y287
driverPin=> chip/tile0/l2/pipe1/dpath/evict_addr_S3_f[37]_i_1/O locDriver=> SLICE_X67Y279
delay=> 312
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_data_S3_f[5]_i_7/I1 locDriven=> SLICE_X69Y285
driverPin=> chip/tile0/l2/pipe1/ctrl/stall_before_S2_f_reg/Q locDriver=> SLICE_X68Y284
delay=> 194
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_data_S3_f_reg[21]/CE locDriven=> SLICE_X65Y288
driverPin=> chip/tile0/l2/pipe1/ctrl/req_recycle_buf_S3_f_i_1/O locDriver=> SLICE_X61Y299
delay=> 563
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_data_S3_f_reg[44]/CE locDriven=> SLICE_X63Y294
driverPin=> chip/tile0/l2/pipe1/ctrl/req_recycle_buf_S3_f_i_1/O locDriver=> SLICE_X61Y299
delay=> 321
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_data_S3_f_reg[9]/CE locDriven=> SLICE_X65Y288
driverPin=> chip/tile0/l2/pipe1/ctrl/req_recycle_buf_S3_f_i_1/O locDriver=> SLICE_X61Y299
delay=> 563
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_data_S4_f_reg[31]/CE locDriven=> SLICE_X57Y293
driverPin=> chip/tile0/l2/pipe1/ctrl/valid_S3_f_i_1/O locDriver=> SLICE_X64Y269
delay=> 998
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_data_S4_f_reg[54]/CE locDriven=> SLICE_X56Y292
driverPin=> chip/tile0/l2/pipe1/ctrl/valid_S3_f_i_1/O locDriver=> SLICE_X64Y269
delay=> 1009
pinDriven=> chip/tile0/l2/pipe1/dpath/msg_send_data_size_S4_reg[2]_i_27/I0 locDriven=> SLICE_X66Y276
driverPin=> chip/tile0/l2/pipe1/dpath/msg_send_data_size_S4_reg[2]_i_40/O locDriver=> SLICE_X66Y276
delay=> 171
pinDriven=> chip/tile0/l2/pipe1/dpath/mshrid_S2_f_reg[7]/C locDriven=> SLICE_X68Y250
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1559
pinDriven=> chip/tile0/l2/pipe1/dpath/req_from_owner_S3_f_i_3/I2 locDriven=> SLICE_X67Y291
driverPin=> chip/tile0/l2/pipe1/dpath/l2_evict_S3_f_i_8/O locDriver=> SLICE_X66Y290
delay=> 146
pinDriven=> chip/tile0/l2/pipe1/dpath/req_recycle_buf_S4_f_i_15/I4 locDriven=> SLICE_X63Y273
driverPin=> chip/tile0/l2/pipe2/dpath/addr_S3_f_reg[30]/Q locDriver=> SLICE_X67Y274
delay=> 206
pinDriven=> chip/tile0/l2/pipe1/dpath/src_chipid_S3_f_reg[10]/D locDriven=> SLICE_X67Y249
driverPin=> chip/tile0/l2/pipe1/dpath/src_chipid_S2_f_reg[10]/Q locDriver=> SLICE_X68Y251
delay=> 545
pinDriven=> chip/tile0/l2/pipe1/dpath/src_chipid_S4_f_reg[8]/D locDriven=> SLICE_X65Y249
driverPin=> chip/tile0/l2/pipe1/dpath/src_chipid_S3_f_reg[8]/Q locDriver=> SLICE_X67Y251
delay=> 213
pinDriven=> chip/tile0/l2/pipe1/dpath/src_x_S4_f_reg[7]/D locDriven=> SLICE_X64Y256
driverPin=> chip/tile0/l2/pipe1/dpath/src_x_S3_f_reg[7]/Q locDriver=> SLICE_X64Y256
delay=> 278
pinDriven=> chip/tile0/l2/pipe1/dpath/stall_before_S2_f_i_11/I2 locDriven=> SLICE_X66Y291
driverPin=> chip/tile0/l2/pipe1/dpath/l2_tag_hit_S3_f_i_5/O locDriver=> SLICE_X67Y290
delay=> 189
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_buf_S2_f_reg[14]/CE locDriven=> SLICE_X63Y294
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_buf_S2_f[65]_i_1/O locDriver=> SLICE_X67Y286
delay=> 443
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_buf_S2_f_reg[37]/CE locDriven=> SLICE_X62Y291
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_buf_S2_f[65]_i_1/O locDriver=> SLICE_X67Y286
delay=> 434
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_buf_S2_f_reg[5]/CE locDriven=> SLICE_X62Y293
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_buf_S2_f[65]_i_1/O locDriver=> SLICE_X67Y286
delay=> 437
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_in_S3_f[61]_i_6/I2 locDriven=> SLICE_X66Y292
driverPin=> chip/tile0/l2/pipe1/dpath/state_wr_en_S3_f_i_21/O locDriver=> SLICE_X66Y297
delay=> 248
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_in_S3_f_reg[16]/R locDriven=> SLICE_X60Y307
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_in_S3_f[50]_i_1/O locDriver=> SLICE_X60Y305
delay=> 274
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_in_S3_f_reg[39]/S locDriven=> SLICE_X64Y298
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_in_S3_f[54]_i_1/O locDriver=> SLICE_X64Y297
delay=> 211
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_in_S3_f_reg[61]/R locDriven=> SLICE_X65Y292
driverPin=> chip/tile0/l2/pipe1/dpath/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_in_S4_f_reg[24]/R locDriven=> SLICE_X62Y295
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 851
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_in_S4_f_reg[47]/R locDriven=> SLICE_X60Y312
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 883
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_mask_in_S3_f[10]_i_1/I3 locDriven=> SLICE_X64Y295
driverPin=> chip/tile0/l2/pipe1/dpath/data_addr_S3_f[3]_i_1/O locDriver=> SLICE_X66Y291
delay=> 226
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_mask_in_S3_f_reg[10]/S locDriven=> SLICE_X64Y295
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_mask_in_S3_f[57]_i_1/O locDriver=> SLICE_X68Y293
delay=> 348
pinDriven=> chip/tile0/l2/pipe1/dpath/state_data_mask_in_S4_f_reg[39]/R locDriven=> SLICE_X68Y293
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 873
pinDriven=> chip/tile0/l2/pipe1/dpath/tag_data_buf_S2_f_reg[0]/CE locDriven=> SLICE_X72Y283
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_buf_S2_f[65]_i_1/O locDriver=> SLICE_X67Y286
delay=> 387
pinDriven=> chip/tile0/l2/pipe1/dpath/tag_data_buf_S2_f_reg[29]/CE locDriven=> SLICE_X69Y281
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_buf_S2_f[65]_i_1/O locDriver=> SLICE_X67Y286
delay=> 336
pinDriven=> chip/tile0/l2/pipe1/dpath/tag_data_buf_S2_f_reg[51]/CE locDriven=> SLICE_X66Y281
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_buf_S2_f[65]_i_1/O locDriver=> SLICE_X67Y286
delay=> 260
pinDriven=> chip/tile0/l2/pipe1/dpath/tag_data_buf_S2_f_reg[74]/CE locDriven=> SLICE_X70Y279
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_buf_S2_f[65]_i_1/O locDriver=> SLICE_X67Y286
delay=> 478
pinDriven=> chip/tile0/l2/pipe1/dpath/tag_data_buf_S2_f_reg[97]/CE locDriven=> SLICE_X72Y285
driverPin=> chip/tile0/l2/pipe1/ctrl/state_data_buf_S2_f[65]_i_1/O locDriver=> SLICE_X67Y286
delay=> 389
pinDriven=> chip/tile0/l2/pipe1/dpath/data_pgen1/DIN_r[65]_i_5/I4 locDriven=> SLICE_X70Y310
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[17]_i_2__1/O locDriver=> SLICE_X68Y309
delay=> 143
pinDriven=> chip/tile0/l2/pipe1/dpath/data_pgen1/DIN_r[68]_i_4/I0 locDriven=> SLICE_X69Y308
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[13]_i_2__1/O locDriver=> SLICE_X70Y310
delay=> 200
pinDriven=> chip/tile0/l2/pipe1/dpath/data_pgen2/DIN_r[136]_i_2/I0 locDriven=> SLICE_X72Y308
driverPin=> chip/tile0/l2/pipe1/dpath/data_pgen2/DIN_r[136]_i_4/O locDriver=> SLICE_X72Y309
delay=> 90
pinDriven=> chip/tile0/l2/pipe1/dpath/data_pgen2/DIN_r[138]_i_7/I2 locDriven=> SLICE_X70Y307
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[94]_i_2__0/O locDriver=> SLICE_X68Y309
delay=> 243
pinDriven=> chip/tile0/l2/pipe1/dpath/data_pgen2/DIN_r[141]_i_7/I3 locDriven=> SLICE_X73Y304
driverPin=> chip/tile0/l2/pipe1/ctrl/DIN_r[124]_i_2__0/O locDriver=> SLICE_X68Y305
delay=> 220
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[102]_i_8/I2 locDriven=> SLICE_X72Y269
driverPin=> chip/tile0/l2/pipe2/buf_in/data_rd_ptr_f_reg[2]/Q locDriver=> SLICE_X73Y275
delay=> 327
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[110]_i_5/I0 locDriven=> SLICE_X74Y271
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[7][38]/Q locDriver=> SLICE_X74Y271
delay=> 303
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[118]_i_7/I4 locDriven=> SLICE_X71Y266
driverPin=> chip/tile0/l2/pipe2/buf_in/data_rd_ptr_f_reg[1]/Q locDriver=> SLICE_X71Y276
delay=> 1041
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[125]_i_8/I2 locDriven=> SLICE_X72Y268
driverPin=> chip/tile0/l2/pipe2/buf_in/data_rd_ptr_f_reg[2]/Q locDriver=> SLICE_X73Y275
delay=> 426
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[132]_i_1/I0 locDriven=> SLICE_X73Y303
driverPin=> chip/tile0/l2/pipe2/buf_in/DIN_r_reg[132]_i_2/O locDriver=> SLICE_X76Y273
delay=> 587
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[16]_i_4/I4 locDriven=> SLICE_X73Y267
driverPin=> chip/tile0/l2/pipe2/buf_in/data_rd_ptr_f_reg[1]/Q locDriver=> SLICE_X71Y276
delay=> 907
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[23]_i_6/I2 locDriven=> SLICE_X74Y270
driverPin=> chip/tile0/l2/pipe2/buf_in/data_rd_ptr_f_reg[2]/Q locDriver=> SLICE_X73Y275
delay=> 287
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[31]_i_5/I0 locDriven=> SLICE_X75Y264
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[6][31]/Q locDriver=> SLICE_X74Y263
delay=> 399
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[39]_i_5/I4 locDriven=> SLICE_X70Y274
driverPin=> chip/tile0/l2/pipe2/buf_in/data_rd_ptr_f_reg[1]/Q locDriver=> SLICE_X71Y276
delay=> 370
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[46]_i_6__0/I2 locDriven=> SLICE_X71Y267
driverPin=> chip/tile0/l2/pipe2/buf_in/data_rd_ptr_f_reg[2]/Q locDriver=> SLICE_X73Y275
delay=> 769
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[54]_i_5/I0 locDriven=> SLICE_X73Y265
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[6][54]/Q locDriver=> SLICE_X73Y266
delay=> 95
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[60]_i_4/I1 locDriven=> SLICE_X76Y273
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[4][60]/Q locDriver=> SLICE_X75Y273
delay=> 104
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[74]_i_1__0/I2 locDriven=> SLICE_X69Y273
driverPin=> chip/tile0/l2/pipe2/buf_in/addr_S2_f[36]_i_1__0/O locDriver=> SLICE_X69Y262
delay=> 291
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[80]_i_1__0/I0 locDriven=> SLICE_X70Y273
driverPin=> chip/tile0/l2/pipe1/buf_in/ctrl_reg_f[2]_i_1/O locDriver=> SLICE_X72Y287
delay=> 580
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[86]_i_6/I1 locDriven=> SLICE_X74Y268
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[13][14]/Q locDriver=> SLICE_X72Y266
delay=> 159
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[92]_i_5/I5 locDriven=> SLICE_X75Y267
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[1][20]/Q locDriver=> SLICE_X75Y268
delay=> 103
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r[99]_i_8/I0 locDriven=> SLICE_X75Y264
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[15][27]/Q locDriver=> SLICE_X76Y265
delay=> 196
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r_reg[124]_i_3/I1 locDriven=> SLICE_X76Y272
driverPin=> chip/tile0/l2/pipe2/buf_in/DIN_r[124]_i_8/O locDriver=> SLICE_X76Y272
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r_reg[31]_i_3/S locDriven=> SLICE_X75Y264
driverPin=> chip/tile0/l2/pipe2/buf_in/data_rd_ptr_f_reg[3]/Q locDriver=> SLICE_X73Y275
delay=> 944
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r_reg[62]_i_2/I0 locDriven=> SLICE_X78Y265
driverPin=> chip/tile0/l2/pipe2/buf_in/DIN_r[62]_i_4/O locDriver=> SLICE_X78Y265
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/DIN_r_reg[9]_i_3/I1 locDriven=> SLICE_X75Y270
driverPin=> chip/tile0/l2/pipe2/buf_in/DIN_r[9]_i_5/O locDriver=> SLICE_X75Y270
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/addr_S2_f[17]_i_4__0/I4 locDriven=> SLICE_X72Y262
driverPin=> chip/tile0/l2/pipe2/buf_in/header_rd_ptr_f_reg[0]/Q locDriver=> SLICE_X72Y262
delay=> 174
pinDriven=> chip/tile0/l2/pipe2/buf_in/addr_S2_f[26]_i_1__0/I2 locDriven=> SLICE_X68Y262
driverPin=> chip/tile0/l2/mshr_wrap/addr_S2_f[26]_i_3__0/O locDriver=> SLICE_X68Y261
delay=> 122
pinDriven=> chip/tile0/l2/pipe2/buf_in/addr_S2_f[34]_i_4__0/I0 locDriven=> SLICE_X72Y261
driverPin=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[2][50]/Q locDriver=> SLICE_X71Y260
delay=> 150
pinDriven=> chip/tile0/l2/pipe2/buf_in/addr_S2_f[7]_i_1__0/I2 locDriven=> SLICE_X70Y260
driverPin=> chip/tile0/l2/pipe2/buf_in/tag_data_mask_in_S11_i_1/O locDriver=> SLICE_X73Y263
delay=> 266
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_counter_f[4]_i_3/I4 locDriven=> SLICE_X72Y291
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_counter_f_reg[1]/Q locDriver=> SLICE_X72Y291
delay=> 60
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][10]_i_7/I5 locDriven=> SLICE_X75Y275
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[4][10]/Q locDriver=> SLICE_X75Y276
delay=> 97
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][14]_i_4/I3 locDriven=> SLICE_X74Y267
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[9][14]/Q locDriver=> SLICE_X74Y267
delay=> 51
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][17]_i_6/I1 locDriven=> SLICE_X73Y268
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[2][17]/Q locDriver=> SLICE_X73Y269
delay=> 97
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][1]_i_7/I5 locDriven=> SLICE_X72Y275
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[4][1]/Q locDriver=> SLICE_X73Y274
delay=> 272
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][23]_i_4/I3 locDriven=> SLICE_X74Y270
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[9][23]/Q locDriver=> SLICE_X74Y270
delay=> 54
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][26]_i_6/I1 locDriven=> SLICE_X73Y272
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[2][26]/Q locDriver=> SLICE_X73Y272
delay=> 53
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][29]_i_7/I5 locDriven=> SLICE_X67Y265
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[4][29]/Q locDriver=> SLICE_X69Y266
delay=> 425
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][32]_i_4/I3 locDriven=> SLICE_X75Y266
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[9][32]/Q locDriver=> SLICE_X76Y266
delay=> 99
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][35]_i_6/I1 locDriven=> SLICE_X74Y274
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[2][35]/Q locDriver=> SLICE_X74Y274
delay=> 156
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][38]_i_7/I5 locDriven=> SLICE_X74Y272
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[4][38]/Q locDriver=> SLICE_X73Y272
delay=> 106
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][41]_i_4/I3 locDriven=> SLICE_X70Y265
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[9][41]/Q locDriver=> SLICE_X70Y264
delay=> 347
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][44]_i_6/I1 locDriven=> SLICE_X68Y266
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[2][44]/Q locDriver=> SLICE_X67Y266
delay=> 162
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][47]_i_7/I5 locDriven=> SLICE_X72Y266
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[4][47]/Q locDriver=> SLICE_X71Y268
delay=> 146
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][50]_i_4/I3 locDriven=> SLICE_X75Y263
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[9][50]/Q locDriver=> SLICE_X75Y263
delay=> 51
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][53]_i_6/I1 locDriven=> SLICE_X72Y267
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[2][53]/Q locDriver=> SLICE_X71Y268
delay=> 277
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][56]_i_7/I5 locDriven=> SLICE_X75Y269
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[4][56]/Q locDriver=> SLICE_X75Y269
delay=> 49
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][5]_i_4/I3 locDriven=> SLICE_X72Y274
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[9][5]/Q locDriver=> SLICE_X73Y275
delay=> 216
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][62]_i_6/I1 locDriven=> SLICE_X81Y270
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[2][62]/Q locDriver=> SLICE_X76Y269
delay=> 242
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][7]_i_7/I1 locDriven=> SLICE_X68Y265
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[6][7]/Q locDriver=> SLICE_X66Y265
delay=> 268
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[8][63]_i_1/I3 locDriven=> SLICE_X76Y267
driverPin=> chip/tile0/l2/pipe2/buf_in/data_wr_ptr_f_reg[1]/Q locDriver=> SLICE_X77Y266
delay=> 159
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[0][30]/R locDriven=> SLICE_X72Y269
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 864
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[0][53]/R locDriven=> SLICE_X72Y267
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 868
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[10][18]/R locDriven=> SLICE_X74Y267
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 870
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[10][40]/R locDriven=> SLICE_X73Y270
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 874
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[10][63]/R locDriven=> SLICE_X77Y271
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 877
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[11][28]/R locDriven=> SLICE_X71Y268
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 873
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[11][50]/R locDriven=> SLICE_X75Y263
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 859
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[12][15]/R locDriven=> SLICE_X77Y275
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 884
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[12][38]/R locDriven=> SLICE_X73Y271
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 876
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[12][60]/R locDriven=> SLICE_X75Y273
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 872
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[13][25]/R locDriven=> SLICE_X70Y271
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 847
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[13][48]/R locDriven=> SLICE_X66Y266
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 858
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[14][10]_i_2/I1 locDriven=> SLICE_X75Y275
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][10]_i_5/O locDriver=> SLICE_X75Y275
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[14][1]_i_2/I1 locDriven=> SLICE_X73Y274
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][1]_i_5/O locDriver=> SLICE_X73Y274
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[14][29]_i_2/I1 locDriven=> SLICE_X67Y265
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][29]_i_5/O locDriver=> SLICE_X67Y265
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[14][38]_i_2/I1 locDriven=> SLICE_X74Y271
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][38]_i_5/O locDriver=> SLICE_X74Y271
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[14][47]_i_2/I1 locDriven=> SLICE_X72Y266
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][47]_i_5/O locDriver=> SLICE_X72Y266
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[14][56]_i_2/I1 locDriven=> SLICE_X75Y269
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][56]_i_5/O locDriver=> SLICE_X75Y269
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[14][7]_i_2/I1 locDriven=> SLICE_X69Y265
driverPin=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f[14][7]_i_5/O locDriver=> SLICE_X69Y265
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[15][26]/R locDriven=> SLICE_X74Y273
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 864
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[15][49]/R locDriven=> SLICE_X68Y266
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 855
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[1][13]/R locDriven=> SLICE_X77Y275
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 893
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[1][36]/R locDriven=> SLICE_X75Y268
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 868
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[1][59]/R locDriven=> SLICE_X76Y271
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 874
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[2][23]/R locDriven=> SLICE_X72Y271
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 852
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[2][46]/R locDriven=> SLICE_X71Y267
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 875
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[3][10]/R locDriven=> SLICE_X77Y273
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 880
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[3][33]/R locDriven=> SLICE_X74Y267
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 879
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[3][56]/R locDriven=> SLICE_X77Y269
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 866
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[4][20]/R locDriven=> SLICE_X77Y267
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 870
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[4][43]/R locDriven=> SLICE_X66Y267
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 849
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[4][8]/R locDriven=> SLICE_X66Y265
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 860
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[5][30]/R locDriven=> SLICE_X73Y270
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 874
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[5][53]/R locDriven=> SLICE_X73Y268
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 865
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[6][18]/R locDriven=> SLICE_X73Y266
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 868
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[6][40]/R locDriven=> SLICE_X72Y269
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 873
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[6][63]/R locDriven=> SLICE_X76Y270
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 882
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[7][28]/R locDriven=> SLICE_X73Y271
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 866
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[7][50]/R locDriven=> SLICE_X74Y263
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 885
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[8][15]/R locDriven=> SLICE_X74Y275
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 885
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[8][38]/R locDriven=> SLICE_X74Y271
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 878
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[8][60]/R locDriven=> SLICE_X77Y272
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 888
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[9][25]/R locDriven=> SLICE_X71Y269
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 871
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_buf_mem_f_reg[9][48]/R locDriven=> SLICE_X69Y266
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 862
pinDriven=> chip/tile0/l2/pipe2/buf_in/data_rd_ptr_f_reg[2]/C locDriven=> SLICE_X73Y275
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1552
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_counter_f_reg[0]/CE locDriven=> SLICE_X74Y261
driverPin=> chip/tile0/l2/pipe2/buf_in/header_buf_counter_f[2]_i_1__0/O locDriver=> SLICE_X74Y261
delay=> 342
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f[1][1]_i_2/I3 locDriven=> SLICE_X73Y263
driverPin=> chip/tile0/l2/pipe2/buf_in/header_wr_ptr_f_reg[1]/Q locDriver=> SLICE_X74Y259
delay=> 323
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f[1][29]_i_2/I3 locDriven=> SLICE_X72Y258
driverPin=> chip/tile0/l2/pipe2/buf_in/header_wr_ptr_f_reg[1]/Q locDriver=> SLICE_X74Y259
delay=> 656
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f[1][38]_i_2/I3 locDriven=> SLICE_X72Y260
driverPin=> chip/tile0/l2/pipe2/buf_in/header_wr_ptr_f_reg[1]/Q locDriver=> SLICE_X74Y259
delay=> 609
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f[1][48]_i_2/I3 locDriven=> SLICE_X71Y264
driverPin=> chip/tile0/l2/pipe2/buf_in/header_wr_ptr_f_reg[1]/Q locDriver=> SLICE_X74Y259
delay=> 338
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f[1][8]_i_2/I1 locDriven=> SLICE_X70Y259
driverPin=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[3][8]/Q locDriver=> SLICE_X70Y259
delay=> 102
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[0][32]/R locDriven=> SLICE_X70Y261
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 881
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[0][7]/R locDriven=> SLICE_X70Y258
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 875
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[1][33]/R locDriven=> SLICE_X73Y262
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 876
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[1][8]/R locDriven=> SLICE_X70Y258
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 884
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[2][34]/R locDriven=> SLICE_X70Y259
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 875
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[3][0]/R locDriven=> SLICE_X69Y264
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 868
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[3][35]/R locDriven=> SLICE_X72Y260
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 877
pinDriven=> chip/tile0/l2/pipe2/buf_in/header_rd_ptr_f[1]_i_3/I3 locDriven=> SLICE_X69Y269
driverPin=> chip/tile0/l2/pipe2/buf_in/addr_S2_f[12]_i_1__0/O locDriver=> SLICE_X70Y260
delay=> 241
pinDriven=> chip/tile0/l2/pipe2/buf_in/msg_length_S2_f[5]_i_1/I0 locDriven=> SLICE_X73Y260
driverPin=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[2][27]/Q locDriver=> SLICE_X73Y259
delay=> 186
pinDriven=> chip/tile0/l2/pipe2/buf_in/msg_subline_id_S2_f[1]_i_1/I0 locDriven=> SLICE_X73Y262
driverPin=> chip/tile0/l2/pipe2/buf_in/header_buf_mem_f_reg[2][2]/Q locDriver=> SLICE_X71Y264
delay=> 435
pinDriven=> chip/tile0/l2/pipe2/buf_in/ram_reg_0_i_83__1/I2 locDriven=> SLICE_X70Y269
driverPin=> chip/tile0/l2/pipe2/buf_in/msg_type_S2_f[1]_i_1__0/O locDriver=> SLICE_X69Y264
delay=> 637
pinDriven=> chip/tile0/l2/pipe2/buf_in/read_enable_in_reg_i_7/I2 locDriven=> SLICE_X69Y270
driverPin=> chip/tile0/l2/pipe2/buf_in/addr_S2_f[12]_i_1__0/O locDriver=> SLICE_X70Y260
delay=> 620
pinDriven=> chip/tile0/l2/pipe2/buf_in/req_recycle_S3_f_reg_i_5/DI[1] locDriven=> SLICE_X71Y271
driverPin=> chip/tile0/l2/pipe2/buf_in/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/buf_in/req_recycle_buf_S3_f_reg_i_4/S[1] locDriven=> SLICE_X68Y271
driverPin=> chip/tile0/l2/pipe1/dpath/req_recycle_buf_S3_f_i_12/O locDriver=> SLICE_X68Y271
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/ctrl/counter_mem_f[6][5]_i_4/I3 locDriven=> SLICE_X68Y272
driverPin=> chip/tile0/l2/pipe2/ctrl/counter_mem_f[6][5]_i_7/O locDriver=> SLICE_X67Y272
delay=> 139
pinDriven=> chip/tile0/l2/pipe2/ctrl/msg_length_S2_f_reg[5]/R locDriven=> SLICE_X73Y260
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 878
pinDriven=> chip/tile0/l2/pipe2/ctrl/mshr_state_in_S3_f_reg[1]/CE locDriven=> SLICE_X66Y274
driverPin=> chip/tile0/l2/pipe2/ctrl/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/ctrl/ram_reg_bram_0_i_67/I5 locDriven=> SLICE_X62Y295
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_in_S3_f[58]_i_3/O locDriver=> SLICE_X62Y294
delay=> 133
pinDriven=> chip/tile0/l2/pipe2/ctrl/state_data_in_S3_f[58]_i_1__0/I3 locDriven=> SLICE_X62Y297
driverPin=> chip/tile0/l2/pipe2/ctrl/msg_type_S2_f_reg[1]/Q locDriver=> SLICE_X68Y272
delay=> 914
pinDriven=> chip/tile0/l2/pipe2/ctrl/state_wr_en_S3_f_i_2__0/I0 locDriven=> SLICE_X62Y298
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_bram_0_i_55/O locDriver=> SLICE_X62Y296
delay=> 221
pinDriven=> chip/tile0/l2/pipe2/dpath/DIN_r[51]_i_1__0/I1 locDriven=> SLICE_X60Y297
driverPin=> chip/tile0/l2/pipe2/ctrl/valid_S3_f_reg/Q locDriver=> SLICE_X68Y292
delay=> 718
pinDriven=> chip/tile0/l2/pipe2/dpath/addr_S2_f_reg[16]/CE locDriven=> SLICE_X69Y270
driverPin=> chip/tile0/l2/pipe2/ctrl/msg_type_S2_f[7]_i_1__0/O locDriver=> SLICE_X68Y293
delay=> 772
pinDriven=> chip/tile0/l2/pipe2/dpath/addr_S2_f_reg[5]/CE locDriven=> SLICE_X66Y264
driverPin=> chip/tile0/l2/pipe2/ctrl/msg_type_S2_f[7]_i_1__0/O locDriver=> SLICE_X68Y293
delay=> 823
pinDriven=> chip/tile0/l2/pipe2/dpath/addr_S3_f_reg[30]/CE locDriven=> SLICE_X67Y274
driverPin=> chip/tile0/l2/pipe2/dpath/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/dpath/data_rd_ptr_f[3]_i_12/I3 locDriven=> SLICE_X62Y296
driverPin=> chip/tile0/l2/pipe2/ctrl/ram_reg_bram_0_i_65/O locDriver=> SLICE_X64Y293
delay=> 350
pinDriven=> chip/tile0/l2/pipe2/dpath/header_rd_ptr_f[2]_i_55/I3 locDriven=> SLICE_X67Y271
driverPin=> chip/tile0/l2/pipe2/dpath/addr_S2_f_reg[11]/Q locDriver=> SLICE_X68Y271
delay=> 412
pinDriven=> chip/tile0/l2/pipe2/dpath/header_rd_ptr_f_reg[2]_i_31/S[4] locDriven=> SLICE_X67Y271
driverPin=> chip/tile0/l2/pipe2/dpath/header_rd_ptr_f[2]_i_52/O locDriver=> SLICE_X67Y271
delay=> 1
pinDriven=> chip/tile0/l2/pipe2/dpath/i__carry_i_14__2/I2 locDriven=> SLICE_X69Y279
driverPin=> chip/tile0/l2/pipe2/ctrl/stall_before_S2_f_reg/Q locDriver=> SLICE_X70Y291
delay=> 623
pinDriven=> chip/tile0/l2/pipe2/dpath/i__carry_i_21__0/I0 locDriven=> SLICE_X68Y278
driverPin=> chip/tile0/l2/pipe2/dpath/addr_S2_f_reg[18]/Q locDriver=> SLICE_X69Y271
delay=> 489
pinDriven=> chip/tile0/l2/pipe2/dpath/i__carry_i_4__6/I4 locDriven=> SLICE_X72Y282
driverPin=> chip/tile0/l2/pipe2/dpath/i__carry_i_15__4/O locDriver=> SLICE_X71Y278
delay=> 236
pinDriven=> chip/tile0/l2/pipe2/dpath/mshr_way_S2_f_reg[1]/D locDriven=> SLICE_X65Y283
driverPin=> chip/tile0/l2/mshr_wrap/mshr_way_S2_f_reg[1]_i_1/O locDriver=> SLICE_X65Y262
delay=> 473
pinDriven=> chip/tile0/l2/pipe2/dpath/ram_reg_bram_0_i_76/I0 locDriven=> SLICE_X61Y296
driverPin=> chip/tile0/l2/pipe2/dpath/data_rd_ptr_f[3]_i_15/O locDriver=> SLICE_X61Y296
delay=> 141
pinDriven=> chip/tile0/l2/pipe2/dpath/req_recycle_S3_f_i_16/I1 locDriven=> SLICE_X66Y272
driverPin=> chip/tile0/l2/pipe1/dpath/addr_S2_f_reg[37]/Q locDriver=> SLICE_X67Y275
delay=> 204
pinDriven=> chip/tile0/l2/pipe2/dpath/req_recycle_S3_f_reg_i_14/DI[6] locDriven=> SLICE_X66Y271
driverPin=> chip/tile0/l2/pipe2/dpath/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/dpath/req_recycle_buf_S3_f_i_23/I3 locDriven=> SLICE_X65Y270
driverPin=> chip/tile0/l2/pipe2/dpath/addr_S2_f_reg[35]/Q locDriver=> SLICE_X69Y271
delay=> 434
pinDriven=> chip/tile0/l2/pipe2/dpath/req_recycle_buf_S3_f_reg_i_14/DI[2] locDriven=> SLICE_X63Y270
driverPin=> chip/tile0/l2/pipe2/dpath/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/pipe2/dpath/req_recycle_buf_S4_f_i_30/I1 locDriven=> SLICE_X63Y272
driverPin=> chip/tile0/l2/pipe1/dpath/addr_S4_f_reg[25]/Q locDriver=> SLICE_X64Y269
delay=> 268
pinDriven=> chip/tile0/l2/pipe2/dpath/state_data_buf_S2_f_reg[17]/C locDriven=> SLICE_X58Y294
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1583
pinDriven=> chip/tile0/l2/pipe2/dpath/state_data_buf_S2_f_reg[45]/C locDriven=> SLICE_X58Y295
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1567
pinDriven=> chip/tile0/l2/pipe2/dpath/state_data_in_S3_f[65]_i_1__0/I4 locDriven=> SLICE_X62Y292
driverPin=> chip/tile0/l2/pipe2/dpath/state_data_buf_S2_f_reg[64]/Q locDriver=> SLICE_X62Y292
delay=> 350
pinDriven=> chip/tile0/l2/pipe2/dpath/state_data_mask_in_S3_f[29]_i_2/I4 locDriven=> SLICE_X59Y298
driverPin=> chip/tile0/l2/pipe2/ctrl/ram_reg_bram_0_i_65/O locDriver=> SLICE_X64Y293
delay=> 335
pinDriven=> chip/tile0/l2/pipe2/dpath/tag_data_buf_S2_f_reg[101]/C locDriven=> SLICE_X70Y285
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1550
pinDriven=> chip/tile0/l2/pipe2/dpath/tag_data_buf_S2_f_reg[48]/C locDriven=> SLICE_X69Y281
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1563
pinDriven=> chip/tile0/l2/pipe2/dpath/tag_data_buf_S2_f_reg[73]/C locDriven=> SLICE_X73Y279
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1556
pinDriven=> chip/tile0/l2/pipe2/dpath/tag_data_buf_S2_f_reg[98]/C locDriven=> SLICE_X71Y285
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1567
pinDriven=> chip/tile0/l2/pipe2/dpath/data_pgen1/DIN_r[65]_i_13/I1 locDriven=> SLICE_X71Y299
driverPin=> chip/tile0/l2/pipe2/buf_in/DIN_r_reg[40]_i_3/O locDriver=> SLICE_X73Y270
delay=> 532
pinDriven=> chip/tile0/l2/pipe2/dpath/data_pgen1/DIN_r[68]_i_7/I1 locDriven=> SLICE_X70Y298
driverPin=> chip/tile0/l2/pipe2/buf_in/DIN_r_reg[18]_i_3/O locDriver=> SLICE_X70Y268
delay=> 567
pinDriven=> chip/tile0/l2/pipe2/dpath/data_pgen1/DIN_r[71]_i_3/I4 locDriven=> SLICE_X70Y296
driverPin=> chip/tile0/l2/pipe2/dpath/data_pgen1/DIN_r[71]_i_14/O locDriver=> SLICE_X70Y296
delay=> 74
pinDriven=> chip/tile0/l2/pipe2/dpath/data_pgen2/DIN_r[138]_i_13/I5 locDriven=> SLICE_X72Y297
driverPin=> chip/tile0/l2/pipe2/buf_in/DIN_r_reg[88]_i_3/O locDriver=> SLICE_X73Y267
delay=> 490
pinDriven=> chip/tile0/l2/pipe2/dpath/data_pgen2/DIN_r[141]_i_13/I3 locDriven=> SLICE_X71Y299
driverPin=> chip/tile0/l2/pipe2/buf_in/DIN_r_reg[122]_i_3/O locDriver=> SLICE_X75Y265
delay=> 541
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[14]_i_1__2/I2 locDriven=> SLICE_X60Y321
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[62]_i_2__0/O locDriver=> SLICE_X63Y317
delay=> 295
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[29]_i_1__1/I0 locDriven=> SLICE_X61Y319
driverPin=> chip/tile0/l2/pipe2/ctrl/DIN_r[63]_i_2__0/O locDriver=> SLICE_X60Y298
delay=> 449
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[42]_i_1__0/I4 locDriven=> SLICE_X63Y318
driverPin=> chip/tile0/l2/pipe2/ctrl/valid_S2_f_reg/Q locDriver=> SLICE_X69Y271
delay=> 1475
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[57]_i_1__2/I2 locDriven=> SLICE_X61Y317
driverPin=> chip/tile0/l2/pipe2/ctrl/DIN_r[63]_i_2__0/O locDriver=> SLICE_X60Y298
delay=> 380
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[7]_i_2__2/I1 locDriven=> SLICE_X59Y316
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_in_S3_f[50]_i_3/O locDriver=> SLICE_X58Y296
delay=> 659
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[29]/D locDriven=> SLICE_X60Y299
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[29]_i_1__0/O locDriver=> SLICE_X60Y299
delay=> 20
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[51]/D locDriven=> SLICE_X61Y294
driverPin=> chip/tile0/l2/pipe1/dpath/DIN_r[51]_i_2__5/O locDriver=> SLICE_X61Y294
delay=> 275
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DOUTA_reg[16]_i_1/I1 locDriven=> SLICE_X53Y294
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/rw_conflict_r_reg/Q locDriver=> SLICE_X67Y277
delay=> 934
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DOUTA_reg[46]_i_1/I2 locDriven=> SLICE_X54Y298
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1/DOUTBDOUT[14] locDriver=> RAMB36_X6Y58
delay=> 214
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/WRITE_ADDRESS_REG_reg[6]/C locDriven=> SLICE_X55Y291
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1710
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bist_index[0]_i_1/I0 locDriven=> SLICE_X52Y293
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bist_index_reg[0]/Q locDriver=> SLICE_X52Y293
delay=> 298
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[13]_i_1/I4 locDriven=> SLICE_X55Y295
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[13]/Q locDriver=> SLICE_X59Y297
delay=> 720
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[31]_i_1/I4 locDriven=> SLICE_X54Y297
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[31]/Q locDriver=> SLICE_X56Y310
delay=> 743
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[4]_i_1/I4 locDriven=> SLICE_X54Y297
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[4]/Q locDriver=> SLICE_X59Y312
delay=> 903
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[8]_i_1/I4 locDriven=> SLICE_X52Y295
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[8]/Q locDriver=> SLICE_X60Y297
delay=> 650
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r_reg[30]/D locDriven=> SLICE_X55Y296
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[30]_i_1/O locDriver=> SLICE_X55Y296
delay=> 20
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r_reg[53]/D locDriven=> SLICE_X52Y295
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[53]_i_1/O locDriver=> SLICE_X52Y295
delay=> 20
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/l2_way_state_owner_S3_f[1]_i_5/I4 locDriven=> SLICE_X59Y294
driverPin=> chip/tile0/l2/pipe1/dpath/state_data_buf_S2_f_reg[16]/Q locDriver=> SLICE_X60Y294
delay=> 97
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1_i_24/I2 locDriven=> SLICE_X53Y294
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r_reg[25]/Q locDriver=> SLICE_X53Y294
delay=> 103
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1_i_41/I0 locDriven=> SLICE_X51Y295
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_2/DOUTADOUT[8] locDriver=> RAMB36_X6Y59
delay=> 338
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1_i_57/I4 locDriven=> SLICE_X54Y293
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[56]/Q locDriver=> SLICE_X64Y295
delay=> 854
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1_i_74/I2 locDriven=> SLICE_X52Y296
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r_reg[39]/Q locDriver=> SLICE_X52Y296
delay=> 192
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/read_enable_in_reg_reg/CE locDriven=> SLICE_X62Y290
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_buf_S2_f[30]_i_1/I1 locDriven=> SLICE_X60Y295
driverPin=> chip/tile0/l2/state_wrap/l2_state/bypass_f_reg/Q locDriver=> SLICE_X62Y290
delay=> 310
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_buf_S2_f[53]_i_1/I1 locDriven=> SLICE_X60Y295
driverPin=> chip/tile0/l2/state_wrap/l2_state/bypass_f_reg/Q locDriver=> SLICE_X62Y290
delay=> 334
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_in_S3_f[46]_i_4/I0 locDriven=> SLICE_X59Y297
driverPin=> chip/tile0/l2/pipe2/dpath/state_data_buf_S2_f_reg[30]/Q locDriver=> SLICE_X60Y295
delay=> 219
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_in_S3_f[50]_i_1__0/I4 locDriven=> SLICE_X58Y302
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_in_S3_f[50]_i_4/O locDriver=> SLICE_X58Y297
delay=> 198
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_in_S3_f[52]_i_6/I2 locDriven=> SLICE_X61Y294
driverPin=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DOUTA_reg[7]/Q locDriver=> SLICE_X53Y294
delay=> 655
pinDriven=> chip/tile0/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_in_S3_f[61]_i_1__0/I0 locDriven=> SLICE_X63Y293
driverPin=> chip/tile0/l2/pipe2/dpath/state_data_buf_S2_f_reg[61]/Q locDriver=> SLICE_X63Y293
delay=> 49
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/BW_r_reg[57]/D locDriven=> SLICE_X72Y277
driverPin=> chip/tile0/l2/dpath/tag_data_mask_in_S11__6/O locDriver=> SLICE_X72Y277
delay=> 20
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DIN_r_reg[89]/D locDriven=> SLICE_X69Y272
driverPin=> chip/tile0/l2/pipe2/buf_in/DIN_r[89]_i_1__0/O locDriver=> SLICE_X69Y272
delay=> 22
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[26]_i_1/I0 locDriven=> SLICE_X71Y280
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[26]/Q locDriver=> SLICE_X73Y279
delay=> 126
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[56]_i_1/I1 locDriven=> SLICE_X71Y278
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0/DOUTBDOUT[24] locDriver=> RAMB36_X9Y56
delay=> 368
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[86]_i_1/I2 locDriven=> SLICE_X74Y282
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X70Y277
delay=> 384
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r_reg[18]/D locDriven=> SLICE_X73Y285
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[18]_i_1/O locDriver=> SLICE_X73Y285
delay=> 22
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r_reg[40]/D locDriven=> SLICE_X71Y279
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[40]_i_1/O locDriver=> SLICE_X71Y279
delay=> 23
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r_reg[63]/D locDriven=> SLICE_X71Y279
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[63]_i_1/O locDriver=> SLICE_X71Y279
delay=> 172
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r_reg[86]/D locDriven=> SLICE_X74Y282
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[86]_i_1/O locDriver=> SLICE_X74Y282
delay=> 296
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[14]/D locDriven=> SLICE_X74Y281
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_26/O locDriver=> SLICE_X74Y281
delay=> 199
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[37]/D locDriven=> SLICE_X73Y278
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_67/O locDriver=> SLICE_X73Y278
delay=> 436
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[5]/D locDriven=> SLICE_X75Y282
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_35/O locDriver=> SLICE_X75Y282
delay=> 20
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[82]/D locDriven=> SLICE_X73Y278
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_1_i_6/O locDriver=> SLICE_X73Y278
delay=> 24
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_14/I2 locDriven=> SLICE_X73Y279
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X70Y277
delay=> 273
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_34/I2 locDriven=> SLICE_X75Y281
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X70Y277
delay=> 513
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_54/I2 locDriven=> SLICE_X74Y280
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X70Y277
delay=> 410
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_74/I2 locDriven=> SLICE_X76Y278
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X70Y277
delay=> 480
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_1_i_20/I2 locDriven=> SLICE_X74Y280
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X70Y277
delay=> 356
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ren_r_reg/D locDriven=> SLICE_X70Y277
driverPin=> chip/tile0/l2/pipe2/buf_in/ren_r_i_1__1/O locDriver=> SLICE_X70Y277
delay=> 20
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[20]_i_1/I2 locDriven=> SLICE_X71Y284
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X70Y277
delay=> 374
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[39]_i_1/I2 locDriven=> SLICE_X70Y281
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X70Y277
delay=> 208
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[57]_i_1/I2 locDriven=> SLICE_X71Y280
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X70Y277
delay=> 319
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[75]_i_1/I2 locDriven=> SLICE_X71Y277
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X70Y277
delay=> 132
pinDriven=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[93]_i_1/I2 locDriven=> SLICE_X72Y281
driverPin=> chip/tile0/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X70Y277
delay=> 287
pinDriven=> chip/tile0/uncore_config/coreid_x_reg[0]/D locDriven=> SLICE_X73Y198
driverPin=> chip/tile0/l15/l15/pipeline/coreid_x[0]_i_1__0/O locDriver=> SLICE_X74Y194
delay=> 520
pinDriven=> chip/tile0/uncore_config/dmbr_bin_scale_reg[8]/D locDriven=> SLICE_X72Y194
driverPin=> chip/tile0/l15/l15/pipeline/chipid[8]_i_1/O locDriver=> SLICE_X74Y195
delay=> 187
pinDriven=> chip/tile0/uncore_config/dmbr_cred_bin_3_reg[5]/D locDriven=> SLICE_X74Y196
driverPin=> chip/tile0/l15/l15/pipeline/chipid[11]_i_1/O locDriver=> SLICE_X74Y196
delay=> 169
pinDriven=> chip/tile0/uncore_config/dmbr_cred_bin_8_reg[0]/D locDriven=> SLICE_X77Y193
driverPin=> chip/tile0/l15/l15/pipeline/dmbr_cred_bin_8[0]_i_1/O locDriver=> SLICE_X77Y193
delay=> 28
pinDriven=> chip/tile0/uncore_config/dmbr_replenish_cycles_reg[4]/D locDriven=> SLICE_X72Y195
driverPin=> chip/tile0/l15/l15/pipeline/coreid_x[4]_i_1/O locDriver=> SLICE_X69Y196
delay=> 436
pinDriven=> chip/tile0/uncore_config/hmt_base_reg[6]/D locDriven=> SLICE_X73Y196
driverPin=> chip/tile0/l15/l15/pipeline/coreid_x[6]_i_1/O locDriver=> SLICE_X77Y198
delay=> 462
pinDriven=> chip/tile0/uncore_config/read_data_s3[14]_i_1/I1 locDriven=> SLICE_X77Y196
driverPin=> chip/tile0/l15/l15/pipeline/system_tile_count[31]_i_3/O locDriver=> SLICE_X74Y194
delay=> 400
pinDriven=> chip/tile0/uncore_config/read_data_s3[22]_i_2/I2 locDriven=> SLICE_X71Y197
driverPin=> chip/tile0/l15/l15/pipeline/coreid_x[7]_i_3/O locDriver=> SLICE_X73Y196
delay=> 253
pinDriven=> chip/tile0/uncore_config/read_data_s3[40]_i_1/I1 locDriven=> SLICE_X76Y193
driverPin=> chip/tile0/uncore_config/dmbr_cred_bin_6_reg[0]/Q locDriver=> SLICE_X76Y191
delay=> 97
pinDriven=> chip/tile0/uncore_config/read_data_s3[6]_i_2/I2 locDriven=> SLICE_X74Y197
driverPin=> chip/tile0/uncore_config/dmbr_cred_bin_0_reg[2]/Q locDriver=> SLICE_X74Y197
delay=> 49
pinDriven=> chip/tile0/uncore_config/read_data_s3_reg[23]/R locDriven=> SLICE_X75Y195
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 985
pinDriven=> chip/tile0/uncore_config/read_data_s3_reg[46]/R locDriven=> SLICE_X75Y194
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 985
pinDriven=> chip/tile0/uncore_config/system_tile_count_reg[10]/R locDriven=> SLICE_X75Y198
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 973
pinDriven=> chip/tile0/uncore_config/system_tile_count_reg[4]/R locDriven=> SLICE_X72Y195
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 976
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocX_f_reg[5]/R locDriven=> SLICE_X75Y264
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X73Y235
delay=> 1085
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_input/NIB/FSM_sequential_current_route_f[2]_i_17__0/I3 locDriven=> SLICE_X76Y241
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_input/NIB/FSM_sequential_current_route_f[2]_i_19/O locDriver=> SLICE_X76Y242
delay=> 100
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_input/NIB/count_f[3]_i_1/I2 locDriven=> SLICE_X80Y235
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_input/control/count_f[3]_i_2/O locDriver=> SLICE_X79Y238
delay=> 200
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_input/NIB/less_x0_carry_i_6/I2 locDriven=> SLICE_X75Y243
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocX_f_reg[5]/Q locDriver=> SLICE_X75Y264
delay=> 683
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_input/NIB/more_y0_carry_i_7/I2 locDriven=> SLICE_X75Y241
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_input/NIB/storage_data_f_reg_0_3_28_41/RAME_D1/O locDriver=> SLICE_X80Y241
delay=> 187
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_input/control/count_f[6]_i_1__0/I4 locDriven=> SLICE_X80Y237
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_input/control/count_f_reg[5]/Q locDriver=> SLICE_X81Y237
delay=> 210
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_input/control/tail_calc/less_x0_carry_i_1__1/I1 locDriven=> SLICE_X81Y281
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_input/NIB/storage_data_f_reg_0_3_42_55/RAMD/O locDriver=> SLICE_X85Y282
delay=> 357
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/control/FSM_sequential_current_route_f[0]_i_2__0/I5 locDriven=> SLICE_X80Y235
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_input/NIB/FSM_sequential_current_route_f[2]_i_4__11/O locDriver=> SLICE_X78Y238
delay=> 262
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/control/FSM_sequential_current_route_f[2]_i_7__9/I1 locDriven=> SLICE_X78Y263
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_input/NIB/FSM_sequential_current_route_f[2]_i_11__1/O locDriver=> SLICE_X77Y264
delay=> 186
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/control/planned_f_i_8__0/I0 locDriven=> SLICE_X79Y235
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/control/planned_f_reg/Q locDriver=> SLICE_X79Y235
delay=> 186
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_22/I0 locDriven=> SLICE_X75Y244
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/control/storage_data_f_reg_0_3_0_13_i_31/O locDriver=> SLICE_X77Y241
delay=> 334
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_14/I1 locDriven=> SLICE_X78Y239
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X80Y236
delay=> 229
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_1/I5 locDriven=> SLICE_X78Y240
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17/O locDriver=> SLICE_X78Y236
delay=> 267
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_6/I3 locDriven=> SLICE_X78Y240
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X80Y236
delay=> 311
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_27/I1 locDriven=> SLICE_X76Y244
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_42_55/RAMG_D1/O locDriver=> SLICE_X71Y211
delay=> 524
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_6/I2 locDriven=> SLICE_X77Y247
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X80Y235
delay=> 626
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_input/NIB/FSM_sequential_current_route_f[2]_i_6/I0 locDriven=> SLICE_X80Y235
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_input/NIB/count_zero_f_i_2/O locDriver=> SLICE_X75Y292
delay=> 842
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_input/control/count_f_reg[0]/D locDriven=> SLICE_X76Y293
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_input/NIB/count_f[0]_i_1/O locDriver=> SLICE_X76Y293
delay=> 23
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_input/control/tail_calc/less_x0_carry/S[1] locDriven=> SLICE_X76Y237
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_output/control/less_x0_carry_i_7__8/O locDriver=> SLICE_X76Y237
delay=> 0
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_output/control/FSM_sequential_current_route_f[0]_i_5/I2 locDriven=> SLICE_X77Y234
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X77Y234
delay=> 179
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_output/control/FSM_sequential_current_route_f[2]_i_9__2/I3 locDriven=> SLICE_X78Y273
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/north_input/control/tail_calc/less_y0_carry/CO[3] locDriver=> SLICE_X79Y273
delay=> 123
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_output/control/less_y0_carry_i_2__7/I0 locDriven=> SLICE_X78Y273
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[4]/Q locDriver=> SLICE_X75Y264
delay=> 439
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_output/control/less_y0_carry_i_5__3/I2 locDriven=> SLICE_X81Y280
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[7]/Q locDriver=> SLICE_X75Y264
delay=> 656
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_output/control/less_y0_carry_i_8__10/I0 locDriven=> SLICE_X77Y284
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[0]/Q locDriver=> SLICE_X77Y265
delay=> 946
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_output/control/valid_f_i_5/I4 locDriven=> SLICE_X77Y238
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_output/control/FSM_sequential_current_route_f[2]_i_8__13/O locDriver=> SLICE_X77Y248
delay=> 406
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_output/space/valid_f_i_1/I0 locDriven=> SLICE_X76Y232
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_output/space/is_two_or_more_f_reg/Q locDriver=> SLICE_X76Y232
delay=> 156
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/NIB/FSM_sequential_current_route_f[1]_i_22/I2 locDriven=> SLICE_X75Y247
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myChipID_f_reg[11]/Q locDriver=> SLICE_X75Y265
delay=> 446
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/NIB/count_f[5]_i_1__3/I1 locDriven=> SLICE_X70Y226
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/NIB/tail_last_f_i_3__0/O locDriver=> SLICE_X74Y227
delay=> 216
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/NIB/head_ptr_f_reg[2]/D locDriven=> SLICE_X72Y212
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/NIB/head_ptr_f[2]_i_1/O locDriver=> SLICE_X72Y212
delay=> 28
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/NIB/more_x0_carry_i_7__0/I1 locDriven=> SLICE_X73Y237
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocX_f_reg[2]/Q locDriver=> SLICE_X73Y261
delay=> 876
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/NIB/tail_ptr_f[2]_i_1/I0 locDriven=> SLICE_X72Y212
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/NIB/tail_ptr_f_reg[0]/Q locDriver=> SLICE_X72Y212
delay=> 343
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/control/count_zero_f_i_7__0/I1 locDriven=> SLICE_X73Y226
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/control/count_f[7]_i_2__3/O locDriver=> SLICE_X72Y225
delay=> 241
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/control/tail_calc/more_x0_carry/DI[0] locDriven=> SLICE_X73Y237
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_input/NIB/more_x0_carry_i_4__0/O locDriver=> SLICE_X73Y237
delay=> 1
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f[1]_i_6__3/I0 locDriven=> SLICE_X73Y237
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X74Y237
delay=> 281
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/control/valid_f_i_2__1/I3 locDriven=> SLICE_X73Y243
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/valid_f_i_5/O locDriver=> SLICE_X75Y240
delay=> 307
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_25/I1 locDriven=> SLICE_X77Y243
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/control/storage_data_f_reg_0_3_0_13_i_31__0/O locDriver=> SLICE_X72Y239
delay=> 452
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_16/I2 locDriven=> SLICE_X75Y240
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/control/storage_data_f_reg_0_3_0_13_i_32__0/O locDriver=> SLICE_X75Y240
delay=> 61
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_11/I3 locDriven=> SLICE_X74Y241
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X74Y237
delay=> 197
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_8/I1 locDriven=> SLICE_X74Y241
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X73Y237
delay=> 263
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_3/I5 locDriven=> SLICE_X74Y242
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17/O locDriver=> SLICE_X73Y241
delay=> 234
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_8/I0 locDriven=> SLICE_X74Y244
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_16/O locDriver=> SLICE_X76Y247
delay=> 247
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_input/NIB/count_zero_f_i_2__1/I4 locDriven=> SLICE_X75Y288
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_input/NIB/yummy_out_f_reg/Q locDriver=> SLICE_X74Y287
delay=> 364
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_input/control/count_f_reg[2]/C locDriven=> SLICE_X74Y289
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1566
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_input/control/tail_calc/less_y0_carry/DI[3] locDriven=> SLICE_X78Y239
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/north_output/control/less_y0_carry_i_1__9/O locDriver=> SLICE_X78Y239
delay=> 2
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_output/control/FSM_sequential_current_route_f[2]_i_10__6/I0 locDriven=> SLICE_X76Y284
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/south_input/control/tail_calc/more_y0_carry/CO[3] locDriver=> SLICE_X76Y284
delay=> 78
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_output/control/more_y0_carry_i_1__12/I0 locDriven=> SLICE_X76Y284
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[7]/Q locDriver=> SLICE_X75Y264
delay=> 725
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_output/control/planned_f_i_11__2/I4 locDriven=> SLICE_X78Y283
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/north_input/control/tail_calc/more_y0_carry/CO[3] locDriver=> SLICE_X78Y283
delay=> 226
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_output/datapath/i_/valid_f_i_2/I3 locDriven=> SLICE_X78Y234
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X77Y235
delay=> 196
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_input/NIB/elements_in_array_f[2]_i_1__11/I2 locDriven=> SLICE_X76Y289
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_input/NIB/elements_in_array_f_reg[2]/Q locDriver=> SLICE_X76Y289
delay=> 48
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_input/control/count_one_f_i_1__9/I0 locDriven=> SLICE_X76Y292
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_input/NIB/count_zero_f_i_2__2/O locDriver=> SLICE_X75Y291
delay=> 346
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_input/control/tail_calc/less_x0_carry_i_4__5/I2 locDriven=> SLICE_X78Y276
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_42_55/RAMA_D1/O locDriver=> SLICE_X71Y298
delay=> 503
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_input/control/tail_calc/more_y0_carry/S[3] locDriven=> SLICE_X79Y238
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_output/control/more_y0_carry_i_1__10/O locDriver=> SLICE_X79Y238
delay=> 0
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_output/control/FSM_sequential_current_route_f[2]_i_8__1/I2 locDriven=> SLICE_X74Y234
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X74Y236
delay=> 121
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_output/control/less_x0_carry_i_3__8/I0 locDriven=> SLICE_X76Y237
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocX_f_reg[2]/Q locDriver=> SLICE_X73Y261
delay=> 763
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_output/control/less_x0_carry_i_8__4/I0 locDriven=> SLICE_X78Y264
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocX_f_reg[0]/Q locDriver=> SLICE_X75Y263
delay=> 175
pinDriven=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_output/control/yummy_out_f_i_5__2/I2 locDriven=> SLICE_X73Y235
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/west_output/control/valid_f_i_2__0/O locDriver=> SLICE_X75Y235
delay=> 197
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_input/NIB/FSM_sequential_current_route_f[2]_i_4__3/I0 locDriven=> SLICE_X82Y284
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_input/NIB/tail_last_f_i_4__1/O locDriver=> SLICE_X81Y288
delay=> 254
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_input/NIB/elements_in_array_f_reg[2]/C locDriven=> SLICE_X82Y288
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1560
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_input/NIB/more_x0_carry_i_4__1/I2 locDriven=> SLICE_X81Y282
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocX_f_reg[1]/Q locDriver=> SLICE_X73Y261
delay=> 891
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_input/NIB/tail_ptr_f_reg[0]/C locDriven=> SLICE_X84Y277
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1543
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_input/control/header_last_f_i_1__5/I2 locDriven=> SLICE_X81Y288
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_input/control/header_last_f_reg/Q locDriver=> SLICE_X81Y288
delay=> 51
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/control/FSM_sequential_current_route_f[0]_i_3__5/I5 locDriven=> SLICE_X81Y287
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X81Y286
delay=> 107
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/control/planned_f_i_6__10/I2 locDriven=> SLICE_X79Y285
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X81Y286
delay=> 166
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_21/I1 locDriven=> SLICE_X82Y274
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_0_13/RAMC_D1/O locDriver=> SLICE_X80Y272
delay=> 169
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_12/I1 locDriven=> SLICE_X83Y276
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X81Y286
delay=> 423
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_6/I3 locDriven=> SLICE_X83Y275
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X81Y286
delay=> 750
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_24/I1 locDriven=> SLICE_X82Y278
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_28_41/RAME/O locDriver=> SLICE_X80Y275
delay=> 285
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_15/I3 locDriven=> SLICE_X83Y282
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_42_55/RAMA_D1/O locDriver=> SLICE_X80Y299
delay=> 528
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_9/I5 locDriven=> SLICE_X84Y281
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17/O locDriver=> SLICE_X84Y284
delay=> 194
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/space/count_f[1]_i_1__15/I2 locDriven=> SLICE_X81Y287
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_output/space/count_f_reg[2]/Q locDriver=> SLICE_X81Y287
delay=> 64
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/north_input/NIB/tail_last_f_i_1__4/I1 locDriven=> SLICE_X78Y290
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/north_input/control/tail_last_f_reg/Q locDriver=> SLICE_X78Y290
delay=> 46
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/north_input/control/count_zero_f_i_4__10/I1 locDriven=> SLICE_X77Y290
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/north_input/control/count_f_reg[0]/Q locDriver=> SLICE_X75Y290
delay=> 189
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/north_input/control/tail_calc/more_y0_carry/S[2] locDriven=> SLICE_X78Y283
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/south_output/control/more_y0_carry_i_2__11/O locDriver=> SLICE_X78Y283
delay=> 1
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/north_output/control/head_ptr_f[1]_i_3__3/I1 locDriven=> SLICE_X78Y289
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/north_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X76Y287
delay=> 175
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/north_output/space/head_ptr_f[1]_i_1__1/I0 locDriven=> SLICE_X80Y287
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/north_output/space/valid_f_i_1__4/O locDriver=> SLICE_X78Y288
delay=> 167
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_input/NIB/FSM_sequential_current_route_f[1]_i_18__0/I1 locDriven=> SLICE_X80Y278
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myChipID_f_reg[6]/Q locDriver=> SLICE_X77Y267
delay=> 292
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_input/NIB/count_f[4]_i_1__8/I1 locDriven=> SLICE_X79Y289
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_input/NIB/tail_last_f_i_3__3/O locDriver=> SLICE_X76Y288
delay=> 281
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_input/NIB/head_ptr_f_reg[1]/R locDriven=> SLICE_X78Y279
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X73Y235
delay=> 1560
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_input/NIB/planned_f_i_8__3/I1 locDriven=> SLICE_X77Y284
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_28_41/RAMB_D1/O locDriver=> SLICE_X80Y275
delay=> 407
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_input/control/count_f_reg[3]/D locDriven=> SLICE_X79Y289
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_input/NIB/count_f[3]_i_1__3/O locDriver=> SLICE_X79Y289
delay=> 23
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[2]/D locDriven=> SLICE_X80Y285
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f[2]_i_2__8/O locDriver=> SLICE_X80Y285
delay=> 201
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_15/I3 locDriven=> SLICE_X81Y272
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X80Y285
delay=> 668
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_8/I1 locDriven=> SLICE_X82Y271
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X79Y284
delay=> 525
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_26/I3 locDriven=> SLICE_X80Y276
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/control/storage_data_f_reg_0_3_0_13_i_32__3/O locDriver=> SLICE_X83Y284
delay=> 629
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_18/I1 locDriven=> SLICE_X79Y281
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/control/storage_data_f_reg_0_3_0_13_i_31__3/O locDriver=> SLICE_X84Y285
delay=> 449
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_10/I3 locDriven=> SLICE_X79Y279
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X80Y285
delay=> 434
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_4/I5 locDriven=> SLICE_X81Y282
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17/O locDriver=> SLICE_X82Y282
delay=> 146
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_7/I5 locDriven=> SLICE_X78Y279
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17/O locDriver=> SLICE_X82Y282
delay=> 385
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/south_input/NIB/elements_in_array_f_reg[0]/R locDriven=> SLICE_X78Y289
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X73Y235
delay=> 1963
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/south_input/control/count_zero_f_i_1__11/I1 locDriven=> SLICE_X77Y289
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/south_input/control/count_f_reg[1]/Q locDriver=> SLICE_X77Y289
delay=> 63
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/south_output/control/elements_in_array_f[2]_i_3__0/I2 locDriven=> SLICE_X78Y288
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/south_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X77Y286
delay=> 179
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/south_output/space/count_f[2]_i_1__16/I3 locDriven=> SLICE_X77Y288
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/south_output/space/valid_f_reg/Q locDriver=> SLICE_X78Y288
delay=> 129
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_input/NIB/FSM_sequential_current_route_f[0]_i_22/I2 locDriven=> SLICE_X79Y278
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myChipID_f_reg[11]/Q locDriver=> SLICE_X75Y265
delay=> 564
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_input/NIB/count_zero_f_i_1__2/I2 locDriven=> SLICE_X81Y294
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_input/NIB/count_zero_f_i_4__2/O locDriver=> SLICE_X81Y294
delay=> 47
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_input/NIB/more_y0_carry_i_6__2/I0 locDriven=> SLICE_X81Y285
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_28_41/RAMF/O locDriver=> SLICE_X80Y298
delay=> 554
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_input/NIB/yummy_out_f_reg/C locDriven=> SLICE_X79Y288
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1556
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/control/FSM_sequential_current_route_f[1]_i_1__3/I4 locDriven=> SLICE_X79Y287
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/control/FSM_sequential_current_route_f[1]_i_6__7/O locDriver=> SLICE_X79Y287
delay=> 257
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/control/planned_f_i_1__7/I5 locDriven=> SLICE_X79Y287
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_input/NIB/planned_f_i_3__7/O locDriver=> SLICE_X78Y285
delay=> 183
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_19/I3 locDriven=> SLICE_X79Y277
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/east_input/NIB/storage_data_f_reg_0_3_0_13/RAMB_D1/O locDriver=> SLICE_X85Y274
delay=> 422
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_10/I1 locDriven=> SLICE_X80Y294
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X79Y287
delay=> 661
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_4/I3 locDriven=> SLICE_X81Y293
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X79Y287
delay=> 399
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_21/I1 locDriven=> SLICE_X83Y285
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/control/storage_data_f_reg_0_3_0_13_i_31__2/O locDriver=> SLICE_X81Y288
delay=> 564
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_13/I3 locDriven=> SLICE_X80Y295
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X79Y287
delay=> 575
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_7/I5 locDriven=> SLICE_X82Y295
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17/O locDriver=> SLICE_X83Y291
delay=> 231
pinDriven=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/space/count_f[1]_i_1__17/I2 locDriven=> SLICE_X79Y292
driverPin=> chip/tile0/user_dynamic_network1/dynamic_node_top/west_output/space/count_f_reg[2]/Q locDriver=> SLICE_X79Y292
delay=> 202
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_input/NIB/FSM_sequential_current_route_f[2]_i_17__3/I0 locDriven=> SLICE_X78Y263
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_input/NIB/FSM_sequential_current_route_f[2]_i_11__1/O locDriver=> SLICE_X77Y264
delay=> 185
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_input/NIB/count_one_f_i_1__4/I1 locDriven=> SLICE_X79Y264
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_input/NIB/count_zero_f_i_3__4/O locDriver=> SLICE_X79Y264
delay=> 46
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_input/NIB/more_y0_carry_i_2__4/I2 locDriven=> SLICE_X77Y259
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[5]/Q locDriver=> SLICE_X74Y247
delay=> 432
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_input/NIB/yummy_out_f_reg/R locDriven=> SLICE_X80Y267
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X73Y235
delay=> 1391
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/control/FSM_sequential_current_route_f[1]_i_4__10/I0 locDriven=> SLICE_X80Y268
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_input/NIB/FSM_sequential_current_route_f[2]_i_6__10/O locDriver=> SLICE_X79Y265
delay=> 224
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/control/storage_data_f_reg_0_3_0_13_i_32__4/I2 locDriven=> SLICE_X77Y262
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X81Y267
delay=> 519
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_25/I1 locDriven=> SLICE_X78Y260
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_0_13/RAME_D1/O locDriver=> SLICE_X80Y215
delay=> 518
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_14/I5 locDriven=> SLICE_X78Y255
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17/O locDriver=> SLICE_X78Y263
delay=> 463
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_9/I1 locDriven=> SLICE_X78Y255
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X80Y268
delay=> 753
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_28/I1 locDriven=> SLICE_X78Y259
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_28_41/RAMG/O locDriver=> SLICE_X71Y215
delay=> 732
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_19/I3 locDriven=> SLICE_X75Y255
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_42_55/RAMC_D1/O locDriver=> SLICE_X71Y298
delay=> 845
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_12/I1 locDriven=> SLICE_X77Y264
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_56_63/RAMB/O locDriver=> SLICE_X80Y214
delay=> 775
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_output/space/count_f_reg[2]/C locDriven=> SLICE_X80Y265
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1549
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/north_input/control/count_f[3]_i_1__15/I1 locDriven=> SLICE_X78Y292
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/north_input/NIB/yummy_out_f_reg/Q locDriver=> SLICE_X79Y290
delay=> 213
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/north_input/control/count_zero_f_reg/D locDriven=> SLICE_X78Y291
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/north_input/control/count_zero_f_i_1__12/O locDriver=> SLICE_X78Y291
delay=> 22
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/north_output/control/FSM_sequential_current_route_f[0]_i_3__9/I1 locDriven=> SLICE_X79Y272
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/east_input/NIB/FSM_sequential_current_route_f[2]_i_4__7/O locDriver=> SLICE_X78Y265
delay=> 357
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/north_output/control/planned_f_i_3__9/I0 locDriven=> SLICE_X79Y271
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/north_output/control/FSM_sequential_current_route_f[2]_i_3__9/O locDriver=> SLICE_X77Y269
delay=> 261
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/north_output/space/is_one_f_reg/C locDriven=> SLICE_X79Y273
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1549
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/FSM_sequential_current_route_f[1]_i_20__1/I5 locDriven=> SLICE_X75Y250
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_42_55/RAMG/O locDriver=> SLICE_X71Y216
delay=> 564
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/count_zero_f_i_2__13/I3 locDriven=> SLICE_X76Y224
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_28_41/RAMA_D1/O locDriver=> SLICE_X71Y215
delay=> 376
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/more_x0_carry_i_3__6/I0 locDriven=> SLICE_X76Y253
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_42_55/RAMB/O locDriver=> SLICE_X71Y216
delay=> 652
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/tail_last_f_i_3__6/I2 locDriven=> SLICE_X78Y224
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/yummy_out_f_reg/Q locDriver=> SLICE_X77Y226
delay=> 157
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/control/count_f_reg[7]/R locDriven=> SLICE_X76Y224
driverPin=> chip/tile0/user_dynamic_network0/dynamic_node_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X73Y235
delay=> 714
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/control/planned_f_i_3__13/I3 locDriven=> SLICE_X78Y266
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/control/planned_f_i_6__13/O locDriver=> SLICE_X78Y266
delay=> 231
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_2/I0 locDriven=> SLICE_X77Y261
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_16/O locDriver=> SLICE_X77Y261
delay=> 146
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_10/I2 locDriven=> SLICE_X74Y252
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X77Y265
delay=> 967
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_4/I4 locDriven=> SLICE_X75Y255
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_14_27/RAMB/O locDriver=> SLICE_X71Y214
delay=> 760
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_21/I2 locDriven=> SLICE_X76Y258
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_28_41/RAMD_D1/O locDriver=> SLICE_X71Y296
delay=> 578
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_13/I4 locDriven=> SLICE_X74Y256
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_42_55/RAMG_D1/O locDriver=> SLICE_X71Y216
delay=> 864
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_8/I0 locDriven=> SLICE_X75Y256
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_22/O locDriver=> SLICE_X75Y256
delay=> 44
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/space/count_f[0]_i_1__28/I2 locDriven=> SLICE_X78Y264
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/space/count_f_reg[2]/Q locDriver=> SLICE_X78Y265
delay=> 197
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/south_input/NIB/yummy_out_f_reg/CE locDriven=> SLICE_X79Y293
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/south_input/NIB/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/south_input/control/count_zero_f_i_5__11/I2 locDriven=> SLICE_X80Y292
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/south_input/control/count_zero_f_i_6__11/O locDriver=> SLICE_X80Y292
delay=> 225
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/south_output/control/FSM_sequential_current_route_f[0]_i_2__11/I0 locDriven=> SLICE_X79Y267
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/south_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X79Y267
delay=> 63
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/south_output/control/elements_in_array_f[4]_i_3__1/I3 locDriven=> SLICE_X78Y267
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/south_output/control/planned_f_reg/Q locDriver=> SLICE_X80Y267
delay=> 290
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/south_output/space/is_one_f_i_1__11/I3 locDriven=> SLICE_X81Y268
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/south_output/space/count_f_reg[0]/Q locDriver=> SLICE_X81Y267
delay=> 111
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/NIB/FSM_sequential_current_route_f[1]_i_12__2/I2 locDriven=> SLICE_X77Y277
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_42_55/RAMC_D1/O locDriver=> SLICE_X71Y298
delay=> 451
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/NIB/count_zero_f_i_7__5/I0 locDriven=> SLICE_X76Y293
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_14_27/RAMG/O locDriver=> SLICE_X71Y297
delay=> 426
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/NIB/planned_f_i_12__5/I2 locDriven=> SLICE_X77Y276
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/NIB/FSM_sequential_current_route_f[0]_i_10__0/O locDriver=> SLICE_X76Y275
delay=> 203
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/control/count_f[6]_i_1__12/I4 locDriven=> SLICE_X76Y294
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_input/control/count_f_reg[5]/Q locDriver=> SLICE_X77Y294
delay=> 122
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_output/control/FSM_sequential_current_route_f[2]_i_1__7/I2 locDriven=> SLICE_X77Y269
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_output/control/FSM_sequential_current_route_f[2]_i_3__12/O locDriver=> SLICE_X77Y269
delay=> 171
pinDriven=> chip/tile0/user_dynamic_network2/dynamic_node_top/west_output/control/yummy_out_f_i_5__8/I1 locDriven=> SLICE_X78Y267
driverPin=> chip/tile0/user_dynamic_network2/dynamic_node_top/proc_output/control/yummy_out_f_i_6__6/O locDriver=> SLICE_X78Y267
delay=> 49
pinDriven=> chip/tile1/cgni_blk1/data/elements_in_array_f_reg[1]/CE locDriven=> SLICE_X87Y246
driverPin=> chip/tile1/cgni_blk1/data/elements_in_array_f[2]_i_1__22/O locDriver=> SLICE_X86Y248
delay=> 268
pinDriven=> chip/tile1/cgni_blk2/data/head_ptr_f_reg[0]/C locDriven=> SLICE_X37Y268
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1772
pinDriven=> chip/tile1/cgni_blk3/data/msg_state_f[1]_i_3__0/I0 locDriven=> SLICE_X89Y271
driverPin=> chip/tile1/cgni_blk3/data/msg_data_state_f[2]_i_3__0/O locDriver=> SLICE_X88Y270
delay=> 184
pinDriven=> chip/tile1/cgno_blk1/is_two_or_more_f_i_2__2/I4 locDriven=> SLICE_X70Y235
driverPin=> chip/tile1/cgno_blk1/count_f_reg[4]/Q locDriver=> SLICE_X71Y235
delay=> 161
pinDriven=> chip/tile1/cgno_blk2/yummy_out_f_reg/C locDriven=> SLICE_X87Y270
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1680
pinDriven=> chip/tile1/g_ariane_core.core/wake_up_cnt_q_reg[11]/C locDriven=> SLICE_X48Y259
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1741
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q[11]_i_1__0/I0 locDriven=> SLICE_X19Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[16]_i_2__0/O[2] locDriver=> SLICE_X21Y210
delay=> 205
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q[41]_i_1__0/I1 locDriven=> SLICE_X23Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/cycle_q[63]_i_3__0/O locDriver=> SLICE_X18Y200
delay=> 879
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[12]/D locDriven=> SLICE_X18Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q[12]_i_1__0/O locDriver=> SLICE_X18Y207
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[27]/D locDriven=> SLICE_X18Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q[27]_i_1__0/O locDriver=> SLICE_X18Y211
delay=> 223
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[41]/D locDriven=> SLICE_X23Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q[41]_i_1__0/O locDriver=> SLICE_X23Y214
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[56]_i_2__0/S[0] locDriven=> SLICE_X21Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[49]/Q locDriver=> SLICE_X22Y216
delay=> 230
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dcache_q_reg[0]/CE locDriven=> SLICE_X13Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dcsr_q[ebreaku]_i_17__0/I1 locDriven=> SLICE_X26Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mepc_q_reg[12]/Q locDriver=> SLICE_X29Y195
delay=> 210
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dcsr_q_reg[stepie]/D locDriven=> SLICE_X24Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_1__0/O locDriver=> SLICE_X24Y188
delay=> 678
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dpc_q[1]_i_1__0/I2 locDriven=> SLICE_X24Y196
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dpc_q[1]_i_2__0/O locDriver=> SLICE_X24Y196
delay=> 55
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dpc_q_reg[2]/D locDriven=> SLICE_X28Y196
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[2]_i_1__0/O locDriver=> SLICE_X28Y196
delay=> 24
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dpc_q_reg[52]/D locDriven=> SLICE_X29Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[52]_i_1__0/O locDriver=> SLICE_X29Y207
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dscratch0_q_reg[17]/D locDriven=> SLICE_X24Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[17]_i_1__0/O locDriver=> SLICE_X22Y202
delay=> 409
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dscratch0_q_reg[3]/D locDriven=> SLICE_X19Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][3]_i_1__0/O locDriver=> SLICE_X20Y190
delay=> 247
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dscratch0_q_reg[62]/D locDriven=> SLICE_X24Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[62]_i_1__0/O locDriver=> SLICE_X23Y211
delay=> 515
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dscratch1_q_reg[27]/D locDriven=> SLICE_X20Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[27]_i_1__0/O locDriver=> SLICE_X18Y205
delay=> 360
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dscratch1_q_reg[4]/D locDriven=> SLICE_X21Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][4]_i_1__0/O locDriver=> SLICE_X19Y190
delay=> 523
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/fcsr_q[fflags][4]_i_7__0/I2 locDriven=> SLICE_X20Y196
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[fs][1]/Q locDriver=> SLICE_X23Y190
delay=> 437
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/fcsr_q[fprec][2]_i_13__0/I4 locDriven=> SLICE_X20Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q_reg[2]/Q locDriver=> SLICE_X22Y197
delay=> 434
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/fcsr_q[fprec][4]_i_12__0/I3 locDriven=> SLICE_X25Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stval_q_reg[4]/Q locDriver=> SLICE_X25Y192
delay=> 193
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/fcsr_q[fprec][6]_i_21__0/I0 locDriven=> SLICE_X26Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/scause_q_reg[6]/Q locDriver=> SLICE_X26Y195
delay=> 51
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/i__i_10__0/I3 locDriven=> SLICE_X25Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/debug_mode_q_reg_inv/Q locDriver=> SLICE_X24Y195
delay=> 130
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/instret_q_reg[21]/C locDriven=> SLICE_X22Y210
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/instret_q_reg[36]/C locDriven=> SLICE_X22Y212
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1816
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/instret_q_reg[50]/C locDriven=> SLICE_X22Y214
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1814
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/instret_q_reg[7]/C locDriven=> SLICE_X22Y208
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1815
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/issue_q[sbe][ex][cause][2]_i_7__0/I5 locDriven=> SLICE_X24Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mideleg_q_reg[5]/Q locDriver=> SLICE_X21Y195
delay=> 519
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mcause_q[36]_i_1__0/I0 locDriven=> SLICE_X24Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mcause_q[63]_i_3__0/O locDriver=> SLICE_X21Y193
delay=> 618
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mcause_q_reg[25]/CLR locDriven=> SLICE_X21Y202
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 996
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mcause_q_reg[48]/CLR locDriven=> SLICE_X27Y207
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 974
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mcounteren_q_reg[12]/CLR locDriven=> SLICE_X24Y197
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 970
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mcounteren_q_reg[6]/CLR locDriven=> SLICE_X23Y196
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 975
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mem[31][34]_i_17__0/I0 locDriven=> SLICE_X24Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[34]_i_11__0/O locDriver=> SLICE_X24Y207
delay=> 236
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mem[31][9]_i_19__0/I1 locDriven=> SLICE_X24Y197
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[61]_i_12__0/O locDriver=> SLICE_X25Y210
delay=> 456
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mepc_q_reg[2]/CLR locDriven=> SLICE_X29Y193
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 982
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mepc_q_reg[52]/CLR locDriven=> SLICE_X27Y208
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 972
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mie_q_reg[3]/CLR locDriven=> SLICE_X24Y191
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 976
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mscratch_q_reg[22]/CLR locDriven=> SLICE_X28Y200
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 987
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mscratch_q_reg[45]/CLR locDriven=> SLICE_X27Y211
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 983
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q[mie]_i_2__0/I2 locDriven=> SLICE_X22Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[mie]/Q locDriver=> SLICE_X22Y193
delay=> 427
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q[mprv]_i_36__0/I3 locDriven=> SLICE_X20Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mcounteren_q_reg[25]/Q locDriver=> SLICE_X20Y201
delay=> 51
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q[sum]_i_24__0/I2 locDriven=> SLICE_X27Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_37__0/O locDriver=> SLICE_X18Y201
delay=> 654
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[tw]/CLR locDriven=> SLICE_X23Y188
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 980
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[wpri4][47]/CLR locDriven=> SLICE_X27Y210
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 973
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mtval_q_reg[17]/CLR locDriven=> SLICE_X26Y201
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 994
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mtval_q_reg[3]/CLR locDriven=> SLICE_X24Y191
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 982
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mtval_q_reg[62]/CLR locDriven=> SLICE_X27Y206
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 959
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mtvec_q_reg[28]/C locDriven=> SLICE_X27Y200
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1796
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mtvec_q_reg[50]/C locDriven=> SLICE_X29Y211
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1770
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[10]_i_6__0/I4 locDriven=> SLICE_X29Y196
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mepc_q_reg[10]/Q locDriver=> SLICE_X28Y193
delay=> 231
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[17]_i_3__0/I2 locDriven=> SLICE_X34Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][17]_i_1__0/O locDriver=> SLICE_X32Y178
delay=> 439
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[22]_i_7__0/I1 locDriven=> SLICE_X30Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mtvec_q_reg[22]/Q locDriver=> SLICE_X26Y201
delay=> 286
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[29]_i_6__0/I3 locDriven=> SLICE_X27Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_3__0/O locDriver=> SLICE_X20Y193
delay=> 885
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[35]_i_7__0/I2 locDriven=> SLICE_X30Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q[sie]_i_4__0/O locDriver=> SLICE_X22Y192
delay=> 954
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[41]_i_7__0/I0 locDriven=> SLICE_X32Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/debug_mode_q_reg_inv/Q locDriver=> SLICE_X24Y195
delay=> 887
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[48]_i_15__0/I0 locDriven=> SLICE_X29Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dpc_q_reg[48]/Q locDriver=> SLICE_X30Y205
delay=> 269
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[53]_i_3__0/I2 locDriven=> SLICE_X33Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][53]_i_1__0/O locDriver=> SLICE_X35Y181
delay=> 457
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[59]_i_4__0/I2 locDriven=> SLICE_X33Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/npc_q_reg[63]_i_20/O[2] locDriver=> SLICE_X31Y209
delay=> 131
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[6]_i_3__0/I1 locDriven=> SLICE_X34Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[63]_i_17__0/O locDriver=> SLICE_X32Y201
delay=> 267
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/priv_lvl_q_reg[1]/D locDriven=> SLICE_X22Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2__0/O locDriver=> SLICE_X22Y194
delay=> 22
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[ppn][26]/CLR locDriven=> SLICE_X22Y211
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 982
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[ppn][9]/CLR locDriven=> SLICE_X22Y210
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 988
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/scause_q_reg[17]/CLR locDriven=> SLICE_X16Y202
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1012
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/scause_q_reg[3]/CLR locDriven=> SLICE_X23Y190
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 979
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/scause_q_reg[62]/CLR locDriven=> SLICE_X27Y206
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 969
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/scounteren_q_reg[27]/CLR locDriven=> SLICE_X19Y203
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 992
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/sepc_q_reg[1]/C locDriven=> SLICE_X27Y194
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1809
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/sepc_q_reg[42]/C locDriven=> SLICE_X26Y205
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1803
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/sepc_q_reg[7]/C locDriven=> SLICE_X29Y193
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1796
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/sscratch_q_reg[29]/CLR locDriven=> SLICE_X21Y201
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 997
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/sscratch_q_reg[51]/CLR locDriven=> SLICE_X25Y212
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 977
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stval_q_reg[15]/C locDriven=> SLICE_X28Y193
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stval_q_reg[38]/C locDriven=> SLICE_X26Y206
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1801
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stval_q_reg[60]/C locDriven=> SLICE_X24Y206
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1797
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[17]_i_13__0/I2 locDriven=> SLICE_X25Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_37__0/O locDriver=> SLICE_X18Y201
delay=> 456
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[22]_i_6__0/I5 locDriven=> SLICE_X24Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[tsr]/Q locDriver=> SLICE_X27Y199
delay=> 166
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[26]_i_8__0/I0 locDriven=> SLICE_X20Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[26]_i_15__0/O locDriver=> SLICE_X20Y202
delay=> 82
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[30]_i_21__0/I4 locDriven=> SLICE_X26Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[ppn][30]/Q locDriver=> SLICE_X24Y214
delay=> 397
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[35]_i_13__0/I1 locDriven=> SLICE_X25Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_36__0/O locDriver=> SLICE_X19Y200
delay=> 829
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[39]_i_12__0/I5 locDriven=> SLICE_X26Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[39]_i_16__0/O locDriver=> SLICE_X27Y200
delay=> 139
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[43]_i_14__0/I4 locDriven=> SLICE_X24Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[sum]_i_13__0/O locDriver=> SLICE_X19Y200
delay=> 525
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[49]_i_11__0/I5 locDriven=> SLICE_X27Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[49]_i_16__0/O locDriver=> SLICE_X26Y206
delay=> 388
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[58]_i_11__0/I1 locDriven=> SLICE_X26Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_21__0/O locDriver=> SLICE_X26Y212
delay=> 121
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[7]_i_12__0/I2 locDriven=> SLICE_X27Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_37__0/O locDriver=> SLICE_X18Y201
delay=> 759
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[9]_i_8__0/I3 locDriven=> SLICE_X23Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[16]_i_6__0/O locDriver=> SLICE_X20Y200
delay=> 652
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q_reg[24]_i_7__0/I0 locDriven=> SLICE_X21Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q[24]_i_13__0/O locDriver=> SLICE_X21Y203
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q_reg[43]/CLR locDriven=> SLICE_X25Y210
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 975
pinDriven=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stvec_q_reg[8]/CLR locDriven=> SLICE_X28Y194
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 991
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]/CE locDriven=> SLICE_X18Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/csr_valid_q_reg/Q locDriver=> SLICE_X35Y157
delay=> 1070
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/dcsr_q[ebreakm]_i_8__0/I2 locDriven=> SLICE_X26Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_8__0/O locDriver=> SLICE_X16Y200
delay=> 828
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/dcsr_q[stepie]_i_7__0/I0 locDriven=> SLICE_X23Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[sum]_i_9__0/O locDriver=> SLICE_X21Y198
delay=> 332
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][0]_i_8__0/I0 locDriven=> SLICE_X24Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_8__0/O locDriver=> SLICE_X16Y200
delay=> 1184
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][3]_i_9__0/I0 locDriven=> SLICE_X21Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[14]_i_12__0/O locDriver=> SLICE_X19Y199
delay=> 148
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][6]_i_19__0/I1 locDriven=> SLICE_X20Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/cycle_q_reg[6]/Q locDriver=> SLICE_X21Y207
delay=> 153
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/medeleg_q[15]_i_1__0/I4 locDriven=> SLICE_X21Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mideleg_q[9]_i_2__0/O locDriver=> SLICE_X11Y200
delay=> 633
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][17]_i_10__0/I0 locDriven=> SLICE_X20Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_16__0/O locDriver=> SLICE_X21Y204
delay=> 259
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][21]_i_9__0/I1 locDriven=> SLICE_X22Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mstatus_q_reg[tw]/Q locDriver=> SLICE_X23Y188
delay=> 417
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][26]_i_13__0/I2 locDriven=> SLICE_X19Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/scause_q_reg[26]/Q locDriver=> SLICE_X18Y205
delay=> 196
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][32]_i_10__0/I3 locDriven=> SLICE_X23Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dscratch0_q_reg[32]/Q locDriver=> SLICE_X22Y209
delay=> 426
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][36]_i_9__0/I3 locDriven=> SLICE_X18Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[36]_i_15__0/O locDriver=> SLICE_X15Y219
delay=> 319
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][42]_i_3__0/I0 locDriven=> SLICE_X29Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][42]_i_6__0/O locDriver=> SLICE_X24Y205
delay=> 452
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][47]_i_13__0/I2 locDriven=> SLICE_X29Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][1]_i_14__0/O locDriver=> SLICE_X21Y198
delay=> 522
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][51]_i_3__0/I4 locDriven=> SLICE_X20Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][51]_i_8__0/O locDriver=> SLICE_X18Y152
delay=> 452
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][56]_i_10__0/I0 locDriven=> SLICE_X19Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[56]_i_9__0/O locDriver=> SLICE_X22Y217
delay=> 198
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][60]_i_6__0/I1 locDriven=> SLICE_X24Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[60]_i_7__0/O locDriver=> SLICE_X25Y211
delay=> 231
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][9]_i_10__0/I2 locDriven=> SLICE_X19Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dpc_q_reg[9]/Q locDriver=> SLICE_X28Y196
delay=> 444
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mscratch_q[63]_i_3__0/I3 locDriven=> SLICE_X18Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][7]/Q locDriver=> SLICE_X18Y197
delay=> 492
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_18__0/I3 locDriven=> SLICE_X24Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/scounteren_q_reg[19]/Q locDriver=> SLICE_X21Y200
delay=> 273
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_41__0/I4 locDriven=> SLICE_X14Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][11]/Q locDriver=> SLICE_X17Y198
delay=> 250
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[sum]_i_12__0/I3 locDriven=> SLICE_X19Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]/Q locDriver=> SLICE_X17Y198
delay=> 853
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mtval_q[63]_i_4__0/I4 locDriven=> SLICE_X21Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]/Q locDriver=> SLICE_X18Y197
delay=> 379
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2826][44]_i_1__0/I3 locDriven=> SLICE_X4Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][48]_i_2__0/O[3] locDriver=> SLICE_X2Y221
delay=> 130
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/scause_q[1]_i_12__0/I2 locDriven=> SLICE_X17Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]/Q locDriver=> SLICE_X18Y197
delay=> 256
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/sepc_q[63]_i_1__0/I1 locDriven=> SLICE_X20Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]/Q locDriver=> SLICE_X18Y198
delay=> 134
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[14]_i_3__0/I2 locDriven=> SLICE_X24Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_8__0/O locDriver=> SLICE_X16Y200
delay=> 999
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[17]_i_3__0/I2 locDriven=> SLICE_X22Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[17]_i_6__0/O locDriver=> SLICE_X22Y202
delay=> 78
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[21]_i_9__0/I4 locDriven=> SLICE_X22Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_37__0/O locDriver=> SLICE_X18Y201
delay=> 372
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[25]_i_11__0/I1 locDriven=> SLICE_X21Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/sscratch_q_reg[25]/Q locDriver=> SLICE_X21Y201
delay=> 151
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[28]_i_11__0/I0 locDriven=> SLICE_X23Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][3]_i_9__0/O locDriver=> SLICE_X21Y198
delay=> 566
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[30]_i_3__0/I3 locDriven=> SLICE_X27Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[30]_i_7__0/O locDriver=> SLICE_X25Y198
delay=> 101
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[33]_i_7__0/I0 locDriven=> SLICE_X25Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[9]_i_6__0/O locDriver=> SLICE_X21Y197
delay=> 638
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[36]_i_8__0/I2 locDriven=> SLICE_X25Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dscratch1_q_reg[36]/Q locDriver=> SLICE_X25Y204
delay=> 374
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[39]_i_9__0/I0 locDriven=> SLICE_X18Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_4__0/O locDriver=> SLICE_X16Y201
delay=> 1214
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[42]_i_8__0/I1 locDriven=> SLICE_X25Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/dscratch1_q_reg[42]/Q locDriver=> SLICE_X25Y207
delay=> 52
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[45]_i_8__0/I0 locDriven=> SLICE_X30Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[sum]_i_9__0/O locDriver=> SLICE_X21Y198
delay=> 1378
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[48]_i_3__0/I4 locDriven=> SLICE_X28Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[48]_i_7__0/O locDriver=> SLICE_X28Y213
delay=> 169
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[50]_i_7__0/I0 locDriven=> SLICE_X31Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[62]_i_10__0/O locDriver=> SLICE_X23Y201
delay=> 835
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[53]_i_12__0/I4 locDriven=> SLICE_X27Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stval_q_reg[53]/Q locDriver=> SLICE_X27Y205
delay=> 99
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[55]_i_6__0/I4 locDriven=> SLICE_X24Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stval_q_reg[55]/Q locDriver=> SLICE_X24Y207
delay=> 92
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[58]_i_12__0/I0 locDriven=> SLICE_X27Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/fcsr_q[fprec][3]_i_9__0/O locDriver=> SLICE_X21Y198
delay=> 866
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[60]_i_5__0/I3 locDriven=> SLICE_X24Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[16]_i_6__0/O locDriver=> SLICE_X20Y200
delay=> 690
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[62]_i_9__0/I3 locDriven=> SLICE_X22Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/instret_q_reg[62]/Q locDriver=> SLICE_X22Y215
delay=> 107
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[7]_i_7__0/I5 locDriven=> SLICE_X22Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[mxr]_i_8__0/O locDriver=> SLICE_X16Y200
delay=> 509
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[9]_i_29__0/I2 locDriven=> SLICE_X17Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][11]/Q locDriver=> SLICE_X17Y198
delay=> 199
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.fpu_tag_q_reg[1]/C locDriven=> SLICE_X24Y125
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1821
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_a_q_reg[30]/C locDriven=> SLICE_X25Y121
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1811
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_a_q_reg[53]/C locDriven=> SLICE_X25Y121
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1811
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_b_q_reg[18]/C locDriven=> SLICE_X23Y120
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1831
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_b_q_reg[40]/C locDriven=> SLICE_X26Y115
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1844
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_b_q_reg[63]/C locDriven=> SLICE_X28Y115
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1839
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_c_q_reg[28]/C locDriven=> SLICE_X30Y96
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1813
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_c_q_reg[50]/C locDriven=> SLICE_X29Y100
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/g0_b2/I4 locDriven=> SLICE_X26Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/g0_b0_i_5__0/O locDriver=> SLICE_X25Y110
delay=> 154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_1__0/I0 locDriven=> SLICE_X30Y91
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][0]/Q locDriver=> SLICE_X30Y94
delay=> 163
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_10__0/I2 locDriven=> SLICE_X32Y93
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][0]_i_5__2/O locDriver=> SLICE_X34Y94
delay=> 241
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_28__0/I2 locDriven=> SLICE_X29Y91
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][3]/Q locDriver=> SLICE_X28Y91
delay=> 205
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][3]/CLR locDriven=> SLICE_X30Y95
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1032
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][31]/CLR locDriven=> SLICE_X28Y100
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1044
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][25]/CLR locDriven=> SLICE_X32Y94
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1037
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][19]/CLR locDriven=> SLICE_X34Y90
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1013
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][0]/CLR locDriven=> SLICE_X29Y123
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 938
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_2__2/I3 locDriven=> SLICE_X30Y94
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][31]/Q locDriver=> SLICE_X29Y101
delay=> 228
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][7]/CLR locDriven=> SLICE_X26Y95
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1030
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_17__2/I5 locDriven=> SLICE_X34Y90
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][2]/Q locDriver=> SLICE_X32Y91
delay=> 196
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][22]/CLR locDriven=> SLICE_X26Y120
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 950
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_109__2/I2 locDriven=> SLICE_X34Y89
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][0]_i_5__2/O locDriver=> SLICE_X34Y94
delay=> 543
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_124__2/I1 locDriven=> SLICE_X33Y88
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][0]_i_1__2/O locDriver=> SLICE_X31Y91
delay=> 311
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_30__2/I1 locDriven=> SLICE_X29Y87
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][2]_i_1__2/O locDriver=> SLICE_X30Y90
delay=> 269
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_51__2/I1 locDriven=> SLICE_X29Y87
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][2]_i_1__2/O locDriver=> SLICE_X30Y90
delay=> 277
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_73__2/I3 locDriven=> SLICE_X29Y86
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][2]_i_1__2/O locDriver=> SLICE_X30Y90
delay=> 319
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_92__2/I0 locDriven=> SLICE_X33Y88
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][16]/Q locDriver=> SLICE_X33Y92
delay=> 271
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][0]_i_20__2/I0 locDriven=> SLICE_X32Y88
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][4]_i_1__2/O locDriver=> SLICE_X30Y90
delay=> 224
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][13]_i_1__2/I2 locDriven=> SLICE_X26Y88
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][15]_i_2__2/O[5] locDriver=> SLICE_X27Y88
delay=> 130
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_11__2/I4 locDriven=> SLICE_X29Y86
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_2__0/O locDriver=> SLICE_X30Y90
delay=> 329
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][31]_i_4__0/I1 locDriven=> SLICE_X27Y90
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_60__2/O locDriver=> SLICE_X30Y90
delay=> 237
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][39]_i_7__0/I4 locDriven=> SLICE_X27Y91
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_2__2/O locDriver=> SLICE_X30Y94
delay=> 435
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][49]_i_1__2/I0 locDriven=> SLICE_X26Y93
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_i_3__0/CO[4] locDriver=> SLICE_X27Y96
delay=> 264
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][62]_i_1__2/I2 locDriven=> SLICE_X26Y94
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_i_2__2/O[6] locDriver=> SLICE_X27Y94
delay=> 128
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][72]_i_1__2/I0 locDriven=> SLICE_X27Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_i_3__0/CO[4] locDriver=> SLICE_X27Y96
delay=> 188
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][15]_i_2__2/DI[2] locDriven=> SLICE_X27Y88
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/DSP_OUTPUT_INST/P[8] locDriver=> DSP48E2_X0Y35
delay=> 289
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2__2/S[4] locDriven=> SLICE_X28Y89
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_6__2/O locDriver=> SLICE_X28Y89
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][38]/D locDriven=> SLICE_X26Y91
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][38]_i_1__2/O locDriver=> SLICE_X26Y91
delay=> 198
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2__2/CI_TOP locDriven=> SLICE_X28Y92
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]/D locDriven=> SLICE_X26Y95
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][59]_i_1__2/O locDriver=> SLICE_X26Y95
delay=> 23
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_i_2__2/DI[2] locDriven=> SLICE_X27Y95
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tag_q_reg[1][1]/D locDriven=> SLICE_X28Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][1]/Q locDriver=> SLICE_X29Y123
delay=> 328
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][7]_i_2__2/I0 locDriven=> SLICE_X29Y93
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/O[7] locDriver=> SLICE_X32Y93
delay=> 209
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[6][sbe][ex][cause][63]_i_16__0/I1 locDriven=> SLICE_X29Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_3__2/O locDriver=> SLICE_X24Y128
delay=> 294
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_201__0/I2 locDriven=> SLICE_X18Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_320__0/O locDriver=> SLICE_X19Y96
delay=> 96
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_299__0/I2 locDriven=> SLICE_X21Y94
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_118__0/O locDriver=> SLICE_X22Y91
delay=> 245
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_324__0/I1 locDriven=> SLICE_X18Y94
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][23]_i_93__0/O locDriver=> SLICE_X17Y93
delay=> 183
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_36__0/I5 locDriven=> SLICE_X20Y97
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_108__0/O locDriver=> SLICE_X18Y98
delay=> 148
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][1]_i_390__0/I1 locDriven=> SLICE_X16Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_76__0/O locDriver=> SLICE_X18Y94
delay=> 246
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][2]_i_15__0/I3 locDriven=> SLICE_X21Y97
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_50__0/O locDriver=> SLICE_X20Y99
delay=> 230
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][2]_i_37__0/I1 locDriven=> SLICE_X23Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][ex][cause][2]_i_48__0/O locDriver=> SLICE_X20Y92
delay=> 323
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][15]_i_40__0/I1 locDriven=> SLICE_X22Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_50__0/O locDriver=> SLICE_X20Y99
delay=> 188
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][15]_i_61__0/I5 locDriven=> SLICE_X21Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][15]_i_74__0/O locDriver=> SLICE_X18Y91
delay=> 269
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][23]_i_102__0/I0 locDriven=> SLICE_X18Y91
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_156__0/O locDriver=> SLICE_X23Y93
delay=> 343
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][23]_i_67__0/I1 locDriven=> SLICE_X21Y99
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_50__0/O locDriver=> SLICE_X20Y99
delay=> 135
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][23]_i_90__0/I2 locDriven=> SLICE_X17Y93
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_118__0/O locDriver=> SLICE_X22Y91
delay=> 355
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][30]_i_14__0/I5 locDriven=> SLICE_X24Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][30]/Q locDriver=> SLICE_X38Y112
delay=> 552
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_105__0/I0 locDriven=> SLICE_X17Y93
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_118__0/O locDriver=> SLICE_X22Y91
delay=> 360
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_123__0/I0 locDriven=> SLICE_X23Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_16__0_rewire/O locDriver=> SLICE_X23Y90
delay=> 250
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_142__0/I2 locDriven=> SLICE_X22Y94
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_179__0/O locDriver=> SLICE_X22Y94
delay=> 49
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_162__0/I2 locDriven=> SLICE_X20Y92
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]/Q locDriver=> SLICE_X26Y90
delay=> 527
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_179__0/I0 locDriven=> SLICE_X22Y94
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]/Q locDriver=> SLICE_X25Y93
delay=> 404
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_198__0/I4 locDriven=> SLICE_X17Y92
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_155__0/O locDriver=> SLICE_X23Y93
delay=> 357
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_214__0/I5 locDriven=> SLICE_X20Y91
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_156__0/O locDriver=> SLICE_X23Y93
delay=> 275
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_57__0/I1 locDriven=> SLICE_X21Y95
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_110__0/O locDriver=> SLICE_X19Y93
delay=> 177
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_86__0/I4 locDriven=> SLICE_X18Y93
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_150__0/O locDriver=> SLICE_X21Y91
delay=> 241
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][36]_i_9__0/I2 locDriven=> SLICE_X39Y144
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_int_rr.rr_q_reg[0]/Q locDriver=> SLICE_X19Y123
delay=> 1221
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][53]_i_7__0/I0 locDriven=> SLICE_X25Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/mem_q[7][sbe][result][53]_i_12__0/O locDriver=> SLICE_X40Y141
delay=> 428
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][7]_i_37__0/I2 locDriven=> SLICE_X20Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][15]_i_61__0/O locDriver=> SLICE_X21Y96
delay=> 197
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][7]_i_67__0/I3 locDriven=> SLICE_X17Y95
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_176__0/O locDriver=> SLICE_X20Y91
delay=> 288
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[7][sbe][result][15]_i_17__0/CI_TOP locDriven=> SLICE_X22Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/S[6] locDriven=> SLICE_X22Y93
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[2] locDriver=> SLICE_X22Y91
delay=> 252
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3__0_carry_i_7__0/I3 locDriven=> SLICE_X23Y94
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][5]/Q locDriver=> SLICE_X30Y92
delay=> 366
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_21__0/I0 locDriven=> SLICE_X23Y91
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][42]/Q locDriver=> SLICE_X26Y92
delay=> 219
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_38__0/I2 locDriven=> SLICE_X23Y91
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]/Q locDriver=> SLICE_X26Y86
delay=> 311
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_56__0/I1 locDriven=> SLICE_X24Y91
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][29]/Q locDriver=> SLICE_X25Y92
delay=> 163
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_i_12__2/I2 locDriven=> SLICE_X26Y89
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][3]/Q locDriver=> SLICE_X30Y95
delay=> 702
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_i_38__2/I1 locDriven=> SLICE_X26Y89
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][3]/Q locDriver=> SLICE_X30Y95
delay=> 706
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][0]/C locDriven=> SLICE_X32Y105
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1815
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][27]/CLR locDriven=> SLICE_X29Y103
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1035
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][4]/CLR locDriven=> SLICE_X28Y101
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1044
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][14]/CLR locDriven=> SLICE_X29Y105
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1036
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][37]/CLR locDriven=> SLICE_X32Y105
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1032
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][5]/CLR locDriven=> SLICE_X29Y103
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1035
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][23]/CLR locDriven=> SLICE_X32Y97
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1041
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][46]/CLR locDriven=> SLICE_X30Y99
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1028
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_rnd_mode_q[1][2]_i_1__0/I0 locDriven=> SLICE_X28Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.fpu_rm_q_reg[2]/Q locDriver=> SLICE_X28Y112
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][7]_i_13__0/I1 locDriven=> SLICE_X32Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_diff_q_reg[1][7]_i_1__0/O[6] locDriver=> SLICE_X31Y108
delay=> 152
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q_reg[1][7]_i_4__0/DI[5] locDriven=> SLICE_X33Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_diff_q[1][7]_i_13__0/I1 locDriven=> SLICE_X31Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][7]_i_2__0/O[3] locDriver=> SLICE_X33Y107
delay=> 260
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q[1][12]_i_6__0/I0 locDriven=> SLICE_X34Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][1]/Q locDriver=> SLICE_X32Y105
delay=> 258
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q[1][7]_i_20__0_rewire/I2 locDriven=> SLICE_X35Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][1]/Q locDriver=> SLICE_X32Y105
delay=> 337
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][4]/D locDriven=> SLICE_X36Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q[1][4]_i_1__1/O locDriver=> SLICE_X36Y108
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1__1/I1 locDriven=> SLICE_X27Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_valid_q[1]_i_3__3/O locDriver=> SLICE_X26Y122
delay=> 154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q[1][sign]_i_10__0/I4 locDriven=> SLICE_X34Y97
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][42]/Q locDriver=> SLICE_X30Y98
delay=> 230
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][51]/C locDriven=> SLICE_X34Y106
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1819
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_stat_q[1][NV]_i_27__0/I2 locDriven=> SLICE_X32Y99
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][41]/Q locDriver=> SLICE_X30Y98
delay=> 153
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_101__1/I2 locDriven=> SLICE_X38Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_1__1/O locDriver=> SLICE_X34Y101
delay=> 426
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_121__1/I2 locDriven=> SLICE_X36Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][1]_i_1__1/O locDriver=> SLICE_X32Y100
delay=> 225
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_138__0/I4 locDriven=> SLICE_X36Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_186__0/O locDriver=> SLICE_X32Y99
delay=> 210
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_156__0/I2 locDriven=> SLICE_X37Y97
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][1]_i_1__1/O locDriver=> SLICE_X32Y100
delay=> 286
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_172__0/I0 locDriven=> SLICE_X39Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_187__0/O locDriver=> SLICE_X38Y95
delay=> 256
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_18__1/I2 locDriven=> SLICE_X39Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_65__1/O locDriver=> SLICE_X39Y96
delay=> 140
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_22__1/I2 locDriven=> SLICE_X40Y99
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_77__1/O locDriver=> SLICE_X39Y99
delay=> 95
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_40__1/I5 locDriven=> SLICE_X38Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_130__0/O locDriver=> SLICE_X36Y96
delay=> 184
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_5__1/I1 locDriven=> SLICE_X39Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_17__1/O locDriver=> SLICE_X40Y100
delay=> 182
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_79__2/I0 locDriven=> SLICE_X36Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][6]_i_1__1/O locDriver=> SLICE_X34Y104
delay=> 297
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_99__1/I5 locDriven=> SLICE_X39Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][113]_i_41__0/O locDriver=> SLICE_X40Y96
delay=> 230
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][0]_i_27__1/I0 locDriven=> SLICE_X37Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_133__0/O locDriver=> SLICE_X35Y95
delay=> 157
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][104]_i_4__0/I1 locDriven=> SLICE_X43Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_3__0/CO[2] locDriver=> SLICE_X35Y106
delay=> 427
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][105]_i_33__0/I1 locDriven=> SLICE_X31Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/DSP_OUTPUT_INST/P[23] locDriver=> DSP48E2_X0Y42
delay=> 383
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][105]_i_55__0/I3 locDriven=> SLICE_X32Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_2__1/O locDriver=> SLICE_X36Y108
delay=> 392
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][110]_i_1__0/I5 locDriven=> SLICE_X41Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][113]_i_3__0/O[4] locDriver=> SLICE_X38Y101
delay=> 311
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][113]_i_25__0/I0 locDriven=> SLICE_X31Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/DSP_OUTPUT_INST/P[33] locDriver=> DSP48E2_X0Y42
delay=> 425
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][113]_i_53__0/I2 locDriven=> SLICE_X30Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][51]/Q locDriver=> SLICE_X33Y104
delay=> 342
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][113]_i_6__0/I5 locDriven=> SLICE_X37Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][145]_i_20__0/O locDriver=> SLICE_X40Y99
delay=> 254
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][120]_i_1__0/I2 locDriven=> SLICE_X39Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q[1]_i_2__1/O locDriver=> SLICE_X40Y103
delay=> 200
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][121]_i_6__0/I0 locDriven=> SLICE_X37Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][162]_i_32__0/O locDriver=> SLICE_X36Y104
delay=> 197
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][129]_i_14__0/I1 locDriven=> SLICE_X38Y103
driverPin=> gen_inside_pipeline[0].mid_pipe_sum_q[1][137]_i_27__0/O locDriver=> SLICE_X36Y101
delay=> 284
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][136]_i_4__0/I1 locDriven=> SLICE_X43Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_3__0/CO[2] locDriver=> SLICE_X35Y106
delay=> 386
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][137]_i_5__0/I0 locDriven=> SLICE_X37Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][162]_i_32__0/O locDriver=> SLICE_X36Y104
delay=> 115
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][145]_i_14__0/I1 locDriven=> SLICE_X38Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_96__1/O locDriver=> SLICE_X40Y96
delay=> 296
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][14]_i_1__1/I0 locDriven=> SLICE_X47Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][15]_i_2__1/O[6] locDriver=> SLICE_X35Y97
delay=> 521
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][153]_i_4__0/I0 locDriven=> SLICE_X37Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][80]_i_2__0/O locDriver=> SLICE_X36Y103
delay=> 213
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][15]_i_17__0/I3 locDriven=> SLICE_X33Y99
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][5]_i_1__1/O locDriver=> SLICE_X34Y103
delay=> 286
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][161]_i_19__0/I2 locDriven=> SLICE_X38Y107
driverPin=> gen_inside_pipeline[0].mid_pipe_sum_q[1][162]_i_30__0/O locDriver=> SLICE_X36Y103
delay=> 517
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][162]_i_22__0/I2 locDriven=> SLICE_X31Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/DSP_OUTPUT_INST/P[46] locDriver=> DSP48E2_X0Y45
delay=> 490
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][1]_i_1__1/I4 locDriven=> SLICE_X41Y97
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_1__1/O locDriver=> SLICE_X36Y103
delay=> 683
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_7__1/I4 locDriven=> SLICE_X35Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_1__1/O locDriver=> SLICE_X36Y103
delay=> 406
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][31]_i_16__0/I3 locDriven=> SLICE_X36Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sticky_q[1]_i_79__2/O locDriver=> SLICE_X36Y100
delay=> 54
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][38]_i_1__1/I3 locDriven=> SLICE_X44Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_6__0/O[1] locDriver=> SLICE_X38Y108
delay=> 474
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][40]_i_8__1/I0 locDriven=> SLICE_X46Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]_i_2__1/O[3] locDriver=> SLICE_X35Y100
delay=> 495
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][47]_i_9__0/I1 locDriven=> SLICE_X35Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_1__1/O locDriver=> SLICE_X36Y103
delay=> 406
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][55]_i_22__0/I1 locDriven=> SLICE_X36Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_1__1/O locDriver=> SLICE_X34Y101
delay=> 164
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][56]_i_1__1/I0 locDriven=> SLICE_X44Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_i_2__1/O[0] locDriver=> SLICE_X35Y103
delay=> 351
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][63]_i_1__1/I0 locDriven=> SLICE_X44Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_i_2__1/O[7] locDriver=> SLICE_X35Y103
delay=> 327
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][63]_i_9__2/I2 locDriven=> SLICE_X35Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][80]_i_2__0/O locDriver=> SLICE_X36Y103
delay=> 126
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][71]_i_21__0/I0 locDriven=> SLICE_X31Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/DSP_OUTPUT_INST/P[11] locDriver=> DSP48E2_X0Y41
delay=> 528
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][71]_i_9__1/I0 locDriven=> SLICE_X35Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_i_3__0/O[7] locDriver=> SLICE_X31Y101
delay=> 259
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][79]_i_21__0/I1 locDriven=> SLICE_X31Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/DSP_OUTPUT_INST/P[1] locDriver=> DSP48E2_X0Y42
delay=> 447
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][79]_i_9__0/I0 locDriven=> SLICE_X35Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_i_3__0/O[7] locDriver=> SLICE_X31Y102
delay=> 246
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][89]_i_11__0/I0 locDriven=> SLICE_X37Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_9__0/O[7] locDriver=> SLICE_X31Y103
delay=> 323
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][93]_i_1__0/I1 locDriven=> SLICE_X41Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_3__0/CO[2] locDriver=> SLICE_X35Y106
delay=> 592
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][97]_i_22__0/I1 locDriven=> SLICE_X31Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][105]_i_45__0/O[1] locDriver=> SLICE_X32Y105
delay=> 206
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][0]_i_1__1/DI[4] locDriven=> SLICE_X35Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/DSP_OUTPUT_INST/P[2] locDriver=> DSP48E2_X0Y37
delay=> 485
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][105]_i_45__0/DI[0] locDriven=> SLICE_X32Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][113]_i_3__0/CI_TOP locDriven=> SLICE_X38Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][116]/D locDriven=> SLICE_X40Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][116]_i_1__0/O locDriver=> SLICE_X40Y103
delay=> 22
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][127]/CE locDriven=> SLICE_X41Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1__1/O locDriver=> SLICE_X27Y120
delay=> 1087
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][136]_i_2__0/DI[6] locDriven=> SLICE_X43Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][144]_i_2__0/S[4] locDriven=> SLICE_X43Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][144]_i_6__0/O locDriver=> SLICE_X43Y105
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_i_2__0/CI_TOP locDriven=> SLICE_X37Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_i_2__0/S[2] locDriven=> SLICE_X43Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][160]_i_8__0/O locDriver=> SLICE_X43Y107
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_i_4__0/S[0] locDriven=> SLICE_X46Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][21]/D locDriven=> SLICE_X47Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][21]_i_1__1/O locDriver=> SLICE_X47Y100
delay=> 171
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]/CE locDriven=> SLICE_X47Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1__1/O locDriver=> SLICE_X27Y120
delay=> 1464
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][42]/D locDriven=> SLICE_X44Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][42]_i_1__1/O locDriver=> SLICE_X44Y101
delay=> 171
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][53]/CE locDriven=> SLICE_X44Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_1__1/O locDriver=> SLICE_X27Y120
delay=> 1205
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]/D locDriven=> SLICE_X44Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][63]_i_1__1/O locDriver=> SLICE_X44Y103
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_i_2__1/DI[0] locDriven=> SLICE_X35Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_i_3__0/O[5] locDriver=> SLICE_X31Y101
delay=> 354
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_i_3__0/DI[4] locDriven=> SLICE_X31Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][79]_i_15__0/O locDriver=> SLICE_X30Y103
delay=> 261
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][89]_i_2__0/DI[2] locDriven=> SLICE_X37Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]_i_4__0/O[1] locDriver=> SLICE_X31Y104
delay=> 420
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][97]/D locDriven=> SLICE_X42Y99
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][97]_i_1__0/O locDriver=> SLICE_X42Y99
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][0]_i_5__1/I1 locDriven=> SLICE_X30Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][2][59]/Q locDriver=> SLICE_X31Y109
delay=> 162
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q[1][4]_i_1__2/I2 locDriven=> SLICE_X33Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][7]_i_2__0/O[4] locDriver=> SLICE_X33Y107
delay=> 313
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q_reg[1][1]/CLR locDriven=> SLICE_X32Y109
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1043
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][exponent][10]_i_19__0/I0 locDriven=> SLICE_X38Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_tent_exp_q_reg[1][6]/Q locDriver=> SLICE_X33Y110
delay=> 356
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][exponent][10]_i_3__0/I0 locDriven=> SLICE_X39Y116
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][OF]_i_5__0/CO[6] locDriver=> SLICE_X39Y117
delay=> 149
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][15]_i_12__0/I0 locDriven=> SLICE_X40Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_28__0/O locDriver=> SLICE_X39Y108
delay=> 160
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][15]_i_31__0/I0 locDriven=> SLICE_X43Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_28__0/O locDriver=> SLICE_X49Y109
delay=> 271
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][15]_i_54__0/I0 locDriven=> SLICE_X40Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_190__0/O locDriver=> SLICE_X39Y105
delay=> 184
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][16]_i_1__0/I1 locDriven=> SLICE_X35Y111
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q_reg[1]/Q locDriver=> SLICE_X34Y106
delay=> 261
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_27__0/I1 locDriven=> SLICE_X44Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][0]/Q locDriver=> SLICE_X35Y96
delay=> 757
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_45__0/I4 locDriven=> SLICE_X39Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_55__0/O locDriver=> SLICE_X44Y102
delay=> 175
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_67__0/I2 locDriven=> SLICE_X42Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_242__0/O locDriver=> SLICE_X42Y105
delay=> 130
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][31]_i_13__0/I4 locDriven=> SLICE_X42Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_34__0/O locDriver=> SLICE_X42Y107
delay=> 288
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][31]_i_35__0/I1 locDriven=> SLICE_X49Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_32__0/O locDriver=> SLICE_X40Y109
delay=> 505
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][31]_i_53__0/I3 locDriven=> SLICE_X51Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][7]_i_42__0/O locDriver=> SLICE_X51Y107
delay=> 76
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][31]_i_71__0/I1 locDriven=> SLICE_X46Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_22__0/O locDriver=> SLICE_X40Y108
delay=> 513
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][39]_i_12__0/I1 locDriven=> SLICE_X42Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_34__0/O locDriver=> SLICE_X42Y107
delay=> 287
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][39]_i_34__0/I1 locDriven=> SLICE_X42Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][7]_i_23__0/O locDriver=> SLICE_X39Y104
delay=> 181
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][39]_i_54__0/I1 locDriven=> SLICE_X46Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_55__0/O locDriver=> SLICE_X40Y106
delay=> 442
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][39]_i_8__0/I2 locDriven=> SLICE_X39Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_12__0/O locDriver=> SLICE_X42Y112
delay=> 260
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_21__0/I2 locDriven=> SLICE_X45Y114
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_42__0/O locDriver=> SLICE_X50Y108
delay=> 295
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_41__0/I4 locDriven=> SLICE_X54Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_62__0/O locDriver=> SLICE_X38Y108
delay=> 521
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_62__0/I2 locDriven=> SLICE_X51Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_155__0/O locDriver=> SLICE_X36Y107
delay=> 437
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_80__0/I1 locDriven=> SLICE_X44Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_68__0/O locDriver=> SLICE_X40Y105
delay=> 259
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_103__0/I1 locDriven=> SLICE_X50Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_68__0/O locDriver=> SLICE_X40Y105
delay=> 440
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_11__0/I0 locDriven=> SLICE_X39Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][OF]_i_5__0/CO[6] locDriver=> SLICE_X39Y117
delay=> 192
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_144__0/I1 locDriven=> SLICE_X45Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][10]/Q locDriver=> SLICE_X45Y98
delay=> 322
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_15__0/I5 locDriven=> SLICE_X42Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_34__0/O locDriver=> SLICE_X42Y107
delay=> 287
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_177__0/I0 locDriven=> SLICE_X41Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_231__0/O locDriver=> SLICE_X40Y106
delay=> 149
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_210__0/I1 locDriven=> SLICE_X34Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][12]/Q locDriver=> SLICE_X32Y109
delay=> 149
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_231__0/I1 locDriven=> SLICE_X42Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]/Q locDriver=> SLICE_X44Y101
delay=> 336
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_249__0/I0 locDriven=> SLICE_X42Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][91]/Q locDriver=> SLICE_X43Y97
delay=> 228
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_272__0/I3 locDriven=> SLICE_X41Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_260__0/O locDriver=> SLICE_X42Y100
delay=> 225
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_296__0/I0 locDriven=> SLICE_X42Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]/Q locDriver=> SLICE_X48Y105
delay=> 416
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_46__0/I5 locDriven=> SLICE_X44Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_124__0/O locDriver=> SLICE_X44Y106
delay=> 177
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_7__0/I0 locDriven=> SLICE_X39Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_17__0/O locDriver=> SLICE_X40Y114
delay=> 171
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_99__0/I4 locDriven=> SLICE_X50Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_68__0/O locDriver=> SLICE_X40Y105
delay=> 457
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][7]_i_25__0/I4 locDriven=> SLICE_X47Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_61__0/O locDriver=> SLICE_X47Y107
delay=> 197
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][7]_i_8__0/I2 locDriven=> SLICE_X39Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_12__0/O locDriver=> SLICE_X42Y112
delay=> 273
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_113__0/I2 locDriven=> SLICE_X38Y111
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_12__0/O locDriver=> SLICE_X42Y112
delay=> 227
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_12__0/I5 locDriven=> SLICE_X40Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_51__0/O locDriver=> SLICE_X40Y112
delay=> 45
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_148__0/I3 locDriven=> SLICE_X44Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_218__0/O locDriver=> SLICE_X49Y110
delay=> 307
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_164__0/I3 locDriven=> SLICE_X44Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_156__0/O locDriver=> SLICE_X47Y110
delay=> 207
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_180__0/I4 locDriven=> SLICE_X46Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_183__0/O locDriver=> SLICE_X47Y109
delay=> 161
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_201__0/I2 locDriven=> SLICE_X43Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_21__0/O locDriver=> SLICE_X43Y111
delay=> 147
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_220__0/I5 locDriven=> SLICE_X49Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_24__0/O locDriver=> SLICE_X45Y110
delay=> 292
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_238__0/I0 locDriven=> SLICE_X45Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_118__0/O locDriver=> SLICE_X45Y107
delay=> 214
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_257__0/I1 locDriven=> SLICE_X42Y114
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_67__0/O locDriver=> SLICE_X50Y108
delay=> 410
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_34__0/I0 locDriven=> SLICE_X41Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][OF]_i_5__0/CO[6] locDriver=> SLICE_X39Y117
delay=> 378
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_51__0/I0 locDriven=> SLICE_X40Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_17__0/O locDriver=> SLICE_X40Y114
delay=> 135
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_68__0/I2 locDriven=> SLICE_X45Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_144__0/O locDriver=> SLICE_X47Y108
delay=> 188
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_84__0/I0 locDriven=> SLICE_X48Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][39]_i_41__0/O locDriver=> SLICE_X48Y109
delay=> 172
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_9__0/I3 locDriven=> SLICE_X41Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][sign]_i_35__0/O locDriver=> SLICE_X41Y110
delay=> 47
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][13]/CLR locDriven=> SLICE_X37Y109
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1034
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][28]/CLR locDriven=> SLICE_X40Y112
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1024
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][42]/CLR locDriven=> SLICE_X37Y114
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1035
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][51]_i_189__0/I1 locDriven=> SLICE_X44Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_244__0/O locDriver=> SLICE_X44Y100
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][51]_i_3__0/S[3] locDriven=> SLICE_X39Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_8__0/O locDriver=> SLICE_X39Y115
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][OF]_i_16__0/I2 locDriven=> SLICE_X38Y111
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][51]_i_30__0/O locDriver=> SLICE_X36Y106
delay=> 383
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_109__0/I4 locDriven=> SLICE_X40Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][47]_i_68__0/O locDriver=> SLICE_X40Y105
delay=> 114
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_128__0/I0 locDriven=> SLICE_X42Y114
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_27__0/O locDriver=> SLICE_X44Y108
delay=> 290
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_147__0/I5 locDriven=> SLICE_X48Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]/Q locDriver=> SLICE_X45Y105
delay=> 252
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_160__0/I3 locDriven=> SLICE_X47Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][41]/Q locDriver=> SLICE_X44Y101
delay=> 474
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_176__0/I3 locDriven=> SLICE_X45Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][13]/Q locDriver=> SLICE_X45Y98
delay=> 231
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_191__0/I3 locDriven=> SLICE_X40Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][105]/Q locDriver=> SLICE_X41Y100
delay=> 510
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_208__0/I5 locDriven=> SLICE_X48Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]/Q locDriver=> SLICE_X47Y105
delay=> 159
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_224__0/I5 locDriven=> SLICE_X48Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]/Q locDriver=> SLICE_X45Y100
delay=> 343
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_240__0/I4 locDriven=> SLICE_X42Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q[1][mantissa][23]_i_55__0/O locDriver=> SLICE_X40Y106
delay=> 189
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_257__0/I0 locDriven=> SLICE_X44Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][88]/Q locDriver=> SLICE_X43Y97
delay=> 374
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_31__0/I3 locDriven=> SLICE_X50Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_66__0/O locDriver=> SLICE_X50Y103
delay=> 222
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_49__0/I5 locDriven=> SLICE_X43Y111
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_129__0/O locDriver=> SLICE_X44Y109
delay=> 146
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_70__0/I4 locDriven=> SLICE_X38Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_exp_prod_q_reg[1][5]/Q locDriver=> SLICE_X32Y109
delay=> 297
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][UF]_i_87__0/I4 locDriven=> SLICE_X34Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][51]_i_35__0/O[5] locDriver=> SLICE_X36Y110
delay=> 186
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][OF]_i_5__0/S[5] locDriven=> SLICE_X39Y117
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q[1][OF]_i_8__0/O locDriver=> SLICE_X39Y117
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[0][sbe][result][26]_i_2__0/I1 locDriven=> SLICE_X29Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[0][sbe][result][63]_i_6__0/O locDriver=> SLICE_X28Y161
delay=> 1147
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[1][sbe][result][57]_i_2__0/I2 locDriven=> SLICE_X32Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mem_q[7][sbe][result][62]_i_4__0/O locDriver=> SLICE_X22Y149
delay=> 721
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[2][sbe][result][58]_i_2__0/I0 locDriven=> SLICE_X32Y144
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[7][sbe][result][58]_i_6__0/O locDriver=> SLICE_X27Y139
delay=> 407
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[4][sbe][ex][cause][4]_i_1__0/I4 locDriven=> SLICE_X22Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][cause][63]_i_6__0/O locDriver=> SLICE_X22Y168
delay=> 198
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[6][sbe][result][0]_i_2__0/I2 locDriven=> SLICE_X22Y148
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]/Q locDriver=> SLICE_X45Y184
delay=> 1627
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][0]_i_9__0/I1 locDriven=> SLICE_X22Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_valid_q_reg[1]/Q locDriver=> SLICE_X26Y122
delay=> 652
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][18]_i_8__0/I1 locDriven=> SLICE_X29Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_4__1/O locDriver=> SLICE_X21Y124
delay=> 763
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][2]_i_4__0/I4 locDriven=> SLICE_X23Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][2]_i_10__0/O locDriver=> SLICE_X23Y137
delay=> 148
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[7][sbe][result][53]_i_4__0/S locDriven=> SLICE_X25Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_res_is_spec_q[1]_i_4__1/O locDriver=> SLICE_X21Y124
delay=> 1028
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_i_26__0/I1 locDriven=> SLICE_X28Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][0]/Q locDriver=> SLICE_X32Y105
delay=> 280
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2_i_11__0/I2 locDriven=> SLICE_X26Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][1]/Q locDriver=> SLICE_X32Y105
delay=> 545
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4_i_17__0/I1 locDriven=> SLICE_X28Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_op_q_reg[1][3]/Q locDriver=> SLICE_X31Y106
delay=> 295
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_i_26__1/I0 locDriven=> SLICE_X26Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][44]/Q locDriver=> SLICE_X31Y108
delay=> 266
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_int_rr.rr_q[0]_i_1__7/I1 locDriven=> SLICE_X19Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_int_rr.rr_q_reg[1]/Q locDriver=> SLICE_X19Y123
delay=> 56
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][0]/CLR locDriven=> SLICE_X36Y119
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1034
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][32]/CLR locDriven=> SLICE_X34Y116
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1043
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][55]/CLR locDriven=> SLICE_X35Y120
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 952
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][1]/CLR locDriven=> SLICE_X34Y121
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 940
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][42]/CLR locDriven=> SLICE_X33Y116
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1046
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][7]/CLR locDriven=> SLICE_X32Y121
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 943
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_result_q_reg[1][20]/C locDriven=> SLICE_X42Y142
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1787
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_result_q_reg[1][43]/C locDriven=> SLICE_X46Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1764
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_result_q_reg[1][8]/C locDriven=> SLICE_X42Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1778
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/held_result_q[43]_i_1__0/I2 locDriven=> SLICE_X46Y143
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q_reg[15]_i_3__0/O[3] locDriver=> SLICE_X43Y142
delay=> 305
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/held_result_q_reg[22]/CE locDriven=> SLICE_X42Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_1__0/O locDriver=> SLICE_X38Y129
delay=> 313
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/held_result_q_reg[45]/CE locDriven=> SLICE_X43Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_1__0/O locDriver=> SLICE_X38Y129
delay=> 549
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/held_status_q_reg[DZ]/CE locDriven=> SLICE_X41Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_1__0/O locDriver=> SLICE_X38Y129
delay=> 476
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/mem_q[7][sbe][result][19]_i_10__0/I3 locDriven=> SLICE_X40Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_valid_q_reg[1]/Q locDriver=> SLICE_X37Y126
delay=> 589
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/mem_q[7][sbe][result][38]_i_15__0/I0 locDriven=> SLICE_X39Y143
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_result_q_reg[1][38]/Q locDriver=> SLICE_X45Y144
delay=> 268
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/mem_q[7][sbe][result][56]_i_12__0/I2 locDriven=> SLICE_X38Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_aux_q_reg[1][2]/Q locDriver=> SLICE_X36Y130
delay=> 398
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S[4]_i_1__0/I4 locDriven=> SLICE_X45Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2]/Q locDriver=> SLICE_X44Y128
delay=> 314
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[12]_i_17__0/I1 locDriven=> SLICE_X44Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[0]_rep__1/Q locDriver=> SLICE_X44Y132
delay=> 214
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[7]_i_3__0/I4 locDriven=> SLICE_X43Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP_reg[5]/Q locDriver=> SLICE_X37Y123
delay=> 454
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[1]/D locDriven=> SLICE_X42Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/divsqrt_fmt/O locDriver=> SLICE_X35Y116
delay=> 916
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[25]_i_12__0/I2 locDriven=> SLICE_X50Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[1]_i_46__0/O[4] locDriver=> SLICE_X46Y125
delay=> 357
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[25]_i_28__0/I3 locDriven=> SLICE_X49Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[25]_i_36__0/O locDriver=> SLICE_X45Y124
delay=> 253
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[2]_i_13__0/I2 locDriven=> SLICE_X45Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3]/Q locDriver=> SLICE_X45Y124
delay=> 115
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[2]_i_38__0/I0 locDriven=> SLICE_X48Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3]/Q locDriver=> SLICE_X45Y124
delay=> 372
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[33]_i_19__0/I4 locDriven=> SLICE_X45Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[12]_i_17__0/O locDriver=> SLICE_X44Y126
delay=> 213
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[33]_i_35__0/I5 locDriven=> SLICE_X45Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[1]/Q locDriver=> SLICE_X44Y126
delay=> 268
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[41]_i_15__0/I1 locDriven=> SLICE_X50Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Sqrt_enable_SO_reg_rep__2/Q locDriver=> SLICE_X43Y125
delay=> 564
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[41]_i_33__0/I0 locDriven=> SLICE_X48Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[30]/Q locDriver=> SLICE_X46Y129
delay=> 334
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[49]_i_16__0/I1 locDriven=> SLICE_X50Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Sqrt_enable_SO_reg_rep__2/Q locDriver=> SLICE_X43Y125
delay=> 532
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[49]_i_33__0/I3 locDriven=> SLICE_X45Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[0]_i_35__0/O locDriver=> SLICE_X48Y125
delay=> 332
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[49]_i_52__0/I5 locDriven=> SLICE_X48Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[0]_rep/Q locDriver=> SLICE_X42Y126
delay=> 369
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[49]_i_8__0/I2 locDriven=> SLICE_X53Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[1]_i_11__0/O[1] locDriver=> SLICE_X46Y128
delay=> 245
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[57]_i_24__0/I2 locDriven=> SLICE_X52Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[1]_rep/Q locDriver=> SLICE_X42Y126
delay=> 448
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[57]_i_41__0/I5 locDriven=> SLICE_X44Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[0]_i_40__0/O locDriver=> SLICE_X45Y124
delay=> 294
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[9]_i_18__0/I3 locDriven=> SLICE_X50Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[2]_i_3__0/O locDriver=> SLICE_X50Y121
delay=> 105
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[9]_i_39__0/I5 locDriven=> SLICE_X45Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[2]_i_13__0/O locDriver=> SLICE_X45Y122
delay=> 96
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[25]_i_2__0/DI[7] locDriven=> SLICE_X50Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[25]_i_3__0/O locDriver=> SLICE_X51Y125
delay=> 345
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[40]/CLR locDriven=> SLICE_X52Y127
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[51]/C locDriven=> SLICE_X51Y129
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1760
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[9]_i_2__0/S[1] locDriven=> SLICE_X50Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[9]_i_17__0/O locDriver=> SLICE_X50Y123
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[0]_i_28__0/I0 locDriven=> SLICE_X47Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S[5]_i_3__0/O locDriver=> SLICE_X45Y123
delay=> 206
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[0]_i_6__0/I2 locDriven=> SLICE_X50Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[1]_i_9__0/O[4] locDriver=> SLICE_X46Y124
delay=> 249
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_119__0/I0 locDriven=> SLICE_X49Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[2]_i_31__0/O[6] locDriver=> SLICE_X42Y124
delay=> 364
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_136__0/I0 locDriven=> SLICE_X47Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_154__0/O locDriver=> SLICE_X47Y125
delay=> 263
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_153__0/I4 locDriven=> SLICE_X47Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[2]/Q locDriver=> SLICE_X45Y130
delay=> 272
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_20__0/I3 locDriven=> SLICE_X46Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[2]_i_2__0/O[1] locDriver=> SLICE_X42Y130
delay=> 290
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_41__0/I4 locDriven=> SLICE_X46Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_106__0/O locDriver=> SLICE_X48Y125
delay=> 159
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_62__0/I5 locDriven=> SLICE_X46Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_136__0/O locDriver=> SLICE_X47Y125
delay=> 167
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[1]_i_82__0/I5 locDriven=> SLICE_X47Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_9__0/O locDriver=> SLICE_X45Y125
delay=> 288
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_102__0/I3 locDriven=> SLICE_X43Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Div_start_dly_S_reg/Q locDriver=> SLICE_X41Y125
delay=> 219
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_11__0/I4 locDriven=> SLICE_X43Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Sqrt_enable_SO_reg_rep__2/Q locDriver=> SLICE_X43Y125
delay=> 188
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_138__0/I4 locDriven=> SLICE_X42Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_191__0/O locDriver=> SLICE_X44Y123
delay=> 143
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_154__0/I3 locDriven=> SLICE_X43Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[22]/Q locDriver=> SLICE_X51Y124
delay=> 280
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_170__0/I3 locDriven=> SLICE_X41Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[12]_i_17__0/O locDriver=> SLICE_X44Y126
delay=> 328
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_186__0/I4 locDriven=> SLICE_X41Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Div_start_dly_S_reg/Q locDriver=> SLICE_X41Y125
delay=> 266
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_202__0/I4 locDriven=> SLICE_X45Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP[2]_i_21__0/O locDriver=> SLICE_X48Y121
delay=> 280
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_40__0/I0 locDriven=> SLICE_X44Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Div_start_dly_S_reg/Q locDriver=> SLICE_X41Y125
delay=> 250
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_57__0/I1 locDriven=> SLICE_X42Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Div_start_dly_S_reg/Q locDriver=> SLICE_X41Y125
delay=> 548
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_73__0/I3 locDriven=> SLICE_X42Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_144__0/O locDriver=> SLICE_X41Y125
delay=> 205
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_90__0/I3 locDriven=> SLICE_X42Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_144__0/O locDriver=> SLICE_X41Y125
delay=> 164
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[12]/CLR locDriven=> SLICE_X46Y127
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 896
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[2]/C locDriven=> SLICE_X45Y130
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1782
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[2]_i_4__0/DI[3] locDriven=> SLICE_X42Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP[2]_i_15__0/O locDriver=> SLICE_X40Y127
delay=> 280
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[42]/C locDriven=> SLICE_X44Y131
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1793
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Ready_SO_reg/C locDriven=> SLICE_X38Y125
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1795
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_input_pipeline[0].inp_pipe_op_q[1][3]_i_2__0/I1 locDriven=> SLICE_X33Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].out_pipe_valid_q_reg[1]/Q locDriver=> SLICE_X37Y126
delay=> 308
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][28]_i_1__0/I2 locDriven=> SLICE_X44Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][28]_i_3__0/O locDriver=> SLICE_X44Y139
delay=> 43
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][43]_i_1__0/I3 locDriven=> SLICE_X46Y143
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q_reg[15]_i_3__0/O[4] locDriver=> SLICE_X43Y142
delay=> 248
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_output_pipeline[0].out_pipe_result_q[1][59]_i_1__0/I1 locDriven=> SLICE_X40Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[0]/Q locDriver=> SLICE_X42Y133
delay=> 339
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[12]_i_1__0/I3 locDriven=> SLICE_X44Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[1]_rep__0/Q locDriver=> SLICE_X42Y132
delay=> 721
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[15]_i_22__0/I3 locDriven=> SLICE_X44Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[0]_rep__1/Q locDriver=> SLICE_X44Y132
delay=> 122
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[15]_i_39__0/I3 locDriven=> SLICE_X44Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[UF]_i_18__0/O locDriver=> SLICE_X41Y132
delay=> 300
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[16]_i_1__0/I2 locDriven=> SLICE_X41Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[0]_rep__0/Q locDriver=> SLICE_X42Y132
delay=> 426
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_21__0/I4 locDriven=> SLICE_X44Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_71__0/O locDriver=> SLICE_X44Y134
delay=> 218
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_40__0/I3 locDriven=> SLICE_X42Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[25]/Q locDriver=> SLICE_X46Y130
delay=> 463
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_61__0/I4 locDriven=> SLICE_X50Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_80__0/O locDriver=> SLICE_X54Y137
delay=> 300
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_78__0/I4 locDriven=> SLICE_X51Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_239__0/O locDriver=> SLICE_X45Y134
delay=> 414
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[26]_i_1__0/I2 locDriven=> SLICE_X42Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[0]/Q locDriver=> SLICE_X42Y133
delay=> 338
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[30]_i_9__0/I5 locDriven=> SLICE_X45Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[53]_i_7__0/O locDriver=> SLICE_X48Y141
delay=> 293
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_117__0/I3 locDriven=> SLICE_X48Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[2]/Q locDriver=> SLICE_X42Y132
delay=> 582
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_133__0/I1 locDriven=> SLICE_X48Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_254__0/O locDriver=> SLICE_X49Y135
delay=> 109
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_149__0/I2 locDriven=> SLICE_X48Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[23]_i_48__0/O locDriver=> SLICE_X47Y138
delay=> 180
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_165__0/I4 locDriven=> SLICE_X40Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_271__0/O locDriver=> SLICE_X41Y133
delay=> 237
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_183__0/I5 locDriven=> SLICE_X51Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[5]/Q locDriver=> SLICE_X42Y132
delay=> 793
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_28__0/I2 locDriven=> SLICE_X44Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_53__0/O locDriver=> SLICE_X46Y137
delay=> 237
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_44__0/I1 locDriven=> SLICE_X42Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[UF]_i_4__0/O locDriver=> SLICE_X43Y134
delay=> 258
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_62__0/I3 locDriven=> SLICE_X40Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[1]_rep__0/Q locDriver=> SLICE_X42Y132
delay=> 343
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_83__0/I0 locDriven=> SLICE_X45Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[OF]_i_9__0/O locDriver=> SLICE_X43Y132
delay=> 434
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_9__0/I3 locDriven=> SLICE_X43Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_31__0/O locDriver=> SLICE_X41Y137
delay=> 242
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[62]_i_9__0/I0 locDriven=> SLICE_X46Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[9]/Q locDriver=> SLICE_X42Y133
delay=> 397
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[7]_i_25__0/I5 locDriven=> SLICE_X46Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[7]_i_26__0/O locDriver=> SLICE_X47Y131
delay=> 179
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q_reg[31]_i_3__0/DI[6] locDriven=> SLICE_X43Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_106__0/I1 locDriven=> SLICE_X51Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[3]/Q locDriver=> SLICE_X42Y132
delay=> 452
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_121__0/I4 locDriven=> SLICE_X46Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_265__0/O locDriver=> SLICE_X46Y139
delay=> 154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_138__0/I2 locDriven=> SLICE_X53Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_154__0/O locDriver=> SLICE_X53Y135
delay=> 43
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_154__0/I0 locDriven=> SLICE_X53Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_305__0/O locDriver=> SLICE_X48Y134
delay=> 398
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_16__0/I4 locDriven=> SLICE_X53Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_54__0/O locDriver=> SLICE_X53Y137
delay=> 149
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_189__0/I4 locDriven=> SLICE_X40Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[OF]_i_8__0/O locDriver=> SLICE_X41Y134
delay=> 175
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_208__0/I3 locDriven=> SLICE_X43Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[12]/Q locDriver=> SLICE_X46Y127
delay=> 462
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_229__0/I5 locDriven=> SLICE_X55Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_307__0/O locDriver=> SLICE_X48Y132
delay=> 377
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_245__0/I0 locDriven=> SLICE_X49Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[31]_i_51__0/O locDriver=> SLICE_X48Y130
delay=> 234
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_260__0/I4 locDriven=> SLICE_X49Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_271__0/O locDriver=> SLICE_X41Y133
delay=> 456
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_276__0/I2 locDriven=> SLICE_X46Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[1]/Q locDriver=> SLICE_X42Y132
delay=> 490
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_291__0/I4 locDriven=> SLICE_X45Y132
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[1]/Q locDriver=> SLICE_X42Y132
delay=> 227
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_306__0/I4 locDriven=> SLICE_X47Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[1]/Q locDriver=> SLICE_X42Y132
delay=> 485
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_322__0/I4 locDriven=> SLICE_X46Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_361__0/O locDriver=> SLICE_X45Y132
delay=> 210
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_33__0/I0 locDriven=> SLICE_X39Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_71__0/O locDriver=> SLICE_X44Y134
delay=> 352
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_355__0/I1 locDriven=> SLICE_X43Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[12]/Q locDriver=> SLICE_X42Y133
delay=> 168
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_371__0/I1 locDriven=> SLICE_X52Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[0]/Q locDriver=> SLICE_X42Y132
delay=> 647
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_386__0/I5 locDriven=> SLICE_X45Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_362__0/O locDriver=> SLICE_X44Y131
delay=> 163
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_40__0/I5 locDriven=> SLICE_X46Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_111__0/O locDriver=> SLICE_X53Y134
delay=> 280
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_59__0/I0 locDriven=> SLICE_X55Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_72__0/O locDriver=> SLICE_X49Y133
delay=> 320
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_75__0/I2 locDriven=> SLICE_X55Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[OF]_i_9__0/O locDriver=> SLICE_X43Y132
delay=> 568
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_90__0/I0 locDriven=> SLICE_X44Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[NX]_i_215__0/O locDriver=> SLICE_X44Y131
delay=> 329
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[OF]_i_18__0/I5 locDriven=> SLICE_X43Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP_reg[3]/Q locDriver=> SLICE_X42Y132
delay=> 239
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_status_q[UF]_i_21__0/I2 locDriven=> SLICE_X48Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Format_sel_S_reg[0]_rep__1/Q locDriver=> SLICE_X44Y132
delay=> 351
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry/S[7] locDriven=> SLICE_X39Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry_i_8__0/O locDriver=> SLICE_X39Y121
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry_i_19__0/I4 locDriven=> SLICE_X41Y117
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry_i_26__0/O locDriver=> SLICE_X41Y116
delay=> 96
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0]/C locDriven=> SLICE_X39Y121
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1807
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry__0_i_4__0/I2 locDriven=> SLICE_X37Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]/Q locDriver=> SLICE_X29Y120
delay=> 1372
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_29__0/I2 locDriven=> SLICE_X34Y117
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][17]/Q locDriver=> SLICE_X33Y119
delay=> 276
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP_reg[10]/CLR locDriven=> SLICE_X37Y124
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 941
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_result_prenorm_DP[7]_i_5__0/I1 locDriven=> SLICE_X42Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[7]_i_19__0/O locDriver=> SLICE_X40Y129
delay=> 169
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Inf_b_SP_reg/D locDriven=> SLICE_X39Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Inf_b_SP_i_2__0/O locDriver=> SLICE_X39Y125
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[14]_i_4__0/I3 locDriven=> SLICE_X45Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][7]/Q locDriver=> SLICE_X34Y119
delay=> 705
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[1]_i_2__0/I2 locDriven=> SLICE_X42Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][0]/Q locDriver=> SLICE_X29Y120
delay=> 483
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[25]_i_2__0/I2 locDriven=> SLICE_X43Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry_i_19__0/O locDriver=> SLICE_X41Y117
delay=> 264
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[2]_i_1__0/I4 locDriven=> SLICE_X42Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_5__0/O locDriver=> SLICE_X42Y117
delay=> 178
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[33]_i_1__0/I3 locDriven=> SLICE_X43Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[35]_i_2__0/O locDriver=> SLICE_X43Y118
delay=> 148
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[38]_i_3__0/I4 locDriven=> SLICE_X41Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[2]_i_3__0/O locDriver=> SLICE_X42Y117
delay=> 272
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[44]_i_1__0/I3 locDriven=> SLICE_X42Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[46]_i_2__0/O locDriver=> SLICE_X41Y119
delay=> 162
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[49]_i_3__0/I4 locDriven=> SLICE_X40Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][18]/Q locDriver=> SLICE_X34Y118
delay=> 427
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_1__0/I3 locDriven=> SLICE_X42Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_5__0/O locDriver=> SLICE_X42Y117
delay=> 189
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_39__0/I2 locDriven=> SLICE_X40Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][41]/Q locDriver=> SLICE_X34Y115
delay=> 341
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_56__0/I5 locDriven=> SLICE_X38Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][21]/Q locDriver=> SLICE_X34Y118
delay=> 409
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_75__0/I0 locDriven=> SLICE_X36Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][44]/Q locDriver=> SLICE_X34Y116
delay=> 149
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_91__0/I3 locDriven=> SLICE_X38Y117
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]/Q locDriver=> SLICE_X29Y120
delay=> 956
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[5]_i_1__0/I1 locDriven=> SLICE_X45Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[51]_i_7__0/O locDriver=> SLICE_X41Y117
delay=> 269
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[17]/D locDriven=> SLICE_X44Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[17]_i_1__0/O locDriver=> SLICE_X44Y120
delay=> 24
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[3]/D locDriven=> SLICE_X44Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[3]_i_1__0/O locDriver=> SLICE_X44Y120
delay=> 199
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[10]_i_2__0/I5 locDriven=> SLICE_X38Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP[0]_i_2__0/O locDriver=> SLICE_X36Y115
delay=> 532
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[18]_i_1__0/I4 locDriven=> SLICE_X40Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_5__0/O locDriver=> SLICE_X33Y120
delay=> 603
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[23]_i_3__0/I5 locDriven=> SLICE_X38Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][1]/Q locDriver=> SLICE_X30Y120
delay=> 565
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[28]_i_2__0/I3 locDriven=> SLICE_X39Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_19__0/O locDriver=> SLICE_X37Y120
delay=> 494
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[31]_i_7__0/I1 locDriven=> SLICE_X36Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]/Q locDriver=> SLICE_X29Y120
delay=> 295
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[37]_i_2__0/I3 locDriven=> SLICE_X38Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[39]_i_3__0/O locDriver=> SLICE_X37Y122
delay=> 201
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[40]_i_10__0/I1 locDriven=> SLICE_X36Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]/Q locDriver=> SLICE_X29Y120
delay=> 1156
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[42]_i_2__0/I2 locDriven=> SLICE_X39Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[46]_i_3__0/O locDriver=> SLICE_X36Y123
delay=> 274
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[45]_i_4__0/I1 locDriven=> SLICE_X35Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]/Q locDriver=> SLICE_X29Y120
delay=> 311
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[49]_i_4__0/I4 locDriven=> SLICE_X36Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_18__0/O locDriver=> SLICE_X34Y121
delay=> 125
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_13__0/I4 locDriven=> SLICE_X37Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_18__0/O locDriver=> SLICE_X34Y121
delay=> 173
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_29__0/I4 locDriven=> SLICE_X35Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][0]/Q locDriver=> SLICE_X29Y120
delay=> 320
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_47__0/I1 locDriven=> SLICE_X33Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][0]/Q locDriver=> SLICE_X29Y120
delay=> 278
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_64__0/I0 locDriven=> SLICE_X36Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][34]/Q locDriver=> SLICE_X34Y118
delay=> 511
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_81__0/I3 locDriven=> SLICE_X36Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][2]/Q locDriver=> SLICE_X34Y121
delay=> 327
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[52]_i_19__0/I0 locDriven=> SLICE_X35Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][50]/Q locDriver=> SLICE_X34Y118
delay=> 139
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[9]_i_1__0/I4 locDriven=> SLICE_X40Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_5__0/O locDriver=> SLICE_X33Y120
delay=> 517
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP_reg[30]/C locDriven=> SLICE_X40Y124
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1801
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP_reg[51]_i_67__0/I1 locDriven=> SLICE_X37Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_b_norm_DP[51]_i_84__0/O locDriver=> SLICE_X37Y119
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Partial_remainder_DP[2]_i_32__0/I1 locDriven=> SLICE_X46Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0]/Q locDriver=> SLICE_X39Y121
delay=> 402
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Partial_remainder_DP[9]_i_45__0/I2 locDriven=> SLICE_X44Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2]/Q locDriver=> SLICE_X44Y128
delay=> 287
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/SNaN_SP_i_17__0/I0 locDriven=> SLICE_X36Y117
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][28]/Q locDriver=> SLICE_X34Y119
delay=> 387
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/gen_output_pipeline[0].out_pipe_status_q[1][NV]_i_1__2/I3 locDriven=> SLICE_X42Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/SNaN_SP_reg/Q locDriver=> SLICE_X39Y126
delay=> 390
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/held_result_q[53]_i_3__0/I3 locDriven=> SLICE_X46Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/held_result_q[53]_i_5__0/O locDriver=> SLICE_X48Y141
delay=> 225
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/fpu_gen.operand_c_q[63]_i_4__0/I3 locDriven=> SLICE_X25Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/fpu_gen.operand_c_q[63]_i_6__0/O locDriver=> SLICE_X26Y121
delay=> 157
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][18]/D locDriven=> SLICE_X22Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][0][18]_i_1__0/O locDriver=> SLICE_X26Y117
delay=> 411
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][11]/D locDriven=> SLICE_X22Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][1][11]_i_1__0/O locDriver=> SLICE_X23Y120
delay=> 319
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][5]/D locDriven=> SLICE_X24Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][1][5]_i_1__0/O locDriver=> SLICE_X24Y120
delay=> 421
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i__carry__0_i_5__5/I2 locDriven=> SLICE_X18Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][22]/Q locDriver=> SLICE_X21Y118
delay=> 477
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[6][sbe][ex][cause][63]_i_15__0/I4 locDriven=> SLICE_X28Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][0]/Q locDriver=> SLICE_X26Y124
delay=> 269
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_87__0/I2 locDriven=> SLICE_X19Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][3]/Q locDriver=> SLICE_X23Y122
delay=> 370
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][11]_i_22__0/I1 locDriven=> SLICE_X22Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][21]_i_39__0/O locDriver=> SLICE_X20Y121
delay=> 177
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][1]_i_20__0/I1 locDriven=> SLICE_X19Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][1]/Q locDriver=> SLICE_X21Y119
delay=> 235
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][24]_i_32__0/I1 locDriven=> SLICE_X20Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][24]_i_42__0/O locDriver=> SLICE_X18Y122
delay=> 153
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][29]_i_35__0/I4 locDriven=> SLICE_X20Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_31__0/O locDriver=> SLICE_X17Y122
delay=> 251
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][50]_i_25__0/I2 locDriven=> SLICE_X22Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][1]/Q locDriver=> SLICE_X23Y120
delay=> 195
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][9]_i_14__0/I5 locDriven=> SLICE_X21Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_49__0/O locDriver=> SLICE_X18Y122
delay=> 210
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/operands_equal0_carry/DI[3] locDriven=> SLICE_X17Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_mod_q_reg[1]/CLR locDriven=> SLICE_X23Y117
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1045
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][28]/CLR locDriven=> SLICE_X25Y114
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1051
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][50]/CLR locDriven=> SLICE_X24Y116
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1039
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][15]/CLR locDriven=> SLICE_X25Y116
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1059
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][38]/CLR locDriven=> SLICE_X26Y116
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1067
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][60]/CLR locDriven=> SLICE_X26Y117
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1052
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i__carry__0_i_13__2/I2 locDriven=> SLICE_X25Y114
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][22]/Q locDriver=> SLICE_X25Y117
delay=> 520
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i__carry__1_i_6__1/I2 locDriven=> SLICE_X25Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][36]/Q locDriver=> SLICE_X26Y116
delay=> 190
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i__carry_i_15__5/I2 locDriven=> SLICE_X25Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][2]/Q locDriver=> SLICE_X24Y113
delay=> 110
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_27__0/I1 locDriven=> SLICE_X23Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_42__0/O locDriver=> SLICE_X23Y113
delay=> 44
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_79__0/I4 locDriven=> SLICE_X24Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][ex][cause][4]_i_126__0/O locDriver=> SLICE_X24Y115
delay=> 49
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][10]_i_19__0/I4 locDriven=> SLICE_X21Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][50]_i_42__0/O locDriver=> SLICE_X23Y114
delay=> 424
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][24]_i_19__0/I2 locDriven=> SLICE_X21Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]/Q locDriver=> SLICE_X24Y123
delay=> 459
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][35]_i_9__0/I1 locDriven=> SLICE_X25Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][50]_i_41__0/O locDriver=> SLICE_X23Y116
delay=> 291
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][42]_i_14__0/I5 locDriven=> SLICE_X25Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][50]_i_40__0/O locDriver=> SLICE_X22Y113
delay=> 482
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][4]_i_18__0/I3 locDriven=> SLICE_X23Y116
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][50]_i_42__0/O locDriver=> SLICE_X23Y114
delay=> 131
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][54]_i_14__0/I0 locDriven=> SLICE_X23Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_int_rr.rr_q[1]_i_3__1/O locDriver=> SLICE_X24Y123
delay=> 177
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][59]_i_20__0/I0 locDriven=> SLICE_X24Y117
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][59]/Q locDriver=> SLICE_X26Y116
delay=> 198
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][62]_i_45__0/I2 locDriven=> SLICE_X24Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][2]/Q locDriver=> SLICE_X24Y114
delay=> 100
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][8]_i_15__0/I5 locDriven=> SLICE_X24Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]/Q locDriver=> SLICE_X25Y118
delay=> 138
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/operand_a_smaller0_inferred__0/i__carry__2/S[6] locDriven=> SLICE_X25Y116
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i__carry__2_i_10__0/O locDriver=> SLICE_X25Y116
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/operands_equal0_carry__1/DI[0] locDriven=> SLICE_X22Y116
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_int_rr.rr_q_reg[0]/C locDriven=> SLICE_X20Y122
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1842
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_op_mod_q[1]_i_3__1/I0 locDriven=> SLICE_X24Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]/Q locDriver=> SLICE_X21Y123
delay=> 344
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][23]/CLR locDriven=> SLICE_X23Y104
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1040
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][46]/CLR locDriven=> SLICE_X24Y106
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1036
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/CLR locDriven=> SLICE_X21Y112
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1054
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dest_exp_q[1][7]_i_3__0/I3 locDriven=> SLICE_X15Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]/Q locDriver=> SLICE_X27Y115
delay=> 643
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dest_exp_q_reg[1][7]_i_1__0/DI[1] locDriven=> SLICE_X15Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][1]_i_1__0/O locDriver=> SLICE_X17Y108
delay=> 143
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_info_q[1][is_nan]_i_1__0/I0 locDriven=> SLICE_X20Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_src_fmt_q_reg[1][1]/Q locDriver=> SLICE_X24Y107
delay=> 364
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_info_q[1][is_zero]_i_21__0/I0 locDriven=> SLICE_X24Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][46]/Q locDriver=> SLICE_X24Y106
delay=> 54
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][0]_i_11__0/I4 locDriven=> SLICE_X23Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_src_is_int_q[1]_i_1__0/O locDriver=> SLICE_X23Y108
delay=> 531
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][0]_i_6__0/I2 locDriven=> SLICE_X20Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_42__0/O locDriver=> SLICE_X22Y103
delay=> 139
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][11]_i_25__0/I2 locDriven=> SLICE_X19Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_src_fmt_q_reg[1][1]/Q locDriver=> SLICE_X24Y107
delay=> 336
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][11]_i_9__0/I0 locDriven=> SLICE_X21Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][11]_i_11__0/O[7] locDriver=> SLICE_X19Y107
delay=> 182
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][2]_i_18__0/I0 locDriven=> SLICE_X20Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_int_fmt_q_reg[1][1]/Q locDriver=> SLICE_X27Y107
delay=> 559
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][3]_i_19__0/I4 locDriven=> SLICE_X20Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_int_fmt_q_reg[1][0]/Q locDriver=> SLICE_X25Y108
delay=> 406
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][3]_i_38__0/I1 locDriven=> SLICE_X25Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][49]/Q locDriver=> SLICE_X25Y107
delay=> 162
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][7]_i_18__0/I0 locDriven=> SLICE_X22Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_src_fmt_q_reg[1][1]/Q locDriver=> SLICE_X24Y107
delay=> 286
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][11]_i_11__0/S[5] locDriven=> SLICE_X19Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][11]_i_28__0/O locDriver=> SLICE_X19Y107
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][7]_i_2__0/DI[6] locDriven=> SLICE_X21Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][7]_i_4__0/O locDriver=> SLICE_X21Y108
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][15]_i_3__0/I0 locDriven=> SLICE_X12Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][7]_i_3__0/O locDriver=> SLICE_X19Y102
delay=> 513
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][21]_i_3__0/I3 locDriven=> SLICE_X12Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][0]_i_15__0/O locDriver=> SLICE_X22Y103
delay=> 735
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][28]_i_2__0/I2 locDriven=> SLICE_X12Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][40]_i_3__0/O locDriver=> SLICE_X16Y103
delay=> 357
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][34]_i_1__0/I1 locDriven=> SLICE_X13Y106
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][1]_i_2__0/O locDriver=> SLICE_X18Y104
delay=> 390
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][3]_i_2__0/I2 locDriven=> SLICE_X17Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][1]_i_2__0/O locDriver=> SLICE_X18Y104
delay=> 315
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][45]_i_2__0/I1 locDriven=> SLICE_X14Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][3]_i_2__0/O locDriver=> SLICE_X18Y103
delay=> 440
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][50]_i_2__0/I5 locDriven=> SLICE_X16Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q[1][2]_i_2__0/O locDriver=> SLICE_X18Y104
delay=> 239
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][56]_i_2__0/I3 locDriven=> SLICE_X17Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][60]_i_3__0/O locDriver=> SLICE_X17Y104
delay=> 131
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][61]_i_3__0/I1 locDriven=> SLICE_X19Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_7__0/O locDriver=> SLICE_X18Y102
delay=> 417
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][63]_i_22__0/I1 locDriven=> SLICE_X20Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_src_is_int_q[1]_i_1__0/O locDriver=> SLICE_X23Y108
delay=> 378
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][63]_i_38__0/I0 locDriven=> SLICE_X20Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][63]_i_59__0/O locDriver=> SLICE_X22Y105
delay=> 141
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][63]_i_57__0/I1 locDriven=> SLICE_X22Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_sign_q[1]_i_3__0/O locDriver=> SLICE_X22Y109
delay=> 376
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q[1][7]_i_3__0/I4 locDriven=> SLICE_X19Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0]/Q locDriver=> SLICE_X23Y104
delay=> 262
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][26]/CLR locDriven=> SLICE_X13Y104
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1085
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][49]/CLR locDriven=> SLICE_X15Y107
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1091
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_sign_q[1]_i_1__0/I0 locDriven=> SLICE_X21Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]/Q locDriver=> SLICE_X24Y122
delay=> 239
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_115__0/I2 locDriven=> SLICE_X25Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][31]/Q locDriver=> SLICE_X24Y103
delay=> 197
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_23__0/I1 locDriven=> SLICE_X23Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_sign_q[1]_i_3__0/O locDriver=> SLICE_X22Y109
delay=> 475
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_46__0/I0 locDriven=> SLICE_X21Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][16]/Q locDriver=> SLICE_X23Y103
delay=> 252
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_67__0/I1 locDriven=> SLICE_X25Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][5]/Q locDriver=> SLICE_X24Y103
delay=> 168
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_98__0/I2 locDriven=> SLICE_X22Y104
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_102__0/O locDriver=> SLICE_X21Y106
delay=> 211
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q_reg[1]_i_47__0/S[7] locDriven=> SLICE_X25Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_mant_zero_q[1]_i_84__0/O locDriver=> SLICE_X25Y103
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[0][sbe][result][40]_i_2__0/I2 locDriven=> SLICE_X25Y154
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mem_q[7][sbe][result][46]_i_4__0/O locDriver=> SLICE_X23Y154
delay=> 317
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[2][sbe][ex][cause][56]_i_1__0/I2 locDriven=> SLICE_X22Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][ex][cause][63]_i_4__0/O locDriver=> SLICE_X26Y164
delay=> 431
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[3][sbe][result][36]_i_2__0/I1 locDriven=> SLICE_X25Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[3][sbe][result][63]_i_6__0/O locDriver=> SLICE_X28Y161
delay=> 284
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[4][sbe][result][44]_i_2__0/I1 locDriven=> SLICE_X23Y149
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[4][sbe][result][63]_i_6__0/O locDriver=> SLICE_X28Y160
delay=> 678
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][result][18]_i_2__0/I3 locDriven=> SLICE_X35Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][18]_i_8__0/O locDriver=> SLICE_X29Y134
delay=> 313
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][result][40]_i_2__0/I0 locDriven=> SLICE_X25Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][result][63]_i_5__0/O locDriver=> SLICE_X29Y179
delay=> 911
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][result][63]_i_6__0/I0 locDriven=> SLICE_X22Y149
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mem_q[7][sbe][result][63]_i_12__0/O locDriver=> SLICE_X24Y149
delay=> 237
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_100__0/I0 locDriven=> SLICE_X13Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][6]/Q locDriver=> SLICE_X16Y108
delay=> 177
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_120__0/I3 locDriven=> SLICE_X14Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_198__0/O locDriver=> SLICE_X19Y102
delay=> 356
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_136__0/I1 locDriven=> SLICE_X14Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_24__0/O locDriver=> SLICE_X17Y106
delay=> 288
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_151__0/I0 locDriven=> SLICE_X15Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_227__0/O locDriver=> SLICE_X14Y103
delay=> 153
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_167__0/I5 locDriven=> SLICE_X17Y100
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_10__0/O locDriver=> SLICE_X17Y106
delay=> 226
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_185__0/I3 locDriven=> SLICE_X13Y97
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_10__0/O locDriver=> SLICE_X17Y106
delay=> 427
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_202__0/I0 locDriven=> SLICE_X13Y97
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_280__0/O locDriver=> SLICE_X12Y101
delay=> 278
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_218__0/I1 locDriven=> SLICE_X14Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_73__0/O locDriver=> SLICE_X16Y107
delay=> 381
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_233__0/I4 locDriven=> SLICE_X13Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_280__0/O locDriver=> SLICE_X12Y101
delay=> 249
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_249__0/I3 locDriven=> SLICE_X14Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_323__0/O locDriver=> SLICE_X12Y100
delay=> 317
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_265__0/I4 locDriven=> SLICE_X11Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][45]/Q locDriver=> SLICE_X15Y106
delay=> 368
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_284__0/I4 locDriven=> SLICE_X13Y102
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][44]/Q locDriver=> SLICE_X15Y106
delay=> 356
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_302__0/I0 locDriven=> SLICE_X11Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][47]/Q locDriver=> SLICE_X15Y106
delay=> 371
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_320__0/I0 locDriven=> SLICE_X12Y99
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][1]/Q locDriver=> SLICE_X12Y105
delay=> 225
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_46__0/I0 locDriven=> SLICE_X17Y101
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_137__0/O locDriver=> SLICE_X16Y101
delay=> 132
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_68__0/I3 locDriven=> SLICE_X16Y98
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_12__0/O locDriver=> SLICE_X18Y107
delay=> 366
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_85__0/I0 locDriven=> SLICE_X13Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][49]/Q locDriver=> SLICE_X15Y107
delay=> 282
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_112__0/I2 locDriven=> SLICE_X15Y105
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][33]/Q locDriver=> SLICE_X13Y106
delay=> 202
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_133__0/I0 locDriven=> SLICE_X16Y103
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_9__0/O locDriver=> SLICE_X16Y104
delay=> 96
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_151__0/I0 locDriven=> SLICE_X18Y111
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_179__0/O locDriver=> SLICE_X16Y110
delay=> 230
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_167__0/I5 locDriven=> SLICE_X17Y111
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_24__0/O locDriver=> SLICE_X17Y106
delay=> 276
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_183__0/I5 locDriven=> SLICE_X19Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_24__0/O locDriver=> SLICE_X17Y106
delay=> 428
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_224__0/I2 locDriven=> SLICE_X13Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][38]/Q locDriver=> SLICE_X14Y106
delay=> 235
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_23__0/I5 locDriven=> SLICE_X18Y114
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_69__0/O locDriver=> SLICE_X19Y113
delay=> 261
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_255__0/I5 locDriven=> SLICE_X17Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_220__0/O locDriver=> SLICE_X15Y107
delay=> 351
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_271__0/I3 locDriven=> SLICE_X18Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_83__0/O locDriver=> SLICE_X13Y108
delay=> 350
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_29__0/I3 locDriven=> SLICE_X18Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_90__0/O locDriver=> SLICE_X16Y114
delay=> 227
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_361__0/I0 locDriven=> SLICE_X19Y109
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dest_exp_q_reg[1][5]/Q locDriver=> SLICE_X15Y108
delay=> 268
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_42__0/I3 locDriven=> SLICE_X17Y99
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_69__0/O locDriver=> SLICE_X14Y97
delay=> 194
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_60__0/I0 locDriven=> SLICE_X18Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_int_fmt_q_reg[1][1]/Q locDriver=> SLICE_X18Y112
delay=> 119
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_76__0/I5 locDriven=> SLICE_X19Y111
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_12__0/O locDriver=> SLICE_X18Y107
delay=> 361
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_94__0/I4 locDriven=> SLICE_X17Y114
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_186__0/O locDriver=> SLICE_X17Y113
delay=> 99
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_111__0/I0 locDriven=> SLICE_X14Y110
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dest_exp_q_reg[1][11]/Q locDriver=> SLICE_X15Y109
delay=> 247
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_143__0/I5 locDriven=> SLICE_X19Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_164__0/O locDriver=> SLICE_X19Y128
delay=> 122
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_165__0/I0 locDriven=> SLICE_X18Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][40]_i_20__0/O[2] locDriver=> SLICE_X20Y127
delay=> 144
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_99__0/I0 locDriven=> SLICE_X14Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][11]/Q locDriver=> SLICE_X15Y110
delay=> 157
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][15]_i_15__0/I5 locDriven=> SLICE_X21Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][2]_i_10__0/O locDriver=> SLICE_X18Y125
delay=> 281
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][20]_i_9__0/I3 locDriven=> SLICE_X21Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][21]_i_25__0/O locDriver=> SLICE_X18Y124
delay=> 387
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][24]_i_2__0/I3 locDriven=> SLICE_X29Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_3__0/O locDriver=> SLICE_X28Y165
delay=> 1497
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][2]_i_15__0/I2 locDriven=> SLICE_X22Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][2]_i_20__0/O locDriver=> SLICE_X21Y125
delay=> 221
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][32]_i_4__0/I3 locDriven=> SLICE_X27Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][32]_i_8__0/O locDriver=> SLICE_X23Y122
delay=> 392
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][37]_i_4__0/I3 locDriven=> SLICE_X24Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/mem_q[7][sbe][result][37]_i_6__0/O locDriver=> SLICE_X24Y125
delay=> 291
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][39]_i_7__0/I2 locDriven=> SLICE_X22Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][39]_i_13__0/O[7] locDriver=> SLICE_X18Y116
delay=> 375
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][43]_i_7__0/I2 locDriven=> SLICE_X22Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][47]_i_13__0/O[3] locDriver=> SLICE_X18Y117
delay=> 344
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][47]_i_26__0/I4 locDriven=> SLICE_X18Y117
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][47]_i_56__0/O locDriver=> SLICE_X16Y115
delay=> 227
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][47]_i_7__0/I3 locDriven=> SLICE_X22Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_20__0/O locDriver=> SLICE_X20Y116
delay=> 356
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_107__0/I1 locDriven=> SLICE_X16Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_is_int_q_reg[1]/Q locDriver=> SLICE_X17Y109
delay=> 425
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_39__0/I1 locDriven=> SLICE_X21Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_sign_q_reg[1]/Q locDriver=> SLICE_X20Y109
delay=> 690
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_62__0/I1 locDriven=> SLICE_X16Y116
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_10__0/O locDriver=> SLICE_X17Y106
delay=> 507
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_87__0/I5 locDriven=> SLICE_X15Y112
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][62]/Q locDriver=> SLICE_X17Y106
delay=> 245
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][53]_i_13__0/I1 locDriven=> SLICE_X20Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][56]_i_19__0/O[4] locDriver=> SLICE_X20Y129
delay=> 184
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][59]_i_13__0/I5 locDriven=> SLICE_X21Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][2]_i_10__0/O locDriver=> SLICE_X18Y125
delay=> 550
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_23__0/I1 locDriven=> SLICE_X22Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_is_int_q_reg[1]/Q locDriver=> SLICE_X17Y109
delay=> 909
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][7]_i_47__0/I3 locDriven=> SLICE_X18Y107
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_13__0/O locDriver=> SLICE_X15Y105
delay=> 222
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][1]_i_17__0/CI locDriven=> SLICE_X18Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][50]_i_19__0/CO[7] locDriver=> SLICE_X18Y118
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][1]_i_8__0/S[7] locDriven=> SLICE_X18Y114
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_19__0/O locDriver=> SLICE_X18Y114
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][4]_i_52__0/DI[7] locDriven=> SLICE_X14Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_exp_q_reg[1][11]/Q locDriver=> SLICE_X15Y110
delay=> 254
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][50]_i_19__0/S[5] locDriven=> SLICE_X18Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][50]_i_32__0/O locDriver=> SLICE_X18Y118
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp1_carry__0/S[2] locDriven=> SLICE_X6Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp1_carry__0_i_6__0/O locDriver=> SLICE_X6Y128
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp1_carry__1_i_6__0/I5 locDriven=> SLICE_X6Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[49]/Q locDriver=> SLICE_X10Y130
delay=> 252
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp2_carry__0_i_13__0/I3 locDriven=> SLICE_X8Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[23]/Q locDriver=> SLICE_X9Y122
delay=> 381
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp2_carry__1_i_2__0/I1 locDriven=> SLICE_X8Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[44]/Q locDriver=> SLICE_X5Y121
delay=> 369
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/ab_comp2_carry__2_i_6__0/I3 locDriven=> SLICE_X8Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[53]/Q locDriver=> SLICE_X10Y130
delay=> 371
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/cnt_q[4]_i_1__2/I5 locDriven=> SLICE_X12Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/div_res_zero_q_i_1__0/O locDriver=> SLICE_X13Y127
delay=> 364
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[6][sbe][result][37]_i_11__0/I0 locDriven=> SLICE_X16Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[37]/Q locDriver=> SLICE_X10Y128
delay=> 699
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][16]_i_27__0/I2 locDriven=> SLICE_X15Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[14]/Q locDriver=> SLICE_X10Y125
delay=> 611
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][31]_i_38__0/I0 locDriven=> SLICE_X15Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/rem_sel_q_reg/Q locDriver=> SLICE_X15Y129
delay=> 467
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][40]_i_34__0/I2 locDriven=> SLICE_X15Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[39]/Q locDriver=> SLICE_X10Y128
delay=> 629
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][48]_i_30__0/I2 locDriven=> SLICE_X15Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[43]/Q locDriver=> SLICE_X10Y129
delay=> 640
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][59]_i_15__0/I0 locDriven=> SLICE_X18Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][31]_i_14__0/O locDriver=> SLICE_X16Y136
delay=> 439
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q_reg[7][sbe][result][16]_i_21__0/S[7] locDriven=> SLICE_X15Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][16]_i_25__0/O locDriver=> SLICE_X15Y133
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q[40]_i_13__0/I3 locDriven=> SLICE_X10Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/div_res_zero_q_i_1__0/O locDriver=> SLICE_X13Y127
delay=> 542
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q[56]_i_9__0/I3 locDriven=> SLICE_X10Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/div_res_zero_q_i_1__0/O locDriver=> SLICE_X13Y127
delay=> 477
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[31]/CLR locDriven=> SLICE_X10Y127
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1010
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[54]/CLR locDriven=> SLICE_X10Y130
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1008
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[18]/CE locDriven=> SLICE_X10Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q[63]_i_1__0/O locDriver=> SLICE_X12Y124
delay=> 354
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[40]/CE locDriven=> SLICE_X4Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q[63]_i_1__0/O locDriver=> SLICE_X12Y124
delay=> 606
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[63]/CE locDriven=> SLICE_X9Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q[63]_i_1__0/O locDriver=> SLICE_X12Y124
delay=> 382
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q[0]_i_13__0/I2 locDriven=> SLICE_X10Y132
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_a_q_reg[56]/Q locDriver=> SLICE_X10Y131
delay=> 258
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q[23]_i_1__0/I0 locDriven=> SLICE_X13Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q_reg[22]/Q locDriver=> SLICE_X13Y134
delay=> 49
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q[9]_i_1__0/I0 locDriven=> SLICE_X13Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q_reg[8]/Q locDriver=> SLICE_X15Y130
delay=> 216
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q_reg[31]/CLR locDriven=> SLICE_X12Y135
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 998
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/res_q_reg[54]/CLR locDriven=> SLICE_X12Y136
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 997
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[6][sbe][result][57]_i_10__0/I0 locDriven=> SLICE_X19Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][31]_i_21__0/O locDriver=> SLICE_X16Y130
delay=> 589
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][23]_i_37__0/I3 locDriven=> SLICE_X16Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][31]_i_22__0/O locDriver=> SLICE_X17Y130
delay=> 383
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][41]_i_17__0/I0 locDriven=> SLICE_X20Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][31]_i_21__0/O locDriver=> SLICE_X16Y130
delay=> 525
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q[7][sbe][result][58]_i_13__0/I5 locDriven=> SLICE_X19Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__7/Q locDriver=> SLICE_X24Y135
delay=> 407
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q_reg[7][sbe][result][1]_i_12__0/S locDriven=> SLICE_X17Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_valid_q_reg/Q locDriver=> SLICE_X16Y128
delay=> 399
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q_reg[7][sbe][result][58]_i_7__0/I0 locDriven=> SLICE_X19Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][result][58]_i_12__0/O locDriver=> SLICE_X19Y139
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__1/DI[6] locDriven=> SLICE_X18Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__1_i_2__0/O locDriver=> SLICE_X17Y129
delay=> 241
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__1_i_1__0/I3 locDriven=> SLICE_X19Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/DSP_OUTPUT_INST/P[21] locDriver=> DSP48E2_X0Y49
delay=> 492
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__2_i_5__0/I3 locDriven=> SLICE_X19Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/DSP_OUTPUT_INST/P[25] locDriver=> DSP48E2_X0Y49
delay=> 585
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__3_i_23__0/I0 locDriven=> SLICE_X21Y133
driverPin=> mult_result_d__4_carry_i_15__0/Q locDriver=> SLICE_X21Y129
delay=> 463
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__4_i_17__0/I1 locDriven=> SLICE_X21Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/DSP_OUTPUT_INST/P[28] locDriver=> DSP48E2_X0Y53
delay=> 338
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__5/CI locDriven=> SLICE_X18Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__4/CO[7] locDriver=> SLICE_X18Y133
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__5_i_25__0/I2 locDriven=> SLICE_X22Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]/Q locDriver=> SLICE_X23Y138
delay=> 258
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__6_i_15__0/I2 locDriven=> SLICE_X18Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__6_i_7__0/O locDriver=> SLICE_X19Y136
delay=> 291
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__6_i_32__0/I2 locDriven=> SLICE_X20Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__0/Q locDriver=> SLICE_X23Y139
delay=> 251
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__7_i_20__0/I4 locDriven=> SLICE_X20Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__0/Q locDriver=> SLICE_X23Y139
delay=> 208
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__8_i_15__0/I1 locDriven=> SLICE_X18Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/DSP_OUTPUT_INST/P[38] locDriver=> DSP48E2_X0Y57
delay=> 525
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4_carry__9_i_15__0/I4 locDriven=> SLICE_X18Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/DSP_OUTPUT_INST/P[45] locDriver=> DSP48E2_X0Y57
delay=> 430
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]/CLR locDriven=> SLICE_X22Y138
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 950
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__0/CLR locDriven=> SLICE_X23Y140
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 936
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__2/CLR locDriven=> SLICE_X23Y132
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 943
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__4/CLR locDriven=> SLICE_X20Y127
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 962
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/operator_q_reg[3]/CLR locDriven=> SLICE_X16Y129
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 987
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/d_o[144]_i_5__0/I4 locDriven=> SLICE_X20Y241
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/load_data_q_reg[operator][4]/Q locDriver=> SLICE_X19Y238
delay=> 258
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/d_o[160]_i_1__0/I3 locDriven=> SLICE_X22Y295
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/load_data_q_reg[address_offset][0]/Q locDriver=> SLICE_X22Y240
delay=> 1134
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/d_o[177]_i_1__0/I1 locDriven=> SLICE_X24Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/d_o[192]_i_3__0/O locDriver=> SLICE_X25Y278
delay=> 317
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/d_o[192]_i_8__0/I2 locDriven=> SLICE_X23Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[192]_i_16__0/O locDriver=> SLICE_X24Y282
delay=> 135
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/load_data_q_reg[operator][2]/C locDriven=> SLICE_X18Y238
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1830
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/state_q[3]_i_4__0/I5 locDriven=> SLICE_X18Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[3]/Q locDriver=> SLICE_X18Y236
delay=> 58
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/d_o[23]_i_2__0/I2 locDriven=> SLICE_X26Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_hit_q_reg/Q locDriver=> SLICE_X24Y230
delay=> 477
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/d_o[41]_i_2__0/I2 locDriven=> SLICE_X24Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_hit_q_reg/Q locDriver=> SLICE_X24Y230
delay=> 154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/d_o[5]_i_2__0/I2 locDriven=> SLICE_X20Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_hit_q_reg/Q locDriver=> SLICE_X24Y230
delay=> 423
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_pte_q_reg[ppn][15]/CE locDriven=> SLICE_X21Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_pte_q_reg[ppn][38]/CE locDriven=> SLICE_X21Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/load_data_q[trans_id][2]_i_22__0/I0 locDriven=> SLICE_X14Y253
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/load_data_q[trans_id][2]_i_25__0/O locDriver=> SLICE_X14Y253
delay=> 165
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/lsu_vaddr_q_reg[23]/CLR locDriven=> SLICE_X25Y225
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 999
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/lsu_vaddr_q_reg[46]/CLR locDriven=> SLICE_X29Y216
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 966
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/misaligned_ex_q_reg[cause][2]/CLR locDriven=> SLICE_X21Y219
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 983
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/misaligned_ex_q_reg[tval][31]/CLR locDriven=> SLICE_X27Y218
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 977
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/misaligned_ex_q_reg[tval][54]/CLR locDriven=> SLICE_X31Y218
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 975
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][19]_i_1__0/I3 locDriven=> SLICE_X15Y251
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_is_2M_q_reg/Q locDriver=> SLICE_X27Y226
delay=> 606
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][49]_i_1__0/I0 locDriven=> SLICE_X14Y252
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/dtlb_pte_q_reg[ppn][37]/Q locDriver=> SLICE_X25Y237
delay=> 573
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[0][ppn][26]/D locDriven=> SLICE_X25Y232
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[36]/Q locDriver=> SLICE_X23Y279
delay=> 1339
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[0][ppn][9]/D locDriven=> SLICE_X27Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[19]/Q locDriver=> SLICE_X22Y279
delay=> 1013
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[10][ppn][29]/D locDriven=> SLICE_X25Y235
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[39]/Q locDriver=> SLICE_X21Y280
delay=> 1065
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[11][d]/D locDriven=> SLICE_X23Y229
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[7]/Q locDriver=> SLICE_X22Y278
delay=> 651
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[11][ppn][31]/D locDriven=> SLICE_X23Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[41]/Q locDriver=> SLICE_X23Y283
delay=> 820
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[12][ppn][11]/D locDriven=> SLICE_X23Y239
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[21]/Q locDriver=> SLICE_X21Y239
delay=> 271
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[12][ppn][34]/D locDriven=> SLICE_X23Y239
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[44]/Q locDriver=> SLICE_X23Y281
delay=> 926
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[13][ppn][14]/D locDriven=> SLICE_X21Y239
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[24]/Q locDriver=> SLICE_X22Y280
delay=> 636
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[13][ppn][37]/D locDriven=> SLICE_X24Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[47]/Q locDriver=> SLICE_X23Y283
delay=> 1017
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[14][ppn][17]/D locDriven=> SLICE_X21Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[27]/Q locDriver=> SLICE_X22Y280
delay=> 520
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[14][ppn][3]/D locDriven=> SLICE_X26Y238
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[13]/Q locDriver=> SLICE_X22Y280
delay=> 796
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[15][ppn][1]/D locDriven=> SLICE_X22Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[11]/Q locDriver=> SLICE_X24Y278
delay=> 1317
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[15][ppn][42]/D locDriven=> SLICE_X22Y232
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[52]/Q locDriver=> SLICE_X24Y278
delay=> 1295
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[1][ppn][22]/D locDriven=> SLICE_X28Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[32]/Q locDriver=> SLICE_X23Y279
delay=> 791
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[1][ppn][5]/D locDriven=> SLICE_X31Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[15]/Q locDriver=> SLICE_X24Y264
delay=> 821
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[2][ppn][25]/D locDriven=> SLICE_X28Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[35]/Q locDriver=> SLICE_X22Y281
delay=> 950
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[2][ppn][8]/D locDriven=> SLICE_X28Y232
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[18]/Q locDriver=> SLICE_X22Y280
delay=> 990
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[3][ppn][28]/D locDriven=> SLICE_X25Y233
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[38]/Q locDriver=> SLICE_X22Y279
delay=> 801
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[3][w]/D locDriven=> SLICE_X25Y229
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[2]/Q locDriver=> SLICE_X24Y278
delay=> 943
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[4][ppn][30]/D locDriven=> SLICE_X30Y233
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[40]/Q locDriver=> SLICE_X23Y281
delay=> 976
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[5][ppn][10]/D locDriven=> SLICE_X27Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[20]/Q locDriver=> SLICE_X23Y279
delay=> 1088
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[5][ppn][33]/D locDriven=> SLICE_X25Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[43]/Q locDriver=> SLICE_X24Y281
delay=> 1171
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[6][ppn][13]/D locDriven=> SLICE_X24Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[23]/Q locDriver=> SLICE_X22Y280
delay=> 796
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[6][ppn][36]/D locDriven=> SLICE_X27Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[46]/Q locDriver=> SLICE_X24Y281
delay=> 788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[7][ppn][16]/D locDriven=> SLICE_X24Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[26]/Q locDriver=> SLICE_X22Y281
delay=> 931
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[7][ppn][39]/D locDriven=> SLICE_X24Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[49]/Q locDriver=> SLICE_X24Y278
delay=> 1032
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[8][ppn][19]/D locDriven=> SLICE_X26Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[29]/Q locDriver=> SLICE_X22Y280
delay=> 885
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[8][ppn][41]/D locDriven=> SLICE_X29Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[51]/Q locDriver=> SLICE_X23Y279
delay=> 762
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[9][ppn][21]/D locDriven=> SLICE_X23Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[31]/Q locDriver=> SLICE_X21Y280
delay=> 744
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[9][ppn][4]/D locDriven=> SLICE_X23Y238
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[14]/Q locDriver=> SLICE_X22Y279
delay=> 860
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_1G_q_i_1__0/I5 locDriven=> SLICE_X32Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_1G_q_i_7__0/O locDriver=> SLICE_X32Y224
delay=> 50
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_1G_q_i_5__0/I5 locDriven=> SLICE_X31Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_1G_q_i_18__0/O locDriver=> SLICE_X32Y221
delay=> 145
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_2M_q_i_27__0/I3 locDriven=> SLICE_X28Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[12]_i_21__2/O locDriver=> SLICE_X27Y224
delay=> 253
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_is_2M_q_i_47__0/I4 locDriven=> SLICE_X29Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[9]_i_6__2/O locDriver=> SLICE_X30Y225
delay=> 150
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[d]_i_14__0/I4 locDriven=> SLICE_X26Y229
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[7]_i_3__2/O locDriver=> SLICE_X28Y227
delay=> 357
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][10]_i_11__0/I1 locDriven=> SLICE_X26Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[12]_i_3__1/O locDriver=> SLICE_X24Y224
delay=> 652
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][11]_i_8__0/I1 locDriven=> SLICE_X25Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[10]_i_2__2/O locDriver=> SLICE_X32Y224
delay=> 492
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][13]_i_4__0/I0 locDriven=> SLICE_X21Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][41]_i_2__0/O locDriver=> SLICE_X26Y227
delay=> 771
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][15]_i_1__0/I3 locDriven=> SLICE_X21Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][41]_i_2__0/O locDriver=> SLICE_X26Y227
delay=> 777
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][17]_i_13__0/I2 locDriven=> SLICE_X26Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[2][ppn][17]/Q locDriver=> SLICE_X27Y231
delay=> 191
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][19]_i_10__0/I1 locDriven=> SLICE_X27Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[11]_i_2__2/O locDriver=> SLICE_X24Y225
delay=> 458
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][1]_i_7__0/I0 locDriven=> SLICE_X19Y232
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[11]_i_2__2/O locDriver=> SLICE_X24Y225
delay=> 440
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][21]_i_2__0/I5 locDriven=> SLICE_X22Y235
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][21]_i_9__0/O locDriver=> SLICE_X22Y236
delay=> 216
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][23]_i_1__0/I3 locDriven=> SLICE_X21Y238
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][23]_i_3__0/O locDriver=> SLICE_X27Y236
delay=> 332
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][25]_i_13__0/I2 locDriven=> SLICE_X28Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[0][ppn][25]/Q locDriver=> SLICE_X30Y234
delay=> 284
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][27]_i_10__0/I1 locDriven=> SLICE_X26Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[6][ppn][27]/Q locDriver=> SLICE_X26Y234
delay=> 48
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][28]_i_7__0/I0 locDriven=> SLICE_X24Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[11]_i_3__2/O locDriver=> SLICE_X25Y229
delay=> 362
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][2]_i_3__0/I0 locDriven=> SLICE_X20Y235
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[13]_i_3__2/O locDriver=> SLICE_X21Y228
delay=> 407
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][31]_i_1__0/I1 locDriven=> SLICE_X19Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][31]_i_2__0/O locDriver=> SLICE_X22Y235
delay=> 148
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][33]_i_11__0/I4 locDriven=> SLICE_X26Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][43]_i_16__0/O locDriver=> SLICE_X29Y230
delay=> 449
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][35]_i_10__0/I1 locDriven=> SLICE_X23Y235
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[11]_i_7__2/O locDriver=> SLICE_X24Y224
delay=> 421
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][36]_i_7__0/I1 locDriven=> SLICE_X26Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[11]_i_2__2/O locDriver=> SLICE_X24Y225
delay=> 633
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][38]_i_2__0/I2 locDriven=> SLICE_X23Y233
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][38]_i_5__0/O locDriver=> SLICE_X24Y231
delay=> 217
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][3]_i_1__0/I4 locDriven=> SLICE_X26Y238
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][3]_i_4__0/O locDriver=> SLICE_X26Y238
delay=> 152
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][41]_i_12__0/I3 locDriven=> SLICE_X27Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[14][vpn0][5]/Q locDriver=> SLICE_X27Y227
delay=> 51
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][41]_i_8__0/I2 locDriven=> SLICE_X27Y229
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/dtlb_pte_q[ppn][41]_i_24__0/O locDriver=> SLICE_X27Y228
delay=> 121
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][43]_i_4__0/I1 locDriven=> SLICE_X23Y239
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[12]_i_3__1/O locDriver=> SLICE_X24Y224
delay=> 629
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][5]_i_2__0/I2 locDriven=> SLICE_X27Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][5]_i_8__0/O locDriver=> SLICE_X28Y234
delay=> 258
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][7]_i_13__0/I4 locDriven=> SLICE_X26Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[8]_i_3__2/O locDriver=> SLICE_X29Y227
delay=> 377
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[ppn][9]_i_11__0/I1 locDriven=> SLICE_X24Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[12]_i_3__1/O locDriver=> SLICE_X24Y224
delay=> 577
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/dtlb_pte_q[u]_i_8__0/I1 locDriven=> SLICE_X28Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/content_q_reg[5][u]/Q locDriver=> SLICE_X28Y228
delay=> 49
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][be][7]_i_1__0/I0 locDriven=> SLICE_X17Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/read_pointer_q_i_3__0/O locDriver=> SLICE_X19Y222
delay=> 330
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][vaddr][31]_i_1__0/I0 locDriven=> SLICE_X25Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/read_pointer_q_i_3__0/O locDriver=> SLICE_X19Y222
delay=> 382
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/mem_q[0][vaddr][54]_i_1__0/I0 locDriven=> SLICE_X25Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/read_pointer_q_i_3__0/O locDriver=> SLICE_X19Y222
delay=> 475
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[10]_i_13__2/I1 locDriven=> SLICE_X31Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[33]_i_1__0/O locDriver=> SLICE_X26Y221
delay=> 365
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[10]_i_32__2/I3 locDriven=> SLICE_X31Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[6][vpn1][2]/Q locDriver=> SLICE_X31Y222
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[11]_i_24__2/I1 locDriven=> SLICE_X28Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[9][asid][0]/Q locDriver=> SLICE_X28Y221
delay=> 204
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[12]_i_13__2/I0 locDriven=> SLICE_X28Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[10][vpn2][6]/Q locDriver=> SLICE_X27Y221
delay=> 93
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[12]_i_34__0/I2 locDriven=> SLICE_X26Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[14]_i_1__0/O locDriver=> SLICE_X25Y224
delay=> 110
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[13]_i_26__2/I1 locDriven=> SLICE_X24Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[15]_i_1__0/O locDriver=> SLICE_X25Y223
delay=> 370
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[14]_i_14__2/I2 locDriven=> SLICE_X27Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[26]_i_1__0/O locDriver=> SLICE_X25Y223
delay=> 208
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[7]_i_12__2/I2 locDriven=> SLICE_X32Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[7]_i_29__2/O locDriver=> SLICE_X30Y224
delay=> 164
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[7]_i_3__2/I2 locDriven=> SLICE_X28Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[7]_i_11__2/O locDriver=> SLICE_X32Y226
delay=> 259
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[8]_i_25__2/I1 locDriven=> SLICE_X31Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[35]_i_1__0/O locDriver=> SLICE_X26Y220
delay=> 392
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[9]_i_19__2/I5 locDriven=> SLICE_X30Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[4][vpn0][5]/Q locDriver=> SLICE_X32Y228
delay=> 200
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[9]_i_7__2/I1 locDriven=> SLICE_X30Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/plru_tree_q[9]_i_23__2/O locDriver=> SLICE_X30Y224
delay=> 48
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[0][valid]_i_1__2/I0 locDriven=> SLICE_X29Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[0][asid][0]_i_1__2/O locDriver=> SLICE_X27Y229
delay=> 657
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[4][valid]_i_1__2/I0 locDriven=> SLICE_X29Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[4][asid][0]_i_1__2/O locDriver=> SLICE_X25Y228
delay=> 646
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[0][vpn0][7]/CE locDriven=> SLICE_X31Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[0][asid][0]_i_1__2/O locDriver=> SLICE_X27Y229
delay=> 326
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[10][vpn0][1]/CE locDriven=> SLICE_X26Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[10][asid][0]_i_1__2/O locDriver=> SLICE_X24Y230
delay=> 852
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[10][vpn2][8]/CE locDriven=> SLICE_X27Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[10][asid][0]_i_1__2/O locDriver=> SLICE_X24Y230
delay=> 426
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[11][vpn2][2]/CE locDriven=> SLICE_X28Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[11][asid][0]_i_1__2/O locDriver=> SLICE_X24Y230
delay=> 480
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[12][vpn1][5]/CE locDriven=> SLICE_X27Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[12][is_1G]_i_1__2/O locDriver=> SLICE_X22Y229
delay=> 611
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[13][vpn0][8]/CE locDriven=> SLICE_X27Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[13][vpn0][8]_i_1__2/O locDriver=> SLICE_X23Y230
delay=> 466
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[14][vpn0][2]/CE locDriven=> SLICE_X26Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[14][vpn0][8]_i_1__2/O locDriver=> SLICE_X23Y230
delay=> 357
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][asid][0]/CE locDriven=> SLICE_X27Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[15][vpn0][8]_i_1__2/O locDriver=> SLICE_X23Y230
delay=> 432
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[15][vpn2][3]/CE locDriven=> SLICE_X27Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[15][vpn0][8]_i_1__2/O locDriver=> SLICE_X23Y230
delay=> 701
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[1][vpn1][6]/CE locDriven=> SLICE_X32Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[1][vpn0][8]_i_1__2/O locDriver=> SLICE_X25Y228
delay=> 359
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[2][vpn1][0]/CE locDriven=> SLICE_X29Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[2][asid][0]_i_1__2/O locDriver=> SLICE_X27Y229
delay=> 314
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[3][vpn0][3]/CE locDriven=> SLICE_X28Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[3][vpn2][8]_i_1__2/O locDriver=> SLICE_X27Y229
delay=> 408
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[4][is_1G]/CE locDriven=> SLICE_X29Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[4][asid][0]_i_1__2/O locDriver=> SLICE_X25Y228
delay=> 525
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[4][vpn2][4]/CE locDriven=> SLICE_X29Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[4][asid][0]_i_1__2/O locDriver=> SLICE_X25Y228
delay=> 525
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[5][vpn1][7]/CE locDriven=> SLICE_X30Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[5][asid][0]_i_1__2/O locDriver=> SLICE_X25Y228
delay=> 500
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[6][vpn1][1]/CE locDriven=> SLICE_X29Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[6][vpn2][8]_i_1__2/O locDriver=> SLICE_X25Y228
delay=> 308
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[7][vpn0][4]/CE locDriven=> SLICE_X30Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[7][vpn2][8]_i_1__2/O locDriver=> SLICE_X25Y228
delay=> 471
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[8][is_2M]/CE locDriven=> SLICE_X27Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[8][asid][0]_i_1__2/O locDriver=> SLICE_X23Y229
delay=> 587
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[8][vpn2][5]/CE locDriven=> SLICE_X28Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[8][asid][0]_i_1__2/O locDriver=> SLICE_X23Y229
delay=> 568
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[9][vpn1][8]/CE locDriven=> SLICE_X26Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q[9][asid][0]_i_1__2/O locDriver=> SLICE_X23Y229
delay=> 346
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/Mem_DP_reg_i_43__12/I1 locDriven=> SLICE_X33Y238
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[43]_i_2__0/O locDriver=> SLICE_X30Y235
delay=> 296
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/Mem_DP_reg_i_64__12/I1 locDriven=> SLICE_X33Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[20]_i_2__0/O locDriver=> SLICE_X35Y231
delay=> 263
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/Mem_DP_reg_i_84__1/I1 locDriven=> SLICE_X34Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[8]_i_2__0/O locDriver=> SLICE_X37Y237
delay=> 189
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[10]_i_11__0/I0 locDriven=> SLICE_X39Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[11]_i_3__1/O locDriver=> SLICE_X38Y233
delay=> 204
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[11]_i_19__0/I2 locDriven=> SLICE_X44Y232
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_3__1/O locDriver=> SLICE_X39Y229
delay=> 299
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[12]_i_9__0/I1 locDriven=> SLICE_X38Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_10__1/O locDriver=> SLICE_X38Y229
delay=> 238
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[14]_i_17__0/I0 locDriven=> SLICE_X43Y232
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[7]_i_3__1/O locDriver=> SLICE_X39Y229
delay=> 322
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[15]_i_6__0/I2 locDriven=> SLICE_X34Y233
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[14][ppn][15]/Q locDriver=> SLICE_X34Y233
delay=> 340
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[17]_i_14__0/I4 locDriven=> SLICE_X44Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_2__1/O locDriver=> SLICE_X37Y230
delay=> 339
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[18]_i_13__0/I2 locDriven=> SLICE_X45Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[7][ppn][18]/Q locDriver=> SLICE_X42Y232
delay=> 218
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[19]_i_2__0/I5 locDriven=> SLICE_X32Y233
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[31]/Q locDriver=> SLICE_X36Y220
delay=> 666
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[20]_i_12__0/I0 locDriven=> SLICE_X41Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[11]_i_9__1/O locDriver=> SLICE_X38Y229
delay=> 224
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[21]_i_18__0/I1 locDriven=> SLICE_X31Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[2][ppn][21]/Q locDriver=> SLICE_X36Y231
delay=> 343
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[22]_i_7__0/I1 locDriven=> SLICE_X38Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[12][ppn][22]/Q locDriver=> SLICE_X39Y233
delay=> 152
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[24]_i_16__0/I1 locDriven=> SLICE_X45Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[3][ppn][24]/Q locDriver=> SLICE_X44Y234
delay=> 154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[25]_i_6__0/I1 locDriven=> SLICE_X34Y232
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_10__1/O locDriver=> SLICE_X38Y229
delay=> 351
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[27]_i_15__0/I2 locDriven=> SLICE_X36Y233
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[5][ppn][27]/Q locDriver=> SLICE_X36Y238
delay=> 324
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[28]_i_4__0/I2 locDriven=> SLICE_X34Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_2__1/O locDriver=> SLICE_X37Y230
delay=> 298
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[2]_i_11__0/I4 locDriven=> SLICE_X39Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[9][ppn][2]/Q locDriver=> SLICE_X39Y230
delay=> 469
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[30]_i_19__0/I2 locDriven=> SLICE_X46Y233
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_3__1/O locDriver=> SLICE_X39Y229
delay=> 435
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[31]_i_9__0/I1 locDriven=> SLICE_X31Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_2__1/O locDriver=> SLICE_X37Y230
delay=> 289
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[33]_i_17__0/I1 locDriven=> SLICE_X37Y232
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[1][ppn][33]/Q locDriver=> SLICE_X37Y232
delay=> 44
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[34]_i_8__0/I4 locDriven=> SLICE_X42Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[34]_i_12__0/O locDriver=> SLICE_X45Y233
delay=> 227
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[36]_i_16__0/I2 locDriven=> SLICE_X41Y233
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_2__1/O locDriver=> SLICE_X39Y229
delay=> 253
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[37]_i_6__0/I0 locDriven=> SLICE_X32Y235
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[14]_i_4__1/O locDriver=> SLICE_X33Y234
delay=> 202
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[39]_i_14__0/I5 locDriven=> SLICE_X37Y233
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[39]_i_19__0/O locDriver=> SLICE_X37Y233
delay=> 82
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[3]_i_3__0/I3 locDriven=> SLICE_X35Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[3]_i_7__0/O locDriver=> SLICE_X35Y230
delay=> 80
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[41]_i_11__0/I1 locDriven=> SLICE_X41Y235
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[11]_i_2__1/O locDriver=> SLICE_X31Y229
delay=> 453
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[42]_i_1__0/I0 locDriven=> SLICE_X34Y238
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[42]_i_2__0/O locDriver=> SLICE_X36Y236
delay=> 279
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[43]_i_9__0/I0 locDriven=> SLICE_X35Y234
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_3__2/O locDriver=> SLICE_X31Y232
delay=> 227
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[6]_i_25__0/I1 locDriven=> SLICE_X40Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[10]_i_2__1/O locDriver=> SLICE_X38Y229
delay=> 300
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[6]_i_43__0/I1 locDriven=> SLICE_X43Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/plru_tree_q[8]_i_12__1/O locDriver=> SLICE_X37Y227
delay=> 317
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[9]_i_12__0/I1 locDriven=> SLICE_X40Y229
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[9]_i_14__0/O locDriver=> SLICE_X42Y228
delay=> 280
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[0][ppn][18]/CLR locDriven=> SLICE_X42Y231
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 982
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[0][ppn][40]/CLR locDriven=> SLICE_X38Y232
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 964
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[10][ppn][22]/CLR locDriven=> SLICE_X39Y236
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 966
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[10][ppn][5]/CLR locDriven=> SLICE_X40Y234
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 986
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[11][ppn][27]/CLR locDriven=> SLICE_X36Y234
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 985
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[11][u]/CLR locDriven=> SLICE_X34Y232
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 989
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[12][ppn][31]/CLR locDriven=> SLICE_X37Y235
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 988
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[13][ppn][13]/CLR locDriven=> SLICE_X34Y232
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 979
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[13][ppn][36]/CLR locDriven=> SLICE_X37Y236
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 980
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[14][ppn][18]/CLR locDriven=> SLICE_X35Y234
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 982
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[14][ppn][40]/CLR locDriven=> SLICE_X31Y235
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 985
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[15][ppn][22]/CLR locDriven=> SLICE_X36Y235
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 995
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[15][ppn][5]/CLR locDriven=> SLICE_X35Y237
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 983
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[1][ppn][27]/CLR locDriven=> SLICE_X37Y232
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 997
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[1][u]/CLR locDriven=> SLICE_X30Y231
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 988
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[2][ppn][31]/CLR locDriven=> SLICE_X38Y233
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 973
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[3][ppn][13]/CLR locDriven=> SLICE_X46Y232
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 944
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[3][ppn][36]/CLR locDriven=> SLICE_X43Y234
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 968
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[4][ppn][18]/CLR locDriven=> SLICE_X42Y231
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 973
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[4][ppn][40]/CLR locDriven=> SLICE_X38Y232
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 964
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[5][ppn][22]/CLR locDriven=> SLICE_X42Y234
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 983
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[5][ppn][5]/CLR locDriven=> SLICE_X41Y234
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 981
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[6][ppn][27]/CLR locDriven=> SLICE_X37Y233
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 980
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[6][u]/CLR locDriven=> SLICE_X36Y232
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 985
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[7][ppn][31]/CLR locDriven=> SLICE_X38Y234
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 965
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[8][ppn][13]/CLR locDriven=> SLICE_X40Y233
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 986
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[8][ppn][36]/CLR locDriven=> SLICE_X39Y235
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 976
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[9][ppn][18]/CLR locDriven=> SLICE_X40Y231
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 976
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[9][ppn][40]/CLR locDriven=> SLICE_X37Y235
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 997
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_106__0/I0 locDriven=> SLICE_X43Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[11]_i_4__1/O locDriver=> SLICE_X41Y224
delay=> 243
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_123__0/I2 locDriven=> SLICE_X45Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[0][ppn][7]/Q locDriver=> SLICE_X42Y231
delay=> 199
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_14__0/I1 locDriven=> SLICE_X32Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[42]_i_2__0/O locDriver=> SLICE_X36Y236
delay=> 173
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_39__0/I0 locDriven=> SLICE_X34Y229
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[14]_i_15__1/O locDriver=> SLICE_X33Y227
delay=> 186
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_66__0/I1 locDriven=> SLICE_X36Y232
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[10]_i_2__1/O locDriver=> SLICE_X38Y229
delay=> 370
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/icache_ex_valid_q_i_88__0/I2 locDriven=> SLICE_X40Y233
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/content_q_reg[7][ppn][7]/Q locDriver=> SLICE_X40Y233
delay=> 156
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[10]_i_1__1/I2 locDriven=> SLICE_X41Y229
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/plru_tree_q[14]_i_3__2/O locDriver=> SLICE_X32Y230
delay=> 457
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[11]_i_11__1/I4 locDriven=> SLICE_X44Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[23]/Q locDriver=> SLICE_X38Y220
delay=> 475
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[11]_i_29__1/I0 locDriven=> SLICE_X40Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[8][vpn1][0]/Q locDriver=> SLICE_X40Y228
delay=> 218
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_15__1/I3 locDriven=> SLICE_X36Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[asid][0]/Q locDriver=> SLICE_X28Y220
delay=> 608
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_4__1/I3 locDriven=> SLICE_X35Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[12]_i_14__1/O locDriver=> SLICE_X35Y228
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[13]_i_22__1/I1 locDriven=> SLICE_X34Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[13]_i_30__1/O locDriver=> SLICE_X34Y226
delay=> 101
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[14]_i_12__1/I0 locDriven=> SLICE_X33Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[15][vpn1][0]/Q locDriver=> SLICE_X33Y228
delay=> 48
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[14]_i_2__2/I4 locDriven=> SLICE_X30Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[14]_i_8__1/O locDriver=> SLICE_X33Y229
delay=> 250
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[7]_i_12__1/I2 locDriven=> SLICE_X38Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[0][vpn2][4]/Q locDriver=> SLICE_X38Y223
delay=> 51
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[7]_i_7__1/I1 locDriven=> SLICE_X39Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[24]/Q locDriver=> SLICE_X35Y222
delay=> 470
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[8]_i_28__1/I2 locDriven=> SLICE_X40Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[22]/Q locDriver=> SLICE_X36Y223
delay=> 361
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_17__1/I3 locDriven=> SLICE_X38Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[4][vpn0][4]/Q locDriver=> SLICE_X38Y225
delay=> 96
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_3__1/I2 locDriven=> SLICE_X39Y229
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/plru_tree_q[9]_i_8__1/O locDriver=> SLICE_X34Y226
delay=> 311
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[10][valid]_i_1__1/I1 locDriven=> SLICE_X36Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[asid][0]/Q locDriver=> SLICE_X28Y220
delay=> 1104
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q[5][valid]_i_1__1/I1 locDriven=> SLICE_X34Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/satp_q_reg[asid][0]/Q locDriver=> SLICE_X28Y220
delay=> 634
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[0][vpn1][1]/C locDriven=> SLICE_X39Y224
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1786
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[10][vpn0][4]/C locDriven=> SLICE_X32Y229
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1801
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[11][is_2M]/C locDriven=> SLICE_X36Y230
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1805
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[11][vpn2][5]/C locDriven=> SLICE_X35Y227
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1809
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[12][vpn1][8]/C locDriven=> SLICE_X34Y227
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1804
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[13][vpn1][2]/C locDriven=> SLICE_X33Y228
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1807
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[14][vpn0][5]/C locDriven=> SLICE_X34Y229
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1806
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[15][valid]/C locDriven=> SLICE_X35Y224
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1791
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[15][vpn2][6]/C locDriven=> SLICE_X35Y225
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1799
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[1][vpn2][0]/C locDriven=> SLICE_X41Y225
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1787
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[2][vpn1][3]/C locDriven=> SLICE_X38Y226
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1781
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[3][vpn0][6]/C locDriven=> SLICE_X35Y224
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[4][vpn0][0]/C locDriven=> SLICE_X38Y225
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1783
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[4][vpn2][7]/C locDriven=> SLICE_X38Y222
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1781
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[5][vpn2][1]/C locDriven=> SLICE_X37Y227
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1807
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[6][vpn1][4]/C locDriven=> SLICE_X42Y227
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[7][vpn0][7]/C locDriven=> SLICE_X36Y227
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1804
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[8][vpn0][1]/C locDriven=> SLICE_X41Y226
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[8][vpn2][8]/C locDriven=> SLICE_X39Y225
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1792
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[9][vpn2][2]/C locDriven=> SLICE_X37Y224
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1805
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[15]_i_1__0/I1 locDriven=> SLICE_X26Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[64]_i_2__0/O locDriver=> SLICE_X22Y225
delay=> 723
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[2]_i_1__0/I5 locDriven=> SLICE_X20Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/d_o[2]_i_2__0/O locDriver=> SLICE_X20Y225
delay=> 43
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[45]_i_1__0/I3 locDriven=> SLICE_X25Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[44]/Q locDriver=> SLICE_X25Y226
delay=> 49
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[60]_i_1__0/I1 locDriven=> SLICE_X31Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[64]_i_2__0/O locDriver=> SLICE_X22Y225
delay=> 1169
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[11]/D locDriven=> SLICE_X24Y278
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[11]_i_1__0/O locDriver=> SLICE_X26Y277
delay=> 325
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/data_rdata_q_reg[34]/D locDriven=> SLICE_X23Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[34]_i_1__0/O locDriver=> SLICE_X21Y278
delay=> 369
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/i___0_i_1__2/I3 locDriven=> SLICE_X32Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/state_q_reg[0]/Q locDriver=> SLICE_X20Y232
delay=> 422
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[1][sbe][ex][tval][10]_i_2__0/I1 locDriven=> SLICE_X42Y186
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[11]_i_1__0/O locDriver=> SLICE_X22Y226
delay=> 867
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[6][sbe][ex][tval][5]_i_2__0/I2 locDriven=> SLICE_X41Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][ex][tval][63]_i_5__0/O locDriver=> SLICE_X32Y183
delay=> 793
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[7][sbe][ex][tval][26]_i_2__0/I1 locDriven=> SLICE_X39Y185
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[0]_i_1__0/O locDriver=> SLICE_X20Y221
delay=> 1334
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[7][sbe][ex][tval][44]_i_2__0/I1 locDriven=> SLICE_X36Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[0]_i_1__0/O locDriver=> SLICE_X20Y221
delay=> 1416
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[7][sbe][ex][tval][62]_i_2__0/I1 locDriven=> SLICE_X39Y187
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[0]_i_1__0/O locDriver=> SLICE_X20Y221
delay=> 1548
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q[28]_i_1__0/I1 locDriven=> SLICE_X21Y229
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/state_q_reg[1]/Q locDriver=> SLICE_X19Y233
delay=> 410
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q[55]_i_3__0/I1 locDriven=> SLICE_X22Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/state_q_reg[2]/Q locDriver=> SLICE_X20Y231
delay=> 271
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q_reg[28]/CE locDriven=> SLICE_X21Y229
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q[55]_i_1__0/O locDriver=> SLICE_X22Y227
delay=> 230
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q_reg[51]/CE locDriven=> SLICE_X19Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q[55]_i_1__0/O locDriver=> SLICE_X22Y227
delay=> 494
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/state_q[2]_i_5__0/I1 locDriven=> SLICE_X22Y232
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/state_q[2]_i_8__0/O locDriver=> SLICE_X21Y231
delay=> 197
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[14]/CLR locDriven=> SLICE_X32Y224
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 978
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[37]/CLR locDriven=> SLICE_X29Y227
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 984
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/vaddr_q_reg[5]/CLR locDriven=> SLICE_X22Y227
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1000
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[140]/CLR locDriven=> SLICE_X24Y283
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1076
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[163]/CLR locDriven=> SLICE_X26Y283
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1085
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[186]/CLR locDriven=> SLICE_X25Y281
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1073
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[30]/CLR locDriven=> SLICE_X36Y188
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 983
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[53]/CLR locDriven=> SLICE_X34Y195
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 974
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[12]_i_6__0/I4 locDriven=> SLICE_X32Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/imm_q[63]_i_30__0/O locDriver=> SLICE_X30Y156
delay=> 292
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[28]_i_6__0/I2 locDriven=> SLICE_X34Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][28]_i_3__0/O locDriver=> SLICE_X28Y139
delay=> 354
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[43]_i_6__0/I0 locDriven=> SLICE_X22Y152
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[172]/Q locDriver=> SLICE_X26Y283
delay=> 1839
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/imm_q[58]_i_6__0/I4 locDriven=> SLICE_X33Y144
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/imm_q[63]_i_30__0/O locDriver=> SLICE_X30Y156
delay=> 757
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][14]_i_1__0/I3 locDriven=> SLICE_X32Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][63]_i_4__0/O locDriver=> SLICE_X30Y176
delay=> 417
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][2]_i_1__0/I1 locDriven=> SLICE_X36Y170
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][63]_i_2__0/O locDriver=> SLICE_X29Y172
delay=> 330
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][44]_i_1__0/I5 locDriven=> SLICE_X42Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][44]/Q locDriver=> SLICE_X37Y190
delay=> 635
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][5]_i_1__0/I3 locDriven=> SLICE_X31Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][bp][predict_address][63]_i_4__0/O locDriver=> SLICE_X30Y176
delay=> 213
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][ex][tval][11]_i_1__0/I0 locDriven=> SLICE_X40Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[11]/Q locDriver=> SLICE_X33Y177
delay=> 501
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][ex][tval][26]_i_1__0/I4 locDriven=> SLICE_X39Y185
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][26]_i_2__0/O locDriver=> SLICE_X39Y185
delay=> 45
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][ex][tval][41]_i_1__0/I2 locDriven=> SLICE_X35Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[42]/Q locDriver=> SLICE_X36Y193
delay=> 234
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][ex][tval][57]_i_1__0/I0 locDriven=> SLICE_X41Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[57]/Q locDriver=> SLICE_X34Y185
delay=> 570
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][13]_i_1__0/I2 locDriven=> SLICE_X28Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][result][63]_i_5__0/O locDriver=> SLICE_X30Y160
delay=> 404
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][29]_i_1__0/I0 locDriven=> SLICE_X30Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][29]_i_3__0/O locDriver=> SLICE_X24Y139
delay=> 369
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][43]_i_1__0/I4 locDriven=> SLICE_X22Y150
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][43]_i_3__0/O locDriver=> SLICE_X21Y150
delay=> 127
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][59]_i_1__0/I2 locDriven=> SLICE_X33Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][result][63]_i_5__0/O locDriver=> SLICE_X30Y160
delay=> 1168
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][14]_i_1__0/I1 locDriven=> SLICE_X31Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][bp][predict_address][63]_i_2__0/O locDriver=> SLICE_X31Y173
delay=> 117
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][29]_i_1__0/I5 locDriven=> SLICE_X37Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][29]/Q locDriver=> SLICE_X37Y197
delay=> 600
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][44]_i_1__0/I3 locDriven=> SLICE_X38Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][63]_i_4__0/O locDriver=> SLICE_X30Y175
delay=> 501
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][bp][predict_address][5]_i_1__0/I1 locDriven=> SLICE_X32Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][bp][predict_address][63]_i_2__0/O locDriver=> SLICE_X31Y173
delay=> 187
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][11]_i_1__0/I5 locDriven=> SLICE_X41Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][11]_i_3__0/O locDriver=> SLICE_X43Y190
delay=> 148
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][28]_i_1__0/I1 locDriven=> SLICE_X40Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][63]_i_4__0/O locDriver=> SLICE_X32Y181
delay=> 1048
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][43]_i_1__0/I2 locDriven=> SLICE_X43Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[44]/Q locDriver=> SLICE_X42Y192
delay=> 201
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][tval][59]_i_1__0/I4 locDriven=> SLICE_X36Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][59]_i_2__0/O locDriver=> SLICE_X35Y190
delay=> 198
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][15]_i_2__0/I3 locDriven=> SLICE_X33Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[1][sbe][result][63]_i_6__0/O locDriver=> SLICE_X27Y162
delay=> 579
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][30]_i_1__0/I1 locDriven=> SLICE_X33Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][result][63]_i_3__0/O locDriver=> SLICE_X30Y162
delay=> 1017
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][45]_i_2__0/I5 locDriven=> SLICE_X30Y146
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[174]/Q locDriver=> SLICE_X26Y283
delay=> 1390
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][60]_i_2__0/I3 locDriven=> SLICE_X23Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][result][63]_i_3__0/O locDriver=> SLICE_X30Y162
delay=> 1142
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][10]_i_1__0/I4 locDriven=> SLICE_X42Y186
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mem_q[2][sbe][ex][tval][10]_i_2__0/O locDriver=> SLICE_X42Y186
delay=> 48
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][26]_i_1__0/I2 locDriven=> SLICE_X39Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[27]/Q locDriver=> SLICE_X39Y189
delay=> 211
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][41]_i_1__0/I0 locDriven=> SLICE_X35Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[41]/Q locDriver=> SLICE_X32Y184
delay=> 557
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][ex][tval][56]_i_1__0/I4 locDriven=> SLICE_X37Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][ex][tval][56]_i_2__0/O locDriver=> SLICE_X37Y190
delay=> 123
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][13]_i_1__0/I0 locDriven=> SLICE_X25Y154
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[142]/Q locDriver=> SLICE_X24Y283
delay=> 1485
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][28]_i_1__0/I4 locDriven=> SLICE_X33Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][28]_i_3__0/O locDriver=> SLICE_X28Y139
delay=> 473
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][43]_i_1__0/I2 locDriven=> SLICE_X25Y152
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[172]/Q locDriver=> SLICE_X26Y283
delay=> 1421
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][result][59]_i_2__0/I0 locDriven=> SLICE_X34Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[188]/Q locDriver=> SLICE_X25Y280
delay=> 1425
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][cause][4]_i_1__0/I2 locDriven=> SLICE_X23Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[7][sbe][ex][cause][4]_i_2__0/O locDriver=> SLICE_X22Y148
delay=> 419
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][23]_i_1__0/I3 locDriven=> SLICE_X30Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][63]_i_4__0/O locDriver=> SLICE_X32Y180
delay=> 431
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][39]_i_1__0/I3 locDriven=> SLICE_X30Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][63]_i_4__0/O locDriver=> SLICE_X32Y180
delay=> 389
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][54]_i_1__0/I3 locDriven=> SLICE_X43Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][ex][tval][63]_i_4__0/O locDriver=> SLICE_X32Y180
delay=> 1052
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][10]_i_1__0/I2 locDriven=> SLICE_X30Y152
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][result][63]_i_4__0/O locDriver=> SLICE_X29Y161
delay=> 685
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][26]_i_1__0/I0 locDriven=> SLICE_X28Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[155]/Q locDriver=> SLICE_X23Y296
delay=> 1494
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][40]_i_1__0/I4 locDriven=> SLICE_X25Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][40]_i_3__0/O locDriver=> SLICE_X21Y151
delay=> 326
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[3][sbe][result][56]_i_2__0/I2 locDriven=> SLICE_X29Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[7][sbe][result][56]_i_4__0/O locDriver=> SLICE_X26Y136
delay=> 392
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][cause][1]_i_1__0/I0 locDriven=> SLICE_X22Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[66]_i_1__0/O locDriver=> SLICE_X21Y224
delay=> 807
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][tval][1]_i_1__0/I1 locDriven=> SLICE_X43Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][ex][tval][63]_i_3__0/O locDriver=> SLICE_X35Y188
delay=> 405
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][tval][35]_i_1__0/I1 locDriven=> SLICE_X32Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][ex][tval][63]_i_3__0/O locDriver=> SLICE_X35Y188
delay=> 244
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][tval][50]_i_1__0/I1 locDriven=> SLICE_X39Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][ex][tval][63]_i_3__0/O locDriver=> SLICE_X35Y188
delay=> 414
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][ex][tval][7]_i_1__0/I4 locDriven=> SLICE_X31Y187
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][ex][tval][7]_i_2__0/O locDriver=> SLICE_X31Y187
delay=> 45
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][21]_i_2__0/I5 locDriven=> SLICE_X28Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][result][63]_i_4__0/O locDriver=> SLICE_X29Y163
delay=> 937
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][37]_i_1__0/I3 locDriven=> SLICE_X26Y154
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][63]_i_3__0/O locDriver=> SLICE_X29Y171
delay=> 646
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][52]_i_1__0/I1 locDriven=> SLICE_X32Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][result][63]_i_5__0/O locDriver=> SLICE_X29Y147
delay=> 418
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][result][7]_i_1__0/I5 locDriven=> SLICE_X28Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][result][63]_i_5__0/O locDriver=> SLICE_X29Y147
delay=> 303
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][ex][tval][1]_i_2__0/I1 locDriven=> SLICE_X43Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][ex][tval][63]_i_4__0/O locDriver=> SLICE_X34Y184
delay=> 576
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][ex][tval][34]_i_2__0/I5 locDriven=> SLICE_X37Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][ex][tval][63]_i_5__0/O locDriver=> SLICE_X35Y186
delay=> 340
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][ex][tval][4]_i_2__0/I3 locDriven=> SLICE_X45Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[5]/Q locDriver=> SLICE_X42Y196
delay=> 300
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][ex][tval][6]_i_2__0/I1 locDriven=> SLICE_X33Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][ex][tval][63]_i_4__0/O locDriver=> SLICE_X34Y184
delay=> 434
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][result][20]_i_1__0/I5 locDriven=> SLICE_X31Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][result][20]_i_2__0/O locDriver=> SLICE_X31Y135
delay=> 170
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][result][37]_i_1__0/I1 locDriven=> SLICE_X27Y154
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][63]_i_6__0/O locDriver=> SLICE_X32Y167
delay=> 515
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][result][51]_i_1__0/I5 locDriven=> SLICE_X26Y150
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][result][63]_i_4__0/O locDriver=> SLICE_X29Y148
delay=> 349
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][result][8]_i_1__0/I3 locDriven=> SLICE_X35Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][result][8]_i_2__0/O locDriver=> SLICE_X35Y147
delay=> 78
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][18]_i_1__0/I5 locDriven=> SLICE_X38Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][ex][tval][63]_i_3__0/O locDriver=> SLICE_X35Y186
delay=> 327
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][34]_i_1__0/I0 locDriven=> SLICE_X36Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[34]/Q locDriver=> SLICE_X30Y186
delay=> 491
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][4]_i_1__0/I0 locDriven=> SLICE_X44Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[4]/Q locDriver=> SLICE_X32Y181
delay=> 425
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][ex][tval][6]_i_1__0/I3 locDriven=> SLICE_X33Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][ex][tval][63]_i_3__0/O locDriver=> SLICE_X35Y186
delay=> 189
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][result][20]_i_1__0/I5 locDriven=> SLICE_X28Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][result][63]_i_5__0/O locDriver=> SLICE_X27Y148
delay=> 462
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][result][36]_i_1__0/I3 locDriven=> SLICE_X24Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[6][sbe][result][36]_i_2__0/O locDriver=> SLICE_X24Y155
delay=> 80
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][result][51]_i_1__0/I1 locDriven=> SLICE_X22Y150
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][result][63]_i_5__0/O locDriver=> SLICE_X27Y148
delay=> 391
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][result][7]_i_1__0/I0 locDriven=> SLICE_X23Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[136]/Q locDriver=> SLICE_X23Y281
delay=> 1062
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][16]_i_1__0/I5 locDriven=> SLICE_X33Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[16]/Q locDriver=> SLICE_X34Y188
delay=> 251
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][31]_i_1__0/I3 locDriven=> SLICE_X38Y187
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/mem_q[7][sbe][ex][tval][31]_i_2__0/O locDriver=> SLICE_X38Y187
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][47]_i_1__0/I1 locDriven=> SLICE_X37Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][63]_i_6__0/O locDriver=> SLICE_X29Y183
delay=> 654
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][ex][tval][61]_i_1__0/I5 locDriven=> SLICE_X36Y196
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_5__0/O locDriver=> SLICE_X35Y186
delay=> 406
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][18]_i_1__0/I3 locDriven=> SLICE_X34Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][63]_i_6__0/O locDriver=> SLICE_X32Y167
delay=> 1094
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][33]_i_1__0/I1 locDriven=> SLICE_X34Y148
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][63]_i_6__0/O locDriver=> SLICE_X32Y167
delay=> 860
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][48]_i_1__0/I5 locDriven=> SLICE_X32Y143
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][48]_i_3__0/O locDriver=> SLICE_X32Y143
delay=> 51
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][result][63]_i_1__0/I3 locDriven=> SLICE_X33Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_5__0/O locDriver=> SLICE_X29Y148
delay=> 438
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][15]_i_2__0/I0 locDriven=> SLICE_X38Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][63]_i_4__0/O locDriver=> SLICE_X31Y185
delay=> 343
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][38]_i_2__0/I0 locDriven=> SLICE_X44Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][63]_i_4__0/O locDriver=> SLICE_X31Y185
delay=> 1281
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][60]_i_2__0/I0 locDriven=> SLICE_X30Y187
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[0][sbe][ex][tval][63]_i_4__0/O locDriver=> SLICE_X31Y185
delay=> 203
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][26]_i_3__0/I0 locDriven=> SLICE_X40Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][63]_i_5__0/O locDriver=> SLICE_X31Y185
delay=> 549
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][62]_i_2__0/I0 locDriven=> SLICE_X38Y186
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[1][sbe][ex][tval][63]_i_5__0/O locDriver=> SLICE_X31Y185
delay=> 723
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][bp][predict_address][19]_i_1__0/I4 locDriven=> SLICE_X36Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[2][sbe][bp][predict_address][63]_i_5__0/O locDriver=> SLICE_X30Y175
delay=> 326
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][bp][predict_address][34]_i_1__0/I2 locDriven=> SLICE_X37Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[2][sbe][bp][predict_address][63]_i_3__0/O locDriver=> SLICE_X32Y169
delay=> 726
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][bp][predict_address][4]_i_1__0/I0 locDriven=> SLICE_X36Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][4]_i_1__0/O locDriver=> SLICE_X31Y179
delay=> 618
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][bp][predict_address][63]_i_4__0/I4 locDriven=> SLICE_X32Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[1]/Q locDriver=> SLICE_X25Y187
delay=> 691
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][ex][tval][27]_i_3__0/I1 locDriven=> SLICE_X38Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][27]/Q locDriver=> SLICE_X44Y195
delay=> 362
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[2][sbe][ex][tval][55]_i_3__0/I1 locDriven=> SLICE_X30Y188
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[56]_i_1__0/O locDriver=> SLICE_X30Y215
delay=> 661
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][15]_i_1__0/I1 locDriven=> SLICE_X35Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][63]_i_5__0/O locDriver=> SLICE_X29Y158
delay=> 415
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][2]_i_1__0/I5 locDriven=> SLICE_X36Y170
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][2]/Q locDriver=> SLICE_X38Y201
delay=> 842
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][45]_i_1__0/I3 locDriven=> SLICE_X36Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][63]_i_3__0/O locDriver=> SLICE_X31Y175
delay=> 284
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][bp][predict_address][60]_i_1__0/I1 locDriven=> SLICE_X37Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][63]_i_5__0/O locDriver=> SLICE_X29Y158
delay=> 478
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][ex][tval][27]_i_3__0/I1 locDriven=> SLICE_X38Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][27]/Q locDriver=> SLICE_X44Y195
delay=> 417
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[3][sbe][ex][tval][60]_i_3__0/I1 locDriven=> SLICE_X30Y188
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[61]_i_1__0/O locDriver=> SLICE_X30Y216
delay=> 411
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][18]_i_1__0/I2 locDriven=> SLICE_X39Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[4][sbe][bp][predict_address][63]_i_3__0/O locDriver=> SLICE_X32Y169
delay=> 324
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][33]_i_1__0/I0 locDriven=> SLICE_X34Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][33]_i_1__0/O locDriver=> SLICE_X32Y180
delay=> 345
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][48]_i_1__0/I4 locDriven=> SLICE_X31Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[4][sbe][bp][predict_address][63]_i_5__0/O locDriver=> SLICE_X31Y170
delay=> 304
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][bp][predict_address][63]_i_1__0/I2 locDriven=> SLICE_X36Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[4][sbe][bp][predict_address][63]_i_3__0/O locDriver=> SLICE_X32Y169
delay=> 693
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][ex][tval][27]_i_2__0/I0 locDriven=> SLICE_X35Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][ex][tval][63]_i_5__0/O locDriver=> SLICE_X32Y184
delay=> 793
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][ex][tval][53]_i_2__0/I0 locDriven=> SLICE_X28Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[4][sbe][ex][tval][63]_i_5__0/O locDriver=> SLICE_X32Y184
delay=> 509
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][12]_i_1__0/I5 locDriven=> SLICE_X39Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][12]/Q locDriver=> SLICE_X38Y200
delay=> 758
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][28]_i_1__0/I3 locDriven=> SLICE_X41Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][63]_i_4__0/O locDriver=> SLICE_X32Y176
delay=> 783
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][43]_i_1__0/I1 locDriven=> SLICE_X31Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][bp][predict_address][63]_i_2__0/O locDriver=> SLICE_X33Y171
delay=> 182
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[5][sbe][bp][predict_address][58]_i_1__0/I5 locDriven=> SLICE_X42Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][58]/Q locDriver=> SLICE_X37Y183
delay=> 432
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][12]_i_1__0/I4 locDriven=> SLICE_X38Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][bp][predict_address][63]_i_5__0/O locDriver=> SLICE_X32Y170
delay=> 1290
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][28]_i_1__0/I2 locDriven=> SLICE_X37Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[6][sbe][bp][predict_address][63]_i_3__0/O locDriver=> SLICE_X33Y169
delay=> 590
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][43]_i_1__0/I0 locDriven=> SLICE_X36Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][43]_i_1__0/O locDriver=> SLICE_X35Y181
delay=> 242
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][bp][predict_address][58]_i_1__0/I4 locDriven=> SLICE_X38Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][bp][predict_address][63]_i_5__0/O locDriver=> SLICE_X32Y170
delay=> 404
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][ex][tval][16]_i_3__0/I1 locDriven=> SLICE_X33Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[17]_i_1__0/O locDriver=> SLICE_X26Y222
delay=> 721
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[6][sbe][ex][tval][53]_i_2__0/I1 locDriven=> SLICE_X32Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/d_o[54]_i_1__0/O locDriver=> SLICE_X29Y217
delay=> 544
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[7][sbe][bp][predict_address][17]_i_1__0/I2 locDriven=> SLICE_X30Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][bp][predict_address][63]_i_3__0/O locDriver=> SLICE_X32Y169
delay=> 449
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[7][sbe][bp][predict_address][32]_i_1__0/I0 locDriven=> SLICE_X37Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][32]_i_1__0/O locDriver=> SLICE_X37Y180
delay=> 230
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[7][sbe][bp][predict_address][47]_i_1__0/I4 locDriven=> SLICE_X39Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[7][sbe][bp][predict_address][63]_i_5__0/O locDriver=> SLICE_X30Y171
delay=> 430
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/mem_q[7][sbe][bp][predict_address][62]_i_1__0/I2 locDriven=> SLICE_X36Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][bp][predict_address][63]_i_3__0/O locDriver=> SLICE_X32Y169
delay=> 1030
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_be_q_reg[6]/CE locDriven=> SLICE_X16Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[30]/CE locDriven=> SLICE_X16Y242
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[53]/CE locDriven=> SLICE_X16Y241
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/cnt_q[14]_i_2__0/I1 locDriven=> SLICE_X20Y327
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/cnt_q[14]_i_4__0/O locDriver=> SLICE_X20Y327
delay=> 47
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q[0][data][52]_i_4__0/I1 locDriven=> SLICE_X16Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][size][1]/Q locDriver=> SLICE_X18Y253
delay=> 603
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][data][1]/CE locDriven=> SLICE_X15Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q[0][op][3]_i_1__0/O locDriver=> SLICE_X17Y236
delay=> 640
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][data][42]/CE locDriven=> SLICE_X15Y269
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q[0][op][3]_i_1__0/O locDriver=> SLICE_X17Y236
delay=> 858
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][data][7]/CE locDriven=> SLICE_X15Y269
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q[0][op][3]_i_1__0/O locDriver=> SLICE_X17Y236
delay=> 860
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][paddr][26]/CE locDriven=> SLICE_X17Y254
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q[0][op][3]_i_1__0/O locDriver=> SLICE_X17Y236
delay=> 361
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/status_cnt_q[1]_i_1__8/I5 locDriven=> SLICE_X18Y235
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q[0][op][3]_i_1__0/O locDriver=> SLICE_X17Y236
delay=> 220
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][0]_i_2__0/I0 locDriven=> SLICE_X12Y270
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[1][valid]_i_3__0/O locDriver=> SLICE_X15Y234
delay=> 1706
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][1]_i_2__0/I1 locDriven=> SLICE_X12Y272
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][data][1]/Q locDriver=> SLICE_X12Y272
delay=> 50
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][2]_i_2__0/I2 locDriven=> SLICE_X12Y273
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[0][valid]_i_3__0/O locDriver=> SLICE_X15Y233
delay=> 1549
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][3]_i_2__0/I3 locDriven=> SLICE_X11Y273
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][data][3]/Q locDriver=> SLICE_X11Y271
delay=> 176
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][50]_i_1__0/I0 locDriven=> SLICE_X12Y272
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][50]/Q locDriver=> SLICE_X12Y271
delay=> 92
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][60]_i_1__0/I1 locDriven=> SLICE_X11Y273
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[2][valid]_i_3__0/O locDriver=> SLICE_X14Y233
delay=> 1612
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][valid]_i_2__0/I1 locDriven=> SLICE_X17Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_read_pointer_q[1]_i_4__0/O locDriver=> SLICE_X14Y262
delay=> 628
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][19]_i_1__0/I3 locDriven=> SLICE_X12Y254
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[3][valid]_i_3__0/O locDriver=> SLICE_X15Y232
delay=> 677
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][30]_i_1__0/I4 locDriven=> SLICE_X11Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][30]_i_2__0/O locDriver=> SLICE_X12Y255
delay=> 279
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][40]_i_2__0/I0 locDriven=> SLICE_X12Y252
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[1][valid]_i_3__0/O locDriver=> SLICE_X15Y234
delay=> 695
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][50]_i_2__0/I1 locDriven=> SLICE_X10Y251
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][address][50]/Q locDriver=> SLICE_X11Y253
delay=> 197
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][valid]_i_1__0/I4 locDriven=> SLICE_X16Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][valid]_i_2__0/O locDriver=> SLICE_X16Y232
delay=> 92
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][address][33]/CLR locDriven=> SLICE_X12Y258
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1143
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][address][5]/CLR locDriven=> SLICE_X15Y229
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1038
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][data][20]/CLR locDriven=> SLICE_X14Y277
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1138
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][data][43]/CLR locDriven=> SLICE_X14Y278
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1123
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][data][8]/CLR locDriven=> SLICE_X11Y274
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1131
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][address][32]/CLR locDriven=> SLICE_X11Y257
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1139
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][address][55]/CLR locDriven=> SLICE_X11Y259
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1137
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][data][1]/CLR locDriven=> SLICE_X13Y273
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1113
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][data][42]/CLR locDriven=> SLICE_X10Y274
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1161
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][data][7]/CLR locDriven=> SLICE_X12Y275
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1128
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][31]/CLR locDriven=> SLICE_X11Y254
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1141
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][54]/CLR locDriven=> SLICE_X11Y260
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1136
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][data][19]/CLR locDriven=> SLICE_X15Y275
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1138
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][data][41]/CLR locDriven=> SLICE_X13Y277
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1119
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][data][6]/CLR locDriven=> SLICE_X16Y274
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1130
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][address][30]/CLR locDriven=> SLICE_X12Y258
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1133
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][address][53]/CLR locDriven=> SLICE_X12Y259
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1132
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][data][18]/CLR locDriven=> SLICE_X9Y276
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1146
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][data][40]/CLR locDriven=> SLICE_X17Y274
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1123
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][data][63]/CLR locDriven=> SLICE_X14Y270
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1119
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/nc_pending_q_i_16__0/I0 locDriven=> SLICE_X1Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][46]_i_1__0/O locDriver=> SLICE_X10Y259
delay=> 337
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/nc_pending_q_i_9__0/I0 locDriven=> SLICE_X1Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][46]_i_1__0/O locDriver=> SLICE_X10Y259
delay=> 337
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/read_pointer_q_i_2__0/I4 locDriven=> SLICE_X19Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_is_store_q_i_2__0/O locDriver=> SLICE_X21Y227
delay=> 109
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][address][21]/C locDriven=> SLICE_X17Y254
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1849
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][address][45]/C locDriven=> SLICE_X14Y255
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1848
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][data][0]/C locDriven=> SLICE_X13Y270
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1821
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][data][32]/C locDriven=> SLICE_X13Y269
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1822
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][data][55]/C locDriven=> SLICE_X13Y271
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1823
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][address][20]/C locDriven=> SLICE_X14Y253
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1851
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][address][44]/C locDriven=> SLICE_X14Y255
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1850
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][be][7]/C locDriven=> SLICE_X13Y250
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1834
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][data][31]/C locDriven=> SLICE_X14Y273
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1834
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[1][data][54]/C locDriven=> SLICE_X14Y272
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1833
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][address][19]/C locDriven=> SLICE_X11Y251
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1855
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][address][43]/C locDriven=> SLICE_X17Y253
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1826
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][be][6]/C locDriven=> SLICE_X10Y273
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1849
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][30]/C locDriven=> SLICE_X15Y273
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1836
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][53]/C locDriven=> SLICE_X16Y274
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1832
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][address][18]/C locDriven=> SLICE_X13Y252
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1839
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][address][42]/C locDriven=> SLICE_X14Y254
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1840
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][be][5]/C locDriven=> SLICE_X12Y246
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1845
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][data][2]/C locDriven=> SLICE_X12Y273
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1833
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][data][52]/C locDriven=> SLICE_X11Y276
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1841
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_status_cnt_q_reg[0]/CLR locDriven=> SLICE_X17Y232
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1026
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][dirty][7]_i_2__0/I1 locDriven=> SLICE_X12Y275
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][be][7]/Q locDriver=> SLICE_X12Y275
delay=> 489
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][23]_i_1__0/I5 locDriven=> SLICE_X11Y255
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][address][26]/Q locDriver=> SLICE_X12Y253
delay=> 149
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][39]_i_1__0/I3 locDriven=> SLICE_X9Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_read_pointer_q_reg[1]/Q locDriver=> SLICE_X13Y242
delay=> 825
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][6]_i_1__0/I1 locDriven=> SLICE_X15Y230
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][address][9]/Q locDriver=> SLICE_X17Y229
delay=> 146
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[7][data][20]_i_1__0/I5 locDriven=> SLICE_X14Y276
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][data][20]/Q locDriver=> SLICE_X14Y276
delay=> 45
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[7][data][36]_i_1__0/I3 locDriven=> SLICE_X13Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_read_pointer_q_reg[1]/Q locDriver=> SLICE_X13Y242
delay=> 530
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[7][data][51]_i_1__0/I1 locDriven=> SLICE_X14Y275
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[3][data][51]/Q locDriver=> SLICE_X15Y275
delay=> 293
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[7][data][8]_i_1__0/I5 locDriven=> SLICE_X12Y275
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[1][data][8]/Q locDriver=> SLICE_X11Y274
delay=> 415
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/amo_op_q[3]_i_1__0/I1 locDriven=> SLICE_X17Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/amo_op_q[3]_i_3__0/O locDriver=> SLICE_X18Y224
delay=> 716
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/dtlb_is_2M_q_i_24__0/I3 locDriven=> SLICE_X26Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_dtlb/tags_q_reg[13][vpn2][1]/Q locDriver=> SLICE_X26Y225
delay=> 463
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[13]_i_1__0/I4 locDriven=> SLICE_X24Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[13]_i_2__0/O locDriver=> SLICE_X24Y219
delay=> 45
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[24]_i_1__0/I1 locDriven=> SLICE_X26Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[38]_i_2__0/O locDriver=> SLICE_X23Y224
delay=> 307
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[34]_i_2__0/I1 locDriven=> SLICE_X24Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/read_pointer_q_reg/Q locDriver=> SLICE_X19Y223
delay=> 602
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[51]_i_1__0/I0 locDriven=> SLICE_X32Y218
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[63]_i_4__0/O locDriver=> SLICE_X24Y223
delay=> 632
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][be][0]/C locDriven=> SLICE_X16Y225
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1844
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][25]/C locDriven=> SLICE_X17Y211
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1831
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][48]/C locDriven=> SLICE_X18Y215
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1824
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][operator][0]/C locDriven=> SLICE_X18Y224
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1830
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][vaddr][23]/C locDriven=> SLICE_X24Y222
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1805
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][vaddr][46]/C locDriven=> SLICE_X25Y216
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1798
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][be][0]/C locDriven=> SLICE_X18Y225
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1825
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][25]/C locDriven=> SLICE_X15Y211
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1827
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][48]/C locDriven=> SLICE_X18Y215
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1824
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][operator][0]/C locDriven=> SLICE_X18Y224
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1833
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][vaddr][23]/C locDriven=> SLICE_X25Y222
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1804
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][vaddr][46]/C locDriven=> SLICE_X27Y219
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1789
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[cause][1]_i_1__0/I0 locDriven=> SLICE_X20Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[valid]_i_2__0/O locDriver=> SLICE_X20Y229
delay=> 188
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[tval][19]_i_1__0/I0 locDriven=> SLICE_X25Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[valid]_i_2__0/O locDriver=> SLICE_X20Y229
delay=> 967
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[tval][27]_i_2__0/I2 locDriven=> SLICE_X23Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/read_pointer_q_reg/Q locDriver=> SLICE_X19Y223
delay=> 499
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[tval][36]_i_1__0/I3 locDriven=> SLICE_X27Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[63]_i_5__0/O locDriver=> SLICE_X23Y224
delay=> 590
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[tval][51]_i_1__0/I0 locDriven=> SLICE_X30Y218
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[valid]_i_2__0/O locDriver=> SLICE_X20Y229
delay=> 1008
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/misaligned_ex_q[valid]_i_1__0/I4 locDriven=> SLICE_X21Y226
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_req_q_i_1__0/O locDriver=> SLICE_X21Y228
delay=> 136
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/plru_tree_q[13]_i_14__2/I2 locDriven=> SLICE_X26Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[36]_i_1__0/O locDriver=> SLICE_X27Y221
delay=> 430
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/plru_tree_q[9]_i_15__2/I0 locDriven=> SLICE_X29Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[37]_i_1__0/O locDriver=> SLICE_X26Y221
delay=> 221
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[11]_i_1__0/I0 locDriven=> SLICE_X15Y240
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[11]_i_2__0/O locDriver=> SLICE_X14Y224
delay=> 366
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[18]_i_2__0/I4 locDriven=> SLICE_X16Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[18]/Q locDriver=> SLICE_X33Y141
delay=> 1675
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[25]_i_2__0/I0 locDriven=> SLICE_X16Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/status_cnt_q_reg[0]/Q locDriver=> SLICE_X18Y224
delay=> 613
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[32]_i_1__0/I1 locDriven=> SLICE_X14Y242
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[32]_i_3__0/O locDriver=> SLICE_X14Y241
delay=> 165
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[36]_i_1__0/I1 locDriven=> SLICE_X14Y243
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[36]_i_3__0/O locDriver=> SLICE_X14Y243
delay=> 54
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[3]_i_1__0/I1 locDriven=> SLICE_X14Y239
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[35]_i_4__0/O locDriver=> SLICE_X14Y239
delay=> 78
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[43]_i_3__0/I3 locDriven=> SLICE_X15Y240
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[3]_i_2__0/O locDriver=> SLICE_X15Y208
delay=> 434
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[47]_i_3__0/I3 locDriven=> SLICE_X14Y241
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[7]_i_2__0/O locDriver=> SLICE_X14Y225
delay=> 408
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[51]_i_1__0/I0 locDriven=> SLICE_X14Y240
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[51]_i_2__0/O locDriver=> SLICE_X17Y214
delay=> 407
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[55]_i_1__0/I0 locDriven=> SLICE_X13Y241
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[55]_i_2__0/O locDriver=> SLICE_X17Y213
delay=> 595
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[59]_i_1__0/I0 locDriven=> SLICE_X15Y240
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[59]_i_2__0/O locDriver=> SLICE_X16Y209
delay=> 514
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_q[62]_i_3__0/I2 locDriven=> SLICE_X15Y239
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/address_off_q[1]_i_1__0/O locDriver=> SLICE_X17Y226
delay=> 408
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/st_data_size_q[0]_i_3__0/I2 locDriven=> SLICE_X18Y240
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/amo_op_q[3]_i_6__0/O locDriver=> SLICE_X18Y227
delay=> 527
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/state_q[1]_i_24__0/I1 locDriven=> SLICE_X16Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/state_q[1]_i_35__0/O locDriver=> SLICE_X16Y220
delay=> 136
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/state_q[1]_i_40__0/I3 locDriven=> SLICE_X17Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/address_idx_q[1]_i_1__0/O locDriver=> SLICE_X21Y207
delay=> 313
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[11]_i_2__0/I0 locDriven=> SLICE_X21Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/status_cnt_q_reg[0]/Q locDriver=> SLICE_X18Y224
delay=> 587
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[45]_i_1__2/I5 locDriven=> SLICE_X23Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[45]_i_2__0/O locDriver=> SLICE_X22Y224
delay=> 236
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[53]_i_1__2/I3 locDriven=> SLICE_X29Y217
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[53]/Q locDriver=> SLICE_X37Y214
delay=> 553
pinDriven=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[61]_i_1__2/I1 locDriven=> SLICE_X29Y218
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/vaddr_q[63]_i_5__0/O locDriver=> SLICE_X23Y224
delay=> 891
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/ld_address[0][0]_i_1__0/I1 locDriven=> SLICE_X24Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/read_pointer_q_reg[0]/Q locDriver=> SLICE_X25Y263
delay=> 171
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/ld_address[0][3]_i_2__0/I0 locDriven=> SLICE_X21Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][paddr][3]/Q locDriver=> SLICE_X20Y260
delay=> 146
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][data][22]/D locDriven=> SLICE_X17Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][22]_i_1__2/O locDriver=> SLICE_X17Y267
delay=> 257
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][data][45]/D locDriven=> SLICE_X22Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][45]_i_1__2/O locDriver=> SLICE_X13Y269
delay=> 407
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][nc]/D locDriven=> SLICE_X22Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][nc]_i_1__2/O locDriver=> SLICE_X18Y263
delay=> 245
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][paddr][31]/D locDriven=> SLICE_X22Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][31]_i_1__0/O locDriver=> SLICE_X14Y260
delay=> 309
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][amo_op][1]/D locDriven=> SLICE_X23Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][amo_op][1]_i_1__0/O locDriver=> SLICE_X23Y264
delay=> 21
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][data][2]/D locDriven=> SLICE_X19Y270
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][2]_i_1__2/O locDriver=> SLICE_X19Y270
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][data][52]/D locDriven=> SLICE_X20Y269
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][52]_i_1__2/O locDriver=> SLICE_X18Y269
delay=> 220
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][paddr][16]/D locDriven=> SLICE_X22Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][16]_i_1__0/O locDriver=> SLICE_X15Y260
delay=> 415
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[1][paddr][39]/D locDriven=> SLICE_X17Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][39]_i_1__0/O locDriver=> SLICE_X17Y261
delay=> 22
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/read_pointer_q_reg[0]/D locDriven=> SLICE_X25Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/read_pointer_q[0]_i_1__0/O locDriver=> SLICE_X25Y263
delay=> 22
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/st_write_buffer_reg_0_1_13_13_i_2__0/I1 locDriven=> SLICE_X20Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/read_pointer_q_reg[0]/Q locDriver=> SLICE_X25Y263
delay=> 680
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/st_write_buffer_reg_0_1_42_42_i_2__0/I1 locDriven=> SLICE_X19Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/read_pointer_q_reg[0]/Q locDriver=> SLICE_X25Y263
delay=> 610
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/st_write_buffer_reg_0_1_9_9_i_2__0/I2 locDriven=> SLICE_X19Y267
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/mem_q_reg[0][data][49]/Q locDriver=> SLICE_X20Y265
delay=> 143
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/ld_address[0][16]_i_1__0/I1 locDriven=> SLICE_X31Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/read_pointer_q_reg[0]/Q locDriver=> SLICE_X31Y254
delay=> 450
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/ld_address[0][35]_i_1__0/I1 locDriven=> SLICE_X32Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/read_pointer_q_reg[0]/Q locDriver=> SLICE_X31Y254
delay=> 471
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q_reg[0][paddr][17]/CE locDriven=> SLICE_X31Y252
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q[0][way][1]_i_1__1/O locDriver=> SLICE_X32Y250
delay=> 244
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q_reg[0][paddr][4]/CE locDriven=> SLICE_X33Y253
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q[0][way][1]_i_1__1/O locDriver=> SLICE_X32Y250
delay=> 273
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q_reg[1][paddr][26]/CE locDriven=> SLICE_X32Y252
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/mem_q[1][way][1]_i_1__0/O locDriver=> SLICE_X32Y250
delay=> 209
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/noc1_operation_s2[4]_i_13__0/I3 locDriven=> SLICE_X33Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/wmt_compare_op_s2[2]_i_31__0/O locDriver=> SLICE_X32Y265
delay=> 97
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/read_pointer_q[0]_i_1__0/I3 locDriven=> SLICE_X31Y254
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/status_cnt_q_reg[1]/Q locDriver=> SLICE_X32Y253
delay=> 207
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/st_write_buffer_reg_0_1_56_56_i_3__0/I2 locDriven=> SLICE_X26Y240
driverPin=> chip/tile1/l15/l15/pipeline/st_write_buffer_reg_0_1_24_24_i_4__0/O locDriver=> SLICE_X26Y241
delay=> 132
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/write_pointer_q_reg[0]/CLR locDriven=> SLICE_X31Y241
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1098
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_11__23/I1 locDriven=> SLICE_X27Y287
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/wr_cl_vld_q_i_4__0/O locDriver=> SLICE_X19Y264
delay=> 1341
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_15__14/I0 locDriven=> SLICE_X36Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_2][41]/Q locDriver=> SLICE_X33Y273
delay=> 218
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_18__24/I4 locDriven=> SLICE_X29Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__2/Q locDriver=> SLICE_X28Y278
delay=> 501
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_22__11/I2 locDriven=> SLICE_X23Y274
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__6/Q locDriver=> SLICE_X25Y268
delay=> 489
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_26__12/I0 locDriven=> SLICE_X22Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_returntype][2]/Q locDriver=> SLICE_X23Y262
delay=> 149
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_29__22/I1 locDriven=> SLICE_X29Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/wr_cl_vld_q_i_4__0/O locDriver=> SLICE_X19Y264
delay=> 883
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_33__23/I2 locDriven=> SLICE_X26Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_0][48]/Q locDriver=> SLICE_X22Y272
delay=> 551
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_37__24/I0 locDriven=> SLICE_X30Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_100__0/O locDriver=> SLICE_X21Y281
delay=> 514
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_41__23/I1 locDriven=> SLICE_X28Y285
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/wr_cl_vld_q_i_4__0/O locDriver=> SLICE_X19Y264
delay=> 1140
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_45__23/I5 locDriven=> SLICE_X29Y287
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_136__0/O locDriver=> SLICE_X22Y281
delay=> 605
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_49__24/I3 locDriven=> SLICE_X29Y278
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][0]/Q locDriver=> SLICE_X28Y267
delay=> 583
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_53__23/I4 locDriven=> SLICE_X27Y284
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__4/Q locDriver=> SLICE_X28Y274
delay=> 644
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_57__24/I2 locDriven=> SLICE_X30Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_1][8]/Q locDriver=> SLICE_X27Y268
delay=> 591
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_61__23/I3 locDriven=> SLICE_X26Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][20]/Q locDriver=> SLICE_X24Y271
delay=> 430
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_66__11/I4 locDriven=> SLICE_X29Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__4/Q locDriver=> SLICE_X28Y274
delay=> 600
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_72__11/I5 locDriven=> SLICE_X26Y287
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_163__0/O locDriver=> SLICE_X19Y279
delay=> 481
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/d_o[184]_i_8__0/I3 locDriven=> SLICE_X25Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_0][15]/Q locDriver=> SLICE_X26Y273
delay=> 427
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/data_rdata_q[17]_i_5__0/I1 locDriven=> SLICE_X24Y284
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][41]/Q locDriver=> SLICE_X24Y270
delay=> 643
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/data_rdata_q[31]_i_8__0/I5 locDriven=> SLICE_X14Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep/Q locDriver=> SLICE_X25Y275
delay=> 860
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/data_rdata_q[47]_i_8__0/I3 locDriven=> SLICE_X21Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_0][23]/Q locDriver=> SLICE_X28Y270
delay=> 592
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/i___68_i_5__0/I1 locDriven=> SLICE_X29Y253
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_13__14/O locDriver=> SLICE_X23Y268
delay=> 632
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/i___76_i_5__0/I5 locDriven=> SLICE_X27Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_13__13/O locDriver=> SLICE_X23Y271
delay=> 1104
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/icache_data_q[13]_i_5__0/I3 locDriven=> SLICE_X34Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_51__15/O locDriver=> SLICE_X30Y267
delay=> 329
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/icache_data_q[6]_i_6__0/I1 locDriven=> SLICE_X27Y255
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_26__14/O locDriver=> SLICE_X24Y272
delay=> 334
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[0]_i_1__0/I5 locDriven=> SLICE_X23Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[0]_i_7__0/O locDriver=> SLICE_X22Y239
delay=> 496
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[0]_i_36__0/I5 locDriven=> SLICE_X22Y273
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]/Q locDriver=> SLICE_X23Y266
delay=> 404
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[0]_i_8__0/I2 locDriven=> SLICE_X23Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[0]_i_14__0/O locDriver=> SLICE_X24Y265
delay=> 219
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem[31][20]_i_6__0/I2 locDriven=> SLICE_X25Y251
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem[31][31]_i_7__0/O locDriver=> SLICE_X26Y251
delay=> 150
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem[31][36]_i_7__0/I0 locDriven=> SLICE_X22Y254
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[0]_i_14__0/O locDriver=> SLICE_X24Y265
delay=> 846
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem[31][50]_i_7__0/I4 locDriven=> SLICE_X22Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][paddr][3]/Q locDriver=> SLICE_X19Y252
delay=> 347
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem[31][8]_i_7__0/I2 locDriven=> SLICE_X25Y251
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem[31][31]_i_7__0/O locDriver=> SLICE_X26Y251
delay=> 146
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][26]/CLR locDriven=> SLICE_X26Y270
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1060
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][49]/CLR locDriven=> SLICE_X23Y272
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1076
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][13]/CLR locDriven=> SLICE_X28Y270
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1068
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][36]/CLR locDriven=> SLICE_X26Y273
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1073
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][59]/CLR locDriven=> SLICE_X23Y270
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1064
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_2][23]/CLR locDriven=> SLICE_X29Y274
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1072
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_2][46]/CLR locDriven=> SLICE_X34Y273
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1081
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_3][10]/CLR locDriven=> SLICE_X31Y267
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1071
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_3][33]/CLR locDriven=> SLICE_X29Y275
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1066
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_3][56]/CLR locDriven=> SLICE_X33Y269
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1074
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_returntype][0]/CLR locDriven=> SLICE_X23Y263
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1069
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_0][28]/CLR locDriven=> SLICE_X24Y272
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1063
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_0][50]/CLR locDriven=> SLICE_X24Y275
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1068
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_1][15]/CLR locDriven=> SLICE_X25Y273
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1071
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_1][38]/CLR locDriven=> SLICE_X24Y269
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1054
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_1][60]/CLR locDriven=> SLICE_X23Y272
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1076
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_2][25]/CLR locDriven=> SLICE_X30Y275
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1079
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_2][48]/CLR locDriven=> SLICE_X33Y274
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1086
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_3][12]/CLR locDriven=> SLICE_X32Y266
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1070
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_3][35]/CLR locDriven=> SLICE_X33Y271
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1081
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_3][58]/CLR locDriven=> SLICE_X34Y270
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1068
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_returntype][2]/CLR locDriven=> SLICE_X23Y262
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1070
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/wr_cl_vld_q_i_7__0/I1 locDriven=> SLICE_X20Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_inval_way][1]/Q locDriver=> SLICE_X26Y265
delay=> 331
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q_reg[0]/D locDriven=> SLICE_X14Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q_reg[11]/Q locDriver=> SLICE_X30Y230
delay=> 686
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q_reg[32]/D locDriven=> SLICE_X16Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q_reg[43]/Q locDriver=> SLICE_X20Y231
delay=> 500
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/gen_int_rr.rr_q[1]_i_3__2/I5 locDriven=> SLICE_X16Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]/Q locDriver=> SLICE_X17Y258
delay=> 167
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/mshr_rdrd_collision_00_carry_i_2__0/I0 locDriven=> SLICE_X16Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q_reg[12]/Q locDriver=> SLICE_X16Y258
delay=> 107
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/range_check_return0_carry__0_i_6__1/I0 locDriven=> SLICE_X12Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q_reg[19]/Q locDriver=> SLICE_X15Y257
delay=> 305
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/range_check_return0_inferred__0/i__carry/S[0] locDriven=> SLICE_X6Y253
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i__carry_i_9__10/O locDriver=> SLICE_X6Y253
delay=> 2
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_111__0/I5 locDriven=> SLICE_X13Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q_reg[54]/Q locDriver=> SLICE_X22Y231
delay=> 656
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_24__0_rewire/I3 locDriven=> SLICE_X12Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]/Q locDriver=> SLICE_X16Y266
delay=> 609
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_50__0/I4 locDriven=> SLICE_X10Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[0]/Q locDriver=> SLICE_X16Y266
delay=> 820
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q[0]_i_3__3/I0 locDriven=> SLICE_X17Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/genblk1[0].i_ram/data_rvalid_q_i_2__0/O locDriver=> SLICE_X15Y262
delay=> 298
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/Mem_DP_reg_i_189__0/I1 locDriven=> SLICE_X17Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_idx_q_reg[4]/Q locDriver=> SLICE_X17Y265
delay=> 103
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/Mem_DP_reg_i_88__2/I4 locDriven=> SLICE_X17Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_ptw/ptw_pptr_q_reg[9]/Q locDriver=> SLICE_X28Y227
delay=> 812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[10]/D locDriven=> SLICE_X15Y256
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][21]_i_1__0/O locDriver=> SLICE_X18Y254
delay=> 380
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[33]/D locDriven=> SLICE_X13Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/speculative_queue_q[0][address][44]_i_1__0/O locDriver=> SLICE_X14Y252
delay=> 435
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/data_size_q_reg[0]/D locDriven=> SLICE_X17Y238
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/data_size_q[0]_i_1__0/O locDriver=> SLICE_X17Y238
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/mshr_rdrd_collision_10_carry__0_i_5__0/I1 locDriven=> SLICE_X19Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[paddr][39]/Q locDriver=> SLICE_X14Y262
delay=> 395
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/range_check_return0_carry__0_i_11__2/I1 locDriven=> SLICE_X5Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[25]/Q locDriver=> SLICE_X13Y257
delay=> 605
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/range_check_return0_carry_i_9__2/I0 locDriven=> SLICE_X5Y256
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[14]/Q locDriver=> SLICE_X13Y256
delay=> 628
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_69__0/I0 locDriven=> SLICE_X11Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[41]/Q locDriver=> SLICE_X13Y259
delay=> 607
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[3]_i_94__0/I5 locDriven=> SLICE_X13Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/rd_tag_q_reg[17]/Q locDriver=> SLICE_X3Y260
delay=> 468
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/vld_data_q_reg[3]/D locDriven=> SLICE_X17Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTBDOUT[13] locDriver=> RAMB36_X0Y50
delay=> 568
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_29__0/I3 locDriven=> SLICE_X9Y256
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]/Q locDriver=> SLICE_X16Y266
delay=> 856
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_74__0/I2 locDriven=> SLICE_X12Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[0]/Q locDriver=> SLICE_X16Y266
delay=> 760
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/d_o[191]_i_11__0/I1 locDriven=> SLICE_X27Y291
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/bank_off_q_reg[3]_rep/Q locDriver=> SLICE_X19Y275
delay=> 933
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/data_rdata_q[27]_i_10__0/I2 locDriven=> SLICE_X22Y292
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[2].i_ram/Mem_DP_reg/DOUTADOUT[27] locDriver=> RAMB36_X2Y59
delay=> 304
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/data_rdata_q[46]_i_9__0/I0 locDriven=> SLICE_X21Y285
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[53]_i_51__0/O locDriver=> SLICE_X18Y277
delay=> 334
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[3].i_ram/d_o[187]_i_10__0/I4 locDriven=> SLICE_X24Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[53]_i_51__0/O locDriver=> SLICE_X18Y277
delay=> 450
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[3].i_ram/data_rdata_q[24]_i_9__0/I5 locDriven=> SLICE_X18Y284
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/data_rdata_q[24]_i_10__0/O locDriver=> SLICE_X22Y292
delay=> 393
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[3].i_ram/data_rdata_q[48]_i_10__0/I0 locDriven=> SLICE_X21Y287
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[3].i_ram/Mem_DP_reg/DOUTBDOUT[16] locDriver=> RAMB36_X2Y58
delay=> 286
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/d_o[185]_i_5__0/I4 locDriven=> SLICE_X28Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[53]_i_29__0/O locDriver=> SLICE_X19Y276
delay=> 634
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[0]_i_8__0/I2 locDriven=> SLICE_X24Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_2__0/CO[6] locDriver=> SLICE_X9Y261
delay=> 1185
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[18]_i_4__0/I0 locDriven=> SLICE_X23Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[18]_i_8__0/O locDriver=> SLICE_X28Y283
delay=> 220
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[25]_i_4__0/I4 locDriven=> SLICE_X15Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[53]_i_29__0/O locDriver=> SLICE_X19Y276
delay=> 381
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[32]_i_8__0/I2 locDriven=> SLICE_X28Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_2__0/CO[6] locDriver=> SLICE_X9Y261
delay=> 1204
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[40]_i_4__0/I0 locDriven=> SLICE_X24Y284
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[40]_i_8__0/O locDriver=> SLICE_X29Y284
delay=> 231
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[48]_i_4__0/I4 locDriven=> SLICE_X24Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[53]_i_29__0/O locDriver=> SLICE_X19Y276
delay=> 447
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/data_rdata_q[6]_i_8__0/I3 locDriven=> SLICE_X27Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[6] locDriver=> RAMB36_X3Y57
delay=> 356
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_2__0/S[1] locDriven=> SLICE_X9Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_9__0/O locDriver=> SLICE_X9Y261
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[1]_i_2__0/S[6] locDriven=> SLICE_X10Y255
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[1]_i_4__0/O locDriver=> SLICE_X10Y255
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[2]_i_2__0/CI locDriven=> SLICE_X10Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[2]_i_3__0/CO[7] locDriver=> SLICE_X10Y263
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[3]_i_7__0/I2 locDriven=> SLICE_X6Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTBDOUT[3] locDriver=> RAMB36_X0Y50
delay=> 454
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q[2]_i_10__4/I3 locDriven=> SLICE_X18Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[miss_port_idx][1]/Q locDriver=> SLICE_X20Y261
delay=> 318
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_10__21/I0 locDriven=> SLICE_X21Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_73__12/O locDriver=> SLICE_X19Y266
delay=> 754
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_13__17/I4 locDriven=> SLICE_X20Y290
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/read_pointer_q_reg[0]_rep__2/Q locDriver=> SLICE_X28Y278
delay=> 1228
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_15__22/I2 locDriven=> SLICE_X27Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[1][l15_data_1][41]/Q locDriver=> SLICE_X24Y270
delay=> 388
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_18__19/I3 locDriven=> SLICE_X23Y291
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][54]/Q locDriver=> SLICE_X24Y272
delay=> 489
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_1__43/I1 locDriven=> SLICE_X13Y267
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_5__0/O locDriver=> SLICE_X20Y266
delay=> 338
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_22__18/I5 locDriven=> SLICE_X28Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_122__0/O locDriver=> SLICE_X23Y275
delay=> 727
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_25__19/I3 locDriven=> SLICE_X24Y291
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]/Q locDriver=> SLICE_X25Y272
delay=> 624
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_28__18/I1 locDriven=> SLICE_X23Y290
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_2__0/O locDriver=> SLICE_X20Y266
delay=> 729
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_2__34/I2 locDriven=> SLICE_X15Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/gen_int_rr.rr_q[1]_i_1__10/O locDriver=> SLICE_X16Y262
delay=> 142
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_32__18/I3 locDriven=> SLICE_X24Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][56]/Q locDriver=> SLICE_X28Y269
delay=> 605
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_35__17/I1 locDriven=> SLICE_X25Y290
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_2__0/O locDriver=> SLICE_X20Y266
delay=> 929
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_37__21/I5 locDriven=> SLICE_X25Y287
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_137__0/O locDriver=> SLICE_X24Y281
delay=> 722
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_3__24/I4 locDriven=> SLICE_X18Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[0]/Q locDriver=> SLICE_X20Y259
delay=> 298
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_41__20/I5 locDriven=> SLICE_X27Y287
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_141__0/O locDriver=> SLICE_X22Y275
delay=> 565
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_44__19/I3 locDriven=> SLICE_X26Y291
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][12]/Q locDriver=> SLICE_X27Y273
delay=> 610
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_47__16/I1 locDriven=> SLICE_X24Y288
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_2__0/O locDriver=> SLICE_X20Y266
delay=> 744
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_49__22/I5 locDriven=> SLICE_X27Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_149__0/O locDriver=> SLICE_X20Y281
delay=> 1033
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_51__20/I1 locDriven=> SLICE_X29Y290
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_3__0/O locDriver=> SLICE_X20Y264
delay=> 852
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_54__18/I5 locDriven=> SLICE_X23Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_154__0/O locDriver=> SLICE_X20Y284
delay=> 305
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_57__17/I3 locDriven=> SLICE_X19Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][31]/Q locDriver=> SLICE_X28Y270
delay=> 542
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_59__22/I1 locDriven=> SLICE_X27Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_5__0/O locDriver=> SLICE_X20Y266
delay=> 510
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_61__19/I3 locDriven=> SLICE_X22Y292
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][27]/Q locDriver=> SLICE_X26Y272
delay=> 853
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_64__18/I1 locDriven=> SLICE_X22Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_2__0/O locDriver=> SLICE_X20Y266
delay=> 593
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_69__9/I1 locDriven=> SLICE_X24Y291
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_3__0/O locDriver=> SLICE_X20Y264
delay=> 536
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_73__12/I1 locDriven=> SLICE_X19Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_vld_q_reg/Q locDriver=> SLICE_X16Y258
delay=> 452
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_8__19/I1 locDriven=> SLICE_X15Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld_q_i_1__0/O locDriver=> SLICE_X15Y262
delay=> 142
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/cnt_q[2]_i_1__4/I1 locDriven=> SLICE_X20Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[0]/Q locDriver=> SLICE_X20Y259
delay=> 176
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/d_o_reg[189]_i_3__0/S locDriven=> SLICE_X29Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_11__0/O locDriver=> SLICE_X17Y277
delay=> 946
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_117__0/I0 locDriven=> SLICE_X8Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_152__0/O locDriver=> SLICE_X9Y263
delay=> 342
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_133__0/I4 locDriven=> SLICE_X5Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][9]/Q locDriver=> SLICE_X6Y262
delay=> 337
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_164__0/I5 locDriven=> SLICE_X4Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_230__0/O locDriver=> SLICE_X16Y263
delay=> 611
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_186__0/I3 locDriven=> SLICE_X4Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_159__0/O locDriver=> SLICE_X9Y263
delay=> 224
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_212__0/I1 locDriven=> SLICE_X11Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][19]/Q locDriver=> SLICE_X8Y260
delay=> 782
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_243__0/I4 locDriven=> SLICE_X5Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][wtag][21]/Q locDriver=> SLICE_X6Y264
delay=> 368
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_58__0/I2 locDriven=> SLICE_X13Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][wtag][50]/Q locDriver=> SLICE_X9Y267
delay=> 715
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_81__0/I0 locDriven=> SLICE_X4Y267
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_143__0/O locDriver=> SLICE_X9Y264
delay=> 335
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[10]_i_2__0/I1 locDriven=> SLICE_X27Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/data_rdata_q[10]_i_5__0/O locDriver=> SLICE_X27Y277
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[40]_i_2__0/S locDriven=> SLICE_X24Y284
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_11__0/O locDriver=> SLICE_X17Y277
delay=> 812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[53]_i_169__0/DI[3] locDriven=> SLICE_X5Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[53]_i_33__0/S[1] locDriven=> SLICE_X13Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[53]_i_57__0/O locDriver=> SLICE_X13Y263
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[53]_i_65__0/S[2] locDriven=> SLICE_X5Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_134__0/O locDriver=> SLICE_X5Y265
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_int_rr.gen_lock.lock_q_i_2__1/I2 locDriven=> SLICE_X12Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/status_cnt_q[1]_i_4__6/O locDriver=> SLICE_X17Y264
delay=> 449
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][amo_op][0]_i_1__0/I0 locDriven=> SLICE_X23Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][op][0]/Q locDriver=> SLICE_X18Y256
delay=> 442
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][16]_i_1__0/I3 locDriven=> SLICE_X15Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[1]/Q locDriver=> SLICE_X18Y259
delay=> 440
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][24]_i_2__0/I0 locDriven=> SLICE_X13Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_6__0/O locDriver=> SLICE_X18Y260
delay=> 296
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][32]_i_2__0/I3 locDriven=> SLICE_X15Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_5__0/O locDriver=> SLICE_X19Y258
delay=> 456
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][paddr][5]_i_1__0/I3 locDriven=> SLICE_X16Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[1]/Q locDriver=> SLICE_X18Y259
delay=> 444
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/miss_req_masked_q[2]_i_1__0/I2 locDriven=> SLICE_X17Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[0]/Q locDriver=> SLICE_X20Y259
delay=> 409
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_5__0/I5 locDriven=> SLICE_X19Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_vld_q_reg/Q locDriver=> SLICE_X16Y258
delay=> 219
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[paddr][28]/CE locDriven=> SLICE_X14Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/mshr_q[paddr][55]_i_1__0/O locDriver=> SLICE_X18Y259
delay=> 405
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[paddr][51]/CE locDriven=> SLICE_X10Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/mshr_q[paddr][55]_i_1__0/O locDriver=> SLICE_X18Y259
delay=> 558
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_rdrd_collision_00_carry__1/S[0] locDriven=> SLICE_X16Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/mshr_rdrd_collision_00_carry__1_i_2__0/O locDriver=> SLICE_X16Y262
delay=> 2
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_rdwr_collision0_carry/CI_TOP locDriven=> SLICE_X19Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/state_d3_carry/S[5] locDriven=> SLICE_X5Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/state_d3_carry_i_3__0/O locDriver=> SLICE_X5Y259
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/state_d3_carry_i_2__0/I4 locDriven=> SLICE_X5Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry_i_14__0/O locDriver=> SLICE_X7Y258
delay=> 551
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/stores_inflight_q[0]_i_1__0/I0 locDriven=> SLICE_X19Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/stores_inflight_q_reg[0]/Q locDriver=> SLICE_X19Y261
delay=> 60
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/cnt_q[10]_i_1__0/I4 locDriven=> SLICE_X20Y328
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/cnt_q[14]_i_2__0/O locDriver=> SLICE_X20Y327
delay=> 113
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/cnt_q[4]_i_1__3/I3 locDriven=> SLICE_X20Y330
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/lfsr_q_reg[4]/Q locDriver=> SLICE_X22Y327
delay=> 238
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/cnt_q_reg[3]/CE locDriven=> SLICE_X20Y329
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/mask_q[12]_i_1__0/I1 locDriven=> SLICE_X21Y328
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mask_q[15]_i_4__0/O locDriver=> SLICE_X21Y327
delay=> 174
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/mem_q[0][rtype][0]_i_4__0/I2 locDriven=> SLICE_X17Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[0]/Q locDriver=> SLICE_X20Y259
delay=> 409
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/shift_q_reg[5]/D locDriven=> SLICE_X20Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/shift_q_reg[4]/Q locDriver=> SLICE_X20Y263
delay=> 200
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[131]_i_2__0/I4 locDriven=> SLICE_X23Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_load_unit/load_data_q_reg[address_offset][2]/Q locDriver=> SLICE_X21Y239
delay=> 687
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[139]_i_2__0/I5 locDriven=> SLICE_X23Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[26]_i_1__0/O locDriver=> SLICE_X15Y282
delay=> 430
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[158]_i_2__0/I4 locDriven=> SLICE_X22Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[29]_i_1__0/O locDriver=> SLICE_X14Y280
delay=> 484
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[185]_i_7__0/I1 locDriven=> SLICE_X28Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][56]/Q locDriver=> SLICE_X20Y281
delay=> 405
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[192]_i_14__0/I5 locDriven=> SLICE_X24Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][data][63]/Q locDriver=> SLICE_X20Y282
delay=> 307
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o_reg[192]_i_7__0/I0 locDriven=> SLICE_X24Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/d_o[192]_i_13__0/O locDriver=> SLICE_X24Y280
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_9__0/I1 locDriven=> SLICE_X17Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][15]/Q locDriver=> SLICE_X19Y276
delay=> 313
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[22]_i_7__0/I5 locDriven=> SLICE_X24Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][data][22]/Q locDriver=> SLICE_X13Y281
delay=> 749
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[29]_i_7__0/I3 locDriven=> SLICE_X14Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][data][29]/Q locDriver=> SLICE_X17Y279
delay=> 255
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[35]_i_7__0/I1 locDriven=> SLICE_X19Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][data][35]/Q locDriver=> SLICE_X18Y279
delay=> 121
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[41]_i_6__0/I5 locDriven=> SLICE_X21Y285
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][41]/Q locDriver=> SLICE_X18Y285
delay=> 175
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[48]_i_6__0/I3 locDriven=> SLICE_X24Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][48]/Q locDriver=> SLICE_X24Y277
delay=> 130
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_15__0/I1 locDriven=> SLICE_X28Y278
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][data][53]/Q locDriver=> SLICE_X21Y277
delay=> 341
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_216__0/I0 locDriven=> SLICE_X11Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][7]/Q locDriver=> SLICE_X13Y267
delay=> 582
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[53]_i_36__0/I1 locDriven=> SLICE_X11Y276
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][0]/Q locDriver=> SLICE_X9Y281
delay=> 355
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[11]_i_1__0/S locDriven=> SLICE_X26Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_2__0/O locDriver=> SLICE_X15Y278
delay=> 443
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[27]_i_1__0/I0 locDriven=> SLICE_X17Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[27]_i_2__0/O locDriver=> SLICE_X17Y281
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[41]_i_3__0/I1 locDriven=> SLICE_X21Y285
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[41]_i_7__0/O locDriver=> SLICE_X21Y285
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__0_i_12__4/S locDriven=> SLICE_X6Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[0][ptr][2]/Q locDriver=> SLICE_X11Y284
delay=> 1069
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__0_i_39__0/I3 locDriven=> SLICE_X6Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][wtag][44]/Q locDriver=> SLICE_X9Y264
delay=> 200
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__0_i_56__0/I1 locDriven=> SLICE_X7Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][37]/Q locDriver=> SLICE_X10Y266
delay=> 606
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__0_i_72__0/I5 locDriven=> SLICE_X8Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][30]/Q locDriver=> SLICE_X7Y262
delay=> 334
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry__1_i_7__2/S locDriven=> SLICE_X6Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[0][ptr][2]/Q locDriver=> SLICE_X11Y284
delay=> 1067
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry_i_36__0/I0 locDriven=> SLICE_X7Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][24]/Q locDriver=> SLICE_X12Y260
delay=> 776
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry_i_52__0/I4 locDriven=> SLICE_X8Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[0][ptr][0]/Q locDriver=> SLICE_X11Y284
delay=> 803
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i__carry_i_69__0/I2 locDriven=> SLICE_X6Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[0][ptr][1]/Q locDriver=> SLICE_X10Y281
delay=> 446
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/mem_q[0][size][0]_i_13__0/I3 locDriven=> SLICE_X8Y290
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q[7]_i_6__0/O locDriver=> SLICE_X10Y288
delay=> 297
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/mem_q[0][size][1]_i_50__0/I3 locDriven=> SLICE_X8Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q[2]_i_6__0/O locDriver=> SLICE_X9Y287
delay=> 330
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_113__0/I1 locDriven=> SLICE_X6Y267
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/wbuffer_q[0][wtag][9]_i_1__0/O locDriver=> SLICE_X9Y255
delay=> 608
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_130__0/I5 locDriven=> SLICE_X2Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][34]/Q locDriver=> SLICE_X7Y263
delay=> 489
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_148__0/I3 locDriven=> SLICE_X2Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][8]/Q locDriver=> SLICE_X6Y259
delay=> 219
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_79__0/I0 locDriven=> SLICE_X6Y269
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][48]/Q locDriver=> SLICE_X5Y267
delay=> 291
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_reg_i_103__0/DI[7] locDriven=> SLICE_X2Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_reg_i_94__0/DI[5] locDriven=> SLICE_X5Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/rd_tag_q_reg[25]/CLR locDriven=> SLICE_X7Y266
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1132
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/rd_tag_q_reg[7]/CLR locDriven=> SLICE_X3Y259
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1161
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__0_i_36__0/I3 locDriven=> SLICE_X4Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][wtag][48]/Q locDriver=> SLICE_X5Y267
delay=> 164
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__0_i_53__0/I1 locDriven=> SLICE_X4Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][39]/Q locDriver=> SLICE_X11Y263
delay=> 599
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__0_i_69__0/I5 locDriven=> SLICE_X0Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][29]/Q locDriver=> SLICE_X10Y265
delay=> 315
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry__1_i_3__0/I2 locDriven=> SLICE_X6Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[1][ptr][1]/Q locDriver=> SLICE_X11Y282
delay=> 657
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry_i_33__0/I0 locDriven=> SLICE_X3Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][wtag][23]/Q locDriver=> SLICE_X11Y261
delay=> 629
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry_i_49__0/I4 locDriven=> SLICE_X7Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[1][ptr][0]/Q locDriver=> SLICE_X10Y282
delay=> 854
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_d3_carry_i_66__0/I2 locDriven=> SLICE_X7Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[1][ptr][1]/Q locDriver=> SLICE_X11Y282
delay=> 1002
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tags_q[0][valid]_i_3__0/I0 locDriven=> SLICE_X18Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/state_q[3]_i_7__0/O locDriver=> SLICE_X11Y270
delay=> 735
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[0][be][6]/CLR locDriven=> SLICE_X11Y286
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1144
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][checked]_i_37__0/I5 locDriven=> SLICE_X10Y267
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][5]/Q locDriver=> SLICE_X11Y266
delay=> 517
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_21__0/I0 locDriven=> SLICE_X2Y270
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][48]/Q locDriver=> SLICE_X8Y269
delay=> 302
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_42__0/I0 locDriven=> SLICE_X2Y269
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][36]/Q locDriver=> SLICE_X9Y265
delay=> 728
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_59__0/I5 locDriven=> SLICE_X2Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][wtag][40]/Q locDriver=> SLICE_X9Y264
delay=> 713
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_74__0/I5 locDriven=> SLICE_X2Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][19]/Q locDriver=> SLICE_X8Y260
delay=> 702
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_90__0/I5 locDriven=> SLICE_X2Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][wtag][19]/Q locDriver=> SLICE_X9Y262
delay=> 591
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][47]_i_1__0/I2 locDriven=> SLICE_X19Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][dirty][7]_i_2__0/O locDriver=> SLICE_X7Y272
delay=> 1003
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][55]_i_1__0/I3 locDriven=> SLICE_X18Y274
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][dirty][7]_i_3__0/O locDriver=> SLICE_X10Y270
delay=> 1158
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][dirty][7]_i_2__0/I1 locDriven=> SLICE_X8Y271
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_30__0/O locDriver=> SLICE_X9Y271
delay=> 139
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][wtag][52]_i_1__0/I1 locDriven=> SLICE_X11Y271
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][dirty][7]_i_2__0/O locDriver=> SLICE_X8Y271
delay=> 201
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][checked]_i_11__0/I4 locDriven=> SLICE_X9Y269
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wr_cl_idx_q_reg[4]/Q locDriver=> SLICE_X12Y269
delay=> 396
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][checked]_i_5__0/I0 locDriven=> SLICE_X8Y275
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][hit_oh][3]_i_2__0/O locDriver=> SLICE_X10Y278
delay=> 246
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][hit_oh][3]_i_17__0/I0 locDriven=> SLICE_X11Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][valid][4]/Q locDriver=> SLICE_X12Y281
delay=> 256
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][13]/CE locDriven=> SLICE_X20Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][15]_i_1__0/O locDriver=> SLICE_X18Y275
delay=> 281
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][36]/CE locDriven=> SLICE_X20Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][39]_i_1__0/O locDriver=> SLICE_X17Y278
delay=> 332
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][59]/CE locDriven=> SLICE_X20Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][63]_i_1__0/O locDriver=> SLICE_X14Y281
delay=> 873
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][txblock][3]/CE locDriven=> SLICE_X9Y291
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][20]/CE locDriven=> SLICE_X10Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_1__0/O locDriver=> SLICE_X10Y269
delay=> 558
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][43]/CE locDriven=> SLICE_X10Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_1__0/O locDriver=> SLICE_X10Y269
delay=> 433
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][52]_i_19__0/DI[6] locDriven=> SLICE_X2Y269
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][52]_i_47__0/S[4] locDriven=> SLICE_X2Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_84__0/O locDriver=> SLICE_X2Y265
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][13]/CE locDriven=> SLICE_X20Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][15]_i_1__0/O locDriver=> SLICE_X18Y275
delay=> 302
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][36]/CE locDriven=> SLICE_X19Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][39]_i_1__0/O locDriver=> SLICE_X15Y278
delay=> 373
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][59]/CE locDriven=> SLICE_X19Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][63]_i_1__0/O locDriver=> SLICE_X18Y281
delay=> 485
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][txblock][3]/CE locDriven=> SLICE_X10Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][wtag][20]/CE locDriven=> SLICE_X8Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][wtag][52]_i_1__0/O locDriver=> SLICE_X6Y274
delay=> 1111
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][wtag][43]/CE locDriven=> SLICE_X11Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][wtag][52]_i_1__0/O locDriver=> SLICE_X6Y274
delay=> 806
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][data][17]/CE locDriven=> SLICE_X17Y284
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][23]_i_1__0/O locDriver=> SLICE_X16Y284
delay=> 233
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][data][3]/CE locDriven=> SLICE_X20Y274
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][7]_i_1__0/O locDriver=> SLICE_X18Y274
delay=> 190
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][data][62]/CE locDriven=> SLICE_X18Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][63]_i_1__0/O locDriver=> SLICE_X18Y281
delay=> 392
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][7]/CE locDriven=> SLICE_X11Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][24]/CE locDriven=> SLICE_X9Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][wtag][52]_i_1__0/O locDriver=> SLICE_X9Y270
delay=> 484
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][47]/CE locDriven=> SLICE_X9Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][wtag][52]_i_1__0/O locDriver=> SLICE_X9Y270
delay=> 467
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][20]/CE locDriven=> SLICE_X17Y285
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][23]_i_1__0/O locDriver=> SLICE_X16Y281
delay=> 246
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][43]/CE locDriven=> SLICE_X18Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][47]_i_1__0/O locDriver=> SLICE_X18Y285
delay=> 190
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][8]/CE locDriven=> SLICE_X18Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][15]_i_1__0/O locDriver=> SLICE_X18Y275
delay=> 345
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][3]/CE locDriven=> SLICE_X10Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][wtag][28]/CE locDriven=> SLICE_X7Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][wtag][52]_i_1__0/O locDriver=> SLICE_X8Y271
delay=> 251
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][wtag][50]/CE locDriven=> SLICE_X7Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][wtag][52]_i_1__0/O locDriver=> SLICE_X8Y271
delay=> 248
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][data][24]/CE locDriven=> SLICE_X17Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][data][31]_i_1__0/O locDriver=> SLICE_X13Y282
delay=> 666
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][data][47]/CE locDriven=> SLICE_X20Y284
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][data][47]_i_1__0/O locDriver=> SLICE_X18Y285
delay=> 199
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][dirty][2]/CE locDriven=> SLICE_X7Y287
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][7]/CE locDriven=> SLICE_X13Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][31]/CE locDriven=> SLICE_X8Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][wtag][52]_i_1__0/O locDriver=> SLICE_X11Y271
delay=> 835
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][6]/CE locDriven=> SLICE_X12Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][wtag][52]_i_1__0/O locDriver=> SLICE_X11Y271
delay=> 367
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][data][28]/CE locDriven=> SLICE_X17Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][data][31]_i_1__0/O locDriver=> SLICE_X14Y281
delay=> 267
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][data][50]/CE locDriven=> SLICE_X22Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][data][55]_i_1__0/O locDriver=> SLICE_X20Y276
delay=> 235
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][dirty][6]/CE locDriven=> SLICE_X12Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][wtag][12]/CE locDriven=> SLICE_X8Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][wtag][52]_i_1__0/O locDriver=> SLICE_X9Y270
delay=> 614
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][wtag][35]/CE locDriven=> SLICE_X4Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][wtag][52]_i_1__0/O locDriver=> SLICE_X9Y270
delay=> 753
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][checked]/CE locDriven=> SLICE_X7Y274
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][31]/CE locDriven=> SLICE_X17Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][data][31]_i_1__0/O locDriver=> SLICE_X15Y280
delay=> 441
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][54]/CE locDriven=> SLICE_X22Y278
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][data][55]_i_1__0/O locDriver=> SLICE_X17Y277
delay=> 621
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][hit_oh][2]/CE locDriven=> SLICE_X10Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][hit_oh][3]_i_1__0/O locDriver=> SLICE_X9Y278
delay=> 447
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][16]/CE locDriven=> SLICE_X8Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][wtag][52]_i_1__0/O locDriver=> SLICE_X8Y272
delay=> 883
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][39]/CE locDriven=> SLICE_X6Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][wtag][52]_i_1__0/O locDriver=> SLICE_X8Y272
delay=> 884
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][data][12]/CE locDriven=> SLICE_X19Y278
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][15]_i_1__0/O locDriver=> SLICE_X18Y275
delay=> 329
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][data][35]/CE locDriven=> SLICE_X18Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][39]_i_1__0/O locDriver=> SLICE_X18Y279
delay=> 174
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][data][58]/CE locDriven=> SLICE_X20Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][63]_i_1__0/O locDriver=> SLICE_X18Y280
delay=> 417
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][hit_oh][3]_i_3__0/I0 locDriven=> SLICE_X10Y278
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][hit_oh][3]_i_8__0/O locDriver=> SLICE_X10Y278
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][15]/C locDriven=> SLICE_X8Y264
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1863
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][38]/C locDriven=> SLICE_X11Y267
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1844
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wr_cl_idx_q_reg[3]/C locDriven=> SLICE_X12Y269
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1823
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_378__0/I1 locDriven=> SLICE_X15Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/check_ptr_q[0]_i_2__0/O locDriver=> SLICE_X9Y271
delay=> 627
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/check_ptr_q[1]_i_2__0/I0 locDriven=> SLICE_X9Y271
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q_reg[1]/Q locDriver=> SLICE_X9Y271
delay=> 168
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4__2/I0 locDriven=> SLICE_X8Y272
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_11__0/O locDriver=> SLICE_X9Y278
delay=> 277
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[12]_i_2__0/I1 locDriven=> SLICE_X3Y258
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/check_ptr_q[0]_i_5__0/O locDriver=> SLICE_X9Y270
delay=> 737
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[18]_i_3__0/I0 locDriven=> SLICE_X12Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][26]/Q locDriver=> SLICE_X4Y265
delay=> 470
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[23]_i_3__0/I4 locDriven=> SLICE_X3Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[23]_i_5__0/O locDriver=> SLICE_X4Y260
delay=> 181
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[29]_i_5__0/I0 locDriven=> SLICE_X9Y267
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][wtag][37]/Q locDriver=> SLICE_X6Y265
delay=> 430
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[35]_i_2__0/I1 locDriven=> SLICE_X0Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/check_ptr_q[0]_i_5__0/O locDriver=> SLICE_X9Y270
delay=> 613
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[40]_i_3__0/I0 locDriven=> SLICE_X4Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][wtag][48]/Q locDriver=> SLICE_X7Y265
delay=> 160
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[5]_i_3__0/I4 locDriven=> SLICE_X1Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[5]_i_5__0/O locDriver=> SLICE_X3Y257
delay=> 135
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q_reg[18]_i_1__0/S locDriven=> SLICE_X12Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/check_ptr_q[2]_i_1__0/O locDriver=> SLICE_X10Y271
delay=> 490
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q_reg[8]_i_1__0/I0 locDriven=> SLICE_X5Y255
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rd_tag_q[8]_i_2__0/O locDriver=> SLICE_X5Y255
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q[2]_i_11__0/I1 locDriven=> SLICE_X11Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][valid][6]/Q locDriver=> SLICE_X13Y284
delay=> 299
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q[4]_i_4__0/I0 locDriven=> SLICE_X6Y284
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][dirty][1]/Q locDriver=> SLICE_X8Y287
delay=> 210
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q[6]_i_9__0/I0 locDriven=> SLICE_X12Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][dirty][4]/Q locDriver=> SLICE_X11Y287
delay=> 154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.rr_q[2]_i_5__1/I4 locDriven=> SLICE_X10Y276
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.req_q_reg[5]/Q locDriver=> SLICE_X10Y285
delay=> 357
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][12]_i_1__2/I4 locDriven=> SLICE_X18Y270
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][size][1]_i_4__0/O locDriver=> SLICE_X19Y267
delay=> 363
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][16]_i_1__2/I0 locDriven=> SLICE_X18Y269
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][16]_i_2__0/O locDriver=> SLICE_X19Y271
delay=> 176
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][19]_i_4__0/I2 locDriven=> SLICE_X17Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][data][19]/Q locDriver=> SLICE_X17Y285
delay=> 120
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][22]_i_1__2/I0 locDriven=> SLICE_X17Y267
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][22]_i_2__0/O locDriver=> SLICE_X16Y271
delay=> 236
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][25]_i_4__0/I2 locDriven=> SLICE_X16Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][data][25]/Q locDriver=> SLICE_X16Y281
delay=> 110
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][28]_i_7__0/I0 locDriven=> SLICE_X14Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][data][28]/Q locDriver=> SLICE_X17Y280
delay=> 465
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][31]_i_4__0/I2 locDriven=> SLICE_X17Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][data][31]/Q locDriver=> SLICE_X16Y281
delay=> 472
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][34]_i_8__0/I2 locDriven=> SLICE_X21Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_12__0/O locDriver=> SLICE_X11Y267
delay=> 1456
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][38]_i_1__2/I4 locDriven=> SLICE_X17Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mem_q[0][size][1]_i_4__0/O locDriver=> SLICE_X19Y267
delay=> 316
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][40]_i_7__0/I1 locDriven=> SLICE_X20Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_2__0/O locDriver=> SLICE_X11Y267
delay=> 1307
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][43]_i_9__0/I1 locDriven=> SLICE_X19Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_3__0/O locDriver=> SLICE_X10Y269
delay=> 992
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][47]_i_2__0/I2 locDriven=> SLICE_X22Y270
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][63]_i_13__0/O locDriver=> SLICE_X21Y272
delay=> 146
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][49]_i_1__2/I4 locDriven=> SLICE_X18Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q[0][data][49]_i_4__0/O locDriver=> SLICE_X17Y265
delay=> 210
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][50]_i_6__0/I0 locDriven=> SLICE_X21Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][50]_i_7__0/O locDriver=> SLICE_X21Y275
delay=> 364
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][52]_i_2__0/I5 locDriven=> SLICE_X19Y271
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][52]_i_7__0/O locDriver=> SLICE_X17Y276
delay=> 326
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][54]_i_13__0/I1 locDriven=> SLICE_X21Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_3__0/O locDriver=> SLICE_X10Y269
delay=> 630
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][56]_i_10__0/I4 locDriven=> SLICE_X20Y272
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][40]_i_5__0/O locDriver=> SLICE_X20Y283
delay=> 695
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][57]_i_14__0/I3 locDriven=> SLICE_X17Y273
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][63]_i_26__0/O locDriver=> SLICE_X11Y284
delay=> 672
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][58]_i_18__0/I2 locDriven=> SLICE_X20Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][data][58]/Q locDriver=> SLICE_X20Y280
delay=> 394
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][59]_i_5__0/I1 locDriven=> SLICE_X17Y271
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][43]_i_5__0/O locDriver=> SLICE_X19Y282
delay=> 451
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][60]_i_3__0/I0 locDriven=> SLICE_X18Y270
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][63]_i_10__0/O locDriver=> SLICE_X15Y269
delay=> 348
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][61]_i_8__0/I4 locDriven=> SLICE_X18Y272
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][be][7]_i_3__0/O locDriver=> SLICE_X10Y285
delay=> 883
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][63]_i_13__0/I1 locDriven=> SLICE_X21Y272
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][31]_i_3__0/O locDriver=> SLICE_X17Y279
delay=> 507
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][63]_i_6__0/I5 locDriven=> SLICE_X21Y272
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][31]_i_3__0/O locDriver=> SLICE_X17Y279
delay=> 504
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][9]_i_5__0/I3 locDriven=> SLICE_X17Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][1]_i_2__0/O locDriver=> SLICE_X11Y267
delay=> 793
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][size][1]_i_15__0/I2 locDriven=> SLICE_X10Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][size][1]_i_32__0/O locDriver=> SLICE_X10Y276
delay=> 280
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][size][1]_i_31__0/I0 locDriven=> SLICE_X8Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/mem_q[0][size][1]_i_53__0/O locDriver=> SLICE_X6Y287
delay=> 178
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][27]_i_3__0/I1 locDriven=> SLICE_X17Y278
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q[0][data][27]_i_5__0/O locDriver=> SLICE_X17Y278
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mem_q_reg[0][data][57]_i_7__0/S locDriven=> SLICE_X19Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][2]_i_1__0/O locDriver=> SLICE_X10Y268
delay=> 1147
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_104__0/I2 locDriven=> SLICE_X8Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][38]/Q locDriver=> SLICE_X7Y258
delay=> 256
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_128__0/I0 locDriven=> SLICE_X11Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][wtag][25]/Q locDriver=> SLICE_X7Y264
delay=> 275
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_37__0/I2 locDriven=> SLICE_X8Y263
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][wtag][46]/Q locDriver=> SLICE_X8Y269
delay=> 192
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_55__0/I0 locDriven=> SLICE_X11Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][wtag][38]/Q locDriver=> SLICE_X11Y266
delay=> 221
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_72__0/I3 locDriven=> SLICE_X14Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][1]_i_2__0/O locDriver=> SLICE_X11Y267
delay=> 409
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry__0_i_92__0/I1 locDriven=> SLICE_X11Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_3__0/O locDriver=> SLICE_X10Y269
delay=> 443
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_100__0/I1 locDriven=> SLICE_X7Y260
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][0]_i_3__0/O locDriver=> SLICE_X10Y269
delay=> 339
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_123__0/I4 locDriven=> SLICE_X17Y264
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][wtag][3]/Q locDriver=> SLICE_X12Y266
delay=> 354
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_35__0/I1 locDriven=> SLICE_X8Y262
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_q[paddr][55]_i_11__0/O locDriver=> SLICE_X12Y267
delay=> 444
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_52__0/I4 locDriven=> SLICE_X10Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_100__0/O locDriver=> SLICE_X7Y260
delay=> 214
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_70__0/I2 locDriven=> SLICE_X15Y265
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][wtag][6]/Q locDriver=> SLICE_X9Y267
delay=> 553
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/mshr_rdwr_collision0_carry_i_92__0/I2 locDriven=> SLICE_X10Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][wtag][19]/Q locDriver=> SLICE_X7Y261
delay=> 502
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][be][7]_i_15__0/I2 locDriven=> SLICE_X6Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][1]_i_1__0/O locDriver=> SLICE_X10Y280
delay=> 385
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][be][7]_i_7__0/I4 locDriven=> SLICE_X10Y285
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/tx_stat_q[0][ptr][1]_i_1__0/O locDriver=> SLICE_X10Y280
delay=> 297
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[0][dirty][3]_i_4__0/I1 locDriven=> SLICE_X9Y290
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[0][dirty][3]_i_5__0/O locDriver=> SLICE_X9Y293
delay=> 249
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[0][txblock][7]_i_1__0/I3 locDriven=> SLICE_X11Y290
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][7]_i_3__0/O locDriver=> SLICE_X11Y290
delay=> 48
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[1][txblock][3]_i_1__0/I2 locDriven=> SLICE_X10Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_int_rr.gen_lock.lock_q_i_2__1/O locDriver=> SLICE_X12Y279
delay=> 491
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][dirty][7]_i_3__0/I2 locDriven=> SLICE_X16Y287
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[0][dirty][7]_i_5__0/O locDriver=> SLICE_X15Y289
delay=> 272
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[3][dirty][5]_i_1__0/I5 locDriven=> SLICE_X13Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][dirty][5]/Q locDriver=> SLICE_X13Y289
delay=> 203
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[4][dirty][3]_i_1__0/I5 locDriven=> SLICE_X10Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][dirty][3]/Q locDriver=> SLICE_X10Y286
delay=> 49
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[5][dirty][1]_i_1__0/I2 locDriven=> SLICE_X5Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][dirty][3]_i_3__0/O locDriver=> SLICE_X7Y272
delay=> 601
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[5][txblock][6]_i_1__0/I3 locDriven=> SLICE_X12Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[5][txblock][6]_i_2__0/O locDriver=> SLICE_X12Y289
delay=> 81
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[6][txblock][2]_i_1__0/I2 locDriven=> SLICE_X9Y290
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/gen_int_rr.gen_lock.lock_q_i_2__1/O locDriver=> SLICE_X12Y279
delay=> 490
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[7][dirty][7]_i_1__0/I3 locDriven=> SLICE_X13Y288
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_5__0/O locDriver=> SLICE_X9Y272
delay=> 476
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_117__0/I0 locDriven=> SLICE_X18Y276
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_236__0/O locDriver=> SLICE_X18Y276
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_150__0/I1 locDriven=> SLICE_X18Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_303__0/O locDriver=> SLICE_X18Y283
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_178__0/I4 locDriven=> SLICE_X8Y272
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][7]_i_5__0/O locDriver=> SLICE_X8Y277
delay=> 255
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_205__0/I2 locDriven=> SLICE_X17Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_343__0/O locDriver=> SLICE_X10Y278
delay=> 496
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_222__0/I0 locDriven=> SLICE_X17Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][22]/Q locDriver=> SLICE_X13Y281
delay=> 205
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_238__0/I4 locDriven=> SLICE_X21Y278
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_344__0/O locDriver=> SLICE_X10Y278
delay=> 558
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_255__0/I2 locDriven=> SLICE_X22Y274
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_343__0/O locDriver=> SLICE_X10Y278
delay=> 1001
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_272__0/I0 locDriven=> SLICE_X24Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][61]/Q locDriver=> SLICE_X18Y282
delay=> 446
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_288__0/I4 locDriven=> SLICE_X24Y275
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_344__0/O locDriver=> SLICE_X10Y278
delay=> 1135
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_305__0/I2 locDriven=> SLICE_X21Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_343__0/O locDriver=> SLICE_X10Y278
delay=> 853
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_322__0/I0 locDriven=> SLICE_X20Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][data][36]/Q locDriver=> SLICE_X19Y279
delay=> 108
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_351__0/I3 locDriven=> SLICE_X10Y279
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][hit_oh][0]/Q locDriver=> SLICE_X9Y280
delay=> 221
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_368__0/I1 locDriven=> SLICE_X9Y286
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][dirty][0]/Q locDriver=> SLICE_X5Y286
delay=> 222
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/read_pointer_q_reg[0]/CLR locDriven=> SLICE_X12Y279
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1134
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][checked]_i_15__0/I2 locDriven=> SLICE_X12Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][7]_i_6__0/O locDriver=> SLICE_X8Y277
delay=> 474
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][checked]_i_3__0/I0 locDriven=> SLICE_X6Y275
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][7]_i_6__0/O locDriver=> SLICE_X8Y277
delay=> 212
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][7]_i_5__0/I4 locDriven=> SLICE_X8Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/tx_stat_q_reg[0][ptr][0]/Q locDriver=> SLICE_X11Y284
delay=> 286
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][valid][4]_i_4__0/I0 locDriven=> SLICE_X12Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_336__0/O locDriver=> SLICE_X12Y285
delay=> 185
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[1][txblock][3]_i_2__0/I4 locDriven=> SLICE_X10Y289
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][7]_i_6__0/O locDriver=> SLICE_X8Y277
delay=> 973
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[1][valid][4]_i_2__0/I0 locDriven=> SLICE_X11Y280
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][dirty][7]_i_2__0/O locDriver=> SLICE_X7Y272
delay=> 722
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][0]_i_2__0/I4 locDriven=> SLICE_X6Y288
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][0]_i_3__0/O locDriver=> SLICE_X6Y287
delay=> 167
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][valid][3]_i_2__0/I4 locDriven=> SLICE_X8Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][valid][3]_i_4__0/O locDriver=> SLICE_X8Y283
delay=> 138
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[3][checked]_i_3__0/I0 locDriven=> SLICE_X8Y276
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][7]_i_6__0/O locDriver=> SLICE_X8Y277
delay=> 230
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[3][valid][2]_i_4__0/I3 locDriven=> SLICE_X4Y285
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][checked]_i_4__0/O locDriver=> SLICE_X8Y276
delay=> 823
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[4][checked]_i_1__0/I2 locDriven=> SLICE_X7Y275
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_4__0/O locDriver=> SLICE_X10Y270
delay=> 365
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[4][valid][2]_i_2__0/I3 locDriven=> SLICE_X9Y284
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_5__0/O locDriver=> SLICE_X9Y272
delay=> 655
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[4][valid][7]_i_3__0/I3 locDriven=> SLICE_X11Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_5__0/O locDriver=> SLICE_X9Y272
delay=> 738
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[5][valid][1]_i_4__0/I2 locDriven=> SLICE_X6Y283
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][checked]_i_4__0/O locDriver=> SLICE_X8Y276
delay=> 997
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[5][valid][7]_i_1__0/I1 locDriven=> SLICE_X12Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[5][valid][7]_i_3__0/O locDriver=> SLICE_X12Y281
delay=> 76
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[6][valid][1]_i_2__0/I2 locDriven=> SLICE_X8Y281
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][dirty][3]_i_3__0/O locDriver=> SLICE_X7Y272
delay=> 335
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[6][valid][6]_i_3__0/I2 locDriven=> SLICE_X13Y284
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/nc_pending_q_i_4__0/O locDriver=> SLICE_X10Y270
delay=> 921
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[7][valid][0]_i_4__0/I1 locDriven=> SLICE_X8Y282
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[0][txblock][7]_i_5__0/O locDriver=> SLICE_X8Y277
delay=> 497
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[7][valid][6]_i_1__0/I0 locDriven=> SLICE_X14Y285
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[7][valid][6]_i_2__0/O locDriver=> SLICE_X15Y289
delay=> 199
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/mem_q[0][tid][0]_i_2__0/I1 locDriven=> SLICE_X10Y277
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_int_rr.gen_lock.req_q_reg[1]/Q locDriver=> SLICE_X10Y277
delay=> 261
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/Mem_DP_reg_i_29/DI[0] locDriven=> SLICE_X34Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/Mem_DP_reg_i_55__24/O locDriver=> SLICE_X34Y237
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/cl_tag_q_reg[18]/CE locDriven=> SLICE_X34Y240
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/cl_tag_q_reg[40]/CE locDriven=> SLICE_X34Y237
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/flush_q_i_1__0/I1 locDriven=> SLICE_X35Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/i___0_i_2__2/O locDriver=> SLICE_X21Y202
delay=> 783
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/i___10_i_3__0/I1 locDriven=> SLICE_X33Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/FSM_sequential_state_q_reg[0]/Q locDriver=> SLICE_X34Y225
delay=> 111
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/i___7/I2 locDriven=> SLICE_X28Y267
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/repl_way_oh_q_reg[2]/Q locDriver=> SLICE_X33Y239
delay=> 419
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q[30]_i_1__2/I2 locDriven=> SLICE_X29Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/lsu_bypass_i/lsu_vaddr_q[30]_i_1__0/O locDriver=> SLICE_X27Y221
delay=> 282
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[26]/D locDriven=> SLICE_X37Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/vaddr_q[26]_i_1__1/O locDriver=> SLICE_X37Y222
delay=> 24
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[45]/D locDriven=> SLICE_X36Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/vaddr_q[45]_i_1__1/O locDriver=> SLICE_X36Y213
delay=> 24
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/i___65_i_8__0/I3 locDriven=> SLICE_X29Y254
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTBDOUT[16] locDriver=> RAMB36_X3Y50
delay=> 243
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/i___77_i_14__0/I4 locDriven=> SLICE_X29Y255
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[2]_rep/Q locDriver=> SLICE_X36Y219
delay=> 921
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/icache_data_q[6]_i_11__0/I2 locDriven=> SLICE_X30Y252
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[3]/Q locDriver=> SLICE_X36Y217
delay=> 1535
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[3].i_ram/i___69_i_1__0/I5 locDriven=> SLICE_X34Y246
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/i___69_i_5__0/O locDriver=> SLICE_X26Y254
delay=> 441
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[3].i_ram/i___79_i_2__0/I3 locDriven=> SLICE_X32Y249
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/i___79_i_7__0/O locDriver=> SLICE_X29Y253
delay=> 277
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[3].i_ram/icache_data_q[2]_i_16__0/I1 locDriven=> SLICE_X28Y259
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[3].i_ram/Mem_DP_reg/DOUTADOUT[2] locDriver=> RAMB36_X3Y52
delay=> 238
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].tag_sram/genblk1[0].i_ram/i___10_i_29__0/I5 locDriven=> SLICE_X31Y238
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].tag_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTBDOUT[5] locDriver=> RAMB36_X3Y47
delay=> 196
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[1].i_ram/i___67_i_7__0/I4 locDriven=> SLICE_X23Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[2]/Q locDriver=> SLICE_X37Y217
delay=> 1470
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[1].i_ram/icache_data_q[10]_i_8__0/I2 locDriven=> SLICE_X24Y261
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[3]_rep/Q locDriver=> SLICE_X37Y218
delay=> 1168
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[1].i_ram/icache_data_q_reg[6]_i_12__0/I0 locDriven=> SLICE_X31Y266
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[1].i_ram/icache_data_q[6]_i_15__0/O locDriver=> SLICE_X31Y266
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/i___72_i_1__0/I1 locDriven=> SLICE_X32Y247
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/i___72_i_3__0/O locDriver=> SLICE_X35Y251
delay=> 273
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/i___78_i_1__0/I5 locDriven=> SLICE_X34Y249
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/i___78_i_5__0/O locDriver=> SLICE_X28Y259
delay=> 503
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/icache_data_q[13]_i_2__0/I3 locDriven=> SLICE_X34Y250
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/icache_data_q[13]_i_5__0/O locDriver=> SLICE_X34Y260
delay=> 266
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/icache_data_q[3]_i_7__0/I1 locDriven=> SLICE_X36Y267
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[3].i_ram/Mem_DP_reg/DOUTADOUT[3] locDriver=> RAMB36_X4Y54
delay=> 401
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].tag_sram/genblk1[0].i_ram/Mem_DP_reg_i_3__16/I2 locDriven=> SLICE_X31Y241
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_15__16/O locDriver=> SLICE_X31Y262
delay=> 312
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].tag_sram/genblk1[0].i_ram/i___10_i_23__0/I0 locDriven=> SLICE_X32Y240
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].tag_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTBDOUT[0] locDriver=> RAMB36_X3Y48
delay=> 564
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[1].i_ram/i___67_i_12__0/I3 locDriven=> SLICE_X28Y272
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTBDOUT[18] locDriver=> RAMB36_X2Y55
delay=> 366
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[1].i_ram/i___78_i_12__0/I4 locDriven=> SLICE_X27Y270
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[2]_rep/Q locDriver=> SLICE_X36Y219
delay=> 1744
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[1].i_ram/icache_data_q[6]_i_13__0/I5 locDriven=> SLICE_X28Y272
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[6] locDriver=> RAMB36_X2Y55
delay=> 324
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[3].i_ram/i___70_i_13__0/I0 locDriven=> SLICE_X28Y268
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[3].i_ram/Mem_DP_reg/DOUTBDOUT[21] locDriver=> RAMB36_X3Y54
delay=> 419
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[3].i_ram/icache_data_q[14]_i_14__0/I4 locDriven=> SLICE_X26Y271
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[2]_rep__0/Q locDriver=> SLICE_X36Y219
delay=> 1469
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/i___10_i_41__0/I2 locDriven=> SLICE_X35Y240
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[24] locDriver=> RAMB36_X4Y47
delay=> 848
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[1].i_ram/i___70_i_10__0/I5 locDriven=> SLICE_X22Y253
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTADOUT[21] locDriver=> RAMB36_X2Y51
delay=> 311
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[1].i_ram/icache_data_q[15]_i_11__0/I3 locDriven=> SLICE_X24Y253
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[0].i_ram/Mem_DP_reg/DOUTBDOUT[15] locDriver=> RAMB36_X2Y51
delay=> 329
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/i___68_i_3__0/I2 locDriven=> SLICE_X35Y246
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[4]/Q locDriver=> SLICE_X38Y209
delay=> 686
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/i___76_i_3__0/I0 locDriven=> SLICE_X33Y252
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/i___65_i_11__0/O locDriver=> SLICE_X33Y245
delay=> 279
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/icache_data_q[12]_i_10__0/I4 locDriven=> SLICE_X36Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[2]_rep/Q locDriver=> SLICE_X36Y219
delay=> 553
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/icache_data_q[5]_i_10__0/I2 locDriven=> SLICE_X37Y257
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[3]/Q locDriver=> SLICE_X36Y217
delay=> 1838
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/icache_ex_valid_q_i_53__0/I0 locDriven=> SLICE_X34Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/vaddr_q_reg[54]/Q locDriver=> SLICE_X36Y213
delay=> 435
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[3].i_ram/plru_tree_q[7]_i_26__1/I3 locDriven=> SLICE_X41Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/tags_q_reg[1][vpn0][7]/Q locDriver=> SLICE_X41Y225
delay=> 50
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].tag_sram/genblk1[0].i_ram/Mem_DP_reg_i_2__22/I4 locDriven=> SLICE_X37Y239
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/Mem_DP_reg_i_11__12/O locDriver=> SLICE_X29Y241
delay=> 283
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].tag_sram/genblk1[0].i_ram/i___10_i_47__0/I4 locDriven=> SLICE_X35Y236
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_mmu/i_itlb/cl_tag_q[7]_i_1__0/O locDriver=> SLICE_X33Y236
delay=> 102
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/btb_q_reg[target_address][11]/C locDriven=> SLICE_X40Y211
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1765
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/btb_q_reg[target_address][34]/C locDriven=> SLICE_X41Y214
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1768
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/btb_q_reg[target_address][57]/C locDriven=> SLICE_X40Y216
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1773
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i___22/I0 locDriven=> SLICE_X42Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[35]/Q locDriver=> SLICE_X36Y220
delay=> 433
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i___53/I1 locDriven=> SLICE_X43Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[2]_rep__4/Q locDriver=> SLICE_X37Y212
delay=> 784
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i___79/I0 locDriven=> SLICE_X37Y239
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[3].i_ram/i___79_i_1__0/O locDriver=> SLICE_X33Y247
delay=> 337
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i___94_i_18/I0 locDriven=> SLICE_X38Y231
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[18]/Q locDriver=> SLICE_X37Y237
delay=> 267
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[16]/CLR locDriven=> SLICE_X32Y235
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 982
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_ex_valid_q_reg/CLR locDriven=> SLICE_X33Y223
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 979
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[2]_rep__0/CLR locDriven=> SLICE_X40Y211
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 950
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[43]/CLR locDriven=> SLICE_X33Y219
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 967
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[6]/CLR locDriven=> SLICE_X32Y218
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 964
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/mem_q[0][17]_i_9/I3 locDriven=> SLICE_X42Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][instr][3]_i_2__0/O locDriver=> SLICE_X41Y226
delay=> 459
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/mem_q[0][40]_i_21/I3 locDriven=> SLICE_X35Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_40__0/O locDriver=> SLICE_X36Y217
delay=> 290
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/mem_q[0][63]_i_32/I3 locDriven=> SLICE_X39Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[17]/Q locDriver=> SLICE_X38Y235
delay=> 428
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/mem_q[0][cf][0]_i_13/I1 locDriven=> SLICE_X38Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/i___94_i_10__0/O locDriver=> SLICE_X43Y226
delay=> 388
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/mem_q_reg[0][16]_i_5/DI[6] locDriven=> SLICE_X35Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/pc_q[15]_i_2__0/O locDriver=> SLICE_X36Y212
delay=> 122
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/mem_q_reg[0][33]_i_5/S[4] locDriven=> SLICE_X42Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i___17/O locDriver=> SLICE_X42Y214
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/mem_q_reg[0][57]_i_5/DI[4] locDriven=> SLICE_X42Y217
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[54]/Q locDriver=> SLICE_X34Y219
delay=> 412
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/npc_q[31]_i_4__0/I0 locDriven=> SLICE_X33Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/npc_q_reg[32]_i_16/O[6] locDriver=> SLICE_X31Y205
delay=> 269
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/npc_q_reg[18]/CE locDriven=> SLICE_X34Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/npc_q_reg[28]/D locDriven=> SLICE_X34Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[28]_i_1__0/O locDriver=> SLICE_X34Y205
delay=> 24
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/npc_q_reg[40]_i_16/DI[2] locDriven=> SLICE_X31Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/npc_q_reg[49]/D locDriven=> SLICE_X35Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[49]_i_1__0/O locDriver=> SLICE_X35Y209
delay=> 22
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/npc_q_reg[63]/D locDriven=> SLICE_X35Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[63]_i_1__0/O locDriver=> SLICE_X35Y210
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][15]_i_3/DI[6] locDriven=> SLICE_X43Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][32]_i_3/S[4] locDriven=> SLICE_X46Y217
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[29]/Q locDriver=> SLICE_X35Y221
delay=> 881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][56]_i_3/DI[4] locDriven=> SLICE_X46Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q[taken]_i_15__0/I2 locDriven=> SLICE_X17Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[12][1][saturation_counter][1]/Q locDriver=> SLICE_X13Y195
delay=> 176
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q[valid]_i_11__0/I0 locDriven=> SLICE_X19Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[29][1][valid]/Q locDriver=> SLICE_X17Y198
delay=> 259
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q[valid]_i_6__0/I4 locDriven=> SLICE_X19Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[5]/Q locDriver=> SLICE_X23Y203
delay=> 279
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[12][0][valid]/C locDriven=> SLICE_X18Y197
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1832
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[16][1][saturation_counter][0]/C locDriven=> SLICE_X16Y188
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1864
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[1][1][saturation_counter][1]/C locDriven=> SLICE_X15Y194
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1868
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[23][1][valid]/C locDriven=> SLICE_X16Y199
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1841
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[28][0][saturation_counter][0]/C locDriven=> SLICE_X17Y189
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1867
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[31][0][saturation_counter][1]/C locDriven=> SLICE_X19Y192
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1827
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[35][0][valid]/C locDriven=> SLICE_X15Y197
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1850
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[39][1][saturation_counter][0]/C locDriven=> SLICE_X14Y195
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1863
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[42][1][saturation_counter][1]/C locDriven=> SLICE_X13Y196
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1851
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[46][1][valid]/C locDriven=> SLICE_X12Y198
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1853
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[50][0][saturation_counter][0]/C locDriven=> SLICE_X17Y190
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1855
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[54][0][saturation_counter][1]/C locDriven=> SLICE_X19Y190
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1835
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[58][0][valid]/C locDriven=> SLICE_X15Y199
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1848
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[61][1][saturation_counter][0]/C locDriven=> SLICE_X12Y192
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1866
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[7][1][saturation_counter][1]/C locDriven=> SLICE_X13Y193
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1853
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_107__0/I2 locDriven=> SLICE_X19Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[16][0][saturation_counter][1]/Q locDriver=> SLICE_X18Y192
delay=> 154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_122__0/I0 locDriven=> SLICE_X17Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[29][1][saturation_counter][1]/Q locDriver=> SLICE_X16Y192
delay=> 144
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_13__0/I4 locDriven=> SLICE_X17Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[7]/Q locDriver=> SLICE_X32Y182
delay=> 739
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_43__0/I2 locDriven=> SLICE_X15Y196
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_135__0/O locDriver=> SLICE_X15Y196
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/i___81_i_89__0/I0 locDriven=> SLICE_X15Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[21][1][saturation_counter][0]/Q locDriver=> SLICE_X15Y188
delay=> 113
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/mem_q[0][cf][0]_i_23__0/I4 locDriven=> SLICE_X18Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[5]/Q locDriver=> SLICE_X23Y203
delay=> 438
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/mem_q[0][cf][0]_i_40__0/I2 locDriven=> SLICE_X18Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[36][0][saturation_counter][1]/Q locDriver=> SLICE_X16Y194
delay=> 278
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/mem_q[0][cf][0]_i_57__0/I0 locDriven=> SLICE_X19Y197
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[45][0][valid]/Q locDriver=> SLICE_X17Y196
delay=> 606
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][12]_i_5__0/I1 locDriven=> SLICE_X43Y197
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][12]/Q locDriver=> SLICE_X41Y198
delay=> 151
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][16]_i_5__0/I5 locDriven=> SLICE_X48Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][1][target_address][16]/Q locDriver=> SLICE_X46Y201
delay=> 142
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][1]_i_6__0/I3 locDriven=> SLICE_X48Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][1][target_address][1]/Q locDriver=> SLICE_X46Y200
delay=> 509
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][23]_i_7__0/I1 locDriven=> SLICE_X43Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][1][target_address][23]/Q locDriver=> SLICE_X44Y198
delay=> 147
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][27]_i_7__0/I5 locDriven=> SLICE_X48Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][1][target_address][27]/Q locDriver=> SLICE_X48Y202
delay=> 141
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][31]_i_4__0/I3 locDriven=> SLICE_X49Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][31]/Q locDriver=> SLICE_X47Y205
delay=> 109
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][35]_i_5__0/I1 locDriven=> SLICE_X47Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][35]/Q locDriver=> SLICE_X44Y211
delay=> 337
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][39]_i_5__0/I5 locDriven=> SLICE_X50Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][1][target_address][39]/Q locDriver=> SLICE_X48Y209
delay=> 325
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][42]_i_6__0/I3 locDriven=> SLICE_X51Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][1][target_address][42]/Q locDriver=> SLICE_X46Y208
delay=> 439
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][46]_i_7__0/I1 locDriven=> SLICE_X50Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][1][target_address][46]/Q locDriver=> SLICE_X50Y210
delay=> 109
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][4]_i_7__0/I5 locDriven=> SLICE_X43Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][1][target_address][4]/Q locDriver=> SLICE_X43Y199
delay=> 332
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][54]_i_4__0/I3 locDriven=> SLICE_X51Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][54]/Q locDriver=> SLICE_X46Y209
delay=> 270
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][58]_i_5__0/I1 locDriven=> SLICE_X47Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][58]/Q locDriver=> SLICE_X44Y208
delay=> 285
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][61]_i_5__0/I5 locDriven=> SLICE_X46Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][1][target_address][61]/Q locDriver=> SLICE_X43Y212
delay=> 354
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][7]_i_6__0/I3 locDriven=> SLICE_X43Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][1][target_address][7]/Q locDriver=> SLICE_X46Y208
delay=> 352
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][0][target_address][13]/D locDriven=> SLICE_X40Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][13]_i_1__0/O locDriver=> SLICE_X35Y177
delay=> 695
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][0][target_address][36]/D locDriven=> SLICE_X46Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][36]_i_1__0/O locDriver=> SLICE_X32Y180
delay=> 950
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][0][target_address][59]/D locDriven=> SLICE_X40Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][59]_i_1__0/O locDriver=> SLICE_X35Y181
delay=> 666
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][1][target_address][22]/D locDriven=> SLICE_X44Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][22]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 931
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][1][target_address][45]/D locDriven=> SLICE_X46Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][45]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 1059
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][1][valid]/D locDriven=> SLICE_X43Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]/Q locDriver=> SLICE_X32Y181
delay=> 1285
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][0][target_address][31]/D locDriven=> SLICE_X46Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_1__0/O locDriver=> SLICE_X35Y179
delay=> 829
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][0][target_address][54]/D locDriven=> SLICE_X49Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][54]_i_1__0/O locDriver=> SLICE_X37Y182
delay=> 900
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][1][target_address][18]/D locDriven=> SLICE_X47Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][18]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 822
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][1][target_address][40]/D locDriven=> SLICE_X48Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][40]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 1136
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][1][target_address][63]/D locDriven=> SLICE_X44Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][63]_i_1__0/O locDriver=> SLICE_X35Y182
delay=> 824
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[11][0][target_address][27]/D locDriven=> SLICE_X50Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][27]_i_1__0/O locDriver=> SLICE_X37Y179
delay=> 1017
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[11][0][target_address][4]/D locDriven=> SLICE_X39Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][4]_i_1__0/O locDriver=> SLICE_X31Y179
delay=> 727
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[11][1][target_address][13]/D locDriven=> SLICE_X44Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][13]_i_1__0/O locDriver=> SLICE_X35Y177
delay=> 872
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[11][1][target_address][36]/D locDriven=> SLICE_X47Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][36]_i_1__0/O locDriver=> SLICE_X32Y180
delay=> 1302
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[11][1][target_address][59]/D locDriven=> SLICE_X41Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][59]_i_1__0/O locDriver=> SLICE_X35Y181
delay=> 786
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][0][target_address][22]/D locDriven=> SLICE_X41Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][22]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 792
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][0][target_address][45]/D locDriven=> SLICE_X51Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][45]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 814
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][0][valid]/D locDriven=> SLICE_X38Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][0][valid]_i_2__0/O locDriver=> SLICE_X36Y201
delay=> 433
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][1][target_address][31]/D locDriven=> SLICE_X54Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_1__0/O locDriver=> SLICE_X35Y179
delay=> 947
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][1][target_address][54]/D locDriven=> SLICE_X47Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][54]_i_1__0/O locDriver=> SLICE_X37Y182
delay=> 930
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][0][target_address][18]/D locDriven=> SLICE_X47Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][18]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 983
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][0][target_address][40]/D locDriven=> SLICE_X38Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][40]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 794
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][0][target_address][63]/D locDriven=> SLICE_X51Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][63]_i_1__0/O locDriver=> SLICE_X35Y182
delay=> 787
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][1][target_address][27]/D locDriven=> SLICE_X48Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][27]_i_1__0/O locDriver=> SLICE_X37Y179
delay=> 1142
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][1][target_address][4]/D locDriven=> SLICE_X43Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][4]_i_1__0/O locDriver=> SLICE_X31Y179
delay=> 656
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][0][target_address][13]/D locDriven=> SLICE_X38Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][13]_i_1__0/O locDriver=> SLICE_X35Y177
delay=> 657
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][0][target_address][36]/D locDriven=> SLICE_X44Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][36]_i_1__0/O locDriver=> SLICE_X32Y180
delay=> 1049
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][0][target_address][59]/D locDriven=> SLICE_X40Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][59]_i_1__0/O locDriver=> SLICE_X35Y181
delay=> 623
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][1][target_address][22]/D locDriven=> SLICE_X41Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][22]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 1000
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][1][target_address][45]/D locDriven=> SLICE_X52Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][45]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 1290
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][1][valid]/D locDriven=> SLICE_X44Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]/Q locDriver=> SLICE_X32Y181
delay=> 923
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][0][target_address][31]/D locDriven=> SLICE_X50Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_1__0/O locDriver=> SLICE_X35Y179
delay=> 1138
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][0][target_address][54]/D locDriven=> SLICE_X50Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][54]_i_1__0/O locDriver=> SLICE_X37Y182
delay=> 990
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][1][target_address][18]/D locDriven=> SLICE_X46Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][18]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 789
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][1][target_address][40]/D locDriven=> SLICE_X44Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][40]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 1016
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[15][1][target_address][63]/D locDriven=> SLICE_X43Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][63]_i_1__0/O locDriver=> SLICE_X35Y182
delay=> 860
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][0][target_address][27]/D locDriven=> SLICE_X52Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][27]_i_1__0/O locDriver=> SLICE_X37Y179
delay=> 1046
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][0][target_address][4]/D locDriven=> SLICE_X38Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][4]_i_1__0/O locDriver=> SLICE_X31Y179
delay=> 1029
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][13]/D locDriven=> SLICE_X44Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][13]_i_1__0/O locDriver=> SLICE_X35Y177
delay=> 788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][36]/D locDriven=> SLICE_X47Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][36]_i_1__0/O locDriver=> SLICE_X32Y180
delay=> 1019
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[1][1][target_address][59]/D locDriven=> SLICE_X41Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][59]_i_1__0/O locDriver=> SLICE_X35Y181
delay=> 882
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][0][target_address][22]/D locDriven=> SLICE_X42Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][22]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 765
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][0][target_address][45]/D locDriven=> SLICE_X48Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][45]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 1147
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][0][valid]/D locDriven=> SLICE_X40Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][0][valid]_i_2__0/O locDriver=> SLICE_X36Y201
delay=> 459
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][1][target_address][31]/D locDriven=> SLICE_X46Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_1__0/O locDriver=> SLICE_X35Y179
delay=> 763
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][1][target_address][54]/D locDriven=> SLICE_X46Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][54]_i_1__0/O locDriver=> SLICE_X37Y182
delay=> 771
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[3][0][target_address][18]/D locDriven=> SLICE_X44Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][18]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 811
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[3][0][target_address][40]/D locDriven=> SLICE_X43Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][40]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 809
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[3][0][target_address][63]/D locDriven=> SLICE_X48Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][63]_i_1__0/O locDriver=> SLICE_X35Y182
delay=> 804
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[3][1][target_address][27]/D locDriven=> SLICE_X47Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][27]_i_1__0/O locDriver=> SLICE_X37Y179
delay=> 645
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[3][1][target_address][4]/D locDriven=> SLICE_X45Y197
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][4]_i_1__0/O locDriver=> SLICE_X31Y179
delay=> 899
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][0][target_address][13]/D locDriven=> SLICE_X38Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][13]_i_1__0/O locDriver=> SLICE_X35Y177
delay=> 602
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][0][target_address][36]/D locDriven=> SLICE_X43Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][36]_i_1__0/O locDriver=> SLICE_X32Y180
delay=> 717
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][0][target_address][59]/D locDriven=> SLICE_X40Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][59]_i_1__0/O locDriver=> SLICE_X35Y181
delay=> 820
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][1][target_address][22]/D locDriven=> SLICE_X40Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][22]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 752
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][1][target_address][45]/D locDriven=> SLICE_X47Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][45]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 1001
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][1][valid]/D locDriven=> SLICE_X44Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]/Q locDriver=> SLICE_X32Y181
delay=> 703
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][0][target_address][31]/D locDriven=> SLICE_X50Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_1__0/O locDriver=> SLICE_X35Y179
delay=> 1222
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][0][target_address][54]/D locDriven=> SLICE_X52Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][54]_i_1__0/O locDriver=> SLICE_X37Y182
delay=> 1332
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][1][target_address][18]/D locDriven=> SLICE_X46Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][18]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 770
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][1][target_address][40]/D locDriven=> SLICE_X45Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][40]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 987
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][1][target_address][63]/D locDriven=> SLICE_X46Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][63]_i_1__0/O locDriver=> SLICE_X35Y182
delay=> 836
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][0][target_address][27]/D locDriven=> SLICE_X53Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][27]_i_1__0/O locDriver=> SLICE_X37Y179
delay=> 1025
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][0][target_address][4]/D locDriven=> SLICE_X38Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][4]_i_1__0/O locDriver=> SLICE_X31Y179
delay=> 1225
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][13]/D locDriven=> SLICE_X41Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][13]_i_1__0/O locDriver=> SLICE_X35Y177
delay=> 753
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][36]/D locDriven=> SLICE_X47Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][36]_i_1__0/O locDriver=> SLICE_X32Y180
delay=> 890
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][1][target_address][59]/D locDriven=> SLICE_X40Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][59]_i_1__0/O locDriver=> SLICE_X35Y181
delay=> 856
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[7][0][target_address][22]/D locDriven=> SLICE_X40Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][22]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 773
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[7][0][target_address][45]/D locDriven=> SLICE_X50Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][45]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 940
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[7][0][valid]/D locDriven=> SLICE_X39Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][0][valid]_i_2__0/O locDriver=> SLICE_X36Y201
delay=> 369
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[7][1][target_address][31]/D locDriven=> SLICE_X47Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_1__0/O locDriver=> SLICE_X35Y179
delay=> 856
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[7][1][target_address][54]/D locDriven=> SLICE_X47Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][54]_i_1__0/O locDriver=> SLICE_X37Y182
delay=> 637
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][0][target_address][18]/D locDriven=> SLICE_X44Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][18]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 980
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][0][target_address][40]/D locDriven=> SLICE_X42Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][40]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 827
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][0][target_address][63]/D locDriven=> SLICE_X48Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][63]_i_1__0/O locDriver=> SLICE_X35Y182
delay=> 746
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][1][target_address][27]/D locDriven=> SLICE_X51Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][27]_i_1__0/O locDriver=> SLICE_X37Y179
delay=> 752
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[8][1][target_address][4]/D locDriven=> SLICE_X43Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][4]_i_1__0/O locDriver=> SLICE_X31Y179
delay=> 818
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][0][target_address][13]/D locDriven=> SLICE_X40Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][13]_i_1__0/O locDriver=> SLICE_X35Y177
delay=> 953
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][0][target_address][36]/D locDriven=> SLICE_X43Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][36]_i_1__0/O locDriver=> SLICE_X32Y180
delay=> 760
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][0][target_address][59]/D locDriven=> SLICE_X41Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][59]_i_1__0/O locDriver=> SLICE_X35Y181
delay=> 922
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][1][target_address][22]/D locDriven=> SLICE_X44Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][22]_i_1__0/O locDriver=> SLICE_X35Y178
delay=> 900
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][1][target_address][45]/D locDriven=> SLICE_X50Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][45]_i_1__0/O locDriver=> SLICE_X35Y180
delay=> 1289
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][1][valid]/D locDriven=> SLICE_X46Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]/Q locDriver=> SLICE_X32Y181
delay=> 1460
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][1]_i_1__0/I0 locDriven=> SLICE_X48Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][1]_i_2__0/O locDriver=> SLICE_X48Y201
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][2]_i_1__0/I1 locDriven=> SLICE_X42Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][2]_i_3__0/O locDriver=> SLICE_X42Y200
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][3]_i_1__0/S locDriven=> SLICE_X48Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[5]/Q locDriver=> SLICE_X23Y203
delay=> 1815
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][4]_i_2__0/I0 locDriven=> SLICE_X43Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][4]_i_4__0/O locDriver=> SLICE_X43Y198
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[target_address][5]_i_2__0/I1 locDriven=> SLICE_X46Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q[target_address][5]_i_5__0/O locDriver=> SLICE_X46Y202
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/i___81_i_15__0/I4 locDriven=> SLICE_X18Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_48__0/O[4] locDriver=> SLICE_X19Y153
delay=> 181
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][10]_i_7__0/I1 locDriven=> SLICE_X52Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[2][0][target_address][10]/Q locDriver=> SLICE_X52Y202
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][14]_i_7__0/I5 locDriven=> SLICE_X45Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][0][target_address][14]/Q locDriver=> SLICE_X43Y202
delay=> 230
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][18]_i_8__0/I3 locDriven=> SLICE_X51Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[5][0][target_address][18]/Q locDriver=> SLICE_X46Y203
delay=> 217
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][21]_i_9__0/I1 locDriven=> SLICE_X50Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][0][target_address][21]/Q locDriver=> SLICE_X45Y199
delay=> 229
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][25]_i_9__0/I5 locDriven=> SLICE_X52Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[4][0][target_address][25]/Q locDriver=> SLICE_X51Y205
delay=> 159
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][2]_i_10__0/I3 locDriven=> SLICE_X42Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][0][target_address][2]/Q locDriver=> SLICE_X43Y202
delay=> 528
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][33]_i_11__0/I1 locDriven=> SLICE_X53Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][0][target_address][33]/Q locDriver=> SLICE_X51Y208
delay=> 108
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][37]_i_7__0/I5 locDriven=> SLICE_X54Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][0][target_address][37]/Q locDriver=> SLICE_X47Y207
delay=> 293
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][40]_i_26__0/I3 locDriven=> SLICE_X43Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][0][target_address][40]/Q locDriver=> SLICE_X43Y205
delay=> 92
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][44]_i_9__0/I1 locDriven=> SLICE_X38Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[10][0][target_address][44]/Q locDriver=> SLICE_X42Y206
delay=> 266
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][48]_i_27__0/I5 locDriven=> SLICE_X45Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[12][0][target_address][48]/Q locDriver=> SLICE_X44Y206
delay=> 182
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][52]_i_10__0/I3 locDriven=> SLICE_X53Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[13][0][target_address][52]/Q locDriver=> SLICE_X52Y208
delay=> 279
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][56]_i_25__0/I1 locDriven=> SLICE_X38Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[6][0][target_address][56]/Q locDriver=> SLICE_X39Y207
delay=> 168
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][5]_i_7__0/I5 locDriven=> SLICE_X41Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[0][0][target_address][5]/Q locDriver=> SLICE_X42Y204
delay=> 152
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][63]_i_38__0/I3 locDriven=> SLICE_X51Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[9][0][target_address][63]/Q locDriver=> SLICE_X49Y203
delay=> 120
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][9]_i_19__0/I1 locDriven=> SLICE_X41Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/btb_q_reg[14][0][target_address][9]/Q locDriver=> SLICE_X38Y203
delay=> 201
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][16]_i_7__0/I0 locDriven=> SLICE_X53Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][16]_i_18__0/O locDriver=> SLICE_X53Y203
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][26]_i_6__0/I1 locDriven=> SLICE_X54Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q[0][26]_i_10__0/O locDriver=> SLICE_X54Y204
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][36]_i_6__0/S locDriven=> SLICE_X45Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[4]_rep/Q locDriver=> SLICE_X42Y213
delay=> 1259
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][47]_i_4__0/I0 locDriven=> SLICE_X52Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][47]_i_5__0/O locDriver=> SLICE_X52Y206
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][57]_i_4__0/I1 locDriven=> SLICE_X45Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][57]_i_7__0/O locDriver=> SLICE_X45Y205
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_btb/mem_q_reg[0][9]_i_4__0/S locDriven=> SLICE_X41Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[5]/Q locDriver=> SLICE_X23Y203
delay=> 1100
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/pc_q_reg[11]/D locDriven=> SLICE_X35Y197
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[11]_i_1__0/O locDriver=> SLICE_X35Y197
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/pc_q_reg[34]/D locDriven=> SLICE_X38Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[34]_i_1__0/O locDriver=> SLICE_X38Y201
delay=> 22
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/pc_q_reg[57]/D locDriven=> SLICE_X36Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[57]_i_1__0/O locDriver=> SLICE_X36Y202
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/i___90_i_4__0/I2 locDriven=> SLICE_X48Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[3][instr][1]/Q locDriver=> SLICE_X46Y221
delay=> 106
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][cause][3]_i_23__0/I3 locDriven=> SLICE_X49Y187
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][27]_i_2__0/O locDriver=> SLICE_X49Y189
delay=> 119
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][cause][3]_i_46__0/I2 locDriven=> SLICE_X47Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rd][0]_i_2__0/O locDriver=> SLICE_X47Y190
delay=> 49
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][cause][3]_i_64__0/I2 locDriven=> SLICE_X46Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][31]_i_4__0/O locDriver=> SLICE_X42Y197
delay=> 709
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][13]_i_3__0/I0 locDriven=> SLICE_X45Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[1][instr][13]/Q locDriver=> SLICE_X44Y221
delay=> 190
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][21]_i_4__0/I5 locDriven=> SLICE_X45Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[2][instr][21]/Q locDriver=> SLICE_X45Y223
delay=> 140
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][28]_i_4__0/I0 locDriven=> SLICE_X48Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[1][instr][28]/Q locDriver=> SLICE_X45Y221
delay=> 215
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][39]_i_1__0/I2 locDriven=> SLICE_X31Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/idx_ds_q_reg[1]/Q locDriver=> SLICE_X34Y187
delay=> 513
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][57]_i_1__0/I0 locDriven=> SLICE_X38Y196
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/pc_q_reg[57]/Q locDriver=> SLICE_X36Y202
delay=> 256
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][fu][0]_i_14__0/I2 locDriven=> SLICE_X51Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][11]_i_2__0/O locDriver=> SLICE_X46Y222
delay=> 517
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][fu][2]_i_1__0/I3 locDriven=> SLICE_X45Y186
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][fu][2]_i_5__0/O locDriver=> SLICE_X48Y184
delay=> 223
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][0]_i_7__0/I2 locDriven=> SLICE_X48Y186
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][30]_i_2__0/O locDriver=> SLICE_X48Y189
delay=> 295
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][1]_i_4__0/I4 locDriven=> SLICE_X49Y185
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][1]_i_17__0/O locDriver=> SLICE_X50Y187
delay=> 145
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][2]_i_27__0/I0 locDriven=> SLICE_X46Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rd][0]_i_8__0/O locDriver=> SLICE_X49Y192
delay=> 156
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][3]_i_16__0/I3 locDriven=> SLICE_X51Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][5]_i_2__0/O locDriver=> SLICE_X44Y223
delay=> 778
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][3]_i_7__0/I4 locDriven=> SLICE_X49Y186
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][3]_i_21__0/O locDriver=> SLICE_X49Y186
delay=> 77
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][4]_i_30__0/I3 locDriven=> SLICE_X47Y186
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][13]_i_2__0/O locDriver=> SLICE_X51Y188
delay=> 342
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][6]_i_12__0/I4 locDriven=> SLICE_X47Y185
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][6]_i_2__0/O locDriver=> SLICE_X50Y189
delay=> 431
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rd][0]_i_2__0/I0 locDriven=> SLICE_X47Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][7]_i_2__0/O locDriver=> SLICE_X45Y199
delay=> 389
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rd][2]_i_5__0/I3 locDriven=> SLICE_X46Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][13]_i_2__0/O locDriver=> SLICE_X45Y198
delay=> 296
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rd][4]_i_4__0/I4 locDriven=> SLICE_X49Y185
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][op][3]_i_4__0/O locDriver=> SLICE_X51Y190
delay=> 379
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][12]_i_3__0/I1 locDriven=> SLICE_X51Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][31]_i_4__0/O locDriver=> SLICE_X42Y197
delay=> 701
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][17]_i_1__0/I4 locDriven=> SLICE_X44Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs1][2]_i_2__0/O locDriver=> SLICE_X45Y190
delay=> 310
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][25]_i_3__0/I2 locDriven=> SLICE_X45Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][13]_i_2__0/O locDriver=> SLICE_X45Y198
delay=> 289
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][27]_i_4__0/I1 locDriven=> SLICE_X49Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][27]_i_3__0/O locDriver=> SLICE_X47Y222
delay=> 525
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][29]_i_3__0/I0 locDriven=> SLICE_X48Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/i___90_i_3__0/O locDriver=> SLICE_X48Y217
delay=> 871
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][5]_i_1__0/I2 locDriven=> SLICE_X44Y185
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][63]_i_3__0/O locDriver=> SLICE_X46Y185
delay=> 369
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs1][0]_i_5__0/I3 locDriven=> SLICE_X51Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][7]_i_2__0/O locDriver=> SLICE_X45Y199
delay=> 450
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs1][2]_i_5__0/I2 locDriven=> SLICE_X47Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][ex][tval][15]_i_2__0/O locDriver=> SLICE_X45Y192
delay=> 213
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs1][4]_i_3__0/I0 locDriven=> SLICE_X46Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/i___90_i_3__0/O locDriver=> SLICE_X48Y217
delay=> 1045
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs2][0]_i_7__0/I0 locDriven=> SLICE_X47Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs2][0]_i_15__0/O locDriver=> SLICE_X47Y193
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs2][2]_i_2__0/I2 locDriven=> SLICE_X47Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs2][2]_i_4__0/O locDriver=> SLICE_X47Y184
delay=> 82
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs2][4]_i_10__0/I1 locDriven=> SLICE_X47Y183
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][rs1][4]_i_3__0/O locDriver=> SLICE_X46Y191
delay=> 366
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][use_zimm]_i_1__0/I5 locDriven=> SLICE_X46Y186
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][result][14]_i_2__0/O locDriver=> SLICE_X50Y189
delay=> 398
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[0][instr][20]/CE locDriven=> SLICE_X45Y227
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[0][instr][31]_i_1__1/O locDriver=> SLICE_X48Y219
delay=> 551
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[1][instr][10]/CE locDriven=> SLICE_X45Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[1][instr][31]_i_1__1/O locDriver=> SLICE_X48Y219
delay=> 288
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[1][instr][4]/CE locDriven=> SLICE_X43Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[1][instr][31]_i_1__1/O locDriver=> SLICE_X48Y219
delay=> 444
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[2][instr][23]/CE locDriven=> SLICE_X44Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[2][instr][31]_i_1__1/O locDriver=> SLICE_X48Y219
delay=> 457
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[3][instr][13]/CE locDriven=> SLICE_X43Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[3][instr][31]_i_1__1/O locDriver=> SLICE_X50Y219
delay=> 546
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q_reg[3][instr][7]/CE locDriven=> SLICE_X45Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[3][instr][31]_i_1__1/O locDriver=> SLICE_X50Y219
delay=> 454
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[25]_i_1__0/I3 locDriven=> SLICE_X38Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/i___63_i_1__0/O locDriver=> SLICE_X40Y199
delay=> 139
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[43]_i_1__0/I3 locDriven=> SLICE_X36Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/i___63_i_1__0/O locDriver=> SLICE_X40Y199
delay=> 294
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q[61]_i_1__0/I3 locDriven=> SLICE_X38Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/i___63_i_1__0/O locDriver=> SLICE_X40Y199
delay=> 211
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[39]_i_3__0/S[3] locDriven=> SLICE_X37Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/pc_q_reg[35]/Q locDriver=> SLICE_X39Y200
delay=> 300
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_1__2/I3 locDriven=> SLICE_X45Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q_reg[2]/Q locDriver=> SLICE_X45Y213
delay=> 57
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/issue_q[sbe][ex][tval][15]_i_4__0/I2 locDriven=> SLICE_X47Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[3][instr][15]/Q locDriver=> SLICE_X46Y219
delay=> 194
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/issue_q[sbe][ex][tval][5]_i_4__0/I0 locDriven=> SLICE_X44Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[1][instr][5]/Q locDriver=> SLICE_X44Y223
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q[0][instr][26]_i_1__2/I0 locDriven=> SLICE_X47Y225
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/idx_is_q_reg[0]/Q locDriver=> SLICE_X39Y208
delay=> 961
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[0][instr][20]/C locDriven=> SLICE_X46Y223
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1771
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[1][instr][10]/C locDriven=> SLICE_X45Y220
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1760
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[1][instr][4]/C locDriven=> SLICE_X44Y223
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1790
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[2][instr][23]/C locDriven=> SLICE_X44Y225
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[3][instr][13]/C locDriven=> SLICE_X46Y219
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1751
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q_reg[3][instr][7]/C locDriven=> SLICE_X46Y225
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1762
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[23]_i_1__0/I5 locDriven=> SLICE_X33Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/npc_q[23]_i_5__0/O locDriver=> SLICE_X35Y203
delay=> 134
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[39]_i_1__0/I3 locDriven=> SLICE_X33Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[39]_i_3__0/O locDriver=> SLICE_X35Y203
delay=> 222
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[54]_i_1__0/I1 locDriven=> SLICE_X34Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[63]_i_3__0/O locDriver=> SLICE_X35Y207
delay=> 295
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/read_pointer_q[1]_i_2__4/I2 locDriven=> SLICE_X44Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/i__i_1__1/O locDriver=> SLICE_X31Y200
delay=> 764
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/issue_q[sbe][bp][predict_address][10]_i_1__0/I2 locDriven=> SLICE_X36Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[1][10]/Q locDriver=> SLICE_X34Y202
delay=> 212
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/issue_q[sbe][bp][predict_address][26]_i_1__0/I0 locDriven=> SLICE_X37Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[3][26]/Q locDriver=> SLICE_X35Y206
delay=> 114
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/issue_q[sbe][bp][predict_address][40]_i_1__0/I4 locDriven=> SLICE_X38Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/Q locDriver=> SLICE_X39Y201
delay=> 566
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/issue_q[sbe][bp][predict_address][56]_i_1__0/I2 locDriven=> SLICE_X33Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[1][56]/Q locDriver=> SLICE_X35Y210
delay=> 104
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[0][15]/C locDriven=> SLICE_X33Y200
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[0][38]/C locDriven=> SLICE_X37Y209
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1780
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[0][60]/C locDriven=> SLICE_X35Y213
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1770
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[1][25]/C locDriven=> SLICE_X34Y205
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1778
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[1][48]/C locDriven=> SLICE_X33Y212
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1770
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[2][12]/C locDriven=> SLICE_X36Y202
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1786
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[2][35]/C locDriven=> SLICE_X37Y208
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1782
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[2][58]/C locDriven=> SLICE_X33Y210
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1766
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[3][22]/C locDriven=> SLICE_X37Y204
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1789
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q_reg[3][45]/C locDriven=> SLICE_X38Y210
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1762
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/npc_q[0]_i_1__0/I0 locDriven=> SLICE_X34Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i___83/O locDriver=> SLICE_X38Y204
delay=> 212
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/npc_q[24]_i_6__0/I4 locDriven=> SLICE_X34Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_vaddr_q_reg[24]/Q locDriver=> SLICE_X35Y221
delay=> 605
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/npc_q[3]_i_5__0/I2 locDriven=> SLICE_X33Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/pc_q[3]_i_2__0/O locDriver=> SLICE_X37Y211
delay=> 426
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/npc_q[55]_i_5__0/I0 locDriven=> SLICE_X31Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[55]_i_7__0/O locDriver=> SLICE_X30Y209
delay=> 196
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q[2]_i_1__4/I0 locDriven=> SLICE_X36Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]/Q locDriver=> SLICE_X36Y202
delay=> 141
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/i___3_i_1__0/I3 locDriven=> SLICE_X41Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[28]/Q locDriver=> SLICE_X36Y243
delay=> 583
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/i___94_i_17__0/I2 locDriven=> SLICE_X42Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[0]/Q locDriver=> SLICE_X38Y236
delay=> 572
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][12]_i_1__0/I2 locDriven=> SLICE_X40Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][12]_i_3__0/O locDriver=> SLICE_X44Y212
delay=> 247
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][17]_i_2__0/I0 locDriven=> SLICE_X39Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_6__0/O locDriver=> SLICE_X38Y218
delay=> 401
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][21]_i_3__0/I0 locDriven=> SLICE_X41Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_10__0/O locDriver=> SLICE_X40Y217
delay=> 338
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][26]_i_1__0/I2 locDriven=> SLICE_X40Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][26]_i_3__0/O locDriver=> SLICE_X41Y213
delay=> 98
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][31]_i_1__0/I0 locDriven=> SLICE_X39Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][31]_i_2__0/O locDriver=> SLICE_X39Y213
delay=> 259
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][35]_i_2__0/I3 locDriven=> SLICE_X40Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/btb_q_reg[target_address][35]/Q locDriver=> SLICE_X41Y214
delay=> 101
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][40]_i_12__0/I0 locDriven=> SLICE_X35Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[36]/Q locDriver=> SLICE_X41Y216
delay=> 719
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][44]_i_3__0/I3 locDriven=> SLICE_X41Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][44]/Q locDriver=> SLICE_X44Y219
delay=> 312
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][49]_i_2__0/I0 locDriven=> SLICE_X38Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_6__0/O locDriver=> SLICE_X38Y218
delay=> 237
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][54]_i_1__0/I3 locDriven=> SLICE_X38Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_5__0/O locDriver=> SLICE_X41Y215
delay=> 180
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][58]_i_3__0/I0 locDriven=> SLICE_X40Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_10__0/O locDriver=> SLICE_X40Y217
delay=> 191
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_11__0/I3 locDriven=> SLICE_X40Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][cf][2]_i_2__0/O locDriver=> SLICE_X40Y218
delay=> 141
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][6]_i_2__0/I0 locDriven=> SLICE_X40Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][63]_i_6__0/O locDriver=> SLICE_X38Y218
delay=> 396
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][cf][0]_i_1__2/I2 locDriven=> SLICE_X39Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][cf][0]_i_3__0/O locDriver=> SLICE_X37Y215
delay=> 511
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][cf][2]_i_2__0/I0 locDriven=> SLICE_X40Y218
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/mem_q[0][cf][2]_i_6/O locDriver=> SLICE_X39Y220
delay=> 149
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][instr][14]_i_1__1/I2 locDriven=> SLICE_X45Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_instr_q_reg[14]/Q locDriver=> SLICE_X44Y228
delay=> 407
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][instr][29]_i_1__1/I3 locDriven=> SLICE_X42Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_queue/idx_is_q_reg[0]/Q locDriver=> SLICE_X39Y208
delay=> 580
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][instr][7]_i_2__0/I1 locDriven=> SLICE_X43Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[0]/Q locDriver=> SLICE_X38Y236
delay=> 707
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[16]_i_9__0/I0 locDriven=> SLICE_X36Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/npc_q_reg[14]/Q locDriver=> SLICE_X34Y201
delay=> 373
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[29]_i_2__0/I4 locDriven=> SLICE_X37Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/npc_rst_load_q_reg/Q locDriver=> SLICE_X34Y221
delay=> 916
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[40]_i_11__0/I3 locDriven=> SLICE_X36Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][36]_i_1__0/O locDriver=> SLICE_X39Y214
delay=> 420
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[48]_i_9__0/I2 locDriven=> SLICE_X36Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/i___92_i_1__0/O locDriver=> SLICE_X38Y219
delay=> 597
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/npc_q[60]_i_2__0/I1 locDriven=> SLICE_X34Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/mem_q[0][60]_i_1__0/O locDriver=> SLICE_X39Y216
delay=> 438
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/pc_q[11]_i_2__0/I2 locDriven=> SLICE_X37Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_q_reg_rep__0/Q locDriver=> SLICE_X41Y223
delay=> 628
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/pc_q[42]_i_2__0/I0 locDriven=> SLICE_X32Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[42]/Q locDriver=> SLICE_X38Y221
delay=> 345
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][0]_i_4__0/I0 locDriven=> SLICE_X43Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[2]/Q locDriver=> SLICE_X40Y213
delay=> 161
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][17]_i_1__0/I2 locDriven=> SLICE_X47Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][17]/Q locDriver=> SLICE_X47Y216
delay=> 172
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][25]_i_2__0/I2 locDriven=> SLICE_X45Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][32]_i_3/O[0] locDriver=> SLICE_X46Y217
delay=> 163
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][34]_i_1__0/I2 locDriven=> SLICE_X45Y217
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][34]/Q locDriver=> SLICE_X45Y217
delay=> 44
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][42]_i_2__0/I2 locDriven=> SLICE_X44Y217
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][48]_i_3/O[1] locDriver=> SLICE_X46Y219
delay=> 225
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][51]_i_1__0/I2 locDriven=> SLICE_X45Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][51]/Q locDriver=> SLICE_X45Y219
delay=> 48
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/stack_q[0][ra][5]_i_2__0/I2 locDriven=> SLICE_X44Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/stack_q_reg[0][ra][8]_i_3/O[4] locDriver=> SLICE_X46Y214
delay=> 232
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[11]/CE locDriven=> SLICE_X38Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_valid_q_reg/Q locDriver=> SLICE_X44Y227
delay=> 1023
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[34]/CE locDriven=> SLICE_X40Y217
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_valid_q_reg/Q locDriver=> SLICE_X44Y227
delay=> 587
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_address_q_reg[57]/CE locDriven=> SLICE_X39Y218
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_valid_q_reg/Q locDriver=> SLICE_X44Y227
delay=> 569
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_instr_q[5]_i_1__0/I0 locDriven=> SLICE_X43Y228
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/icache_data_q_reg[0]/Q locDriver=> SLICE_X38Y236
delay=> 607
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_q_reg/D locDriven=> SLICE_X40Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/unaligned_q_i_1__0/O locDriver=> SLICE_X40Y219
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/vaddr_q[22]_i_1__1/I2 locDriven=> SLICE_X36Y223
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/i___92_i_1__0/O locDriver=> SLICE_X38Y219
delay=> 343
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/vaddr_q[41]_i_1__1/I2 locDriven=> SLICE_X37Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_instr_realign/i___92_i_1__0/O locDriver=> SLICE_X38Y219
delay=> 375
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q[1][ra][12]_i_1__0/I0 locDriven=> SLICE_X45Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][12]/Q locDriver=> SLICE_X45Y214
delay=> 174
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q[1][ra][58]_i_1__0/I0 locDriven=> SLICE_X44Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][58]/Q locDriver=> SLICE_X44Y220
delay=> 52
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][27]/C locDriven=> SLICE_X45Y217
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1749
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[0][ra][4]/C locDriven=> SLICE_X47Y214
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1740
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][13]/C locDriven=> SLICE_X44Y214
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1772
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][36]/C locDriven=> SLICE_X45Y218
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1750
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_ras/stack_q_reg[1][ra][59]/C locDriven=> SLICE_X40Y221
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1778
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/dcsr_q[ebreaku]_i_14__0/I2 locDriven=> SLICE_X10Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]/Q locDriver=> SLICE_X18Y198
delay=> 592
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/fcsr_q[fprec][2]_i_22__0/I3 locDriven=> SLICE_X12Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][2]/Q locDriver=> SLICE_X12Y207
delay=> 55
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/fcsr_q[fprec][6]_i_24__0/I1 locDriven=> SLICE_X9Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][6]/Q locDriver=> SLICE_X4Y210
delay=> 272
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][11]/CLR locDriven=> SLICE_X16Y211
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1004
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][26]/CLR locDriven=> SLICE_X16Y214
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1017
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][40]_i_2__0/S[1] locDriven=> SLICE_X15Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][34]/Q locDriver=> SLICE_X16Y215
delay=> 122
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][56]_i_2__0/S[5] locDriven=> SLICE_X15Y217
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][54]/Q locDriver=> SLICE_X16Y218
delay=> 336
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][11]/CLR locDriven=> SLICE_X6Y207
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1048
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][26]/CLR locDriven=> SLICE_X8Y211
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1045
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][40]_i_2__0/S[1] locDriven=> SLICE_X5Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][34]/Q locDriver=> SLICE_X9Y212
delay=> 272
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][56]_i_2__0/S[5] locDriven=> SLICE_X5Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][54]/Q locDriver=> SLICE_X8Y214
delay=> 292
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][11]/CLR locDriven=> SLICE_X3Y212
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1040
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][26]/CLR locDriven=> SLICE_X3Y218
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1048
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][40]_i_2__0/S[1] locDriven=> SLICE_X1Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][34]/Q locDriver=> SLICE_X3Y219
delay=> 168
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][56]_i_2__0/S[5] locDriven=> SLICE_X1Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2821][54]/Q locDriver=> SLICE_X4Y222
delay=> 169
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][11]/CLR locDriven=> SLICE_X6Y207
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1048
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][26]/CLR locDriven=> SLICE_X3Y210
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1042
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][40]_i_2__0/S[1] locDriven=> SLICE_X2Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][34]/Q locDriver=> SLICE_X0Y212
delay=> 247
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][56]_i_2__0/S[5] locDriven=> SLICE_X2Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][54]/Q locDriver=> SLICE_X0Y216
delay=> 177
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][11]/CLR locDriven=> SLICE_X2Y207
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1042
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][26]/CLR locDriven=> SLICE_X3Y210
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1042
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][40]_i_2__0/S[1] locDriven=> SLICE_X1Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][34]/Q locDriver=> SLICE_X0Y210
delay=> 228
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][56]_i_2__0/S[5] locDriven=> SLICE_X1Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2823][54]/Q locDriver=> SLICE_X3Y214
delay=> 325
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][11]/CLR locDriven=> SLICE_X7Y213
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1045
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][26]/CLR locDriven=> SLICE_X8Y217
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1047
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][40]_i_2__0/S[1] locDriven=> SLICE_X5Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][34]/Q locDriver=> SLICE_X4Y221
delay=> 170
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][56]_i_2__0/S[5] locDriven=> SLICE_X5Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2824][54]/Q locDriver=> SLICE_X4Y222
delay=> 185
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][11]/CLR locDriven=> SLICE_X7Y213
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1045
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][26]/CLR locDriven=> SLICE_X7Y217
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1045
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][40]_i_2__0/S[1] locDriven=> SLICE_X6Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][34]/Q locDriver=> SLICE_X7Y218
delay=> 175
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][56]_i_2__0/S[5] locDriven=> SLICE_X6Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][54]/Q locDriver=> SLICE_X4Y222
delay=> 166
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][11]/CLR locDriven=> SLICE_X3Y212
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1040
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][26]/CLR locDriven=> SLICE_X0Y216
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1049
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][40]_i_2__0/S[1] locDriven=> SLICE_X2Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][34]/Q locDriver=> SLICE_X3Y219
delay=> 162
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][56]_i_2__0/S[5] locDriven=> SLICE_X2Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2826][54]/Q locDriver=> SLICE_X4Y222
delay=> 227
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][11]/CLR locDriven=> SLICE_X0Y209
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1030
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][26]/CLR locDriven=> SLICE_X0Y216
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1049
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][40]_i_2__0/S[1] locDriven=> SLICE_X4Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][34]/Q locDriver=> SLICE_X3Y216
delay=> 175
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][56]_i_2__0/S[5] locDriven=> SLICE_X4Y218
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2827][54]/Q locDriver=> SLICE_X3Y218
delay=> 176
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][11]/CLR locDriven=> SLICE_X13Y207
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1008
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][26]/CLR locDriven=> SLICE_X16Y210
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1008
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][40]_i_2__0/S[1] locDriven=> SLICE_X13Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][34]/Q locDriver=> SLICE_X16Y215
delay=> 250
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][56]_i_2__0/S[5] locDriven=> SLICE_X13Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2828][54]/Q locDriver=> SLICE_X13Y219
delay=> 238
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][11]/CLR locDriven=> SLICE_X12Y209
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1016
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][26]/CLR locDriven=> SLICE_X11Y213
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1035
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][40]_i_2__0/S[1] locDriven=> SLICE_X12Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][34]/Q locDriver=> SLICE_X11Y214
delay=> 123
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][56]_i_2__0/S[5] locDriven=> SLICE_X12Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][54]/Q locDriver=> SLICE_X11Y216
delay=> 226
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][11]/CLR locDriven=> SLICE_X8Y209
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1051
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][26]/CLR locDriven=> SLICE_X9Y211
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1043
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][40]_i_2__0/S[1] locDriven=> SLICE_X6Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][34]/Q locDriver=> SLICE_X9Y212
delay=> 176
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][56]_i_2__0/S[5] locDriven=> SLICE_X6Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][54]/Q locDriver=> SLICE_X11Y214
delay=> 231
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][11]/CLR locDriven=> SLICE_X15Y209
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1024
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][26]/CLR locDriven=> SLICE_X16Y212
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1012
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][40]_i_2__0/S[1] locDriven=> SLICE_X14Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][34]/Q locDriver=> SLICE_X16Y215
delay=> 259
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][56]_i_2__0/S[5] locDriven=> SLICE_X14Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][54]/Q locDriver=> SLICE_X13Y218
delay=> 231
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2832][11]/CLR locDriven=> SLICE_X19Y210
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 983
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2832][26]/CLR locDriven=> SLICE_X19Y212
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 979
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2832][40]_i_2__0/S[1] locDriven=> SLICE_X20Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2832][34]/Q locDriver=> SLICE_X19Y213
delay=> 253
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2832][56]_i_2__0/S[5] locDriven=> SLICE_X20Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2832][54]/Q locDriver=> SLICE_X19Y215
delay=> 179
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[10]_i_16__0/I4 locDriven=> SLICE_X12Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]/Q locDriver=> SLICE_X18Y198
delay=> 828
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[20]_i_14__0/I5 locDriven=> SLICE_X11Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2819][20]/Q locDriver=> SLICE_X16Y212
delay=> 374
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[24]_i_16__0/I0 locDriven=> SLICE_X11Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[24]_i_18__0/O locDriver=> SLICE_X10Y209
delay=> 190
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[27]_i_20__0/I1 locDriven=> SLICE_X0Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2822][27]/Q locDriver=> SLICE_X3Y211
delay=> 156
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[31]_i_21__0/I2 locDriven=> SLICE_X7Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]/Q locDriver=> SLICE_X18Y198
delay=> 1325
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[35]_i_16__0/I0 locDriven=> SLICE_X9Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][35]/Q locDriver=> SLICE_X16Y213
delay=> 558
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[39]_i_17__0/I1 locDriven=> SLICE_X15Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][39]/Q locDriver=> SLICE_X9Y212
delay=> 471
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[43]_i_10__0/I2 locDriven=> SLICE_X23Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[43]_i_15__0/O locDriver=> SLICE_X10Y216
delay=> 596
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[47]_i_13__0/I0 locDriven=> SLICE_X10Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][47]/Q locDriver=> SLICE_X16Y216
delay=> 377
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[51]_i_13__0/I1 locDriven=> SLICE_X11Y217
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2830][51]/Q locDriver=> SLICE_X11Y214
delay=> 155
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[55]_i_16__0/I2 locDriven=> SLICE_X13Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]/Q locDriver=> SLICE_X18Y197
delay=> 1633
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[59]_i_15__0/I0 locDriven=> SLICE_X12Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][59]/Q locDriver=> SLICE_X13Y219
delay=> 294
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[63]_i_19__0/I1 locDriven=> SLICE_X13Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[63]_i_23__0/O locDriver=> SLICE_X9Y221
delay=> 344
pinDriven=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/stvec_q[9]_i_33__0/I5 locDriven=> SLICE_X4Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2820][9]/Q locDriver=> SLICE_X6Y207
delay=> 330
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/fpu_valid_q_rep__1_i_1__0/I3 locDriven=> SLICE_X35Y154
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mult_valid_q_i_4__1/O locDriver=> SLICE_X33Y164
delay=> 481
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/imm_q[45]_i_1__0/I1 locDriven=> SLICE_X36Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][63]/Q locDriver=> SLICE_X44Y183
delay=> 765
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/imm_q[61]_i_1__0/I5 locDriven=> SLICE_X30Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[61]_i_3__0/O locDriver=> SLICE_X9Y182
delay=> 946
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_57__0/I1 locDriven=> SLICE_X30Y157
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[63]_i_73__0/O locDriver=> SLICE_X30Y156
delay=> 171
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_75__0/I5 locDriven=> SLICE_X37Y158
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][2]/Q locDriver=> SLICE_X45Y185
delay=> 701
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][27]/CLR locDriven=> SLICE_X37Y198
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 973
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][4]/CLR locDriven=> SLICE_X36Y201
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 976
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][cause][63]/CLR locDriven=> SLICE_X26Y187
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 988
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][31]/CLR locDriven=> SLICE_X44Y190
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 961
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][54]/CLR locDriven=> SLICE_X38Y195
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 960
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][op][6]/CLR locDriven=> SLICE_X46Y185
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 943
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][31]/CLR locDriven=> SLICE_X35Y190
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 996
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][pc][54]/CLR locDriven=> SLICE_X32Y192
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 989
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__3/CLR locDriven=> SLICE_X45Y184
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 941
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][26]/CLR locDriven=> SLICE_X44Y185
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 955
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_7/CLR locDriven=> SLICE_X44Y184
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 970
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mem_q[0][sbe][result][22]_i_2__0/I0 locDriven=> SLICE_X23Y143
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_2__0/O locDriver=> SLICE_X36Y161
delay=> 1660
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mem_q[2][sbe][ex][tval][3]_i_2__0/I0 locDriven=> SLICE_X42Y188
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][ex][tval][3]/Q locDriver=> SLICE_X44Y191
delay=> 287
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mem_q[3][sbe][result][27]_i_2__0/I0 locDriven=> SLICE_X30Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_2__0/O locDriver=> SLICE_X36Y161
delay=> 1127
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_1__0/I2 locDriven=> SLICE_X37Y157
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mem_q[7][is_rd_fpr_flag]_i_2__0/O locDriver=> SLICE_X38Y157
delay=> 205
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/mult_valid_q_i_104__0/I1 locDriven=> SLICE_X28Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_19__0/O locDriver=> SLICE_X27Y159
delay=> 565
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[11]_i_8__0/I1 locDriven=> SLICE_X29Y150
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][11]_i_5__0/O locDriver=> SLICE_X24Y145
delay=> 378
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[19]_i_6__0/I5 locDriven=> SLICE_X33Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][19]_i_3__0/O locDriver=> SLICE_X31Y145
delay=> 111
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[26]_i_6__0/I5 locDriven=> SLICE_X28Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][26]_i_2__0/O locDriver=> SLICE_X25Y137
delay=> 258
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[33]_i_6__0/I5 locDriven=> SLICE_X32Y148
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][33]_i_3__0/O locDriver=> SLICE_X27Y147
delay=> 339
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[40]_i_6__0/I5 locDriven=> SLICE_X28Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][40]_i_3__0/O locDriver=> SLICE_X21Y151
delay=> 466
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[49]_i_1__0/I3 locDriven=> SLICE_X27Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_2__0/O locDriver=> SLICE_X31Y153
delay=> 437
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[56]_i_1__0/I3 locDriven=> SLICE_X28Y149
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_2__0/O locDriver=> SLICE_X31Y153
delay=> 384
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[62]_i_8__0/I1 locDriven=> SLICE_X26Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[7][sbe][result][62]_i_5__0/O locDriver=> SLICE_X23Y140
delay=> 366
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[63]_i_59__0/I4 locDriven=> SLICE_X33Y157
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[63]_i_79__0/O locDriver=> SLICE_X35Y159
delay=> 192
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[63]_i_92__0/I4 locDriven=> SLICE_X33Y156
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][2]/Q locDriver=> SLICE_X48Y183
delay=> 920
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[10]_i_1__0/I3 locDriven=> SLICE_X26Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[10]_i_2__0/O locDriver=> SLICE_X27Y152
delay=> 142
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[14]_i_2__0/I1 locDriven=> SLICE_X34Y148
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[60]_i_5__0_rewire/O locDriver=> SLICE_X30Y146
delay=> 318
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[18]_i_5__0/I1 locDriven=> SLICE_X31Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_28__0/O locDriver=> SLICE_X35Y154
delay=> 1157
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[22]_i_1__0/I3 locDriven=> SLICE_X25Y143
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[22]_i_2__0_rewire/O locDriver=> SLICE_X25Y143
delay=> 196
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[26]_i_4__0/I3 locDriven=> SLICE_X25Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][26]/Q locDriver=> SLICE_X27Y137
delay=> 217
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[30]_i_1__0/I4 locDriven=> SLICE_X32Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[63]_i_5__0/O locDriver=> SLICE_X30Y145
delay=> 330
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[34]_i_4__0/I5 locDriven=> SLICE_X22Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][result][34]/Q locDriver=> SLICE_X24Y155
delay=> 515
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[39]_i_2__0/I4 locDriven=> SLICE_X33Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[39]_i_6__0/O locDriver=> SLICE_X35Y151
delay=> 464
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[42]_i_5__0/I5 locDriven=> SLICE_X35Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][42]_i_4__0/O locDriver=> SLICE_X29Y140
delay=> 242
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[47]_i_4__0/I1 locDriven=> SLICE_X33Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[47]_i_11__0/O locDriver=> SLICE_X33Y151
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[51]_i_1__0/I2 locDriven=> SLICE_X24Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_3__0/O locDriver=> SLICE_X41Y154
delay=> 624
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[55]_i_1__0/I2 locDriven=> SLICE_X26Y152
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_3__0/O locDriver=> SLICE_X41Y154
delay=> 1237
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[59]_i_4__0/I4 locDriven=> SLICE_X36Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_25__0/O locDriver=> SLICE_X36Y154
delay=> 767
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[62]_i_1__0/I2 locDriven=> SLICE_X24Y146
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_3__0/O locDriver=> SLICE_X41Y154
delay=> 1058
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_19__0/I4 locDriven=> SLICE_X37Y158
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][op][5]/Q locDriver=> SLICE_X46Y185
delay=> 985
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_49__0/I3 locDriven=> SLICE_X37Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][op][0]/Q locDriver=> SLICE_X47Y185
delay=> 1121
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_71__0/I4 locDriven=> SLICE_X32Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][op][1]/Q locDriver=> SLICE_X48Y186
delay=> 1528
pinDriven=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[6]_i_1__0/I1 locDriven=> SLICE_X32Y152
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][6]/Q locDriver=> SLICE_X44Y185
delay=> 666
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/FSM_sequential_state_q[1]_i_5__3/I2 locDriven=> SLICE_X16Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operator_q[3]_i_1__0/O locDriver=> SLICE_X16Y129
delay=> 137
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[11][1][valid]_i_2__0/I2 locDriven=> SLICE_X11Y200
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_rep/Q locDriver=> SLICE_X19Y192
delay=> 905
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[15][1][valid]_i_1__0/I3 locDriven=> SLICE_X16Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[6]/Q locDriver=> SLICE_X31Y183
delay=> 904
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[19][1][valid]_i_1__0/I2 locDriven=> SLICE_X12Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[19][1][valid]_i_2__0/O locDriver=> SLICE_X10Y199
delay=> 196
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[22][1][valid]_i_1__0/I1 locDriven=> SLICE_X12Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[63][1][valid]_i_2__0/O locDriver=> SLICE_X19Y201
delay=> 712
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[26][1][saturation_counter][1]_i_1__0/I0 locDriven=> SLICE_X15Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[63][1][saturation_counter][1]_i_2__0/O locDriver=> SLICE_X18Y194
delay=> 486
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[2][0][saturation_counter][1]_i_1__0/I2 locDriven=> SLICE_X16Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[3][1][valid]_i_2__0/O locDriver=> SLICE_X12Y194
delay=> 526
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[33][0][saturation_counter][1]_i_1__0/I2 locDriven=> SLICE_X15Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[33][1][valid]_i_3__0/O locDriver=> SLICE_X11Y197
delay=> 443
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[36][1][valid]_i_1__0/I1 locDriven=> SLICE_X15Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[36][1][valid]_i_2__0/O locDriver=> SLICE_X11Y197
delay=> 466
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[3][1][saturation_counter][1]_i_1__0/I3 locDriven=> SLICE_X12Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[62][1][saturation_counter][1]_i_2__0/O locDriver=> SLICE_X13Y197
delay=> 350
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[43][0][valid]_i_1__0/I0 locDriven=> SLICE_X16Y197
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[63][0][valid]_i_2__0/O locDriver=> SLICE_X19Y197
delay=> 334
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[47][0][valid]_i_1__0/I0 locDriven=> SLICE_X16Y197
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[63][0][valid]_i_2__0/O locDriver=> SLICE_X19Y197
delay=> 217
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[4][1][saturation_counter][1]_i_1__0/I3 locDriven=> SLICE_X13Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[2]/Q locDriver=> SLICE_X35Y180
delay=> 901
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[53][0][saturation_counter][1]_i_1__0/I3 locDriven=> SLICE_X18Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[6]/Q locDriver=> SLICE_X31Y183
delay=> 795
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[56][1][valid]_i_2__0/I1 locDriven=> SLICE_X11Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[5]/Q locDriver=> SLICE_X28Y185
delay=> 1098
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[5][0][valid]_i_1__0/I0 locDriven=> SLICE_X18Y197
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[63][0][valid]_i_2__0/O locDriver=> SLICE_X19Y197
delay=> 167
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[62][1][valid]_i_1__0/I3 locDriven=> SLICE_X12Y201
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_frontend/i_bht/bht_q_reg[62][1][valid]/Q locDriver=> SLICE_X12Y201
delay=> 174
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[7][1][saturation_counter][1]_i_1__0/I0 locDriven=> SLICE_X12Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/bht_q[63][1][saturation_counter][1]_i_2__0/O locDriver=> SLICE_X18Y194
delay=> 658
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/branch_predict_o_reg[predict_address][15]/D locDriven=> SLICE_X35Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][15]/Q locDriver=> SLICE_X35Y201
delay=> 410
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/branch_predict_o_reg[predict_address][38]/D locDriven=> SLICE_X37Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][38]/Q locDriver=> SLICE_X36Y186
delay=> 244
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/branch_predict_o_reg[predict_address][60]/D locDriven=> SLICE_X37Y183
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][bp][predict_address][60]/Q locDriver=> SLICE_X37Y183
delay=> 421
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[14][1][valid]_i_1__0/I1 locDriven=> SLICE_X45Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[2]/Q locDriver=> SLICE_X35Y180
delay=> 818
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][0][valid]_i_29__0/I0 locDriven=> SLICE_X36Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][23]_i_3__0/O[5] locDriver=> SLICE_X33Y178
delay=> 441
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][10]_i_1__0/I2 locDriven=> SLICE_X35Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][15]_i_3__0/O[2] locDriver=> SLICE_X33Y177
delay=> 129
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][23]_i_4__0/I2 locDriven=> SLICE_X33Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[23]/Q locDriver=> SLICE_X28Y189
delay=> 398
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][34]_i_1__0/I2 locDriven=> SLICE_X35Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][39]_i_3__0/O[2] locDriver=> SLICE_X33Y180
delay=> 129
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][47]_i_4__0/I2 locDriven=> SLICE_X33Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[47]/Q locDriver=> SLICE_X33Y185
delay=> 154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][58]_i_1__0/I2 locDriven=> SLICE_X36Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][63]_i_3__0/O[2] locDriver=> SLICE_X33Y183
delay=> 229
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][7]_i_9__0/I2 locDriven=> SLICE_X33Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[4]/Q locDriver=> SLICE_X32Y181
delay=> 172
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[8][0][valid]_i_1__0/I0 locDriven=> SLICE_X44Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]/Q locDriver=> SLICE_X32Y181
delay=> 659
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][15]_i_3__0/DI[5] locDriven=> SLICE_X33Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[13]/Q locDriver=> SLICE_X27Y157
delay=> 758
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][39]_i_2__0/S[3] locDriven=> SLICE_X34Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[35]/Q locDriver=> SLICE_X32Y193
delay=> 411
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q_reg[15][1][target_address][63]_i_2__0/DI[3] locDriven=> SLICE_X34Y183
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[1]_i_19__0/I4 locDriven=> SLICE_X9Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_104__0/O locDriver=> SLICE_X9Y130
delay=> 99
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[1]_i_3__0/I2 locDriven=> SLICE_X10Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[1]_i_6__0/O locDriver=> SLICE_X11Y118
delay=> 177
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[4]_i_2__1/I2 locDriven=> SLICE_X12Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_16__0/O locDriver=> SLICE_X9Y127
delay=> 342
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_107__0/I4 locDriven=> SLICE_X11Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_110__0/O locDriver=> SLICE_X13Y129
delay=> 382
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_127__0/I0 locDriven=> SLICE_X13Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/Q locDriver=> SLICE_X34Y156
delay=> 1092
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_15__0/I4 locDriven=> SLICE_X11Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_47__0/O locDriver=> SLICE_X11Y119
delay=> 80
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_34__0/I0 locDriven=> SLICE_X14Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/comp_inv_q_i_4__0/O locDriver=> SLICE_X13Y128
delay=> 377
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_52__0/I4 locDriven=> SLICE_X11Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_110__0/O locDriver=> SLICE_X13Y129
delay=> 372
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_70__0/I5 locDriven=> SLICE_X15Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/comp_inv_q_i_4__0/O locDriver=> SLICE_X13Y128
delay=> 423
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_88__0/I0 locDriven=> SLICE_X13Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_zero_carry__0_i_9__0/O locDriver=> SLICE_X14Y127
delay=> 252
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.fpu_ifmt_q[0]_i_2__0/I0 locDriven=> SLICE_X27Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/g0_b0_i_4__0/O locDriver=> SLICE_X28Y111
delay=> 198
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.fpu_srcfmt_q[2]_i_2__0/I2 locDriven=> SLICE_X27Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/g0_b0_i_2__0/O locDriver=> SLICE_X29Y114
delay=> 241
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.operand_a_q[47]_i_1__0/I0 locDriven=> SLICE_X26Y114
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_valid_q_reg_rep__1/Q locDriver=> SLICE_X35Y154
delay=> 862
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.operand_b_q[34]_i_1__0/I0 locDriven=> SLICE_X26Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_valid_q_reg_rep__0/Q locDriver=> SLICE_X35Y153
delay=> 994
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.operand_c_q[21]_i_1__0/I0 locDriven=> SLICE_X32Y96
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_valid_q_reg_rep/Q locDriver=> SLICE_X35Y153
delay=> 1346
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_gen.operand_c_q[9]_i_1__0/I0 locDriven=> SLICE_X32Y95
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/fpu_valid_q_reg_rep/Q locDriver=> SLICE_X35Y153
delay=> 1336
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_is_boxed_q[1][0]_i_5__0/I0 locDriven=> SLICE_X32Y113
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.operand_a_q_reg[63]/Q locDriver=> SLICE_X32Y115
delay=> 95
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_is_boxed_q[1][2]_i_5__0/I5 locDriven=> SLICE_X30Y97
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][2][50]_i_1__0/O locDriver=> SLICE_X30Y99
delay=> 110
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][0][28]_i_1__0/I1 locDriven=> SLICE_X22Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[28]/Q locDriver=> SLICE_X31Y147
delay=> 670
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][0][52]_i_1__0/I1 locDriven=> SLICE_X23Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[52]/Q locDriver=> SLICE_X33Y154
delay=> 1418
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][1][19]_i_1__0/I1 locDriven=> SLICE_X24Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[19]/Q locDriver=> SLICE_X34Y145
delay=> 1163
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][1][41]_i_1__0/I1 locDriven=> SLICE_X27Y116
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[41]/Q locDriver=> SLICE_X27Y146
delay=> 469
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][2][10]_i_1__0/I1 locDriven=> SLICE_X34Y95
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[10]/Q locDriver=> SLICE_X29Y157
delay=> 791
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][2][34]_i_1__0/I1 locDriven=> SLICE_X32Y97
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[34]/Q locDriver=> SLICE_X29Y154
delay=> 703
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_operands_q[1][2][57]_i_1__0/I1 locDriven=> SLICE_X29Y108
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[57]/Q locDriver=> SLICE_X37Y139
delay=> 621
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_143__0/I1 locDriven=> SLICE_X19Y150
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[33]/Q locDriver=> SLICE_X31Y152
delay=> 533
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_173__0/I1 locDriven=> SLICE_X25Y146
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[46]/Q locDriver=> SLICE_X24Y148
delay=> 161
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_190__0/I1 locDriven=> SLICE_X25Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[30]/Q locDriver=> SLICE_X32Y138
delay=> 661
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_208__0/I2 locDriven=> SLICE_X25Y144
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][2]_i_12__0/O locDriver=> SLICE_X26Y145
delay=> 213
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_26__0/I0 locDriven=> SLICE_X25Y148
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_71__0/O locDriver=> SLICE_X21Y151
delay=> 365
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i___81_i_61__0/I2 locDriven=> SLICE_X25Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][2]_i_12__0/O locDriver=> SLICE_X26Y145
delay=> 211
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[0]/C locDriven=> SLICE_X26Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1811
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[32]/C locDriven=> SLICE_X33Y146
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1811
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[55]/C locDriven=> SLICE_X25Y153
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1814
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/lsu_vaddr_q[15]_i_8__0/I0 locDriven=> SLICE_X25Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_rep__0/Q locDriver=> SLICE_X29Y164
delay=> 343
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/lsu_vaddr_q[38]_i_17__0/I0 locDriven=> SLICE_X25Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_rep__0/Q locDriver=> SLICE_X29Y164
delay=> 419
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C locDriven=> SLICE_X30Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1814
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][data][25]_i_1__1/I3 locDriven=> SLICE_X17Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[25]/Q locDriver=> SLICE_X28Y138
delay=> 1159
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][data][43]_i_1__1/I3 locDriven=> SLICE_X17Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[43]/Q locDriver=> SLICE_X27Y151
delay=> 1245
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][data][61]_i_1__1/I3 locDriven=> SLICE_X18Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[61]/Q locDriver=> SLICE_X27Y144
delay=> 1265
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][63]_i_3__0/I2 locDriven=> SLICE_X28Y146
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][result][55]_i_3__0/O locDriver=> SLICE_X22Y146
delay=> 318
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][63]_i_11__0/I1 locDriven=> SLICE_X25Y183
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[63]/Q locDriver=> SLICE_X26Y151
delay=> 703
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][13]_i_1__0/I2 locDriven=> SLICE_X28Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][result][13]_i_2__0/O locDriver=> SLICE_X23Y153
delay=> 243
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][63]_i_2__0/I0 locDriven=> SLICE_X23Y152
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][result][55]_i_3__0/O locDriver=> SLICE_X22Y146
delay=> 510
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][47]_i_1__0/I1 locDriven=> SLICE_X26Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][result][55]_i_2__0/O locDriver=> SLICE_X22Y147
delay=> 462
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[4][sbe][ex][tval][63]_i_3__0/I4 locDriven=> SLICE_X35Y188
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][ex][tval][63]_i_9__0/O locDriver=> SLICE_X32Y177
delay=> 305
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][ex][tval][19]_i_1__0/I1 locDriven=> SLICE_X44Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[19]/Q locDriver=> SLICE_X34Y190
delay=> 428
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[5][sbe][ex][tval][49]_i_1__0/I2 locDriven=> SLICE_X39Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[5][sbe][ex][tval][49]_i_2__0/O locDriver=> SLICE_X39Y195
delay=> 48
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][result][17]_i_1__0/I2 locDriven=> SLICE_X30Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[6][sbe][result][17]_i_2__0/O locDriver=> SLICE_X31Y136
delay=> 182
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][result][35]_i_7__0/I1 locDriven=> SLICE_X19Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][28]_i_20__0/O locDriver=> SLICE_X13Y142
delay=> 345
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][result][57]_i_5__0/I2 locDriven=> SLICE_X25Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_7__0/O locDriver=> SLICE_X18Y150
delay=> 715
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[6][sbe][result][7]_i_6__0/I2 locDriven=> SLICE_X21Y152
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q_reg[6][sbe][result][7]_i_8__0/O locDriver=> SLICE_X17Y132
delay=> 544
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][10]_i_7__0/I5 locDriven=> SLICE_X20Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_23__0/O locDriver=> SLICE_X18Y150
delay=> 698
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][13]_i_6__0/I0 locDriven=> SLICE_X17Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][13]_i_12__0/O locDriver=> SLICE_X16Y144
delay=> 295
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][15]_i_3__0/I0 locDriven=> SLICE_X29Y146
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][15]_i_6__0/O locDriver=> SLICE_X17Y142
delay=> 473
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][17]_i_21__0/I1 locDriven=> SLICE_X13Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_22__0/O locDriver=> SLICE_X15Y145
delay=> 572
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][19]_i_14__0/I2 locDriven=> SLICE_X16Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[1]/Q locDriver=> SLICE_X25Y143
delay=> 636
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][1]_i_6__0/I1 locDriven=> SLICE_X22Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_21__0/O locDriver=> SLICE_X18Y150
delay=> 509
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][22]_i_18__0/I5 locDriven=> SLICE_X13Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][22]_i_24__0/O locDriver=> SLICE_X16Y138
delay=> 214
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][23]_i_2__0/I2 locDriven=> SLICE_X26Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][23]_i_5__0/O locDriver=> SLICE_X21Y141
delay=> 290
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][24]_i_21__0/I3 locDriven=> SLICE_X14Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_31__0/O locDriver=> SLICE_X16Y141
delay=> 153
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][26]_i_10__0/I2 locDriven=> SLICE_X17Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[0]/Q locDriver=> SLICE_X26Y147
delay=> 961
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][27]_i_25__0/I3 locDriven=> SLICE_X13Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_31__0/O locDriver=> SLICE_X16Y141
delay=> 254
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][28]_i_31__0/I2 locDriven=> SLICE_X12Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[2]/Q locDriver=> SLICE_X26Y148
delay=> 1067
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][29]_i_31__0/I5 locDriven=> SLICE_X13Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][29]_i_41__0/O locDriver=> SLICE_X12Y137
delay=> 288
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][2]_i_6__0/I4 locDriven=> SLICE_X21Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][2]_i_12__0/O locDriver=> SLICE_X26Y145
delay=> 321
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_42__0/I1 locDriven=> SLICE_X19Y149
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[25]/Q locDriver=> SLICE_X27Y153
delay=> 345
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_8__0/I4 locDriven=> SLICE_X20Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_22__0/O locDriver=> SLICE_X15Y145
delay=> 470
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][33]_i_21__0/I1 locDriven=> SLICE_X12Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_43__0/O locDriver=> SLICE_X15Y145
delay=> 715
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][34]_i_6__0/I0 locDriven=> SLICE_X22Y152
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][34]_i_11__0/O locDriver=> SLICE_X19Y141
delay=> 275
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][38]_i_19__0/I3 locDriven=> SLICE_X15Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][38]_i_22__0/O locDriver=> SLICE_X12Y142
delay=> 326
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][39]_i_31__0/I3 locDriven=> SLICE_X14Y143
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][41]_i_24__0/O locDriver=> SLICE_X9Y141
delay=> 472
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][41]_i_12__0/I1 locDriven=> SLICE_X21Y150
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[41]/Q locDriver=> SLICE_X27Y146
delay=> 400
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][42]_i_22__0/I1 locDriven=> SLICE_X14Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][23]_i_17__0/O locDriver=> SLICE_X22Y147
delay=> 396
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][43]_i_28__0/I3 locDriven=> SLICE_X10Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_70__0/O locDriver=> SLICE_X7Y143
delay=> 318
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][45]_i_12__0/I5 locDriven=> SLICE_X21Y150
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][47]_i_21__0/O[5] locDriver=> SLICE_X19Y151
delay=> 179
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][46]_i_24__0/I1 locDriven=> SLICE_X12Y144
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][46]_i_26__0/O locDriver=> SLICE_X12Y144
delay=> 74
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][47]_i_45__0/I3 locDriven=> SLICE_X19Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[43]/Q locDriver=> SLICE_X27Y151
delay=> 679
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][48]_i_34__0/I1 locDriven=> SLICE_X12Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][54]_i_27__0/O locDriver=> SLICE_X12Y142
delay=> 154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][49]_i_26__0/I3 locDriven=> SLICE_X9Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_94__0/O locDriver=> SLICE_X9Y140
delay=> 130
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][50]_i_5__0/I3 locDriven=> SLICE_X20Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][50]_i_9__0/O locDriver=> SLICE_X18Y151
delay=> 197
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][51]_i_30__0/I4 locDriven=> SLICE_X8Y143
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_67__0/O locDriver=> SLICE_X18Y150
delay=> 601
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][53]_i_5__0/I2 locDriven=> SLICE_X23Y144
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q_reg[7][sbe][result][53]_i_9__0/O locDriver=> SLICE_X17Y138
delay=> 453
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][55]_i_14__0/I0 locDriven=> SLICE_X13Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][56]_i_23__0/O locDriver=> SLICE_X11Y144
delay=> 382
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][55]_i_46__0/I2 locDriven=> SLICE_X11Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[0]/Q locDriver=> SLICE_X26Y157
delay=> 788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][56]_i_48__0/I2 locDriven=> SLICE_X12Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[5]/Q locDriver=> SLICE_X34Y145
delay=> 773
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][59]_i_10__0/I4 locDriven=> SLICE_X21Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_21__0/O locDriver=> SLICE_X18Y150
delay=> 798
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][59]_i_42__0/I2 locDriven=> SLICE_X10Y144
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[5]/Q locDriver=> SLICE_X31Y155
delay=> 1051
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][61]_i_6__0/I1 locDriven=> SLICE_X22Y144
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_19__0/O locDriver=> SLICE_X20Y138
delay=> 450
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][62]_i_50__0/I4 locDriven=> SLICE_X10Y143
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_67__0/O locDriver=> SLICE_X18Y150
delay=> 658
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_19__0/I0 locDriven=> SLICE_X20Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][30]_i_7__0/O locDriver=> SLICE_X18Y150
delay=> 774
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_59__0/I3 locDriven=> SLICE_X11Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_71__0/O locDriver=> SLICE_X12Y138
delay=> 141
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][63]_i_82__0/I2 locDriven=> SLICE_X8Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[5]/Q locDriver=> SLICE_X34Y145
delay=> 1155
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][6]_i_12__0/I2 locDriven=> SLICE_X18Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][6]_i_20__0/O locDriver=> SLICE_X16Y142
delay=> 189
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][6]_i_8__0/I2 locDriven=> SLICE_X24Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_multiplier/mem_q_reg[7][sbe][result][6]_i_16__0/O locDriver=> SLICE_X17Y131
delay=> 663
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2__0/S[7] locDriven=> SLICE_X25Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_11__0/O locDriver=> SLICE_X25Y176
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][40]_i_3__0/S locDriven=> SLICE_X21Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q locDriver=> SLICE_X30Y153
delay=> 1046
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[7][sbe][result][6]_i_15__0/DI[6] locDriven=> SLICE_X19Y146
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][result][6]_i_23__0/O locDriver=> SLICE_X19Y146
delay=> 1
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_result_d__1_i_17__0/I1 locDriven=> SLICE_X16Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[34]/Q locDriver=> SLICE_X24Y154
delay=> 799
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_result_d__9_i_16__0/I1 locDriven=> SLICE_X13Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[1]/Q locDriver=> SLICE_X26Y156
delay=> 1131
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_valid_q_i_2__2/I4 locDriven=> SLICE_X16Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operator_q[3]_i_1__0/O locDriver=> SLICE_X16Y129
delay=> 138
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[0]_i_8__0/I0 locDriven=> SLICE_X12Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[0]_i_20__0/O locDriver=> SLICE_X9Y128
delay=> 378
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[24]_i_10__0/I2 locDriven=> SLICE_X10Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[31]/Q locDriver=> SLICE_X6Y122
delay=> 257
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[32]_i_20__0/I4 locDriven=> SLICE_X9Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/res_inv_q_i_4__0/O locDriver=> SLICE_X13Y127
delay=> 649
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[40]_i_2__0/I3 locDriven=> SLICE_X10Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[40]_i_18__0/O locDriver=> SLICE_X11Y129
delay=> 185
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[56]_i_17__0/I1 locDriven=> SLICE_X11Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[62]/Q locDriver=> SLICE_X25Y158
delay=> 1279
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[8]_i_16__0/I2 locDriven=> SLICE_X10Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/op_b_q_reg[9]/Q locDriver=> SLICE_X10Y123
delay=> 114
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q_reg[24]_i_1__0/S[3] locDriven=> SLICE_X10Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_a_q[24]_i_14__0/O locDriver=> SLICE_X10Y127
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[10]_i_1__0/I1 locDriven=> SLICE_X11Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[11]_i_2__0/O locDriver=> SLICE_X11Y123
delay=> 76
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[15]_i_3__0/I0 locDriven=> SLICE_X12Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_result_d__4_i_17__0/O locDriver=> SLICE_X13Y123
delay=> 322
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[20]_i_3__0/I1 locDriven=> SLICE_X12Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[3]_i_2__1/O locDriver=> SLICE_X15Y119
delay=> 473
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[25]_i_3__0/I5 locDriven=> SLICE_X10Y117
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[5]_i_2__2/O locDriver=> SLICE_X12Y121
delay=> 347
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[30]_i_2__0/I3 locDriven=> SLICE_X9Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[32]_i_3__0/O locDriver=> SLICE_X7Y122
delay=> 114
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[35]_i_1__0/I4 locDriven=> SLICE_X5Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/i_mult/i_div/div_res_zero_q_i_1__0/O locDriver=> SLICE_X13Y127
delay=> 562
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[39]_i_4__0/I2 locDriven=> SLICE_X11Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_81__0/O locDriver=> SLICE_X13Y120
delay=> 503
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[43]_i_2__0/I2 locDriven=> SLICE_X8Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[1]_i_2__1/O locDriver=> SLICE_X12Y121
delay=> 496
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[47]_i_2__0/I4 locDriven=> SLICE_X6Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[2]_i_2__1/O locDriver=> SLICE_X12Y121
delay=> 503
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[50]_i_4__0/I1 locDriven=> SLICE_X12Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[19]/Q locDriver=> SLICE_X34Y145
delay=> 1564
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[54]_i_2__0/I5 locDriven=> SLICE_X9Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[60]_i_3__0/O locDriver=> SLICE_X5Y120
delay=> 295
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[58]_i_2__0/I0 locDriven=> SLICE_X9Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[58]_i_3__0/O locDriver=> SLICE_X10Y121
delay=> 139
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[61]_i_4__0/I0 locDriven=> SLICE_X10Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_result_d_i_18__0/O locDriver=> SLICE_X15Y125
delay=> 644
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_111__0/I4 locDriven=> SLICE_X12Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_101__0/O locDriver=> SLICE_X13Y121
delay=> 387
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_18__0/I0 locDriven=> SLICE_X11Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_62__0/O locDriver=> SLICE_X12Y118
delay=> 213
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_33__0/I4 locDriven=> SLICE_X12Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_66__0/O locDriver=> SLICE_X12Y125
delay=> 191
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_4__0/I2 locDriven=> SLICE_X10Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[1]_i_2__1/O locDriver=> SLICE_X12Y121
delay=> 364
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_68__0/I3 locDriven=> SLICE_X11Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_59__0/O locDriver=> SLICE_X13Y130
delay=> 525
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[63]_i_90__0/I3 locDriven=> SLICE_X12Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/div_res_zero_q_i_60__0/O locDriver=> SLICE_X12Y131
delay=> 250
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_q[8]_i_3__0/I1 locDriven=> SLICE_X10Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/cnt_q[2]_i_2__1/O locDriver=> SLICE_X12Y121
delay=> 433
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/op_b_zero_carry__1_i_2__0/I4 locDriven=> SLICE_X15Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/mult_result_d__0_i_5__0/O locDriver=> SLICE_X16Y132
delay=> 224
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[16]/D locDriven=> SLICE_X27Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[16]_i_1__0/O locDriver=> SLICE_X27Y151
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[39]/D locDriven=> SLICE_X31Y154
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[39]_i_1__0/O locDriver=> SLICE_X31Y154
delay=> 22
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_a_q_reg[61]/D locDriven=> SLICE_X27Y157
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[61]_i_1__0/O locDriver=> SLICE_X27Y157
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[25]/D locDriven=> SLICE_X28Y138
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[25]_i_1__0/O locDriver=> SLICE_X28Y138
delay=> 199
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operand_b_q_reg[48]/D locDriven=> SLICE_X34Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[48]_i_1__0/O locDriver=> SLICE_X34Y142
delay=> 20
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/operator_q_reg[0]/CE locDriven=> SLICE_X24Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[25]/CE locDriven=> SLICE_X32Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[48]/CE locDriven=> SLICE_X34Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/res_inv_q_i_1__0/I0 locDriven=> SLICE_X14Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/res_inv_q_i_2__0/O locDriver=> SLICE_X13Y123
delay=> 325
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/unaligned_q_i_4__0/I1 locDriven=> SLICE_X34Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/btb_q[15][0][valid]_i_3__0/O locDriver=> SLICE_X30Y197
delay=> 416
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[10]_i_18__0/I4 locDriven=> SLICE_X20Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__4/Q locDriver=> SLICE_X45Y184
delay=> 1016
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[12]_i_17__0/I2 locDriven=> SLICE_X41Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__4/Q locDriver=> SLICE_X46Y183
delay=> 775
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[14]_i_16__0/I0 locDriven=> SLICE_X46Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][14]/Q locDriver=> SLICE_X43Y172
delay=> 272
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[16]_i_14__0/I4 locDriven=> SLICE_X7Y170
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__3/Q locDriver=> SLICE_X45Y184
delay=> 2114
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[18]_i_13__0/I2 locDriven=> SLICE_X48Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__3/Q locDriver=> SLICE_X46Y184
delay=> 327
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[19]_i_3__0/I0 locDriven=> SLICE_X34Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[19]_i_7__0/O locDriver=> SLICE_X31Y163
delay=> 422
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[20]_i_19__0/I4 locDriven=> SLICE_X26Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__3/Q locDriver=> SLICE_X45Y184
delay=> 1554
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[22]_i_18__0/I2 locDriven=> SLICE_X17Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__3/Q locDriver=> SLICE_X46Y184
delay=> 1646
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[24]_i_17__0/I0 locDriven=> SLICE_X8Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][24]/Q locDriver=> SLICE_X9Y174
delay=> 160
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[26]_i_15__0/I4 locDriven=> SLICE_X11Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__2/Q locDriver=> SLICE_X45Y184
delay=> 1476
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[28]_i_14__0/I2 locDriven=> SLICE_X38Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__2/Q locDriver=> SLICE_X46Y183
delay=> 634
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[2]_i_13__0/I0 locDriven=> SLICE_X18Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][2]/Q locDriver=> SLICE_X18Y165
delay=> 231
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[30]_i_20__0/I4 locDriven=> SLICE_X46Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__2/Q locDriver=> SLICE_X45Y184
delay=> 437
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[32]_i_19__0/I2 locDriven=> SLICE_X49Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__1/Q locDriver=> SLICE_X46Y183
delay=> 330
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[34]_i_18__0/I0 locDriven=> SLICE_X21Y183
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][34]/Q locDriver=> SLICE_X22Y176
delay=> 215
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[36]_i_16__0/I4 locDriven=> SLICE_X22Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__1/Q locDriver=> SLICE_X45Y184
delay=> 1045
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[38]_i_15__0/I2 locDriven=> SLICE_X23Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__1/Q locDriver=> SLICE_X46Y183
delay=> 797
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[3]_i_14__0/I0 locDriven=> SLICE_X13Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][3]/Q locDriver=> SLICE_X19Y169
delay=> 370
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[40]_i_3__0/I4 locDriven=> SLICE_X9Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][3]/Q locDriver=> SLICE_X45Y185
delay=> 2978
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[42]_i_20__0/I2 locDriven=> SLICE_X42Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep__0/Q locDriver=> SLICE_X46Y183
delay=> 300
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[44]_i_19__0/I0 locDriven=> SLICE_X15Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][44]/Q locDriver=> SLICE_X15Y171
delay=> 59
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[46]_i_17__0/I4 locDriven=> SLICE_X15Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__0/Q locDriver=> SLICE_X45Y183
delay=> 804
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[48]_i_16__0/I2 locDriven=> SLICE_X48Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep/Q locDriver=> SLICE_X46Y183
delay=> 211
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[4]_i_16__0/I0 locDriven=> SLICE_X12Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][4]/Q locDriver=> SLICE_X10Y159
delay=> 200
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[51]_i_14__0/I4 locDriven=> SLICE_X18Y170
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep/Q locDriver=> SLICE_X45Y183
delay=> 1162
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[53]_i_13__0/I2 locDriven=> SLICE_X14Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]_rep/Q locDriver=> SLICE_X46Y183
delay=> 1349
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[54]_i_3__0/I0 locDriven=> SLICE_X13Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[54]_i_7__0/O locDriver=> SLICE_X12Y181
delay=> 309
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[56]_i_19__0/I4 locDriven=> SLICE_X8Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]/Q locDriver=> SLICE_X45Y184
delay=> 2886
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[58]_i_18__0/I2 locDriven=> SLICE_X43Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]/Q locDriver=> SLICE_X44Y184
delay=> 717
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[5]_i_17__0/I0 locDriven=> SLICE_X42Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][5]/Q locDriver=> SLICE_X40Y161
delay=> 169
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[61]_i_15__0/I4 locDriven=> SLICE_X9Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]/Q locDriver=> SLICE_X45Y184
delay=> 2677
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[63]_i_41__0/I2 locDriven=> SLICE_X15Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][1]/Q locDriver=> SLICE_X44Y184
delay=> 1070
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[7]_i_13__0/I0 locDriven=> SLICE_X8Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][7]/Q locDriver=> SLICE_X5Y161
delay=> 206
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[8]_i_20__0/I4 locDriven=> SLICE_X39Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]_rep__4/Q locDriver=> SLICE_X45Y184
delay=> 577
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[12]_i_10__0/S locDriven=> SLICE_X42Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][2]_rep/Q locDriver=> SLICE_X46Y184
delay=> 788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[1]_i_8__0/I0 locDriven=> SLICE_X13Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[1]_i_15__0/O locDriver=> SLICE_X13Y159
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[27]_i_9__0/I1 locDriven=> SLICE_X9Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[27]_i_18__0/O locDriver=> SLICE_X9Y161
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[35]_i_10__0/S locDriven=> SLICE_X39Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][2]_rep__0/Q locDriver=> SLICE_X46Y184
delay=> 472
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[42]_i_8__0/I0 locDriven=> SLICE_X47Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[42]_i_15__0/O locDriver=> SLICE_X47Y182
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[4]_i_4__0/I1 locDriven=> SLICE_X12Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[4]_i_11__0/O locDriver=> SLICE_X12Y160
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[57]_i_8__0/S locDriven=> SLICE_X48Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][2]_rep__1/Q locDriver=> SLICE_X46Y184
delay=> 652
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q_reg[7]_i_10__0/I0 locDriven=> SLICE_X6Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/imm_q[7]_i_19__0/O locDriver=> SLICE_X6Y162
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[0][24]/C locDriven=> SLICE_X10Y174
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1904
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[0][47]/C locDriven=> SLICE_X43Y181
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1786
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[10][11]/C locDriven=> SLICE_X24Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1818
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[10][34]/C locDriven=> SLICE_X21Y183
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1841
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[10][57]/C locDriven=> SLICE_X49Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][21]/C locDriven=> SLICE_X8Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1903
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][44]/C locDriven=> SLICE_X16Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1876
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][9]/C locDriven=> SLICE_X9Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1906
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[12][31]/C locDriven=> SLICE_X8Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1905
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[12][54]/C locDriven=> SLICE_X13Y181
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1860
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[13][19]/C locDriven=> SLICE_X36Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1815
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[13][41]/C locDriven=> SLICE_X23Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1825
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[13][6]/C locDriven=> SLICE_X47Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1779
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[14][29]/C locDriven=> SLICE_X16Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1859
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[14][51]/C locDriven=> SLICE_X16Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1859
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][16]/C locDriven=> SLICE_X8Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1903
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][39]/C locDriven=> SLICE_X48Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1786
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][61]/C locDriven=> SLICE_X10Y183
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1885
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[16][26]/C locDriven=> SLICE_X14Y161
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1874
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[16][49]/C locDriven=> SLICE_X3Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1905
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[17][13]/C locDriven=> SLICE_X7Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1888
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[17][36]/C locDriven=> SLICE_X23Y181
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1813
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[17][59]/C locDriven=> SLICE_X44Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1807
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[18][23]/C locDriven=> SLICE_X28Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1822
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[18][46]/C locDriven=> SLICE_X13Y182
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1857
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[19][10]/C locDriven=> SLICE_X19Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1859
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[19][33]/C locDriven=> SLICE_X50Y182
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1756
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[19][56]/C locDriven=> SLICE_X4Y182
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[1][20]/C locDriven=> SLICE_X27Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1829
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[1][43]/C locDriven=> SLICE_X9Y177
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1909
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[1][8]/C locDriven=> SLICE_X39Y161
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1804
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[20][30]/C locDriven=> SLICE_X45Y160
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1775
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[20][53]/C locDriven=> SLICE_X12Y176
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1880
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[21][18]/C locDriven=> SLICE_X47Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1780
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[21][40]/C locDriven=> SLICE_X8Y182
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1888
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[21][63]/C locDriven=> SLICE_X14Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1882
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[22][28]/C locDriven=> SLICE_X37Y157
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1797
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[22][50]/C locDriven=> SLICE_X19Y180
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1848
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][15]/C locDriven=> SLICE_X38Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1800
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][38]/C locDriven=> SLICE_X23Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1830
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][60]/C locDriven=> SLICE_X16Y183
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1863
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[24][25]/C locDriven=> SLICE_X8Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1906
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[24][48]/C locDriven=> SLICE_X47Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1787
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[25][12]/C locDriven=> SLICE_X41Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1800
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[25][35]/C locDriven=> SLICE_X40Y180
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1800
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[25][58]/C locDriven=> SLICE_X50Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[26][22]/C locDriven=> SLICE_X18Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1847
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[26][45]/C locDriven=> SLICE_X51Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1773
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][0]/C locDriven=> SLICE_X4Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1893
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][32]/C locDriven=> SLICE_X47Y177
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1792
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][55]/C locDriven=> SLICE_X22Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1857
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[28][1]/C locDriven=> SLICE_X13Y158
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1855
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[28][42]/C locDriven=> SLICE_X46Y183
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1767
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[28][7]/C locDriven=> SLICE_X9Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1903
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[29][2]/C locDriven=> SLICE_X18Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1848
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[29][52]/C locDriven=> SLICE_X36Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1819
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[2][17]/C locDriven=> SLICE_X44Y160
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1802
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[2][3]/C locDriven=> SLICE_X9Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1906
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[2][62]/C locDriven=> SLICE_X15Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1879
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[30][27]/C locDriven=> SLICE_X9Y159
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1883
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[30][4]/C locDriven=> SLICE_X11Y160
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1875
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][14]/C locDriven=> SLICE_X45Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1782
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][37]/C locDriven=> SLICE_X15Y174
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1878
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][5]/C locDriven=> SLICE_X41Y159
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1797
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][24]/C locDriven=> SLICE_X10Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1904
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][47]/C locDriven=> SLICE_X44Y181
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1789
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[4][11]/C locDriven=> SLICE_X25Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1832
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[4][34]/C locDriven=> SLICE_X20Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1849
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[4][57]/C locDriven=> SLICE_X46Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1773
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[5][21]/C locDriven=> SLICE_X2Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1897
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[5][44]/C locDriven=> SLICE_X16Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1859
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[5][9]/C locDriven=> SLICE_X9Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1907
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[6][31]/C locDriven=> SLICE_X7Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1901
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[6][54]/C locDriven=> SLICE_X11Y182
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1873
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][19]/C locDriven=> SLICE_X32Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][41]/C locDriven=> SLICE_X22Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1856
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][6]/C locDriven=> SLICE_X48Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1780
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[8][29]/C locDriven=> SLICE_X17Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[8][51]/C locDriven=> SLICE_X17Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[9][16]/C locDriven=> SLICE_X8Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1891
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[9][39]/C locDriven=> SLICE_X48Y176
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1770
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[9][61]/C locDriven=> SLICE_X12Y184
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1868
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[10]_i_17__0/I0 locDriven=> SLICE_X21Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][10]/Q locDriver=> SLICE_X19Y168
delay=> 208
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[11]_i_22__0/I4 locDriven=> SLICE_X23Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]/Q locDriver=> SLICE_X46Y182
delay=> 1063
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[13]_i_21__0/I2 locDriven=> SLICE_X4Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 1297
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[15]_i_18__0/I0 locDriven=> SLICE_X41Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][15]/Q locDriver=> SLICE_X44Y168
delay=> 387
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[17]_i_10__0/I4 locDriven=> SLICE_X43Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[17]_i_22__0/O locDriver=> SLICE_X43Y159
delay=> 129
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[18]_i_21__0/I2 locDriven=> SLICE_X47Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 578
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[1]_i_18__0/I0 locDriven=> SLICE_X14Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][1]/Q locDriver=> SLICE_X13Y162
delay=> 155
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[21]_i_15__0/I4 locDriven=> SLICE_X6Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_3/Q locDriver=> SLICE_X29Y171
delay=> 1000
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[22]_i_21__0/I2 locDriven=> SLICE_X19Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 1769
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[24]_i_18__0/I0 locDriven=> SLICE_X10Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[3][24]/Q locDriver=> SLICE_X10Y175
delay=> 106
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[26]_i_10__0/I4 locDriven=> SLICE_X12Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][2]/Q locDriver=> SLICE_X48Y183
delay=> 1345
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[27]_i_21__0/I2 locDriven=> SLICE_X9Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 1645
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[29]_i_19__0/I0 locDriven=> SLICE_X12Y170
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][29]/Q locDriver=> SLICE_X15Y174
delay=> 401
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[30]_i_15__0/I4 locDriven=> SLICE_X46Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_7/Q locDriver=> SLICE_X44Y184
delay=> 1094
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[31]_i_6__0/I2 locDriven=> SLICE_X6Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][3]/Q locDriver=> SLICE_X46Y182
delay=> 1605
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[33]_i_19__0/I0 locDriven=> SLICE_X51Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][33]/Q locDriver=> SLICE_X49Y180
delay=> 275
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[35]_i_16__0/I4 locDriven=> SLICE_X40Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_6/Q locDriver=> SLICE_X29Y171
delay=> 457
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[36]_i_22__0/I2 locDriven=> SLICE_X22Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 826
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[38]_i_19__0/I0 locDriven=> SLICE_X23Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[31][38]/Q locDriver=> SLICE_X23Y177
delay=> 146
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[3]_i_11__0/I4 locDriven=> SLICE_X10Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[3]_i_23__0/O locDriver=> SLICE_X12Y167
delay=> 406
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[40]_i_22__0/I2 locDriven=> SLICE_X8Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 985
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[42]_i_20__0/I0 locDriven=> SLICE_X41Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][42]/Q locDriver=> SLICE_X40Y182
delay=> 238
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[44]_i_18__0/I4 locDriven=> SLICE_X18Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_5/Q locDriver=> SLICE_X45Y183
delay=> 1154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[46]_i_10__0/I2 locDriven=> SLICE_X15Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][3]/Q locDriver=> SLICE_X46Y182
delay=> 1084
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[47]_i_21__0/I0 locDriven=> SLICE_X45Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[23][47]/Q locDriver=> SLICE_X45Y182
delay=> 169
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[49]_i_18__0/I4 locDriven=> SLICE_X8Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_4/Q locDriver=> SLICE_X29Y184
delay=> 838
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[50]_i_25__0/I2 locDriven=> SLICE_X19Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 908
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[51]_i_7__0/I0 locDriven=> SLICE_X17Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[51]_i_19__0/O locDriver=> SLICE_X17Y170
delay=> 336
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[53]_i_19__0/I4 locDriven=> SLICE_X11Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_4/Q locDriver=> SLICE_X29Y184
delay=> 1110
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[55]_i_16__0/I2 locDriven=> SLICE_X20Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 2118
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[56]_i_9__0/I0 locDriven=> SLICE_X5Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[56]_i_15__0/O locDriver=> SLICE_X8Y180
delay=> 287
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[58]_i_20__0/I4 locDriven=> SLICE_X43Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_6/Q locDriver=> SLICE_X29Y171
delay=> 379
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[5]_i_16__0/I2 locDriven=> SLICE_X42Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 1003
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[61]_i_15__0/I0 locDriven=> SLICE_X9Y185
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][61]/Q locDriver=> SLICE_X10Y183
delay=> 354
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[62]_i_22__0/I4 locDriven=> SLICE_X16Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_5/Q locDriver=> SLICE_X45Y183
delay=> 1635
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[6]_i_18__0/I2 locDriven=> SLICE_X48Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 803
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[8]_i_15__0/I0 locDriven=> SLICE_X38Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][8]/Q locDriver=> SLICE_X39Y162
delay=> 228
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[9]_i_21__0/I4 locDriven=> SLICE_X2Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_4/Q locDriver=> SLICE_X29Y184
delay=> 1075
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[23]_i_2__0/S locDriven=> SLICE_X31Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[63]_i_5__0/O locDriver=> SLICE_X37Y160
delay=> 552
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[3]_i_2__0/I0 locDriven=> SLICE_X10Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[3]_i_5__0/O locDriver=> SLICE_X10Y167
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[57]_i_4__0/I1 locDriven=> SLICE_X47Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q[57]_i_10__0/O locDriver=> SLICE_X47Y168
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[0]_i_26__0/I2 locDriven=> SLICE_X8Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 1467
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[11]_i_24__0/I0 locDriven=> SLICE_X25Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[27][11]/Q locDriver=> SLICE_X23Y165
delay=> 209
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[12]_i_7__0/I4 locDriven=> SLICE_X41Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][2]/Q locDriver=> SLICE_X47Y184
delay=> 845
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[14]_i_17__0/I2 locDriven=> SLICE_X48Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 815
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[15]_i_8__0/I0 locDriven=> SLICE_X40Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[15]_i_17__0/O locDriver=> SLICE_X39Y168
delay=> 307
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[17]_i_17__0/I4 locDriven=> SLICE_X44Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 833
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[19]_i_14__0/I2 locDriven=> SLICE_X32Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 724
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[1]_i_28__0/I0 locDriven=> SLICE_X14Y158
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][1]/Q locDriver=> SLICE_X15Y159
delay=> 102
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[21]_i_26__0/I4 locDriven=> SLICE_X7Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 2322
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[23]_i_16__0/I2 locDriven=> SLICE_X29Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 889
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[24]_i_3__0/I0 locDriven=> SLICE_X5Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[24]_i_7__0/O locDriver=> SLICE_X7Y174
delay=> 322
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[26]_i_15__0/I4 locDriven=> SLICE_X12Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 1155
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[27]_i_3__0/I2 locDriven=> SLICE_X9Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_8__0/O locDriver=> SLICE_X37Y159
delay=> 751
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[29]_i_18__0/I0 locDriven=> SLICE_X14Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][29]/Q locDriver=> SLICE_X15Y166
delay=> 220
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[30]_i_14__0/I4 locDriven=> SLICE_X47Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 1143
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[31]_i_20__0/I2 locDriven=> SLICE_X7Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 1344
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[33]_i_17__0/I0 locDriven=> SLICE_X47Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][33]/Q locDriver=> SLICE_X46Y181
delay=> 98
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[35]_i_21__0/I4 locDriven=> SLICE_X41Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 483
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[36]_i_3__0/I2 locDriven=> SLICE_X23Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_8__0/O locDriver=> SLICE_X37Y159
delay=> 1430
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[38]_i_26__0/I0 locDriven=> SLICE_X26Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][38]/Q locDriver=> SLICE_X27Y180
delay=> 107
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[3]_i_24__0/I4 locDriven=> SLICE_X12Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 1308
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[41]_i_24__0/I2 locDriven=> SLICE_X20Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 1490
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[42]_i_8__0/I0 locDriven=> SLICE_X41Y183
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[42]_i_17__0/O locDriver=> SLICE_X41Y182
delay=> 156
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[44]_i_17__0/I4 locDriven=> SLICE_X16Y170
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 1845
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[46]_i_22__0/I2 locDriven=> SLICE_X15Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 1835
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[47]_i_7__0/I0 locDriven=> SLICE_X45Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[47]_i_13__0/O locDriver=> SLICE_X45Y181
delay=> 171
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[49]_i_17__0/I4 locDriven=> SLICE_X7Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 1127
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[4]_i_7__0/I2 locDriven=> SLICE_X12Y158
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][3]/Q locDriver=> SLICE_X47Y184
delay=> 3469
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[51]_i_27__0/I0 locDriven=> SLICE_X17Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[11][51]/Q locDriver=> SLICE_X20Y167
delay=> 315
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[53]_i_23__0/I4 locDriven=> SLICE_X10Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 1189
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[54]_i_9__0/I2 locDriven=> SLICE_X11Y183
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][3]/Q locDriver=> SLICE_X47Y184
delay=> 1801
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[56]_i_26__0/I0 locDriven=> SLICE_X5Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[7][56]/Q locDriver=> SLICE_X5Y182
delay=> 174
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[58]_i_14__0/I4 locDriven=> SLICE_X44Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 627
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[59]_i_28__0/I2 locDriven=> SLICE_X46Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 393
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[60]_i_22__0/I0 locDriven=> SLICE_X16Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[15][60]/Q locDriver=> SLICE_X16Y180
delay=> 212
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[62]_i_15__0/I4 locDriven=> SLICE_X16Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][0]/Q locDriver=> SLICE_X47Y184
delay=> 1604
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[63]_i_43__0/I2 locDriven=> SLICE_X13Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 1393
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[7]_i_16__0/I0 locDriven=> SLICE_X7Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/mem_reg[19][7]/Q locDriver=> SLICE_X10Y162
delay=> 145
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[8]_i_3__0/I4 locDriven=> SLICE_X39Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][4]/Q locDriver=> SLICE_X48Y183
delay=> 1195
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[11]_i_14__0/S locDriven=> SLICE_X25Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][2]/Q locDriver=> SLICE_X47Y184
delay=> 1514
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[28]_i_7__0/I0 locDriven=> SLICE_X38Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[28]_i_13__0/O locDriver=> SLICE_X38Y161
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[38]_i_14__0/I1 locDriven=> SLICE_X23Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[38]_i_24__0/O locDriver=> SLICE_X23Y178
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[45]_i_7__0/S locDriven=> SLICE_X50Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][3]/Q locDriver=> SLICE_X47Y184
delay=> 770
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q_reg[59]_i_15__0/I0 locDriven=> SLICE_X46Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_b_q[59]_i_25__0/O locDriver=> SLICE_X46Y174
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[10][21]/C locDriven=> SLICE_X2Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1901
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[10][44]/C locDriven=> SLICE_X15Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1884
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[10][9]/C locDriven=> SLICE_X1Y174
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1902
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[11][31]/C locDriven=> SLICE_X5Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1903
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[11][54]/C locDriven=> SLICE_X6Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1907
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[12][19]/C locDriven=> SLICE_X32Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1825
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[12][41]/C locDriven=> SLICE_X22Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1840
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[12][6]/C locDriven=> SLICE_X50Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1779
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[13][29]/C locDriven=> SLICE_X13Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1871
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[13][51]/C locDriven=> SLICE_X14Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[14][16]/C locDriven=> SLICE_X13Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1868
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[14][39]/C locDriven=> SLICE_X42Y176
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1813
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[14][61]/C locDriven=> SLICE_X7Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1906
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[15][26]/C locDriven=> SLICE_X14Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1879
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[15][49]/C locDriven=> SLICE_X4Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1907
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[16][13]/C locDriven=> SLICE_X2Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1911
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[16][36]/C locDriven=> SLICE_X22Y180
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1831
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[16][59]/C locDriven=> SLICE_X48Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1776
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[17][23]/C locDriven=> SLICE_X29Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[17][46]/C locDriven=> SLICE_X15Y180
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1865
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[18][10]/C locDriven=> SLICE_X22Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1855
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[18][33]/C locDriven=> SLICE_X45Y180
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1770
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[18][56]/C locDriven=> SLICE_X3Y181
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1892
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[19][20]/C locDriven=> SLICE_X24Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1828
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[19][43]/C locDriven=> SLICE_X16Y176
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1877
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[19][8]/C locDriven=> SLICE_X40Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1811
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[1][30]/C locDriven=> SLICE_X46Y159
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1772
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[1][53]/C locDriven=> SLICE_X5Y176
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1898
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[20][18]/C locDriven=> SLICE_X45Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1771
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[20][40]/C locDriven=> SLICE_X5Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1905
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[20][63]/C locDriven=> SLICE_X14Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1883
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[21][28]/C locDriven=> SLICE_X35Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1819
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[21][50]/C locDriven=> SLICE_X13Y180
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1857
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[22][15]/C locDriven=> SLICE_X40Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[22][38]/C locDriven=> SLICE_X26Y181
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1808
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[22][60]/C locDriven=> SLICE_X10Y179
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1908
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[23][25]/C locDriven=> SLICE_X3Y177
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1908
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[23][48]/C locDriven=> SLICE_X46Y179
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1790
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[24][12]/C locDriven=> SLICE_X46Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1781
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[24][35]/C locDriven=> SLICE_X37Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1809
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[24][58]/C locDriven=> SLICE_X39Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1810
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[25][22]/C locDriven=> SLICE_X20Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1856
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[25][45]/C locDriven=> SLICE_X44Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1807
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[26][0]/C locDriven=> SLICE_X3Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1904
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[26][32]/C locDriven=> SLICE_X46Y179
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1792
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[26][55]/C locDriven=> SLICE_X23Y174
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1826
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[27][1]/C locDriven=> SLICE_X15Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[27][42]/C locDriven=> SLICE_X42Y182
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1797
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[27][7]/C locDriven=> SLICE_X3Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1903
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[28][2]/C locDriven=> SLICE_X20Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1861
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[28][52]/C locDriven=> SLICE_X37Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1820
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[29][17]/C locDriven=> SLICE_X40Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1810
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[29][3]/C locDriven=> SLICE_X11Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1876
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[29][62]/C locDriven=> SLICE_X19Y161
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1852
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[2][27]/C locDriven=> SLICE_X5Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1895
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[2][4]/C locDriven=> SLICE_X14Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1877
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[30][14]/C locDriven=> SLICE_X45Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1779
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[30][37]/C locDriven=> SLICE_X15Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1886
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[30][5]/C locDriven=> SLICE_X42Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1800
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[31][24]/C locDriven=> SLICE_X5Y174
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1896
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[31][47]/C locDriven=> SLICE_X43Y180
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1794
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[3][11]/C locDriven=> SLICE_X24Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1826
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[3][34]/C locDriven=> SLICE_X22Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1861
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[3][57]/C locDriven=> SLICE_X44Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1808
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[4][21]/C locDriven=> SLICE_X5Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1904
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[4][44]/C locDriven=> SLICE_X13Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1869
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[4][9]/C locDriven=> SLICE_X3Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1907
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[5][31]/C locDriven=> SLICE_X3Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1905
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[5][54]/C locDriven=> SLICE_X2Y179
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1909
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[6][19]/C locDriven=> SLICE_X32Y165
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1814
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[6][41]/C locDriven=> SLICE_X22Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1849
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[6][6]/C locDriven=> SLICE_X43Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1794
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[7][29]/C locDriven=> SLICE_X11Y168
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[7][51]/C locDriven=> SLICE_X15Y167
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[8][16]/C locDriven=> SLICE_X14Y169
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[8][39]/C locDriven=> SLICE_X43Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1807
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[8][61]/C locDriven=> SLICE_X5Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1907
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[9][26]/C locDriven=> SLICE_X13Y166
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1867
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[9][49]/C locDriven=> SLICE_X3Y176
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1907
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[0]_i_24__0/I4 locDriven=> SLICE_X5Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_3/Q locDriver=> SLICE_X29Y171
delay=> 1293
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[11]_i_11__0/I3 locDriven=> SLICE_X24Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[11]_i_25__0/O locDriver=> SLICE_X23Y170
delay=> 195
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[12]_i_18__0/I1 locDriven=> SLICE_X44Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_6/Q locDriver=> SLICE_X29Y171
delay=> 696
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[14]_i_23__0/I5 locDriven=> SLICE_X44Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[12][14]/Q locDriver=> SLICE_X43Y170
delay=> 327
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[15]_i_30__0/I3 locDriven=> SLICE_X41Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[17][15]/Q locDriver=> SLICE_X40Y165
delay=> 343
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[17]_i_28__0/I2 locDriven=> SLICE_X43Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 1097
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[19]_i_25__0/I0 locDriven=> SLICE_X32Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[7][19]/Q locDriver=> SLICE_X32Y163
delay=> 175
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[20]_i_11__0/I4 locDriven=> SLICE_X25Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][2]/Q locDriver=> SLICE_X48Y183
delay=> 935
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[21]_i_31__0/I3 locDriven=> SLICE_X2Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[9][21]/Q locDriver=> SLICE_X5Y169
delay=> 194
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[23]_i_26__0/I1 locDriven=> SLICE_X31Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_1/Q locDriver=> SLICE_X29Y171
delay=> 228
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[25]_i_12__0/I5 locDriven=> SLICE_X7Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[25]_i_30__0/O locDriver=> SLICE_X5Y177
delay=> 136
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[26]_i_29__0/I3 locDriven=> SLICE_X11Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[21][26]/Q locDriver=> SLICE_X10Y166
delay=> 228
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[28]_i_34__0/I2 locDriven=> SLICE_X37Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 1263
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[2]_i_26__0/I0 locDriven=> SLICE_X19Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[7][2]/Q locDriver=> SLICE_X18Y162
delay=> 275
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[31]_i_25__0/I4 locDriven=> SLICE_X5Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[1][31]/Q locDriver=> SLICE_X5Y167
delay=> 94
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[32]_i_32__0/I4 locDriven=> SLICE_X45Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_7/Q locDriver=> SLICE_X44Y184
delay=> 588
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[34]_i_27__0/I2 locDriven=> SLICE_X19Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 823
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[36]_i_25__0/I1 locDriven=> SLICE_X21Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[6][36]/Q locDriver=> SLICE_X22Y178
delay=> 194
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[38]_i_11__0/I5 locDriven=> SLICE_X24Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[38]_i_26__0/O locDriver=> SLICE_X24Y179
delay=> 161
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[39]_i_28__0/I4 locDriven=> SLICE_X46Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][0]_replica_7/Q locDriver=> SLICE_X44Y184
delay=> 936
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[40]_i_25__0/I2 locDriven=> SLICE_X8Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 1203
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[42]_i_27__0/I2 locDriven=> SLICE_X40Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 437
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[43]_i_5__0/I0 locDriven=> SLICE_X14Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[43]_i_15__0/O locDriver=> SLICE_X15Y177
delay=> 190
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[45]_i_27__0/I5 locDriven=> SLICE_X46Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[24][45]/Q locDriver=> SLICE_X44Y172
delay=> 238
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[47]_i_24__0/I3 locDriven=> SLICE_X43Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[9][47]/Q locDriver=> SLICE_X44Y178
delay=> 202
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[49]_i_25__0/I1 locDriven=> SLICE_X7Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[2][49]/Q locDriver=> SLICE_X5Y176
delay=> 107
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[4]_i_33__0/I1 locDriven=> SLICE_X12Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[30][4]/Q locDriver=> SLICE_X13Y161
delay=> 341
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[51]_i_2__0/I0 locDriven=> SLICE_X18Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[51]_i_4__0/O locDriver=> SLICE_X15Y167
delay=> 344
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[53]_i_24__0/I5 locDriven=> SLICE_X6Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[8][53]/Q locDriver=> SLICE_X3Y176
delay=> 360
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[55]_i_11__0/I3 locDriven=> SLICE_X20Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[55]_i_25__0/O locDriver=> SLICE_X20Y174
delay=> 126
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[56]_i_28__0/I1 locDriven=> SLICE_X6Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[30][56]/Q locDriver=> SLICE_X6Y180
delay=> 51
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[58]_i_29__0/I0 locDriven=> SLICE_X39Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[19][58]/Q locDriver=> SLICE_X39Y166
delay=> 48
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[5]_i_12__0/I4 locDriven=> SLICE_X41Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][2]/Q locDriver=> SLICE_X48Y183
delay=> 916
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[60]_i_2__0/I3 locDriven=> SLICE_X16Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/float_regfile_gen.i_ariane_fp_regfile/operand_a_q_reg[60]_i_6__0/O locDriver=> SLICE_X16Y182
delay=> 141
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[62]_i_30__0/I2 locDriven=> SLICE_X17Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 1581
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[6]_i_25__0/I0 locDriven=> SLICE_X44Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[7][6]/Q locDriver=> SLICE_X44Y164
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[8]_i_11__0/I4 locDriven=> SLICE_X39Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][2]/Q locDriver=> SLICE_X48Y183
delay=> 754
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[9]_i_28__0/I2 locDriven=> SLICE_X6Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][1]/Q locDriver=> SLICE_X46Y183
delay=> 2295
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[22]_i_5__0/I0 locDriven=> SLICE_X19Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[22]_i_11__0/O locDriver=> SLICE_X19Y162
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[35]_i_4__0/I1 locDriven=> SLICE_X39Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[35]_i_12__0/O locDriver=> SLICE_X39Y179
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[49]_i_14__0/S locDriven=> SLICE_X9Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][2]/Q locDriver=> SLICE_X48Y183
delay=> 2273
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q_reg[61]_i_5__0/I0 locDriven=> SLICE_X9Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_a_q[61]_i_11__0/O locDriver=> SLICE_X9Y180
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[10]_i_27__0/I5 locDriven=> SLICE_X23Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[24][10]/Q locDriver=> SLICE_X22Y166
delay=> 184
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[12]_i_28__0/I5 locDriven=> SLICE_X46Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[28][12]/Q locDriver=> SLICE_X51Y168
delay=> 216
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[14]_i_30__0/I0 locDriven=> SLICE_X44Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[7][14]/Q locDriver=> SLICE_X43Y172
delay=> 104
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[16]_i_31__0/I0 locDriven=> SLICE_X13Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[11][16]/Q locDriver=> SLICE_X15Y169
delay=> 343
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[18]_i_36__0/I0 locDriven=> SLICE_X45Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[15][18]/Q locDriver=> SLICE_X44Y163
delay=> 145
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[20]_i_29__0/I0 locDriven=> SLICE_X24Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[19][20]/Q locDriver=> SLICE_X24Y172
delay=> 143
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[22]_i_26__0/I0 locDriven=> SLICE_X20Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[23][22]/Q locDriver=> SLICE_X20Y166
delay=> 143
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[24]_i_27__0/I0 locDriven=> SLICE_X5Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[27][24]/Q locDriver=> SLICE_X2Y175
delay=> 223
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[26]_i_28__0/I0 locDriven=> SLICE_X11Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[31][26]/Q locDriver=> SLICE_X12Y166
delay=> 102
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[28]_i_33__0/I0 locDriven=> SLICE_X37Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[3][28]/Q locDriver=> SLICE_X36Y163
delay=> 106
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[2]_i_34__0/I1 locDriven=> SLICE_X19Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[6][2]/Q locDriver=> SLICE_X24Y164
delay=> 438
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[31]_i_31__0/I1 locDriven=> SLICE_X5Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[10][31]/Q locDriver=> SLICE_X4Y169
delay=> 345
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[33]_i_32__0/I1 locDriven=> SLICE_X45Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[14][33]/Q locDriver=> SLICE_X42Y178
delay=> 288
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[36]_i_25__0/I1 locDriven=> SLICE_X28Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[18][36]/Q locDriver=> SLICE_X28Y181
delay=> 141
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[38]_i_30__0/I1 locDriven=> SLICE_X28Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[22][38]/Q locDriver=> SLICE_X26Y181
delay=> 156
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[3]_i_31__0/I1 locDriven=> SLICE_X11Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[26][3]/Q locDriver=> SLICE_X10Y167
delay=> 225
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[41]_i_33__0/I1 locDriven=> SLICE_X20Y170
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[30][41]/Q locDriver=> SLICE_X19Y170
delay=> 98
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[43]_i_29__0/I1 locDriven=> SLICE_X15Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[2][43]/Q locDriver=> SLICE_X15Y177
delay=> 49
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[45]_i_34__0/I2 locDriven=> SLICE_X48Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 417
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[47]_i_31__0/I2 locDriven=> SLICE_X43Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 588
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[49]_i_33__0/I2 locDriven=> SLICE_X7Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 947
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[51]_i_29__0/I2 locDriven=> SLICE_X17Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 1293
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[53]_i_30__0/I2 locDriven=> SLICE_X13Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 1574
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[55]_i_27__0/I2 locDriven=> SLICE_X21Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 1490
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[57]_i_28__0/I2 locDriven=> SLICE_X47Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 626
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[59]_i_33__0/I2 locDriven=> SLICE_X51Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 511
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[60]_i_35__0/I3 locDriven=> SLICE_X16Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[5][60]/Q locDriver=> SLICE_X16Y178
delay=> 186
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[62]_i_31__0/I3 locDriven=> SLICE_X18Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[9][62]/Q locDriver=> SLICE_X15Y166
delay=> 250
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[6]_i_32__0/I3 locDriven=> SLICE_X46Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[13][6]/Q locDriver=> SLICE_X44Y165
delay=> 298
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[9]_i_25__0/I3 locDriven=> SLICE_X6Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/mem_reg[17][9]/Q locDriver=> SLICE_X4Y174
delay=> 142
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[12]_i_10__0/S locDriven=> SLICE_X44Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][3]/Q locDriver=> SLICE_X47Y184
delay=> 1000
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[17]_i_24__0/I0 locDriven=> SLICE_X43Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[17]_i_31__0/O locDriver=> SLICE_X43Y163
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[22]_i_21__0/I1 locDriven=> SLICE_X20Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[22]_i_26__0/O locDriver=> SLICE_X20Y163
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[27]_i_24__0/S locDriven=> SLICE_X7Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][2]/Q locDriver=> SLICE_X47Y184
delay=> 3057
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[32]_i_18__0/I0 locDriven=> SLICE_X45Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[32]_i_31__0/O locDriver=> SLICE_X45Y177
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[37]_i_9__0/I1 locDriven=> SLICE_X18Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[37]_i_19__0/O locDriver=> SLICE_X18Y175
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[42]_i_22__0/S locDriven=> SLICE_X44Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][2]/Q locDriver=> SLICE_X47Y184
delay=> 609
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[48]_i_10__0/I0 locDriven=> SLICE_X43Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[48]_i_23__0/O locDriver=> SLICE_X43Y178
delay=> 15
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[52]_i_24__0/I1 locDriven=> SLICE_X35Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[52]_i_31__0/O locDriver=> SLICE_X35Y166
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[58]_i_10__0/S locDriven=> SLICE_X42Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][3]/Q locDriver=> SLICE_X47Y184
delay=> 931
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q_reg[62]_i_24__0/I0 locDriven=> SLICE_X18Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_issue_read_operands/i_ariane_regfile/operand_b_q[62]_i_31__0/O locDriver=> SLICE_X18Y164
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][0]_i_1__0/I0 locDriven=> SLICE_X26Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4__0/O locDriver=> SLICE_X19Y202
delay=> 785
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3__0/I0 locDriven=> SLICE_X20Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4__0/O locDriver=> SLICE_X19Y202
delay=> 247
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]/CE locDriven=> SLICE_X27Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_24__0/I2 locDriven=> SLICE_X22Y188
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/i___0_i_5__0/O locDriver=> SLICE_X27Y170
delay=> 482
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreakm]_i_1__0/I0 locDriven=> SLICE_X20Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][5]_i_4__0/O locDriver=> SLICE_X20Y190
delay=> 133
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[cause][8]_i_20__0/DI[4] locDriven=> SLICE_X22Y187
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6__0/I4 locDriven=> SLICE_X20Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreakm]_i_3__0/O locDriver=> SLICE_X20Y193
delay=> 47
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[12]_i_1__0/I0 locDriven=> SLICE_X28Y197
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[12]_i_2__0/O locDriver=> SLICE_X30Y198
delay=> 267
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[14]_i_7__0/I4 locDriven=> SLICE_X32Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q locDriver=> SLICE_X26Y177
delay=> 492
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[17]_i_6__0/I2 locDriven=> SLICE_X29Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q locDriver=> SLICE_X26Y177
delay=> 962
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[1]_i_6__0/I1 locDriven=> SLICE_X33Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][1]/Q locDriver=> SLICE_X32Y170
delay=> 147
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[22]_i_5__0/I5 locDriven=> SLICE_X26Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][pc][22]/Q locDriver=> SLICE_X26Y159
delay=> 44
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[25]_i_2__0/I3 locDriven=> SLICE_X30Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/npc_q[25]_i_7__0/O locDriver=> SLICE_X30Y202
delay=> 48
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[28]_i_1__0/I1 locDriven=> SLICE_X29Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[28]_i_1__0/O locDriver=> SLICE_X24Y201
delay=> 344
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[2]_i_7__0/I5 locDriven=> SLICE_X36Y170
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][2]/Q locDriver=> SLICE_X36Y170
delay=> 382
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[32]_i_6__0/I3 locDriven=> SLICE_X31Y158
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][pc][32]/Q locDriver=> SLICE_X32Y156
delay=> 423
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[35]_i_5__0/I1 locDriven=> SLICE_X33Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][pc][35]/Q locDriver=> SLICE_X32Y160
delay=> 144
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[38]_i_1__0/I5 locDriven=> SLICE_X27Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[38]_i_1__0/O locDriver=> SLICE_X25Y212
delay=> 490
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[3]_i_8__0/I3 locDriven=> SLICE_X34Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][3]/Q locDriver=> SLICE_X34Y171
delay=> 46
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[42]_i_7__0/I1 locDriven=> SLICE_X31Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][42]/Q locDriver=> SLICE_X34Y174
delay=> 156
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[45]_i_5__0/I5 locDriven=> SLICE_X32Y158
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][pc][45]/Q locDriver=> SLICE_X33Y159
delay=> 205
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[48]_i_2__0/I3 locDriven=> SLICE_X29Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[63]_i_8__0/O locDriver=> SLICE_X24Y197
delay=> 957
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[50]_i_1__0/I1 locDriven=> SLICE_X28Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[50]_i_3__0/O locDriver=> SLICE_X28Y162
delay=> 834
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[52]_i_7__0/I5 locDriven=> SLICE_X42Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][52]/Q locDriver=> SLICE_X39Y174
delay=> 337
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[55]_i_7__0/I3 locDriven=> SLICE_X27Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][pc][55]/Q locDriver=> SLICE_X28Y161
delay=> 95
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[58]_i_5__0/I1 locDriven=> SLICE_X28Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][pc][58]/Q locDriver=> SLICE_X27Y166
delay=> 102
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[60]_i_1__0/I5 locDriven=> SLICE_X26Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/debug_mode_q_reg_inv/Q locDriver=> SLICE_X24Y195
delay=> 934
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[62]_i_8__0/I3 locDriven=> SLICE_X36Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][62]/Q locDriver=> SLICE_X35Y172
delay=> 282
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[7]_i_14__0/I3 locDriven=> SLICE_X28Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][is_compressed]/Q locDriver=> SLICE_X28Y177
delay=> 154
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[9]_i_7__0/I0 locDriven=> SLICE_X36Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][9]/Q locDriver=> SLICE_X36Y169
delay=> 112
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[20]_i_4__0/I1 locDriven=> SLICE_X41Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[20]_i_8__0/O locDriver=> SLICE_X41Y171
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[31]_i_4__0/S[6] locDriven=> SLICE_X28Y202
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[30]_i_3__0/O locDriver=> SLICE_X29Y173
delay=> 613
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[43]_i_3__0/I0 locDriven=> SLICE_X25Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q[43]_i_5__0/O locDriver=> SLICE_X25Y161
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[55]_i_4__0/CI_TOP locDriven=> SLICE_X28Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[7]_i_13__0/S locDriven=> SLICE_X28Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__0/Q locDriver=> SLICE_X27Y180
delay=> 591
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fflags][1]_i_9__0/I5 locDriven=> SLICE_X23Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][cause][1]/Q locDriver=> SLICE_X22Y164
delay=> 237
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][1]_i_1__0/I3 locDriven=> SLICE_X19Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][1]_i_4__0/O locDriver=> SLICE_X20Y188
delay=> 195
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/fcsr_q[fprec][5]_i_6__0/I3 locDriven=> SLICE_X34Y156
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][5]/Q locDriver=> SLICE_X37Y146
delay=> 389
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/i___0_i_5__0/I1 locDriven=> SLICE_X27Y170
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/i___0_i_10__0/O locDriver=> SLICE_X27Y170
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[10]_i_1__0/I4 locDriven=> SLICE_X29Y157
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_4__0/O locDriver=> SLICE_X36Y160
delay=> 810
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[13]_i_1__0/I2 locDriven=> SLICE_X27Y157
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_2__0/O locDriver=> SLICE_X36Y161
delay=> 1772
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[16]_i_1__0/I0 locDriven=> SLICE_X27Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[16]_i_2__0/O locDriver=> SLICE_X25Y136
delay=> 100
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[19]_i_12__0/I4 locDriven=> SLICE_X36Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_58__0/O locDriver=> SLICE_X31Y138
delay=> 780
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[21]_i_12__0/I3 locDriven=> SLICE_X24Y137
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_23__0/O locDriver=> SLICE_X36Y158
delay=> 1153
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[24]_i_12__0/I1 locDriven=> SLICE_X28Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_59__0/O locDriver=> SLICE_X30Y153
delay=> 881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[27]_i_11__0/I5 locDriven=> SLICE_X27Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][27]/Q locDriver=> SLICE_X29Y140
delay=> 531
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[2]_i_11__0/I0 locDriven=> SLICE_X18Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][2]/Q locDriver=> SLICE_X27Y147
delay=> 547
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[32]_i_11__0/I5 locDriven=> SLICE_X36Y146
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][32]/Q locDriver=> SLICE_X32Y146
delay=> 230
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[35]_i_4__0/I3 locDriven=> SLICE_X37Y150
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_22__0/O locDriver=> SLICE_X37Y155
delay=> 245
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[39]_i_12__0/I3 locDriven=> SLICE_X38Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_23__0/O locDriver=> SLICE_X36Y158
delay=> 469
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[41]_i_4__0/I2 locDriven=> SLICE_X20Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][41]/Q locDriver=> SLICE_X28Y146
delay=> 425
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[45]_i_12__0/I2 locDriven=> SLICE_X37Y149
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][is_rd_fpr_flag]/Q locDriver=> SLICE_X31Y157
delay=> 490
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[48]_i_5__0/I1 locDriven=> SLICE_X34Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_32__0/O locDriver=> SLICE_X37Y153
delay=> 759
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[51]_i_12__0/I0 locDriven=> SLICE_X18Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][51]/Q locDriver=> SLICE_X28Y148
delay=> 451
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[54]_i_4__0/I4 locDriven=> SLICE_X14Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[54]_i_11__0/O locDriver=> SLICE_X17Y146
delay=> 243
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[58]_i_12__0/I4 locDriven=> SLICE_X37Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/imm_q[63]_i_58__0/O locDriver=> SLICE_X31Y138
delay=> 460
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[60]_i_4__0/I3 locDriven=> SLICE_X17Y152
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_22__0/O locDriver=> SLICE_X37Y155
delay=> 842
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_31__0/I3 locDriven=> SLICE_X31Y149
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[63]_i_60__0/O locDriver=> SLICE_X31Y149
delay=> 45
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/imm_q[7]_i_12__0/I2 locDriven=> SLICE_X27Y156
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][is_rd_fpr_flag]/Q locDriver=> SLICE_X31Y157
delay=> 358
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/instret_q[7]_i_3__0/I0 locDriven=> SLICE_X22Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4__0/O locDriver=> SLICE_X19Y202
delay=> 294
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mcause_q[29]_i_1__0/I3 locDriven=> SLICE_X22Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mcause_q[63]_i_3__0/O locDriver=> SLICE_X21Y193
delay=> 172
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mcause_q[53]_i_1__0/I1 locDriven=> SLICE_X22Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/i___0_i_5__0/O locDriver=> SLICE_X27Y170
delay=> 1280
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[0][21]_i_1__0/I1 locDriven=> SLICE_X7Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[0][63]_i_4__0/O locDriver=> SLICE_X29Y172
delay=> 1371
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[0][51]_i_1__0/I2 locDriven=> SLICE_X15Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][51]_i_3__0/O locDriver=> SLICE_X20Y178
delay=> 565
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][14]_i_1__2/I1 locDriven=> SLICE_X42Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][63]_i_3__2/O locDriver=> SLICE_X28Y170
delay=> 672
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][2]_i_1__1/I2 locDriven=> SLICE_X19Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][2]_i_3__0/O locDriver=> SLICE_X20Y183
delay=> 427
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][45]_i_1__1/I0 locDriven=> SLICE_X49Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][45]_i_2__0/O locDriver=> SLICE_X37Y148
delay=> 912
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][5]_i_1__2/I1 locDriven=> SLICE_X40Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[10][63]_i_3__2/O locDriver=> SLICE_X28Y170
delay=> 621
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[11][13]_i_1__1/I2 locDriven=> SLICE_X3Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][13]_i_3__0/O locDriver=> SLICE_X19Y183
delay=> 708
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[11][29]_i_1__1/I0 locDriven=> SLICE_X15Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][29]_i_2__0/O locDriver=> SLICE_X24Y138
delay=> 666
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[11][43]_i_1__2/I1 locDriven=> SLICE_X11Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[11][63]_i_3__2/O locDriver=> SLICE_X27Y172
delay=> 779
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[11][59]_i_1__1/I2 locDriven=> SLICE_X46Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][59]_i_3__0/O locDriver=> SLICE_X29Y182
delay=> 641
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][11]_i_1__2/I1 locDriven=> SLICE_X23Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][63]_i_3__2/O locDriver=> SLICE_X26Y170
delay=> 400
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][27]_i_1__1/I2 locDriven=> SLICE_X10Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][27]_i_3__0/O locDriver=> SLICE_X17Y180
delay=> 945
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][42]_i_1__1/I0 locDriven=> SLICE_X41Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][42]_i_2__0/O locDriver=> SLICE_X36Y144
delay=> 715
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][57]_i_1__2/I1 locDriven=> SLICE_X50Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[12][63]_i_3__2/O locDriver=> SLICE_X26Y170
delay=> 1036
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[13][10]_i_1__1/I2 locDriven=> SLICE_X21Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][10]_i_3__0/O locDriver=> SLICE_X21Y183
delay=> 654
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[13][26]_i_1__1/I0 locDriven=> SLICE_X14Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][26]_i_2__0/O locDriver=> SLICE_X23Y140
delay=> 787
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[13][40]_i_1__2/I1 locDriven=> SLICE_X11Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[13][63]_i_3__2/O locDriver=> SLICE_X27Y171
delay=> 1104
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[13][56]_i_1__1/I2 locDriven=> SLICE_X6Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][56]_i_3__0/O locDriver=> SLICE_X18Y183
delay=> 881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][0]_i_1__1/I0 locDriven=> SLICE_X8Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][0]_i_2__0/O locDriver=> SLICE_X17Y156
delay=> 566
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][24]_i_1__2/I1 locDriven=> SLICE_X6Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][63]_i_3__1/O locDriver=> SLICE_X25Y170
delay=> 1165
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][3]_i_1__1/I2 locDriven=> SLICE_X10Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][3]_i_3__0/O locDriver=> SLICE_X19Y183
delay=> 888
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][55]_i_1__1/I0 locDriven=> SLICE_X22Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][55]_i_2__0/O locDriver=> SLICE_X21Y155
delay=> 538
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][8]_i_1__2/I1 locDriven=> SLICE_X39Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[14][63]_i_3__1/O locDriver=> SLICE_X25Y170
delay=> 702
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[15][23]_i_1__1/I2 locDriven=> SLICE_X32Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][23]_i_3__0/O locDriver=> SLICE_X27Y181
delay=> 351
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[15][39]_i_1__1/I0 locDriven=> SLICE_X44Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][39]_i_2__0/O locDriver=> SLICE_X37Y151
delay=> 705
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[15][53]_i_1__2/I1 locDriven=> SLICE_X14Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[15][63]_i_3__2/O locDriver=> SLICE_X26Y169
delay=> 806
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[15][7]_i_1__1/I2 locDriven=> SLICE_X6Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][7]_i_3__0/O locDriver=> SLICE_X20Y183
delay=> 961
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[16][22]_i_1__1/I0 locDriven=> SLICE_X19Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][22]_i_2__0/O locDriver=> SLICE_X18Y145
delay=> 485
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[16][37]_i_1__2/I1 locDriven=> SLICE_X16Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[16][63]_i_3__1/O locDriver=> SLICE_X25Y170
delay=> 561
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[16][52]_i_1__1/I2 locDriven=> SLICE_X36Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][52]_i_3__0/O locDriver=> SLICE_X29Y183
delay=> 471
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[16][6]_i_1__1/I0 locDriven=> SLICE_X50Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][6]_i_2__0/O locDriver=> SLICE_X36Y156
delay=> 495
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[17][20]_i_1__2/I1 locDriven=> SLICE_X25Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[17][63]_i_3__2/O locDriver=> SLICE_X27Y172
delay=> 114
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[17][36]_i_1__1/I2 locDriven=> SLICE_X22Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][36]_i_3__0/O locDriver=> SLICE_X23Y181
delay=> 421
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[17][51]_i_1__1/I0 locDriven=> SLICE_X17Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][51]_i_2__0/O locDriver=> SLICE_X18Y152
delay=> 508
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[17][63]_i_3__1/I4 locDriven=> SLICE_X28Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_19__0/O locDriver=> SLICE_X27Y159
delay=> 567
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][1]_i_1__1/I0 locDriven=> SLICE_X15Y157
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][1]_i_2__0/O locDriver=> SLICE_X18Y156
delay=> 284
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][34]_i_1__2/I1 locDriven=> SLICE_X20Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][63]_i_3__2/O locDriver=> SLICE_X27Y170
delay=> 845
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][4]_i_1__1/I2 locDriven=> SLICE_X12Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][4]_i_3__0/O locDriver=> SLICE_X16Y184
delay=> 921
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[18][63]_i_2__1/I0 locDriven=> SLICE_X14Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_9__0/O locDriver=> SLICE_X18Y153
delay=> 1048
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[19][18]_i_1__2/I1 locDriven=> SLICE_X45Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[19][63]_i_3__2/O locDriver=> SLICE_X27Y169
delay=> 883
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[19][33]_i_1__1/I2 locDriven=> SLICE_X50Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][33]_i_3__0/O locDriver=> SLICE_X30Y181
delay=> 990
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[19][49]_i_1__1/I0 locDriven=> SLICE_X8Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][49]_i_2__0/O locDriver=> SLICE_X17Y154
delay=> 1028
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[19][63]_i_1__1/I4 locDriven=> SLICE_X24Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_5__0/O locDriver=> SLICE_X25Y164
delay=> 631
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[1][17]_i_1__1/I2 locDriven=> SLICE_X43Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][17]_i_3__0/O locDriver=> SLICE_X28Y182
delay=> 917
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[1][32]_i_1__1/I0 locDriven=> SLICE_X43Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][32]_i_2__0/O locDriver=> SLICE_X36Y146
delay=> 703
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[1][47]_i_1__2/I1 locDriven=> SLICE_X44Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[1][63]_i_3__2/O locDriver=> SLICE_X25Y167
delay=> 675
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[1][62]_i_1__1/I2 locDriven=> SLICE_X21Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][62]_i_3__0/O locDriver=> SLICE_X20Y178
delay=> 805
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][16]_i_1__1/I0 locDriven=> SLICE_X2Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][16]_i_2__0/O locDriver=> SLICE_X21Y139
delay=> 1194
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][30]_i_1__2/I1 locDriven=> SLICE_X45Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][63]_i_3__2/O locDriver=> SLICE_X26Y169
delay=> 896
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][46]_i_1__1/I2 locDriven=> SLICE_X16Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][46]_i_3__0/O locDriver=> SLICE_X17Y184
delay=> 399
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[20][61]_i_1__1/I0 locDriven=> SLICE_X3Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][61]_i_2__0/O locDriver=> SLICE_X17Y148
delay=> 1377
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][14]_i_1__2/I1 locDriven=> SLICE_X46Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][63]_i_3__2/O locDriver=> SLICE_X28Y170
delay=> 986
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][2]_i_1__1/I2 locDriven=> SLICE_X24Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][2]_i_3__0/O locDriver=> SLICE_X20Y183
delay=> 753
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][45]_i_1__1/I0 locDriven=> SLICE_X50Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][45]_i_2__0/O locDriver=> SLICE_X37Y148
delay=> 1133
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][5]_i_1__2/I1 locDriven=> SLICE_X43Y159
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[21][63]_i_3__2/O locDriver=> SLICE_X28Y170
delay=> 799
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[22][13]_i_1__1/I2 locDriven=> SLICE_X2Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][13]_i_3__0/O locDriver=> SLICE_X19Y183
delay=> 638
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[22][29]_i_1__1/I0 locDriven=> SLICE_X1Y170
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][29]_i_2__0/O locDriver=> SLICE_X24Y138
delay=> 1677
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[22][43]_i_1__2/I1 locDriven=> SLICE_X16Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[22][63]_i_4__2/O locDriver=> SLICE_X28Y170
delay=> 663
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[22][59]_i_1__1/I2 locDriven=> SLICE_X45Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][59]_i_3__0/O locDriver=> SLICE_X29Y182
delay=> 724
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[23][11]_i_1__1/I2 locDriven=> SLICE_X25Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][11]_i_3__0/O locDriver=> SLICE_X24Y183
delay=> 537
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[23][27]_i_1__1/I0 locDriven=> SLICE_X10Y158
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][27]_i_2__0/O locDriver=> SLICE_X25Y139
delay=> 926
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[23][41]_i_1__2/I1 locDriven=> SLICE_X20Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[23][63]_i_3__1/O locDriver=> SLICE_X28Y170
delay=> 593
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[23][57]_i_1__1/I2 locDriven=> SLICE_X48Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][57]_i_3__0/O locDriver=> SLICE_X30Y180
delay=> 777
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][0]_i_1__1/I2 locDriven=> SLICE_X4Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3__0/O locDriver=> SLICE_X18Y183
delay=> 794
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][25]_i_1__1/I0 locDriven=> SLICE_X8Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][25]_i_2__0/O locDriver=> SLICE_X16Y144
delay=> 1031
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][3]_i_1__2/I1 locDriven=> SLICE_X10Y168
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][63]_i_3__2/O locDriver=> SLICE_X28Y169
delay=> 1067
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][55]_i_1__1/I2 locDriven=> SLICE_X21Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][55]_i_3__0/O locDriver=> SLICE_X22Y181
delay=> 305
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[24][9]_i_1__1/I0 locDriven=> SLICE_X3Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][9]_i_2__0/O locDriver=> SLICE_X22Y156
delay=> 962
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][23]_i_1__2/I1 locDriven=> SLICE_X30Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][63]_i_4__2/O locDriver=> SLICE_X30Y170
delay=> 180
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][39]_i_1__1/I2 locDriven=> SLICE_X51Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][39]_i_3__0/O locDriver=> SLICE_X30Y181
delay=> 669
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][54]_i_1__1/I0 locDriven=> SLICE_X9Y184
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][54]_i_2__0/O locDriver=> SLICE_X16Y146
delay=> 920
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[25][7]_i_1__1/I0 locDriven=> SLICE_X5Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][7]_i_2__0/O locDriver=> SLICE_X22Y155
delay=> 803
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[26][21]_i_1__2/I1 locDriven=> SLICE_X5Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_4__1/O locDriver=> SLICE_X28Y169
delay=> 1252
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[26][37]_i_1__1/I2 locDriven=> SLICE_X20Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][37]_i_3__0/O locDriver=> SLICE_X20Y180
delay=> 288
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[26][52]_i_1__1/I0 locDriven=> SLICE_X37Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][52]_i_2__0/O locDriver=> SLICE_X35Y142
delay=> 552
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[26][63]_i_4__1/I1 locDriven=> SLICE_X28Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_19__0/O locDriver=> SLICE_X27Y159
delay=> 417
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][15]_i_1__1/I1 locDriven=> SLICE_X37Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][63]_i_3__1/O locDriver=> SLICE_X27Y171
delay=> 840
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][2]_i_1__2/I2 locDriven=> SLICE_X20Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][2]_i_3__0/O locDriver=> SLICE_X20Y183
delay=> 649
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][45]_i_1__2/I0 locDriven=> SLICE_X46Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][45]_i_2__0/O locDriver=> SLICE_X37Y148
delay=> 949
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][60]_i_1__1/I1 locDriven=> SLICE_X14Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[27][63]_i_3__1/O locDriver=> SLICE_X27Y171
delay=> 515
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][13]_i_1__2/I2 locDriven=> SLICE_X3Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][13]_i_3__0/O locDriver=> SLICE_X19Y183
delay=> 631
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][29]_i_1__2/I0 locDriven=> SLICE_X10Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][29]_i_2__0/O locDriver=> SLICE_X24Y138
delay=> 900
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][44]_i_1__1/I1 locDriven=> SLICE_X22Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][63]_i_3__1/O locDriver=> SLICE_X28Y169
delay=> 442
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[28][59]_i_1__2/I2 locDriven=> SLICE_X47Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][59]_i_3__0/O locDriver=> SLICE_X29Y182
delay=> 635
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][12]_i_1__2/I0 locDriven=> SLICE_X50Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][12]_i_2__0/O locDriver=> SLICE_X36Y153
delay=> 972
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][28]_i_1__1/I1 locDriven=> SLICE_X39Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][63]_i_3__2/O locDriver=> SLICE_X25Y170
delay=> 841
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][42]_i_1__2/I2 locDriven=> SLICE_X43Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][42]_i_3__0/O locDriver=> SLICE_X29Y182
delay=> 702
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][58]_i_1__2/I0 locDriven=> SLICE_X40Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][58]_i_2__0/O locDriver=> SLICE_X37Y145
delay=> 733
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[29][9]_i_1__2/I0 locDriven=> SLICE_X4Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][9]_i_2__0/O locDriver=> SLICE_X22Y156
delay=> 813
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[2][24]_i_1__1/I1 locDriven=> SLICE_X9Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[2][63]_i_4__0/O locDriver=> SLICE_X26Y169
delay=> 840
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[2][39]_i_1__2/I2 locDriven=> SLICE_X44Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][39]_i_3__0/O locDriver=> SLICE_X30Y181
delay=> 381
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[2][54]_i_1__2/I0 locDriven=> SLICE_X8Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][54]_i_2__0/O locDriver=> SLICE_X16Y146
delay=> 1017
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[2][7]_i_1__2/I2 locDriven=> SLICE_X5Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][7]_i_3__0/O locDriver=> SLICE_X20Y183
delay=> 1146
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[30][22]_i_1__2/I0 locDriven=> SLICE_X20Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][22]_i_2__0/O locDriver=> SLICE_X18Y145
delay=> 495
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[30][38]_i_1__1/I1 locDriven=> SLICE_X23Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[30][63]_i_3__1/O locDriver=> SLICE_X26Y169
delay=> 391
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[30][52]_i_1__2/I2 locDriven=> SLICE_X34Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][52]_i_3__0/O locDriver=> SLICE_X29Y183
delay=> 616
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[30][6]_i_1__2/I0 locDriven=> SLICE_X51Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][6]_i_2__0/O locDriver=> SLICE_X36Y156
delay=> 696
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][12]_i_11__0/I1 locDriven=> SLICE_X36Y152
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][12]/Q locDriver=> SLICE_X33Y149
delay=> 631
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][16]_i_10__0/I5 locDriven=> SLICE_X21Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][16]/Q locDriver=> SLICE_X30Y137
delay=> 468
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][19]_i_5__0/I3 locDriven=> SLICE_X35Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][19]/Q locDriver=> SLICE_X34Y144
delay=> 475
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][22]_i_4__0/I1 locDriven=> SLICE_X18Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][22]/Q locDriver=> SLICE_X23Y143
delay=> 270
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][26]_i_12__0/I5 locDriven=> SLICE_X23Y140
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][26]/Q locDriver=> SLICE_X28Y140
delay=> 232
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][2]_i_1__2/I0 locDriven=> SLICE_X20Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][2]_i_2__0/O locDriver=> SLICE_X19Y155
delay=> 615
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][33]_i_4__0/I1 locDriven=> SLICE_X37Y148
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][33]/Q locDriver=> SLICE_X35Y146
delay=> 159
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][36]_i_5__0/I5 locDriven=> SLICE_X22Y158
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][36]/Q locDriver=> SLICE_X24Y154
delay=> 296
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][3]_i_8__0/I3 locDriven=> SLICE_X20Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][3]/Q locDriver=> SLICE_X28Y153
delay=> 524
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][43]_i_11__0/I1 locDriven=> SLICE_X17Y154
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][43]/Q locDriver=> SLICE_X25Y152
delay=> 443
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][46]_i_12__0/I5 locDriven=> SLICE_X17Y150
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][46]/Q locDriver=> SLICE_X24Y146
delay=> 399
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][49]_i_4__0/I3 locDriven=> SLICE_X17Y154
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][49]/Q locDriver=> SLICE_X21Y154
delay=> 320
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][52]_i_11__0/I1 locDriven=> SLICE_X33Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][52]/Q locDriver=> SLICE_X32Y141
delay=> 463
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][55]_i_12__0/I5 locDriven=> SLICE_X21Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][55]/Q locDriver=> SLICE_X23Y153
delay=> 303
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][58]_i_4__0/I3 locDriven=> SLICE_X37Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][58]/Q locDriver=> SLICE_X32Y144
delay=> 262
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][61]_i_1__1/I1 locDriven=> SLICE_X7Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][63]_i_8__0/O locDriver=> SLICE_X30Y172
delay=> 1071
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][63]_i_1__1/I5 locDriven=> SLICE_X24Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][63]_i_8__0/O locDriver=> SLICE_X30Y172
delay=> 564
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][63]_i_8__0/I1 locDriven=> SLICE_X30Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_20__0/O locDriver=> SLICE_X27Y165
delay=> 461
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][9]_i_5__0/I5 locDriven=> SLICE_X22Y156
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][9]/Q locDriver=> SLICE_X29Y152
delay=> 447
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][24]_i_1__2/I0 locDriven=> SLICE_X6Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][24]_i_2__0/O locDriver=> SLICE_X19Y144
delay=> 801
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][3]_i_1__1/I1 locDriven=> SLICE_X7Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][63]_i_3__1/O locDriver=> SLICE_X29Y172
delay=> 1303
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][54]_i_1__2/I2 locDriven=> SLICE_X8Y180
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][54]_i_3__0/O locDriver=> SLICE_X17Y184
delay=> 762
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[3][8]_i_1__2/I0 locDriven=> SLICE_X39Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][8]_i_2__0/O locDriver=> SLICE_X37Y151
delay=> 738
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][23]_i_1__1/I1 locDriven=> SLICE_X32Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][63]_i_3__1/O locDriver=> SLICE_X28Y171
delay=> 354
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][38]_i_1__2/I2 locDriven=> SLICE_X27Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][38]_i_3__0/O locDriver=> SLICE_X24Y182
delay=> 477
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][53]_i_1__2/I0 locDriven=> SLICE_X3Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][53]_i_2__0/O locDriver=> SLICE_X18Y147
delay=> 1159
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][7]_i_1__1/I1 locDriven=> SLICE_X6Y162
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[4][63]_i_3__1/O locDriver=> SLICE_X28Y171
delay=> 1236
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[5][21]_i_1__2/I2 locDriven=> SLICE_X3Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][21]_i_3__0/O locDriver=> SLICE_X19Y181
delay=> 761
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[5][37]_i_1__2/I0 locDriven=> SLICE_X20Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][37]_i_2__0/O locDriver=> SLICE_X22Y157
delay=> 539
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[5][52]_i_1__1/I1 locDriven=> SLICE_X38Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[5][63]_i_3__1/O locDriver=> SLICE_X28Y171
delay=> 449
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[5][63]_i_3__2/I5 locDriven=> SLICE_X28Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_21__0/O locDriver=> SLICE_X27Y163
delay=> 420
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][20]_i_1__2/I0 locDriven=> SLICE_X28Y176
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][20]_i_2__0/O locDriver=> SLICE_X29Y139
delay=> 716
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][36]_i_1__1/I1 locDriven=> SLICE_X19Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][63]_i_3__1/O locDriver=> SLICE_X28Y171
delay=> 568
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][50]_i_1__2/I2 locDriven=> SLICE_X12Y179
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][50]_i_3__0/O locDriver=> SLICE_X19Y183
delay=> 678
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[6][63]_i_3__1/I3 locDriven=> SLICE_X28Y171
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][63]_i_19__0/O locDriver=> SLICE_X27Y159
delay=> 288
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][1]_i_1__1/I1 locDriven=> SLICE_X16Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][63]_i_3__1/O locDriver=> SLICE_X25Y170
delay=> 423
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][34]_i_1__2/I2 locDriven=> SLICE_X20Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][34]_i_2__0/O locDriver=> SLICE_X21Y156
delay=> 639
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][4]_i_1__2/I0 locDriven=> SLICE_X12Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][4]_i_3__0/O locDriver=> SLICE_X16Y184
delay=> 885
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][63]_i_2__1/I1 locDriven=> SLICE_X13Y174
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[7][63]_i_3__1/O locDriver=> SLICE_X25Y170
delay=> 465
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][18]_i_1__2/I2 locDriven=> SLICE_X46Y163
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][18]_i_3__0/O locDriver=> SLICE_X27Y183
delay=> 747
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][33]_i_1__2/I0 locDriven=> SLICE_X42Y178
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][33]_i_2__0/O locDriver=> SLICE_X37Y148
delay=> 753
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][49]_i_1__1/I1 locDriven=> SLICE_X9Y175
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][63]_i_3__1/O locDriver=> SLICE_X26Y169
delay=> 812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][63]_i_1__1/I5 locDriven=> SLICE_X27Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[8][63]_i_3__1/O locDriver=> SLICE_X26Y169
delay=> 363
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][17]_i_1__2/I0 locDriven=> SLICE_X43Y160
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][17]_i_2__0/O locDriver=> SLICE_X36Y139
delay=> 702
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][32]_i_1__1/I1 locDriven=> SLICE_X41Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][63]_i_3__1/O locDriver=> SLICE_X29Y172
delay=> 378
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][47]_i_1__2/I2 locDriven=> SLICE_X42Y183
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mem[31][47]_i_3__0/O locDriver=> SLICE_X28Y183
delay=> 388
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[9][62]_i_1__2/I0 locDriven=> SLICE_X16Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][62]_i_2__0/O locDriver=> SLICE_X17Y149
delay=> 694
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][valid]_i_2__0/I2 locDriven=> SLICE_X30Y161
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[0][sbe][result][63]_i_4__0/O locDriver=> SLICE_X31Y181
delay=> 429
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][ex][tval][63]_i_8__0/I1 locDriven=> SLICE_X29Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]/Q locDriver=> SLICE_X34Y167
delay=> 330
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][ex][cause][63]_i_1__0/I0 locDriven=> SLICE_X23Y164
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[5][sbe][ex][cause][63]_i_3__0/O locDriver=> SLICE_X28Y166
delay=> 383
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_1__0/I2 locDriven=> SLICE_X28Y166
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]/Q locDriver=> SLICE_X25Y168
delay=> 216
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][ex][cause][63]_i_19__0/I4 locDriven=> SLICE_X26Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[193]/Q locDriver=> SLICE_X23Y188
delay=> 711
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][ex][tval][63]_i_10__0/I2 locDriven=> SLICE_X34Y169
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg[194]/Q locDriver=> SLICE_X25Y187
delay=> 892
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][valid]_i_1__0/I4 locDriven=> SLICE_X34Y167
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][valid]/Q locDriver=> SLICE_X34Y167
delay=> 163
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][27]/C locDriven=> SLICE_X42Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1810
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][4]/C locDriven=> SLICE_X37Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1823
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][cause][63]/C locDriven=> SLICE_X21Y163
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1852
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][31]/C locDriven=> SLICE_X38Y187
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1788
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][54]/C locDriven=> SLICE_X44Y193
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1790
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][op][5]/C locDriven=> SLICE_X24Y180
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1815
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][pc][30]/C locDriven=> SLICE_X29Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1813
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][pc][53]/C locDriven=> SLICE_X25Y160
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1823
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C locDriven=> SLICE_X28Y155
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1808
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][36]/C locDriven=> SLICE_X26Y156
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1809
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][59]/C locDriven=> SLICE_X33Y141
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1815
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C locDriven=> SLICE_X41Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1813
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][43]/C locDriven=> SLICE_X36Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1821
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][8]/C locDriven=> SLICE_X38Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1801
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][25]/C locDriven=> SLICE_X35Y184
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1804
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][48]/C locDriven=> SLICE_X39Y194
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1793
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][2]/C locDriven=> SLICE_X29Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1805
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][pc][24]/C locDriven=> SLICE_X26Y160
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1824
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][pc][47]/C locDriven=> SLICE_X31Y161
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1819
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][2]/C locDriven=> SLICE_X29Y160
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1802
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][2]/C locDriven=> SLICE_X28Y149
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1800
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][52]/C locDriven=> SLICE_X32Y141
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1819
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][14]/C locDriven=> SLICE_X32Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1825
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][37]/C locDriven=> SLICE_X36Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1819
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][5]/C locDriven=> SLICE_X30Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1823
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][16]/C locDriven=> SLICE_X34Y189
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1808
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][39]/C locDriven=> SLICE_X29Y190
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1794
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][61]/C locDriven=> SLICE_X38Y194
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1784
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][pc][15]/C locDriven=> SLICE_X31Y159
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1809
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][pc][38]/C locDriven=> SLICE_X27Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1823
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][pc][60]/C locDriven=> SLICE_X27Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1823
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][20]/C locDriven=> SLICE_X30Y138
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1820
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][43]/C locDriven=> SLICE_X25Y152
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1805
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][8]/C locDriven=> SLICE_X35Y147
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1809
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][28]/C locDriven=> SLICE_X38Y177
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1800
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][50]/C locDriven=> SLICE_X35Y176
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1807
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]/C locDriven=> SLICE_X31Y191
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1813
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][32]/C locDriven=> SLICE_X39Y192
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1797
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][55]/C locDriven=> SLICE_X33Y188
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][6]/C locDriven=> SLICE_X24Y182
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1813
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/C locDriven=> SLICE_X28Y175
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1829
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][54]/C locDriven=> SLICE_X27Y160
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1819
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][14]/C locDriven=> SLICE_X34Y147
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1806
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][37]/C locDriven=> SLICE_X26Y154
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1817
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][5]/C locDriven=> SLICE_X34Y147
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1806
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][bp][predict_address][21]/C locDriven=> SLICE_X33Y172
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1824
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][bp][predict_address][44]/C locDriven=> SLICE_X40Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1813
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][bp][predict_address][9]/C locDriven=> SLICE_X36Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1820
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][tval][22]/C locDriven=> SLICE_X36Y189
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1804
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][tval][45]/C locDriven=> SLICE_X33Y192
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1811
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][valid]/C locDriven=> SLICE_X30Y183
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1796
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][pc][21]/C locDriven=> SLICE_X25Y159
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1824
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][pc][44]/C locDriven=> SLICE_X27Y161
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1814
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][pc][9]/C locDriven=> SLICE_X27Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1821
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][27]/C locDriven=> SLICE_X29Y140
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1802
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][4]/C locDriven=> SLICE_X30Y144
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1798
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][11]/C locDriven=> SLICE_X35Y171
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1825
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][34]/C locDriven=> SLICE_X37Y174
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1824
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][bp][predict_address][57]/C locDriven=> SLICE_X38Y174
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1802
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][ex][tval][15]/C locDriven=> SLICE_X38Y184
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1785
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][ex][tval][38]/C locDriven=> SLICE_X42Y192
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1797
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][ex][tval][60]/C locDriven=> SLICE_X33Y187
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1813
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][pc][14]/C locDriven=> SLICE_X32Y158
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1800
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][pc][37]/C locDriven=> SLICE_X27Y159
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1818
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][pc][5]/C locDriven=> SLICE_X31Y178
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1822
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][1]/C locDriven=> SLICE_X29Y144
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1801
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][42]/C locDriven=> SLICE_X35Y143
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1815
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][7]/C locDriven=> SLICE_X29Y152
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1792
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][bp][predict_address][27]/C locDriven=> SLICE_X37Y173
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1821
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][bp][predict_address][4]/C locDriven=> SLICE_X37Y170
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1823
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][cause][63]/C locDriven=> SLICE_X21Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1851
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][2]/CLR locDriven=> SLICE_X42Y195
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 962
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][tval][52]/CLR locDriven=> SLICE_X34Y195
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 984
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][op][3]/CLR locDriven=> SLICE_X25Y180
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 987
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][pc][29]/CLR locDriven=> SLICE_X27Y175
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 954
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][pc][51]/CLR locDriven=> SLICE_X28Y164
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 953
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][result][11]/CLR locDriven=> SLICE_X26Y151
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 946
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][result][34]/CLR locDriven=> SLICE_X24Y155
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 928
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][result][57]/CLR locDriven=> SLICE_X28Y141
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 931
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][bp][predict_address][19]/CLR locDriven=> SLICE_X36Y172
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 946
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][bp][predict_address][41]/CLR locDriven=> SLICE_X32Y174
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 953
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][bp][predict_address][6]/CLR locDriven=> SLICE_X38Y169
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 933
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][ex][tval][19]/C locDriven=> SLICE_X43Y189
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1784
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][ex][tval][41]/C locDriven=> SLICE_X35Y193
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1806
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][ex][tval][6]/C locDriven=> SLICE_X31Y190
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1810
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][pc][18]/C locDriven=> SLICE_X30Y158
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1814
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][pc][40]/C locDriven=> SLICE_X26Y164
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1812
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][pc][63]/C locDriven=> SLICE_X25Y162
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1827
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][19]/CLR locDriven=> SLICE_X35Y144
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 946
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][33]/CLR locDriven=> SLICE_X34Y148
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 937
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][48]_i_24__0/S[1] locDriven=> SLICE_X20Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][result][48]_i_41__0/O locDriver=> SLICE_X20Y128
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][62]_i_23__0/S[1] locDriven=> SLICE_X20Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][result][62]_i_36__0/O locDriver=> SLICE_X20Y130
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][19]_i_8__0/S locDriven=> SLICE_X35Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__0/Q locDriver=> SLICE_X27Y180
delay=> 752
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][37]_i_8__0/I0 locDriven=> SLICE_X22Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][37]_i_10__0/O locDriver=> SLICE_X22Y155
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][52]_i_8__0/I1 locDriven=> SLICE_X33Y142
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem[31][52]_i_12__0/O locDriver=> SLICE_X33Y142
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_reg[31][7]_i_2__0/S locDriven=> SLICE_X22Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]/Q locDriver=> SLICE_X22Y184
delay=> 1056
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mepc_q[36]_i_1__0/I1 locDriven=> SLICE_X25Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/mepc_q[63]_i_3__0/O locDriver=> SLICE_X23Y196
delay=> 405
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mepc_q[8]_i_1__0/I2 locDriven=> SLICE_X30Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[8]_i_1__0/O locDriver=> SLICE_X24Y194
delay=> 570
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[fs][1]_i_31__0/I0 locDriven=> SLICE_X25Y172
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][fu][1]/Q locDriver=> SLICE_X28Y170
delay=> 306
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_1__0/I0 locDriven=> SLICE_X21Y198
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[mprv]_i_1__0/O locDriver=> SLICE_X17Y201
delay=> 949
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_15__0/I2 locDriven=> SLICE_X21Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mstatus_q[sie]_i_19__0/O locDriver=> SLICE_X20Y195
delay=> 228
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[wpri2][1]_i_1__0/I0 locDriven=> SLICE_X25Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[10]_i_1__0/O locDriver=> SLICE_X20Y189
delay=> 476
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[wpri4][60]_i_1__0/I1 locDriven=> SLICE_X24Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]/Q locDriver=> SLICE_X18Y197
delay=> 662
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mtval_q[21]_i_1__0/I1 locDriven=> SLICE_X24Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stval_q[63]_i_5__0/O locDriver=> SLICE_X21Y197
delay=> 747
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mtval_q[45]_i_1__0/I1 locDriven=> SLICE_X27Y204
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stval_q[63]_i_5__0/O locDriver=> SLICE_X21Y197
delay=> 586
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mtvec_q[10]_i_1__0/I1 locDriven=> SLICE_X27Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/mtvec_q[63]_i_3__0/O locDriver=> SLICE_X19Y201
delay=> 517
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mtvec_q[57]_i_1__0/I0 locDriven=> SLICE_X28Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[57]_i_1__0/O locDriver=> SLICE_X27Y216
delay=> 343
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1010__0/I3 locDriven=> SLICE_X31Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/Q locDriver=> SLICE_X29Y161
delay=> 849
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1029__0/I0 locDriven=> SLICE_X28Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][fu][1]/Q locDriver=> SLICE_X27Y166
delay=> 1329
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1049__0/I0 locDriven=> SLICE_X30Y116
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][0]/Q locDriver=> SLICE_X29Y175
delay=> 1544
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1067__0/I2 locDriven=> SLICE_X30Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][fu][0]/Q locDriver=> SLICE_X29Y172
delay=> 1162
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1086__0/I5 locDriven=> SLICE_X37Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][2]/Q locDriver=> SLICE_X29Y161
delay=> 685
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1103__0/I2 locDriven=> SLICE_X38Y132
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1155__0/O locDriver=> SLICE_X33Y133
delay=> 359
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1120__0/I0 locDriven=> SLICE_X38Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][1]/Q locDriver=> SLICE_X29Y161
delay=> 1007
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1140__0/I0 locDriven=> SLICE_X37Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][0]/Q locDriver=> SLICE_X29Y161
delay=> 1133
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1157__0/I0 locDriven=> SLICE_X32Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][2]/Q locDriver=> SLICE_X29Y160
delay=> 1016
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1172__0/I5 locDriven=> SLICE_X37Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1391__0/O locDriver=> SLICE_X32Y122
delay=> 413
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1188__0/I3 locDriven=> SLICE_X37Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1391__0/O locDriver=> SLICE_X32Y122
delay=> 297
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1202__0/I2 locDriven=> SLICE_X35Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][fu][1]/Q locDriver=> SLICE_X28Y166
delay=> 1040
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1218__0/I1 locDriven=> SLICE_X37Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1431__0/O locDriver=> SLICE_X37Y126
delay=> 53
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1233__0/I3 locDriven=> SLICE_X29Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1462__0/O locDriver=> SLICE_X29Y115
delay=> 80
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1249__0/I5 locDriven=> SLICE_X27Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1478__0/O locDriver=> SLICE_X27Y119
delay=> 109
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1264__0/I3 locDriven=> SLICE_X27Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1492__0/O locDriver=> SLICE_X25Y128
delay=> 195
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1281__0/I1 locDriven=> SLICE_X30Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1301__0/O locDriver=> SLICE_X29Y130
delay=> 469
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1297__0/I0 locDriven=> SLICE_X31Y116
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q locDriver=> SLICE_X27Y173
delay=> 1413
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1312__0/I2 locDriven=> SLICE_X29Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1301__0/O locDriver=> SLICE_X29Y130
delay=> 248
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1329__0/I5 locDriven=> SLICE_X29Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1562__0/O locDriver=> SLICE_X30Y128
delay=> 138
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1346__0/I2 locDriven=> SLICE_X29Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][fu][1]/Q locDriver=> SLICE_X28Y170
delay=> 828
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1361__0/I0 locDriven=> SLICE_X30Y115
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][0]/Q locDriver=> SLICE_X27Y173
delay=> 1270
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1376__0/I5 locDriven=> SLICE_X35Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1388__0/O locDriver=> SLICE_X35Y129
delay=> 301
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1393__0/I1 locDriven=> SLICE_X34Y135
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][rd][4]/Q locDriver=> SLICE_X29Y162
delay=> 871
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1408__0/I5 locDriven=> SLICE_X35Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][rd][2]/Q locDriver=> SLICE_X29Y162
delay=> 864
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1423__0/I5 locDriven=> SLICE_X32Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][rd][2]/Q locDriver=> SLICE_X29Y162
delay=> 850
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1439__0/I5 locDriven=> SLICE_X38Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1390__0/O locDriver=> SLICE_X35Y128
delay=> 270
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1454__0/I5 locDriven=> SLICE_X32Y122
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][rd][3]/Q locDriver=> SLICE_X36Y157
delay=> 546
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1470__0/I3 locDriven=> SLICE_X26Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][rd][3]/Q locDriver=> SLICE_X33Y160
delay=> 1147
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1488__0/I3 locDriven=> SLICE_X26Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1473__0/O locDriver=> SLICE_X31Y123
delay=> 414
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1505__0/I1 locDriven=> SLICE_X31Y128
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][rd][0]/Q locDriver=> SLICE_X33Y157
delay=> 706
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1521__0/I5 locDriven=> SLICE_X29Y116
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1475__0/O locDriver=> SLICE_X33Y122
delay=> 342
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1538__0/I3 locDriven=> SLICE_X33Y118
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][rd][0]/Q locDriver=> SLICE_X30Y158
delay=> 907
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1555__0/I1 locDriven=> SLICE_X28Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1498__0/O locDriver=> SLICE_X28Y123
delay=> 51
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1571__0/I5 locDriven=> SLICE_X28Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1500__0/O locDriver=> SLICE_X28Y123
delay=> 84
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_172__0/I5 locDriven=> SLICE_X33Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_253__0/O locDriver=> SLICE_X34Y129
delay=> 129
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_189__0/I1 locDriven=> SLICE_X32Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_286__0/O locDriver=> SLICE_X35Y129
delay=> 166
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_212__0/I0 locDriven=> SLICE_X35Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rd][1]/Q locDriver=> SLICE_X46Y189
delay=> 934
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_228__0/I1 locDriven=> SLICE_X30Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_437__0/O locDriver=> SLICE_X30Y125
delay=> 81
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_248__0/I0 locDriven=> SLICE_X35Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][0]/Q locDriver=> SLICE_X27Y173
delay=> 1223
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_269__0/I4 locDriven=> SLICE_X36Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_546__0/O locDriver=> SLICE_X35Y124
delay=> 137
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_292__0/I1 locDriven=> SLICE_X36Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_522__0/O locDriver=> SLICE_X39Y128
delay=> 245
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_313__0/I0 locDriven=> SLICE_X33Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][1]/Q locDriver=> SLICE_X31Y162
delay=> 506
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_333__0/I2 locDriven=> SLICE_X36Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q locDriver=> SLICE_X28Y166
delay=> 1248
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_359__0/I2 locDriven=> SLICE_X32Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][2]/Q locDriver=> SLICE_X29Y175
delay=> 1263
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_377__0/I2 locDriven=> SLICE_X30Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs2][1]/Q locDriver=> SLICE_X47Y183
delay=> 901
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_394__0/I0 locDriven=> SLICE_X24Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_434__0/O locDriver=> SLICE_X30Y129
delay=> 336
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_409__0/I4 locDriven=> SLICE_X24Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][result][0]/Q locDriver=> SLICE_X45Y184
delay=> 1656
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_433__0/I2 locDriven=> SLICE_X30Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q locDriver=> SLICE_X28Y166
delay=> 1119
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_458__0/I1 locDriven=> SLICE_X28Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_626__0/O locDriver=> SLICE_X26Y121
delay=> 178
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_484__0/I2 locDriven=> SLICE_X32Y132
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][0]/Q locDriver=> SLICE_X31Y162
delay=> 1080
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_502__0/I2 locDriven=> SLICE_X33Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][1]/Q locDriver=> SLICE_X33Y162
delay=> 1097
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_520__0/I1 locDriven=> SLICE_X33Y132
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][3]/Q locDriver=> SLICE_X29Y160
delay=> 630
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_538__0/I0 locDriven=> SLICE_X36Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][1]/Q locDriver=> SLICE_X31Y162
delay=> 1238
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_555__0/I3 locDriven=> SLICE_X35Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_856__0/O locDriver=> SLICE_X35Y123
delay=> 88
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_575__0/I3 locDriven=> SLICE_X36Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_823__0/O locDriver=> SLICE_X38Y126
delay=> 273
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_595__0/I3 locDriven=> SLICE_X37Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_790__0/O locDriver=> SLICE_X36Y132
delay=> 172
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_615__0/I3 locDriven=> SLICE_X34Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_850__0/O locDriver=> SLICE_X34Y122
delay=> 110
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_633__0/I5 locDriven=> SLICE_X26Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_920__0/O locDriver=> SLICE_X29Y132
delay=> 528
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_651__0/I4 locDriven=> SLICE_X27Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_966__0/O locDriver=> SLICE_X26Y125
delay=> 139
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_669__0/I3 locDriven=> SLICE_X30Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_986__0/O locDriver=> SLICE_X33Y119
delay=> 178
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_687__0/I2 locDriven=> SLICE_X31Y123
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][1]/Q locDriver=> SLICE_X31Y162
delay=> 1049
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_706__0/I3 locDriven=> SLICE_X29Y121
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_673__0/O locDriver=> SLICE_X29Y121
delay=> 77
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_731__0/I2 locDriven=> SLICE_X30Y119
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][fu][1]/Q locDriver=> SLICE_X27Y166
delay=> 1339
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_751__0/I2 locDriven=> SLICE_X29Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][fu][1]/Q locDriver=> SLICE_X27Y166
delay=> 1321
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_771__0/I0 locDriven=> SLICE_X38Y131
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][4]/Q locDriver=> SLICE_X30Y159
delay=> 713
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_789__0/I2 locDriven=> SLICE_X37Y133
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][1]/Q locDriver=> SLICE_X33Y162
delay=> 819
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_806__0/I0 locDriven=> SLICE_X34Y127
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][fu][0]/Q locDriver=> SLICE_X29Y172
delay=> 1331
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_823__0/I1 locDriven=> SLICE_X38Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][4]/Q locDriver=> SLICE_X30Y161
delay=> 723
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_840__0/I4 locDriven=> SLICE_X36Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][4]/Q locDriver=> SLICE_X30Y159
delay=> 1085
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_857__0/I3 locDriven=> SLICE_X33Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][0]/Q locDriver=> SLICE_X29Y161
delay=> 1064
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_876__0/I4 locDriven=> SLICE_X35Y134
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1186__0/O locDriver=> SLICE_X35Y134
delay=> 79
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_895__0/I3 locDriven=> SLICE_X37Y132
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1103__0/O locDriver=> SLICE_X38Y132
delay=> 175
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_913__0/I4 locDriven=> SLICE_X34Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_1157__0/O locDriver=> SLICE_X32Y125
delay=> 167
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_931__0/I4 locDriven=> SLICE_X24Y126
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][4]/Q locDriver=> SLICE_X30Y159
delay=> 1051
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_950__0/I0 locDriven=> SLICE_X27Y120
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]/Q locDriver=> SLICE_X29Y161
delay=> 951
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_967__0/I2 locDriven=> SLICE_X31Y125
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][1]/Q locDriver=> SLICE_X29Y161
delay=> 1010
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_983__0/I5 locDriven=> SLICE_X26Y129
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][2]/Q locDriver=> SLICE_X29Y161
delay=> 789
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_99__0/I2 locDriven=> SLICE_X32Y130
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rd][2]/Q locDriver=> SLICE_X45Y189
delay=> 1030
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_reg_i_198__0/I1 locDriven=> SLICE_X24Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_408__0/O locDriver=> SLICE_X24Y124
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mult_valid_q_reg_i_71__0/S locDriven=> SLICE_X29Y124
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/issue_q_reg[sbe][rs1][2]/Q locDriver=> SLICE_X48Y183
delay=> 1765
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/npc_q[63]_i_19__0/I3 locDriven=> SLICE_X30Y203
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/i__i_5__1/O locDriver=> SLICE_X25Y201
delay=> 373
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[12]_i_9__0/I1 locDriven=> SLICE_X32Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32__0/O locDriver=> SLICE_X35Y158
delay=> 394
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[17]_i_3__0/I2 locDriven=> SLICE_X31Y143
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[17]_i_7__0/O locDriver=> SLICE_X31Y143
delay=> 82
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[20]_i_8__0/I4 locDriven=> SLICE_X30Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_23__0/O locDriver=> SLICE_X33Y158
delay=> 1166
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[25]_i_3__0/I4 locDriven=> SLICE_X27Y145
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[25]_i_8__0/O locDriver=> SLICE_X18Y144
delay=> 385
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[2]_i_14__0/I0 locDriven=> SLICE_X19Y155
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][2]/Q locDriver=> SLICE_X27Y148
delay=> 567
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[33]_i_7__0/I1 locDriven=> SLICE_X35Y148
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_32__0/O locDriver=> SLICE_X35Y158
delay=> 553
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[38]_i_13__0/I2 locDriven=> SLICE_X24Y158
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][38]/Q locDriver=> SLICE_X29Y153
delay=> 367
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[41]_i_3__0/I3 locDriven=> SLICE_X29Y149
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_a_q[63]_i_11__0/O locDriver=> SLICE_X31Y148
delay=> 167
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[46]_i_14__0/I1 locDriven=> SLICE_X18Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_52__0/O locDriver=> SLICE_X33Y154
delay=> 965
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[4]_i_25__0/I2 locDriven=> SLICE_X17Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][4]/Q locDriver=> SLICE_X30Y143
delay=> 628
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[54]_i_3__0/I0 locDriven=> SLICE_X27Y149
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[54]_i_6__0/O locDriver=> SLICE_X17Y146
delay=> 548
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[58]_i_3__0/I3 locDriven=> SLICE_X31Y148
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_13__0/O locDriver=> SLICE_X31Y151
delay=> 245
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[62]_i_10__0/I5 locDriven=> SLICE_X17Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][result][62]/Q locDriver=> SLICE_X23Y146
delay=> 403
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_122__0/I5 locDriven=> SLICE_X30Y132
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][rd][1]/Q locDriver=> SLICE_X29Y161
delay=> 601
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_138__0/I4 locDriven=> SLICE_X30Y148
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][2]/Q locDriver=> SLICE_X29Y160
delay=> 359
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[63]_i_86__0/I0 locDriven=> SLICE_X31Y157
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][is_rd_fpr_flag]/Q locDriver=> SLICE_X31Y157
delay=> 54
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_a_q[9]_i_14__0/I0 locDriven=> SLICE_X24Y158
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][result][9]/Q locDriver=> SLICE_X29Y152
delay=> 452
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[10]_i_6__0/I2 locDriven=> SLICE_X23Y154
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][10]/Q locDriver=> SLICE_X32Y153
delay=> 559
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[19]_i_6__0/I3 locDriven=> SLICE_X37Y144
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_27__0/O locDriver=> SLICE_X35Y154
delay=> 509
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[27]_i_12__0/I2 locDriven=> SLICE_X27Y136
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][27]/Q locDriver=> SLICE_X29Y139
delay=> 363
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[34]_i_6__0/I1 locDriven=> SLICE_X22Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_35__0/O locDriver=> SLICE_X35Y155
delay=> 1552
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[41]_i_4__0/I3 locDriven=> SLICE_X20Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_24__0/O locDriver=> SLICE_X36Y154
delay=> 1523
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[49]_i_5__0/I0 locDriven=> SLICE_X17Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][49]/Q locDriver=> SLICE_X23Y150
delay=> 395
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[57]_i_11__0/I2 locDriven=> SLICE_X33Y141
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][result][57]/Q locDriver=> SLICE_X33Y141
delay=> 51
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[63]_i_103__0/I4 locDriven=> SLICE_X30Y156
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][4]/Q locDriver=> SLICE_X29Y159
delay=> 301
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/operand_b_q[8]_i_11__0/I1 locDriven=> SLICE_X36Y147
driverPin=> chip/tile1/g_ariane_core.core/ariane/id_stage_i/operand_b_q[63]_i_53__0/O locDriver=> SLICE_X35Y155
delay=> 842
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2819][24]_i_1__0/I0 locDriven=> SLICE_X16Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2819][63]_i_5__0/O locDriver=> SLICE_X16Y206
delay=> 302
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2819][48]_i_1__0/I0 locDriven=> SLICE_X14Y219
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2819][63]_i_5__0/O locDriver=> SLICE_X16Y206
delay=> 574
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2820][10]_i_1__0/I2 locDriven=> SLICE_X6Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2820][63]_i_3__0/O locDriver=> SLICE_X9Y215
delay=> 596
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2820][33]_i_1__0/I2 locDriven=> SLICE_X9Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2820][63]_i_3__0/O locDriver=> SLICE_X9Y215
delay=> 182
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2820][57]_i_1__0/I2 locDriven=> SLICE_X8Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2820][63]_i_3__0/O locDriver=> SLICE_X9Y215
delay=> 277
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2821][20]_i_1__0/I0 locDriven=> SLICE_X0Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2821][63]_i_4__0/O locDriver=> SLICE_X12Y205
delay=> 978
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2821][43]_i_1__0/I0 locDriven=> SLICE_X3Y221
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2821][63]_i_4__0/O locDriver=> SLICE_X12Y205
delay=> 881
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2821][7]_i_1__0/I2 locDriven=> SLICE_X7Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2821][63]_i_3__0/O locDriver=> SLICE_X10Y219
delay=> 668
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][2]_i_1__0/I2 locDriven=> SLICE_X3Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2822][63]_i_3__0/O locDriver=> SLICE_X9Y216
delay=> 625
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][53]_i_1__0/I2 locDriven=> SLICE_X3Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2822][63]_i_3__0/O locDriver=> SLICE_X9Y216
delay=> 503
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2823][17]_i_1__0/I0 locDriven=> SLICE_X0Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2823][63]_i_4__0/O locDriver=> SLICE_X11Y206
delay=> 683
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2823][3]_i_1__0/I0 locDriven=> SLICE_X5Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2823][63]_i_4__0/O locDriver=> SLICE_X11Y206
delay=> 278
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2823][63]_i_1__0/I0 locDriven=> SLICE_X13Y205
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6__0/O locDriver=> SLICE_X26Y171
delay=> 980
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2824][25]_i_1__0/I1 locDriven=> SLICE_X10Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[25]_i_1__0/O locDriver=> SLICE_X19Y202
delay=> 870
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2824][49]_i_1__0/I1 locDriven=> SLICE_X4Y220
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[49]_i_1__0/O locDriver=> SLICE_X23Y215
delay=> 1004
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2825][10]_i_1__0/I3 locDriven=> SLICE_X8Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][16]_i_2__0/O[1] locDriver=> SLICE_X6Y217
delay=> 244
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2825][33]_i_1__0/I3 locDriven=> SLICE_X7Y218
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][40]_i_2__0/O[0] locDriver=> SLICE_X6Y220
delay=> 174
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2825][57]_i_1__0/I3 locDriven=> SLICE_X8Y222
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2825][63]_i_5__0/O[0] locDriver=> SLICE_X6Y223
delay=> 168
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][20]_i_1__0/I1 locDriven=> SLICE_X0Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[20]_i_1__0/O locDriver=> SLICE_X24Y198
delay=> 1156
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][43]_i_1__0/I1 locDriven=> SLICE_X2Y224
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[43]_i_1__0/O locDriver=> SLICE_X23Y211
delay=> 1678
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][6]_i_1__0/I2 locDriven=> SLICE_X4Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2826][63]_i_3__0/O locDriver=> SLICE_X10Y207
delay=> 450
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2827][29]_i_1__0/I2 locDriven=> SLICE_X0Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2827][63]_i_3__0/O locDriver=> SLICE_X10Y220
delay=> 606
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2827][52]_i_1__0/I2 locDriven=> SLICE_X8Y218
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2827][63]_i_3__0/O locDriver=> SLICE_X10Y220
delay=> 335
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2828][15]_i_1__0/I0 locDriven=> SLICE_X14Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2828][63]_i_6__0/O locDriver=> SLICE_X15Y206
delay=> 183
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2828][38]_i_1__0/I0 locDriven=> SLICE_X18Y216
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2828][63]_i_6__0/O locDriver=> SLICE_X15Y206
delay=> 583
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2828][61]_i_1__0/I0 locDriven=> SLICE_X13Y217
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[61]_i_1__0/O locDriver=> SLICE_X23Y209
delay=> 674
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2829][21]_i_1__0/I3 locDriven=> SLICE_X11Y212
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][24]_i_2__0/O[4] locDriver=> SLICE_X12Y212
delay=> 126
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2829][45]_i_1__0/I3 locDriven=> SLICE_X11Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2829][48]_i_2__0/O[4] locDriver=> SLICE_X12Y215
delay=> 126
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2829][63]_i_6__0/I2 locDriven=> SLICE_X23Y181
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_17__0/O locDriver=> SLICE_X22Y182
delay=> 203
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2830][25]_i_1__0/I1 locDriven=> SLICE_X10Y211
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[25]_i_1__0/O locDriver=> SLICE_X19Y202
delay=> 993
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2830][49]_i_1__0/I1 locDriven=> SLICE_X10Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[49]_i_1__0/O locDriver=> SLICE_X23Y215
delay=> 893
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2831][11]_i_1__0/I3 locDriven=> SLICE_X15Y209
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][16]_i_2__0/O[2] locDriver=> SLICE_X14Y211
delay=> 204
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2831][34]_i_1__0/I3 locDriven=> SLICE_X16Y215
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][40]_i_2__0/O[1] locDriver=> SLICE_X14Y214
delay=> 166
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2831][58]_i_1__0/I3 locDriven=> SLICE_X14Y218
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q_reg[2831][63]_i_5__0/O[1] locDriver=> SLICE_X14Y217
delay=> 112
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2832][20]_i_1__0/I0 locDriven=> SLICE_X18Y210
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2832][63]_i_4__0/O locDriver=> SLICE_X17Y206
delay=> 521
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2832][43]_i_1__0/I0 locDriven=> SLICE_X19Y214
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2832][63]_i_4__0/O locDriver=> SLICE_X17Y206
delay=> 585
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/perf_counter_q[2832][7]_i_1__0/I2 locDriven=> SLICE_X19Y208
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/perf_counter_q[2832][63]_i_3__0/O locDriver=> SLICE_X19Y217
delay=> 606
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_4__0/I4 locDriven=> SLICE_X21Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mstatus_q[sie]_i_8__0/O locDriver=> SLICE_X21Y192
delay=> 202
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/scause_q[0]_i_4__0/I2 locDriven=> SLICE_X22Y165
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep/Q locDriver=> SLICE_X24Y177
delay=> 495
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/scause_q[35]_i_4__0/I3 locDriven=> SLICE_X22Y177
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][cause][35]/Q locDriver=> SLICE_X23Y172
delay=> 242
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/scause_q[55]_i_2__0/I2 locDriven=> SLICE_X22Y186
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__0/Q locDriver=> SLICE_X23Y176
delay=> 448
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/sepc_q[13]_i_1__0/I0 locDriven=> SLICE_X29Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/dpc_q_reg[13]_i_3__0/O locDriver=> SLICE_X26Y159
delay=> 493
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/sepc_q[3]_i_1__0/I1 locDriven=> SLICE_X30Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/sepc_q[63]_i_3__0/O locDriver=> SLICE_X22Y192
delay=> 564
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10__0/I5 locDriven=> SLICE_X27Y173
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]/Q locDriver=> SLICE_X27Y173
delay=> 48
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_16__0/I0 locDriven=> SLICE_X23Y182
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_22__0/O locDriver=> SLICE_X23Y182
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[12]_i_4__0/I4 locDriven=> SLICE_X40Y189
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q locDriver=> SLICE_X26Y184
delay=> 1170
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[19]_i_1__0/I2 locDriven=> SLICE_X30Y195
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stval_q[63]_i_3__0/O locDriver=> SLICE_X21Y192
delay=> 614
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[24]_i_3__0/I2 locDriven=> SLICE_X38Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q locDriver=> SLICE_X28Y185
delay=> 684
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[2]_i_4__0/I0 locDriven=> SLICE_X40Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][ex][tval][2]/Q locDriver=> SLICE_X40Y193
delay=> 94
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[35]_i_4__0/I4 locDriven=> SLICE_X31Y194
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q locDriver=> SLICE_X26Y184
delay=> 1175
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[41]_i_1__0/I2 locDriven=> SLICE_X24Y206
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stval_q[63]_i_3__0/O locDriver=> SLICE_X21Y192
delay=> 571
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[47]_i_4__0/I0 locDriven=> SLICE_X36Y192
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][ex][tval][47]/Q locDriver=> SLICE_X37Y195
delay=> 220
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[52]_i_4__0/I4 locDriven=> SLICE_X34Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q locDriver=> SLICE_X26Y184
delay=> 1105
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[59]_i_1__0/I2 locDriven=> SLICE_X27Y207
driverPin=> chip/tile1/g_ariane_core.core/ariane/csr_regfile_i/stval_q[63]_i_3__0/O locDriver=> SLICE_X21Y192
delay=> 835
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[6]_i_3__0/I2 locDriven=> SLICE_X31Y190
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__2/Q locDriver=> SLICE_X28Y185
delay=> 360
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q_reg[22]_i_2__0/I0 locDriven=> SLICE_X37Y191
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[22]_i_3__0/O locDriver=> SLICE_X37Y191
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q_reg[52]_i_2__0/I1 locDriven=> SLICE_X34Y193
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stval_q[52]_i_4__0/O locDriver=> SLICE_X34Y193
delay=> 0
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[21]_i_1__0/I1 locDriven=> SLICE_X21Y199
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[21]_i_2__0/O locDriver=> SLICE_X20Y198
delay=> 227
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[30]_i_5__0/I0 locDriven=> SLICE_X33Y139
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][result][30]/Q locDriver=> SLICE_X33Y139
delay=> 49
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[39]_i_5__0/I1 locDriven=> SLICE_X36Y151
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][result][39]/Q locDriver=> SLICE_X28Y150
delay=> 477
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[52]_i_1__0/I5 locDriven=> SLICE_X28Y213
driverPin=> chip/tile1/g_ariane_core.core/ariane/ex_stage_i/csr_buffer_i/stvec_q[52]_i_4__0/O locDriver=> SLICE_X24Y216
delay=> 238
pinDriven=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/stvec_q[63]_i_9__0/I1 locDriven=> SLICE_X17Y153
driverPin=> chip/tile1/g_ariane_core.core/ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][63]/Q locDriver=> SLICE_X25Y151
delay=> 530
pinDriven=> chip/tile1/g_ariane_core.core/genblk1[0].i_irq_sync/presyncdata_tmp_reg[0]/CE locDriven=> SLICE_X60Y300
driverPin=> chip/tile1/g_ariane_core.core/genblk1[0].i_irq_sync/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/A_r_reg[5]/CE locDriven=> SLICE_X29Y247
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DIN_r_reg[104]/CE locDriven=> SLICE_X21Y249
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DIN_r_reg[127]/CE locDriven=> SLICE_X22Y244
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DIN_r_reg[34]/CE locDriven=> SLICE_X22Y247
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DIN_r_reg[57]/CE locDriven=> SLICE_X19Y245
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DIN_r_reg[7]/CE locDriven=> SLICE_X19Y244
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DOUT_r[102]_i_1__0/I0 locDriven=> SLICE_X27Y247
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[102]/Q locDriver=> SLICE_X26Y247
delay=> 429
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DOUT_r[17]_i_1__0/I1 locDriven=> SLICE_X22Y245
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_0/DOUTADOUT[17] locDriver=> RAMB36_X2Y49
delay=> 415
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DOUT_r[47]_i_1__0/I2 locDriven=> SLICE_X18Y248
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/rw_conflict_r_reg/Q locDriver=> SLICE_X30Y247
delay=> 712
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DOUT_r[78]_i_1__0/I0 locDriven=> SLICE_X29Y244
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[78]/Q locDriver=> SLICE_X29Y244
delay=> 53
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DOUT_r_reg[105]/CE locDriven=> SLICE_X27Y249
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ren_r_reg/Q locDriver=> SLICE_X31Y247
delay=> 609
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DOUT_r_reg[12]/CE locDriven=> SLICE_X22Y245
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ren_r_reg/Q locDriver=> SLICE_X31Y247
delay=> 766
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DOUT_r_reg[35]/CE locDriven=> SLICE_X19Y248
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ren_r_reg/Q locDriver=> SLICE_X31Y247
delay=> 1128
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DOUT_r_reg[58]/CE locDriven=> SLICE_X19Y247
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ren_r_reg/Q locDriver=> SLICE_X31Y247
delay=> 636
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/DOUT_r_reg[80]/CE locDriven=> SLICE_X29Y244
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ren_r_reg/Q locDriver=> SLICE_X31Y247
delay=> 528
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[102]/CE locDriven=> SLICE_X26Y247
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[125]/CE locDriven=> SLICE_X28Y245
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[32]/CE locDriven=> SLICE_X22Y247
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[55]/CE locDriven=> SLICE_X19Y249
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/bram_data_in_r_reg[78]/CE locDriven=> SLICE_X29Y244
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_0_buf[0]_i_1__0/I1 locDriven=> SLICE_X28Y246
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_0/DOUTPADOUTP[0] locDriver=> RAMB36_X2Y49
delay=> 388
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_0_buf[28]_i_1__0/I1 locDriven=> SLICE_X30Y245
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_1/DOUTADOUT[20] locDriver=> RAMB36_X3Y49
delay=> 206
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_0_buf[46]_i_1__0/I1 locDriven=> SLICE_X27Y250
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_1/DOUTBDOUT[6] locDriver=> RAMB36_X3Y49
delay=> 342
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_0_buf[6]_i_1__0/I1 locDriven=> SLICE_X23Y248
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_0/DOUTPBDOUTP[2] locDriver=> RAMB36_X2Y49
delay=> 200
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_1_buf[24]_i_1__0/I1 locDriven=> SLICE_X28Y246
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_0/DOUTADOUT[24] locDriver=> RAMB36_X2Y49
delay=> 276
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_1_buf[42]_i_1__0/I1 locDriven=> SLICE_X19Y249
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_0/DOUTBDOUT[10] locDriver=> RAMB36_X2Y49
delay=> 358
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/l15_noc3encoder_req_data_1_buf[60]_i_1__0/I1 locDriven=> SLICE_X17Y250
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_0/DOUTBDOUT[28] locDriver=> RAMB36_X2Y49
delay=> 445
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_0_i_19__0/I3 locDriven=> SLICE_X23Y245
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/BW_r_reg[23]/Q locDriver=> SLICE_X22Y242
delay=> 247
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_0_i_39__0/I3 locDriven=> SLICE_X21Y246
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/BW_r_reg[7]/Q locDriver=> SLICE_X18Y244
delay=> 314
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_0_i_59__0/I3 locDriven=> SLICE_X18Y248
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/BW_r_reg[47]/Q locDriver=> SLICE_X18Y248
delay=> 142
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_0_i_79__0/I3 locDriven=> SLICE_X22Y249
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/BW_r_reg[67]/Q locDriver=> SLICE_X21Y242
delay=> 571
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_1_i_24__0/I2 locDriven=> SLICE_X29Y244
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X30Y247
delay=> 502
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_1_i_42__0/I2 locDriven=> SLICE_X27Y249
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X30Y247
delay=> 682
pinDriven=> chip/tile1/l15/l15/dcache/sram_l15_data/ram_reg_1_i_9__0/I2 locDriven=> SLICE_X27Y245
driverPin=> chip/tile1/l15/l15/dcache/sram_l15_data/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X30Y247
delay=> 703
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/DIN_r_reg[16]/CE locDriven=> SLICE_X32Y302
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/DOUT_r[103]_i_1__0/I1 locDriven=> SLICE_X29Y299
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/ram_reg_1/DOUTADOUT[31] locDriver=> RAMB36_X3Y60
delay=> 407
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/DOUT_r[18]_i_1__0/I2 locDriven=> SLICE_X30Y297
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/rw_conflict_r_reg_inv/Q locDriver=> SLICE_X30Y294
delay=> 305
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/DOUT_r[52]_i_1__0/I0 locDriven=> SLICE_X32Y296
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[52]/Q locDriver=> SLICE_X29Y295
delay=> 410
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/DOUT_r[86]_i_1__0/I1 locDriven=> SLICE_X32Y299
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/ram_reg_1/DOUTADOUT[14] locDriver=> RAMB36_X3Y60
delay=> 317
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[114]/CE locDriven=> SLICE_X31Y302
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/ren_r_reg/Q locDriver=> SLICE_X30Y293
delay=> 537
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[21]/CE locDriven=> SLICE_X29Y297
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/ren_r_reg/Q locDriver=> SLICE_X30Y293
delay=> 341
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[48]/CE locDriven=> SLICE_X31Y297
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/ren_r_reg/Q locDriver=> SLICE_X30Y293
delay=> 558
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/DOUT_r_reg[74]/CE locDriven=> SLICE_X29Y299
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/ren_r_reg/Q locDriver=> SLICE_X30Y293
delay=> 641
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[0]/CE locDriven=> SLICE_X29Y295
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[122]/CE locDriven=> SLICE_X29Y300
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[26]/CE locDriven=> SLICE_X27Y298
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[49]/CE locDriven=> SLICE_X28Y296
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[71]/CE locDriven=> SLICE_X29Y297
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[94]/CE locDriven=> SLICE_X29Y301
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[12]_i_2__0/I4 locDriven=> SLICE_X31Y299
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/ren_r_reg/Q locDriver=> SLICE_X30Y293
delay=> 561
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[17]_i_1__0/I5 locDriven=> SLICE_X33Y298
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[17]_i_4__0/O locDriver=> SLICE_X30Y297
delay=> 325
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[21]_i_1__0/I0 locDriven=> SLICE_X36Y299
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[21]_i_2__0/O locDriver=> SLICE_X32Y299
delay=> 192
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[25]_i_4__0/I0 locDriven=> SLICE_X36Y298
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[58]/Q locDriver=> SLICE_X29Y297
delay=> 620
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[3]_i_3__0/I0 locDriven=> SLICE_X31Y295
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[3]/Q locDriver=> SLICE_X30Y296
delay=> 161
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[8]_i_2__0/I0 locDriven=> SLICE_X31Y299
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[74]/Q locDriver=> SLICE_X29Y300
delay=> 150
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[13]_i_1__0/I2 locDriven=> SLICE_X38Y298
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[13]_i_3__0/O locDriver=> SLICE_X34Y300
delay=> 269
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[1]_i_2__0/I1 locDriven=> SLICE_X34Y298
driverPin=> chip/tile1/l15/l15/lruarray/BW_r[31]_i_2__0/O locDriver=> SLICE_X37Y293
delay=> 369
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[26]_i_2__0/I3 locDriven=> SLICE_X36Y299
driverPin=> chip/tile1/l15/l15/lruarray/BW_r[63]_i_2__1/O locDriver=> SLICE_X36Y293
delay=> 285
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[6]_i_2__0/I5 locDriven=> SLICE_X35Y299
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[6]_i_2__0/O locDriver=> SLICE_X32Y299
delay=> 192
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/ram_reg_0_i_20__0/I4 locDriven=> SLICE_X28Y295
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/DIN_r_reg[20]/Q locDriver=> SLICE_X33Y302
delay=> 669
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/ram_reg_0_i_40__0/I4 locDriven=> SLICE_X29Y295
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/DIN_r_reg[0]/Q locDriver=> SLICE_X31Y302
delay=> 443
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/ram_reg_0_i_61__0/I1 locDriven=> SLICE_X30Y294
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/ram_reg_0/DOUTBDOUT[11] locDriver=> RAMB36_X3Y59
delay=> 235
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/ram_reg_1_i_10__0/I0 locDriven=> SLICE_X29Y301
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[94]/Q locDriver=> SLICE_X29Y301
delay=> 193
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/ram_reg_1_i_29__0/I0 locDriven=> SLICE_X31Y300
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/bram_data_in_r_reg[75]/Q locDriver=> SLICE_X31Y300
delay=> 50
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/ram_reg_1_i_47__0/I4 locDriven=> SLICE_X30Y300
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/DIN_r_reg[18]/Q locDriver=> SLICE_X33Y303
delay=> 293
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/tagcheck_way_s3[0]_i_13__0/I0 locDriven=> SLICE_X34Y299
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[21]_i_3__0/O locDriver=> SLICE_X29Y301
delay=> 397
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/tagcheck_way_s3[1]_i_16__0/I2 locDriven=> SLICE_X33Y297
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/flush_way_tag_s3[10]_i_3__0/O locDriver=> SLICE_X32Y297
delay=> 181
pinDriven=> chip/tile1/l15/l15/dtag/sram_l15_tag/tagcheck_way_s3_reg[0]_i_7__0/DI[7] locDriven=> SLICE_X34Y299
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/lrsc_flag/read_index_f_reg[0]/C locDriven=> SLICE_X32Y248
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1796
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[0][0]_i_38__3/I1 locDriven=> SLICE_X35Y244
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[90][0]/Q locDriver=> SLICE_X33Y245
delay=> 230
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[0][0]_i_53__3/I5 locDriven=> SLICE_X38Y247
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[20][0]/Q locDriver=> SLICE_X42Y246
delay=> 202
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[0][1]_i_36__3/I4 locDriven=> SLICE_X36Y244
driverPin=> chip/tile1/l15/l15/lrsc_flag/write_index_f_reg[0]/Q locDriver=> SLICE_X37Y247
delay=> 453
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[0][1]_i_52__3/I2 locDriven=> SLICE_X38Y245
driverPin=> chip/tile1/l15/l15/lrsc_flag/write_index_f_reg[1]/Q locDriver=> SLICE_X37Y247
delay=> 543
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[0][2]_i_35__3/I1 locDriven=> SLICE_X31Y244
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[110][2]/Q locDriver=> SLICE_X33Y241
delay=> 198
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[0][2]_i_50__3/I5 locDriven=> SLICE_X40Y244
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[40][2]/Q locDriver=> SLICE_X38Y242
delay=> 160
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[0][3]_i_36__3/I4 locDriven=> SLICE_X31Y243
driverPin=> chip/tile1/l15/l15/lrsc_flag/write_index_f_reg[0]/Q locDriver=> SLICE_X37Y247
delay=> 745
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[0][3]_i_52__3/I4 locDriven=> SLICE_X41Y243
driverPin=> chip/tile1/l15/l15/lrsc_flag/write_index_f_reg[0]/Q locDriver=> SLICE_X37Y247
delay=> 737
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[103][3]_i_1__0/I4 locDriven=> SLICE_X33Y242
driverPin=> chip/tile1/l15/l15/lrsc_flag/write_index_f_reg[5]/Q locDriver=> SLICE_X36Y247
delay=> 565
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[118][3]_i_1__0/I1 locDriven=> SLICE_X31Y240
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile[23][3]_i_2__0/O locDriver=> SLICE_X37Y244
delay=> 280
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[16][3]_i_3__0/I0 locDriven=> SLICE_X36Y243
driverPin=> chip/tile1/l15/l15/lrsc_flag/write_index_f_reg[2]/Q locDriver=> SLICE_X37Y247
delay=> 522
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[2][3]_i_1__0/I3 locDriven=> SLICE_X41Y245
driverPin=> chip/tile1/l15/l15/lrsc_flag/write_index_f_reg[0]/Q locDriver=> SLICE_X37Y247
delay=> 358
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[41][3]_i_2__0/I2 locDriven=> SLICE_X39Y243
driverPin=> chip/tile1/l15/l15/lrsc_flag/write_index_f_reg[2]/Q locDriver=> SLICE_X37Y247
delay=> 472
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[55][3]_i_1__0/I1 locDriven=> SLICE_X39Y242
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile[23][3]_i_2__0/O locDriver=> SLICE_X37Y244
delay=> 275
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[68][3]_i_1__0/I5 locDriven=> SLICE_X36Y240
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile[65][3]_i_2__0/O locDriver=> SLICE_X36Y243
delay=> 191
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[82][3]_i_1__0/I2 locDriven=> SLICE_X34Y244
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile[70][3]_i_2__0/O locDriver=> SLICE_X36Y243
delay=> 229
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile[97][3]_i_1__0/I0 locDriven=> SLICE_X33Y243
driverPin=> chip/tile1/l15/l15/lrsc_flag/write_valid_f_reg/Q locDriver=> SLICE_X36Y245
delay=> 229
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[0][0]_i_9__3/S locDriven=> SLICE_X40Y242
driverPin=> chip/tile1/l15/l15/lrsc_flag/write_index_f_reg[3]/Q locDriver=> SLICE_X36Y246
delay=> 403
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[0][2]_i_16__3/I1 locDriven=> SLICE_X34Y244
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile[0][2]_i_37__3/O locDriver=> SLICE_X34Y244
delay=> 0
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[0][3]_i_24__3/I1 locDriven=> SLICE_X39Y244
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile[0][3]_i_50__3/O locDriver=> SLICE_X39Y244
delay=> 0
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[104][1]/R locDriven=> SLICE_X34Y243
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1094
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[10][2]/R locDriven=> SLICE_X39Y247
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1080
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[115][3]/R locDriven=> SLICE_X31Y242
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1098
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[121][0]/R locDriven=> SLICE_X35Y242
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1087
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[127][1]/R locDriven=> SLICE_X33Y242
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1081
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[17][2]/R locDriven=> SLICE_X34Y247
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1067
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[22][3]/R locDriven=> SLICE_X40Y248
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1072
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[29][0]/R locDriven=> SLICE_X38Y246
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1069
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[34][1]/R locDriven=> SLICE_X40Y243
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1074
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[3][2]/R locDriven=> SLICE_X39Y248
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1079
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[45][3]/R locDriven=> SLICE_X38Y243
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1070
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[51][0]/R locDriven=> SLICE_X42Y246
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1083
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[57][1]/R locDriven=> SLICE_X39Y244
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1070
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[62][2]/R locDriven=> SLICE_X41Y248
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1074
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[68][3]/R locDriven=> SLICE_X30Y241
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1096
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[74][0]/R locDriven=> SLICE_X37Y243
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1085
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[7][1]/R locDriven=> SLICE_X40Y247
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1082
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[85][2]/R locDriven=> SLICE_X36Y244
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1083
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[90][3]/R locDriven=> SLICE_X33Y245
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1087
pinDriven=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[97][0]/R locDriven=> SLICE_X33Y243
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1081
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_117__0/I3 locDriven=> SLICE_X40Y244
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[37][2]/Q locDriver=> SLICE_X39Y242
delay=> 165
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_132__0/I1 locDriven=> SLICE_X30Y243
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[98][2]/Q locDriver=> SLICE_X33Y243
delay=> 535
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_147__0/I5 locDriven=> SLICE_X39Y244
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[60][3]/Q locDriver=> SLICE_X39Y243
delay=> 101
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_162__0/I3 locDriven=> SLICE_X34Y240
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[121][3]/Q locDriver=> SLICE_X35Y242
delay=> 148
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_179__0/I1 locDriven=> SLICE_X41Y244
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[62][0]/Q locDriver=> SLICE_X41Y248
delay=> 192
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_195__0/I5 locDriven=> SLICE_X34Y241
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[124][0]/Q locDriver=> SLICE_X35Y241
delay=> 154
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_212__0/I1 locDriven=> SLICE_X40Y243
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[34][1]/Q locDriver=> SLICE_X40Y243
delay=> 56
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_228__0/I5 locDriven=> SLICE_X31Y242
driverPin=> chip/tile1/l15/l15/lrsc_flag/regfile_reg[96][1]/Q locDriver=> SLICE_X33Y243
delay=> 157
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3_reg[0]_i_105__0/I0 locDriven=> SLICE_X36Y239
driverPin=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3[0]_i_226__0/O locDriver=> SLICE_X36Y239
delay=> 0
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3_reg[0]_i_42__0/I1 locDriven=> SLICE_X38Y245
driverPin=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3_reg[0]_i_101__0/O locDriver=> SLICE_X38Y245
delay=> 15
pinDriven=> chip/tile1/l15/l15/lrsc_flag/tagcheck_lrsc_flag_s3_reg[0]_i_72__0/S locDriven=> SLICE_X34Y240
driverPin=> chip/tile1/l15/l15/lrsc_flag/read_index_f_reg[2]/Q locDriver=> SLICE_X32Y248
delay=> 321
pinDriven=> chip/tile1/l15/l15/lrsc_flag/write_index_f_reg[2]/R locDriven=> SLICE_X37Y247
driverPin=> chip/tile1/l15/l15/pipeline/write_index_f[6]_i_1__3/O locDriver=> SLICE_X37Y247
delay=> 475
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[0]_i_36__0/I3 locDriven=> SLICE_X38Y239
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[17][0]/Q locDriver=> SLICE_X29Y240
delay=> 505
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[0]_i_52__0/I1 locDriven=> SLICE_X39Y238
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[82][0]/Q locDriver=> SLICE_X40Y240
delay=> 155
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[1]_i_35__0/I5 locDriven=> SLICE_X45Y238
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[44][1]/Q locDriver=> SLICE_X44Y238
delay=> 174
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[1]_i_51__0/I3 locDriven=> SLICE_X46Y241
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[109][1]/Q locDriver=> SLICE_X45Y242
delay=> 237
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[2]_i_35__0/I1 locDriven=> SLICE_X45Y237
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[46][2]/Q locDriver=> SLICE_X46Y237
delay=> 108
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[2]_i_50__0/I5 locDriven=> SLICE_X44Y240
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[104][2]/Q locDriver=> SLICE_X48Y241
delay=> 250
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[3]_i_34__0/I3 locDriven=> SLICE_X45Y236
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[41][3]/Q locDriver=> SLICE_X45Y237
delay=> 98
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[3]_i_50__0/I1 locDriven=> SLICE_X46Y241
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[106][3]/Q locDriver=> SLICE_X45Y242
delay=> 234
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[4]_i_33__0/I5 locDriven=> SLICE_X45Y238
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[36][4]/Q locDriver=> SLICE_X46Y238
delay=> 141
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[4]_i_49__0/I3 locDriven=> SLICE_X43Y240
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[101][4]/Q locDriver=> SLICE_X44Y239
delay=> 206
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[5]_i_33__0/I1 locDriven=> SLICE_X46Y238
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[38][5]/Q locDriver=> SLICE_X47Y238
delay=> 91
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3[5]_i_48__0/I5 locDriven=> SLICE_X44Y240
driverPin=> chip/tile1/l15/l15/lruarray/regfile_reg[96][5]/Q locDriver=> SLICE_X48Y239
delay=> 284
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3_reg[0]_i_20__0/I0 locDriven=> SLICE_X43Y241
driverPin=> chip/tile1/l15/l15/lruarray/lru_data_s3[0]_i_44__0/O locDriver=> SLICE_X43Y241
delay=> 0
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3_reg[1]_i_4__0/I1 locDriven=> SLICE_X46Y240
driverPin=> chip/tile1/l15/l15/lruarray/lru_data_s3_reg[1]_i_13__0/O locDriver=> SLICE_X46Y240
delay=> 15
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3_reg[3]_i_12__0/S locDriven=> SLICE_X47Y239
driverPin=> chip/tile1/l15/l15/lruarray/read_index_f_reg[2]/Q locDriver=> SLICE_X37Y251
delay=> 782
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3_reg[4]_i_20__0/I0 locDriven=> SLICE_X43Y242
driverPin=> chip/tile1/l15/l15/lruarray/lru_data_s3[4]_i_44__0/O locDriver=> SLICE_X43Y242
delay=> 0
pinDriven=> chip/tile1/l15/l15/lruarray/lru_data_s3_reg[5]_i_4__0/I1 locDriven=> SLICE_X47Y240
driverPin=> chip/tile1/l15/l15/lruarray/lru_data_s3_reg[5]_i_13__0/O locDriver=> SLICE_X47Y240
delay=> 15
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[100][4]/CE locDriven=> SLICE_X44Y241
driverPin=> chip/tile1/l15/l15/pipeline/regfile[100][5]_i_1__0/O locDriver=> SLICE_X47Y239
delay=> 485
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[104][5]/CE locDriven=> SLICE_X48Y241
driverPin=> chip/tile1/l15/l15/pipeline/regfile[104][5]_i_1__0/O locDriver=> SLICE_X45Y242
delay=> 318
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[109][0]/CE locDriven=> SLICE_X45Y242
driverPin=> chip/tile1/l15/l15/pipeline/regfile[109][5]_i_1__0/O locDriver=> SLICE_X47Y241
delay=> 261
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[112][1]/CE locDriven=> SLICE_X43Y242
driverPin=> chip/tile1/l15/l15/pipeline/regfile[112][5]_i_1__0/O locDriver=> SLICE_X44Y244
delay=> 495
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[116][2]/CE locDriven=> SLICE_X42Y244
driverPin=> chip/tile1/l15/l15/pipeline/regfile[116][5]_i_1__0/O locDriver=> SLICE_X42Y244
delay=> 568
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[11][3]/CE locDriven=> SLICE_X40Y242
driverPin=> chip/tile1/l15/l15/pipeline/regfile[11][5]_i_1__0/O locDriver=> SLICE_X41Y240
delay=> 535
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[123][4]/CE locDriven=> SLICE_X47Y243
driverPin=> chip/tile1/l15/l15/pipeline/regfile[123][5]_i_1__0/O locDriver=> SLICE_X43Y243
delay=> 248
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[127][5]/CE locDriven=> SLICE_X43Y241
driverPin=> chip/tile1/l15/l15/pipeline/regfile[127][5]_i_1__0/O locDriver=> SLICE_X44Y242
delay=> 354
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[16][0]/CE locDriven=> SLICE_X31Y239
driverPin=> chip/tile1/l15/l15/pipeline/regfile[16][5]_i_1__0/O locDriver=> SLICE_X39Y239
delay=> 357
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[1][1]/CE locDriven=> SLICE_X42Y241
driverPin=> chip/tile1/l15/l15/pipeline/regfile[1][5]_i_1__0/O locDriver=> SLICE_X41Y240
delay=> 373
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[23][2]/CE locDriven=> SLICE_X38Y240
driverPin=> chip/tile1/l15/l15/pipeline/regfile[23][5]_i_1__0/O locDriver=> SLICE_X38Y238
delay=> 262
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[27][3]/CE locDriven=> SLICE_X34Y238
driverPin=> chip/tile1/l15/l15/pipeline/regfile[27][5]_i_1__0/O locDriver=> SLICE_X40Y240
delay=> 430
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[30][4]/CE locDriven=> SLICE_X49Y239
driverPin=> chip/tile1/l15/l15/pipeline/regfile[30][5]_i_1__0/O locDriver=> SLICE_X40Y240
delay=> 443
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[34][5]/CE locDriven=> SLICE_X43Y239
driverPin=> chip/tile1/l15/l15/pipeline/regfile[34][5]_i_1__0/O locDriver=> SLICE_X44Y237
delay=> 358
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[39][0]/CE locDriven=> SLICE_X45Y238
driverPin=> chip/tile1/l15/l15/pipeline/regfile[39][5]_i_1__0/O locDriver=> SLICE_X45Y239
delay=> 336
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[42][1]/CE locDriven=> SLICE_X46Y236
driverPin=> chip/tile1/l15/l15/pipeline/regfile[42][5]_i_1__0/O locDriver=> SLICE_X46Y236
delay=> 170
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[46][2]/CE locDriven=> SLICE_X46Y237
driverPin=> chip/tile1/l15/l15/pipeline/regfile[46][5]_i_1__0/O locDriver=> SLICE_X46Y238
delay=> 177
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[4][3]/CE locDriven=> SLICE_X45Y243
driverPin=> chip/tile1/l15/l15/pipeline/regfile[4][5]_i_1__0/O locDriver=> SLICE_X41Y240
delay=> 508
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[53][4]/CE locDriven=> SLICE_X48Y238
driverPin=> chip/tile1/l15/l15/pipeline/regfile[53][5]_i_1__0/O locDriver=> SLICE_X45Y240
delay=> 354
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[57][5]/CE locDriven=> SLICE_X46Y242
driverPin=> chip/tile1/l15/l15/pipeline/regfile[57][5]_i_1__0/O locDriver=> SLICE_X45Y240
delay=> 278
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[61][0]/CE locDriven=> SLICE_X46Y240
driverPin=> chip/tile1/l15/l15/pipeline/regfile[61][5]_i_1__0/O locDriver=> SLICE_X45Y239
delay=> 460
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[65][1]/CE locDriven=> SLICE_X41Y238
driverPin=> chip/tile1/l15/l15/pipeline/regfile[65][5]_i_1__0/O locDriver=> SLICE_X44Y238
delay=> 194
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[69][2]/CE locDriven=> SLICE_X39Y237
driverPin=> chip/tile1/l15/l15/pipeline/regfile[69][5]_i_1__0/O locDriver=> SLICE_X42Y236
delay=> 432
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[72][3]/CE locDriven=> SLICE_X42Y238
driverPin=> chip/tile1/l15/l15/pipeline/regfile[72][5]_i_1__0/O locDriver=> SLICE_X42Y239
delay=> 349
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[76][4]/CE locDriven=> SLICE_X43Y238
driverPin=> chip/tile1/l15/l15/pipeline/regfile[76][5]_i_1__0/O locDriver=> SLICE_X44Y235
delay=> 262
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[7][5]/CE locDriven=> SLICE_X42Y243
driverPin=> chip/tile1/l15/l15/pipeline/regfile[7][5]_i_1__0/O locDriver=> SLICE_X41Y240
delay=> 485
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[84][0]/CE locDriven=> SLICE_X38Y238
driverPin=> chip/tile1/l15/l15/pipeline/regfile[84][5]_i_1__0/O locDriver=> SLICE_X38Y238
delay=> 170
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[88][1]/CE locDriven=> SLICE_X40Y237
driverPin=> chip/tile1/l15/l15/pipeline/regfile[88][5]_i_1__0/O locDriver=> SLICE_X40Y237
delay=> 138
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[91][2]/CE locDriven=> SLICE_X38Y238
driverPin=> chip/tile1/l15/l15/pipeline/regfile[91][5]_i_1__0/O locDriver=> SLICE_X41Y237
delay=> 210
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[95][3]/CE locDriven=> SLICE_X39Y237
driverPin=> chip/tile1/l15/l15/pipeline/regfile[95][5]_i_1__0/O locDriver=> SLICE_X41Y239
delay=> 229
pinDriven=> chip/tile1/l15/l15/lruarray/regfile_reg[99][4]/CE locDriven=> SLICE_X47Y242
driverPin=> chip/tile1/l15/l15/pipeline/regfile[99][5]_i_1__0/O locDriver=> SLICE_X47Y242
delay=> 375
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[0]_i_110__0/I3 locDriven=> SLICE_X30Y310
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[93][4]/Q locDriver=> SLICE_X33Y310
delay=> 192
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[0]_i_127__0/I1 locDriven=> SLICE_X27Y309
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[2][0]/Q locDriver=> SLICE_X26Y309
delay=> 163
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[0]_i_143__0/I5 locDriven=> SLICE_X34Y307
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[64][0]/Q locDriver=> SLICE_X29Y307
delay=> 226
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[0]_i_160__0/I3 locDriven=> SLICE_X26Y308
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[5][2]/Q locDriver=> SLICE_X27Y307
delay=> 146
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[0]_i_177__0/I1 locDriven=> SLICE_X30Y306
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[74][2]/Q locDriver=> SLICE_X29Y307
delay=> 205
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[0]_i_92__0/I5 locDriven=> SLICE_X22Y308
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[20][4]/Q locDriver=> SLICE_X25Y308
delay=> 221
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[1]_i_108__0/I3 locDriven=> SLICE_X32Y311
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[85][5]/Q locDriver=> SLICE_X32Y311
delay=> 290
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[1]_i_124__0/I1 locDriven=> SLICE_X25Y305
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[22][1]/Q locDriver=> SLICE_X23Y305
delay=> 163
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[1]_i_140__0/I5 locDriven=> SLICE_X30Y311
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[84][1]/Q locDriver=> SLICE_X29Y313
delay=> 151
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[1]_i_157__0/I3 locDriven=> SLICE_X21Y307
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[25][3]/Q locDriver=> SLICE_X25Y307
delay=> 339
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[1]_i_174__0/I1 locDriven=> SLICE_X33Y311
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[94][3]/Q locDriver=> SLICE_X32Y311
delay=> 100
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3[1]_i_8__0/I5 locDriven=> SLICE_X34Y305
driverPin=> chip/tile1/l15/l15/mesi/flush_state_s3_reg[1]_i_26__0/O locDriver=> SLICE_X29Y308
delay=> 392
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3_reg[0]_i_22__0/I0 locDriven=> SLICE_X27Y309
driverPin=> chip/tile1/l15/l15/mesi/flush_state_s3_reg[0]_i_57__0/O locDriver=> SLICE_X27Y309
delay=> 15
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3_reg[0]_i_52__0/I1 locDriven=> SLICE_X30Y304
driverPin=> chip/tile1/l15/l15/mesi/flush_state_s3[0]_i_118__0/O locDriver=> SLICE_X30Y304
delay=> 0
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3_reg[1]_i_13__0/S locDriven=> SLICE_X24Y306
driverPin=> chip/tile1/l15/l15/mesi/read_index_f_reg[3]/Q locDriver=> SLICE_X33Y293
delay=> 703
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3_reg[1]_i_45__0/I0 locDriven=> SLICE_X35Y307
driverPin=> chip/tile1/l15/l15/mesi/flush_state_s3[1]_i_103__0/O locDriver=> SLICE_X35Y307
delay=> 0
pinDriven=> chip/tile1/l15/l15/mesi/flush_state_s3_reg[1]_i_77__0/I1 locDriven=> SLICE_X34Y306
driverPin=> chip/tile1/l15/l15/mesi/flush_state_s3[1]_i_168__0/O locDriver=> SLICE_X34Y306
delay=> 0
pinDriven=> chip/tile1/l15/l15/mesi/lru_state_s3[0]_i_42__0/I2 locDriven=> SLICE_X27Y308
driverPin=> chip/tile1/l15/l15/mesi/read_index_f_reg[1]/Q locDriver=> SLICE_X32Y294
delay=> 828
pinDriven=> chip/tile1/l15/l15/mesi/lru_state_s3[0]_i_58__0/I0 locDriven=> SLICE_X32Y306
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[67][6]/Q locDriver=> SLICE_X32Y307
delay=> 117
pinDriven=> chip/tile1/l15/l15/mesi/lru_state_s3[1]_i_41__0/I1 locDriven=> SLICE_X20Y306
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[26][7]/Q locDriver=> SLICE_X23Y307
delay=> 255
pinDriven=> chip/tile1/l15/l15/mesi/lru_state_s3[1]_i_57__0/I5 locDriven=> SLICE_X31Y313
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[88][7]/Q locDriver=> SLICE_X31Y310
delay=> 220
pinDriven=> chip/tile1/l15/l15/mesi/lru_state_s3_reg[0]_i_29__0/I0 locDriven=> SLICE_X32Y306
driverPin=> chip/tile1/l15/l15/mesi/lru_state_s3[0]_i_60__0/O locDriver=> SLICE_X32Y306
delay=> 0
pinDriven=> chip/tile1/l15/l15/mesi/read_index_f_reg[1]/R locDriven=> SLICE_X32Y294
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1083
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][0]_i_39__2/I2 locDriven=> SLICE_X34Y311
driverPin=> chip/tile1/l15/l15/mesi/write_index_f_reg[1]/Q locDriver=> SLICE_X36Y302
delay=> 638
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][0]_i_55__2/I0 locDriven=> SLICE_X24Y304
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[31][0]/Q locDriver=> SLICE_X23Y305
delay=> 287
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][1]_i_37__2/I5 locDriven=> SLICE_X30Y312
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[84][1]/Q locDriver=> SLICE_X29Y313
delay=> 195
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][1]_i_53__2/I3 locDriven=> SLICE_X25Y305
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[21][1]/Q locDriver=> SLICE_X23Y307
delay=> 209
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][2]_i_36__2/I2 locDriven=> SLICE_X30Y314
driverPin=> chip/tile1/l15/l15/mesi/write_index_f_reg[1]/Q locDriver=> SLICE_X36Y302
delay=> 1247
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][2]_i_52__2/I0 locDriven=> SLICE_X22Y307
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[19][2]/Q locDriver=> SLICE_X25Y307
delay=> 218
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][3]_i_34__2/I5 locDriven=> SLICE_X34Y306
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[104][3]/Q locDriver=> SLICE_X32Y306
delay=> 146
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][3]_i_50__2/I3 locDriven=> SLICE_X25Y302
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[41][3]/Q locDriver=> SLICE_X25Y302
delay=> 183
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][4]_i_33__1/I2 locDriven=> SLICE_X36Y308
driverPin=> chip/tile1/l15/l15/mesi/write_index_f_reg[1]/Q locDriver=> SLICE_X36Y302
delay=> 387
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][4]_i_49__1/I0 locDriven=> SLICE_X27Y301
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[39][4]/Q locDriver=> SLICE_X27Y301
delay=> 48
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][5]_i_31__1/I5 locDriven=> SLICE_X24Y311
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[124][5]/Q locDriver=> SLICE_X25Y310
delay=> 169
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][5]_i_47__1/I3 locDriven=> SLICE_X34Y304
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[61][5]/Q locDriver=> SLICE_X31Y305
delay=> 262
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][6]_i_30__1/I2 locDriven=> SLICE_X25Y312
driverPin=> chip/tile1/l15/l15/mesi/write_index_f_reg[1]/Q locDriver=> SLICE_X36Y302
delay=> 1026
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][6]_i_46__1/I0 locDriven=> SLICE_X30Y303
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[59][6]/Q locDriver=> SLICE_X32Y305
delay=> 174
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][7]_i_31__1/I5 locDriven=> SLICE_X28Y311
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[112][7]/Q locDriver=> SLICE_X27Y310
delay=> 143
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][7]_i_48__1/I1 locDriven=> SLICE_X31Y304
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[54][7]/Q locDriver=> SLICE_X31Y303
delay=> 98
pinDriven=> chip/tile1/l15/l15/mesi/regfile[0][7]_i_6__0/I3 locDriven=> SLICE_X28Y305
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[0][7]_i_13__1/O locDriver=> SLICE_X24Y305
delay=> 280
pinDriven=> chip/tile1/l15/l15/mesi/regfile[113][7]_i_1__0/I4 locDriven=> SLICE_X29Y311
driverPin=> chip/tile1/l15/l15/mesi/write_index_f_reg[2]/Q locDriver=> SLICE_X35Y305
delay=> 608
pinDriven=> chip/tile1/l15/l15/mesi/regfile[13][7]_i_1__0/I0 locDriven=> SLICE_X26Y309
driverPin=> chip/tile1/l15/l15/mesi/write_valid_f_reg/Q locDriver=> SLICE_X33Y304
delay=> 633
pinDriven=> chip/tile1/l15/l15/mesi/regfile[26][7]_i_1__0/I2 locDriven=> SLICE_X25Y308
driverPin=> chip/tile1/l15/l15/mesi/write_index_f_reg[2]/Q locDriver=> SLICE_X35Y305
delay=> 967
pinDriven=> chip/tile1/l15/l15/mesi/regfile[39][7]_i_1__0/I1 locDriven=> SLICE_X26Y305
driverPin=> chip/tile1/l15/l15/mesi/regfile[39][7]_i_2__0/O locDriver=> SLICE_X28Y310
delay=> 216
pinDriven=> chip/tile1/l15/l15/mesi/regfile[51][7]_i_1__0/I2 locDriven=> SLICE_X29Y309
driverPin=> chip/tile1/l15/l15/mesi/regfile[23][7]_i_3__0/O locDriver=> SLICE_X27Y311
delay=> 269
pinDriven=> chip/tile1/l15/l15/mesi/regfile[65][7]_i_1__0/I1 locDriven=> SLICE_X30Y307
driverPin=> chip/tile1/l15/l15/mesi/regfile[32][7]_i_2__0/O locDriver=> SLICE_X28Y307
delay=> 309
pinDriven=> chip/tile1/l15/l15/mesi/regfile[78][7]_i_1__0/I4 locDriven=> SLICE_X31Y308
driverPin=> chip/tile1/l15/l15/mesi/write_index_f_reg[5]/Q locDriver=> SLICE_X33Y303
delay=> 319
pinDriven=> chip/tile1/l15/l15/mesi/regfile[92][7]_i_1__0/I0 locDriven=> SLICE_X29Y311
driverPin=> chip/tile1/l15/l15/mesi/write_valid_f_reg/Q locDriver=> SLICE_X33Y304
delay=> 451
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[0][0]_i_24__2/I0 locDriven=> SLICE_X24Y304
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][0]_i_52__2/O locDriver=> SLICE_X24Y304
delay=> 0
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[0][1]_i_8__2/I0 locDriven=> SLICE_X30Y302
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[0][1]_i_20__2/O locDriver=> SLICE_X30Y302
delay=> 15
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[0][3]_i_14__2/S locDriven=> SLICE_X34Y306
driverPin=> chip/tile1/l15/l15/mesi/write_index_f_reg[2]/Q locDriver=> SLICE_X35Y305
delay=> 208
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[0][4]_i_22__1/S locDriven=> SLICE_X27Y301
driverPin=> chip/tile1/l15/l15/mesi/write_index_f_reg[2]/Q locDriver=> SLICE_X35Y305
delay=> 846
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[0][5]_i_6__1/S locDriven=> SLICE_X33Y312
driverPin=> chip/tile1/l15/l15/mesi/write_index_f_reg[3]/Q locDriver=> SLICE_X33Y303
delay=> 471
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[0][7]_i_13__1/I1 locDriven=> SLICE_X24Y305
driverPin=> chip/tile1/l15/l15/mesi/regfile_reg[0][7]_i_28__0/O locDriver=> SLICE_X24Y305
delay=> 15
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[101][1]/D locDriven=> SLICE_X34Y306
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][1]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 1049
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[104][2]/D locDriven=> SLICE_X33Y309
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][2]_i_1__3/O locDriver=> SLICE_X31Y306
delay=> 304
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[107][3]/D locDriven=> SLICE_X33Y305
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][3]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 862
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[10][4]/D locDriven=> SLICE_X28Y306
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][4]_i_1__2/O locDriver=> SLICE_X29Y305
delay=> 241
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[112][5]/D locDriven=> SLICE_X24Y310
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][5]_i_1__2/O locDriver=> SLICE_X31Y306
delay=> 648
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[115][6]/D locDriven=> SLICE_X27Y311
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][6]_i_1__1/O locDriver=> SLICE_X31Y306
delay=> 590
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[118][7]/D locDriven=> SLICE_X28Y309
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][7]_i_2__1/O locDriver=> SLICE_X31Y306
delay=> 937
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[121][0]/D locDriven=> SLICE_X27Y313
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][0]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 1110
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[124][1]/D locDriven=> SLICE_X27Y310
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][1]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 1316
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[127][2]/D locDriven=> SLICE_X25Y310
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][2]_i_1__3/O locDriver=> SLICE_X31Y306
delay=> 1059
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[14][3]/D locDriven=> SLICE_X26Y306
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][3]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 412
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[17][4]/D locDriven=> SLICE_X24Y308
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][4]_i_1__2/O locDriver=> SLICE_X29Y305
delay=> 664
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[1][5]/D locDriven=> SLICE_X27Y308
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][5]_i_1__2/O locDriver=> SLICE_X31Y306
delay=> 469
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[22][6]/D locDriven=> SLICE_X24Y308
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][6]_i_1__1/O locDriver=> SLICE_X31Y306
delay=> 673
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[25][7]/D locDriven=> SLICE_X23Y305
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][7]_i_2__1/O locDriver=> SLICE_X31Y306
delay=> 1398
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[29][0]/D locDriven=> SLICE_X25Y305
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][0]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 273
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[31][1]/D locDriven=> SLICE_X23Y305
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][1]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 1172
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[34][2]/D locDriven=> SLICE_X26Y303
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][2]_i_1__3/O locDriver=> SLICE_X31Y306
delay=> 707
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[37][3]/D locDriven=> SLICE_X27Y304
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][3]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 389
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[3][4]/D locDriven=> SLICE_X25Y304
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][4]_i_1__2/O locDriver=> SLICE_X29Y305
delay=> 386
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[42][5]/D locDriven=> SLICE_X25Y303
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][5]_i_1__2/O locDriver=> SLICE_X31Y306
delay=> 711
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[45][6]/D locDriven=> SLICE_X25Y303
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][6]_i_1__1/O locDriver=> SLICE_X31Y306
delay=> 469
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[48][7]/D locDriven=> SLICE_X32Y304
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][7]_i_2__1/O locDriver=> SLICE_X31Y306
delay=> 374
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[51][0]/D locDriven=> SLICE_X31Y304
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][0]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 466
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[54][1]/D locDriven=> SLICE_X31Y303
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][1]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 843
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[57][2]/D locDriven=> SLICE_X30Y305
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][2]_i_1__3/O locDriver=> SLICE_X31Y306
delay=> 209
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[5][3]/D locDriven=> SLICE_X27Y307
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][3]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 312
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[62][4]/D locDriven=> SLICE_X31Y304
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][4]_i_1__2/O locDriver=> SLICE_X29Y305
delay=> 304
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[65][5]/D locDriven=> SLICE_X32Y309
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][5]_i_1__2/O locDriver=> SLICE_X31Y306
delay=> 1072
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[68][6]/D locDriven=> SLICE_X31Y308
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][6]_i_1__1/O locDriver=> SLICE_X31Y306
delay=> 288
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[70][7]/D locDriven=> SLICE_X30Y307
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][7]_i_2__1/O locDriver=> SLICE_X31Y306
delay=> 472
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[74][0]/D locDriven=> SLICE_X29Y307
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][0]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 222
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[77][1]/D locDriven=> SLICE_X29Y310
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][1]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 602
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[7][2]/D locDriven=> SLICE_X27Y306
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][2]_i_1__3/O locDriver=> SLICE_X31Y306
delay=> 447
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[82][3]/D locDriven=> SLICE_X31Y311
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][3]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 847
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[85][4]/D locDriven=> SLICE_X29Y311
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][4]_i_1__2/O locDriver=> SLICE_X29Y305
delay=> 291
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[88][5]/D locDriven=> SLICE_X31Y310
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][5]_i_1__2/O locDriver=> SLICE_X31Y306
delay=> 347
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[90][6]/D locDriven=> SLICE_X31Y311
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][6]_i_1__1/O locDriver=> SLICE_X31Y306
delay=> 360
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[93][7]/D locDriven=> SLICE_X32Y312
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][7]_i_2__1/O locDriver=> SLICE_X31Y306
delay=> 793
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[97][0]/D locDriven=> SLICE_X34Y307
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][0]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 1182
pinDriven=> chip/tile1/l15/l15/mesi/regfile_reg[9][1]/D locDriven=> SLICE_X28Y307
driverPin=> chip/tile1/l15/l15/mesi/regfile[0][1]_i_1__3/O locDriver=> SLICE_X29Y305
delay=> 380
pinDriven=> chip/tile1/l15/l15/mesi/write_index_f_reg[1]/CE locDriven=> SLICE_X36Y302
driverPin=> chip/tile1/l15/l15/pipeline/write_index_f[6]_i_2__3/O locDriver=> SLICE_X35Y285
delay=> 401
pinDriven=> chip/tile1/l15/l15/mshr/ld_address_reg[0][19]/R locDriven=> SLICE_X32Y288
driverPin=> chip/tile1/l15/l15/simplenocbuffer/ld_address[0][39]_i_1__0/O locDriver=> SLICE_X33Y276
delay=> 567
pinDriven=> chip/tile1/l15/l15/mshr/ld_address_reg[0][5]/R locDriven=> SLICE_X32Y288
driverPin=> chip/tile1/l15/l15/simplenocbuffer/ld_address[0][39]_i_1__0/O locDriver=> SLICE_X33Y276
delay=> 567
pinDriven=> chip/tile1/l15/l15/mshr/ld_address_reg[1][28]/R locDriven=> SLICE_X33Y291
driverPin=> chip/tile1/l15/l15/simplenocbuffer/ld_address[1][39]_i_1__0/O locDriver=> SLICE_X34Y274
delay=> 641
pinDriven=> chip/tile1/l15/l15/mshr/mem_q[0][l15_inval_dcache_inval]_i_12__0/I5 locDriven=> SLICE_X36Y290
driverPin=> chip/tile1/l15/l15/mshr/st_address_reg[0][36]/Q locDriver=> SLICE_X35Y290
delay=> 102
pinDriven=> chip/tile1/l15/l15/mshr/mem_q[0][l15_inval_dcache_inval]_i_32__0/I4 locDriven=> SLICE_X36Y291
driverPin=> chip/tile1/l15/l15/pipeline/address_s3_reg[15]/Q locDriver=> SLICE_X36Y294
delay=> 154
pinDriven=> chip/tile1/l15/l15/mshr/noc2_ack_stage_s2[1]_i_5__0/I3 locDriven=> SLICE_X34Y264
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][13]/Q locDriver=> SLICE_X36Y270
delay=> 459
pinDriven=> chip/tile1/l15/l15/mshr/st_address_reg[0][15]/R locDriven=> SLICE_X32Y289
driverPin=> chip/tile1/l15/l15/simplenocbuffer/st_address[0][39]_i_1__0/O locDriver=> SLICE_X33Y278
delay=> 435
pinDriven=> chip/tile1/l15/l15/mshr/st_address_reg[0][38]/R locDriven=> SLICE_X35Y290
driverPin=> chip/tile1/l15/l15/simplenocbuffer/st_address[0][39]_i_1__0/O locDriver=> SLICE_X33Y278
delay=> 537
pinDriven=> chip/tile1/l15/l15/mshr/st_address_reg[1][24]/R locDriven=> SLICE_X35Y289
driverPin=> chip/tile1/l15/l15/simplenocbuffer/st_address[1][39]_i_1__0/O locDriver=> SLICE_X36Y275
delay=> 612
pinDriven=> chip/tile1/l15/l15/mshr/st_control_reg_0_1_0_12_i_20__0/I2 locDriven=> SLICE_X33Y263
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][6]/Q locDriver=> SLICE_X36Y269
delay=> 332
pinDriven=> chip/tile1/l15/l15/mshr/st_control_reg_0_1_0_12_i_62__0/I0 locDriven=> SLICE_X34Y288
driverPin=> chip/tile1/l15/l15/mshr/st_address_reg[1][10]/Q locDriver=> SLICE_X33Y288
delay=> 153
pinDriven=> chip/tile1/l15/l15/mshr/wmt_compare_op_s2[2]_i_18__0/I4 locDriven=> SLICE_X32Y264
driverPin=> chip/tile1/l15/l15/mshr/st_control_reg_0_1_0_12/RAMC/O locDriver=> SLICE_X32Y261
delay=> 250
pinDriven=> chip/tile1/l15/l15/mshr/wmt_compare_op_s2_reg[2]_i_35__0/DI[5] locDriven=> SLICE_X34Y290
driverPin=> chip/tile1/l15/l15/mshr/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[0][21]/D locDriven=> SLICE_X42Y254
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][21]_i_1__0/O locDriver=> SLICE_X37Y301
delay=> 846
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[0][44]/D locDriven=> SLICE_X44Y256
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][44]_i_1__0/O locDriver=> SLICE_X38Y302
delay=> 712
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[1][16]/D locDriven=> SLICE_X47Y252
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][16]_i_1__0/O locDriver=> SLICE_X44Y252
delay=> 309
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[1][39]/D locDriven=> SLICE_X44Y254
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][39]_i_1__0/O locDriver=> SLICE_X36Y301
delay=> 766
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[2][10]/D locDriven=> SLICE_X45Y253
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][10]_i_1__0/O locDriver=> SLICE_X43Y253
delay=> 426
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[2][33]/D locDriven=> SLICE_X47Y255
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][33]_i_1__0/O locDriver=> SLICE_X37Y301
delay=> 1146
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[2][6]/D locDriven=> SLICE_X43Y258
driverPin=> chip/tile1/l15/l15/pipeline/mshrid_s3_reg[1]/Q locDriver=> SLICE_X36Y261
delay=> 506
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[3][28]/D locDriven=> SLICE_X44Y254
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][28]_i_1__0/O locDriver=> SLICE_X38Y304
delay=> 746
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[3][50]/D locDriven=> SLICE_X44Y253
driverPin=> chip/tile1/l15/l15/pipeline/size_s3_reg[1]/Q locDriver=> SLICE_X31Y255
delay=> 629
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[4][22]/D locDriven=> SLICE_X45Y254
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][22]_i_1__0/O locDriver=> SLICE_X36Y301
delay=> 823
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[4][45]/D locDriven=> SLICE_X46Y256
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][45]_i_1__0/O locDriver=> SLICE_X35Y305
delay=> 777
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[5][17]/D locDriven=> SLICE_X46Y250
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][17]_i_1__0/O locDriver=> SLICE_X44Y251
delay=> 426
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[5][3]/D locDriven=> SLICE_X45Y250
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][3]_i_1__0/O locDriver=> SLICE_X44Y252
delay=> 314
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[6][11]/D locDriven=> SLICE_X45Y254
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][11]_i_1__0/O locDriver=> SLICE_X42Y255
delay=> 303
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[6][34]/D locDriven=> SLICE_X47Y256
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][34]_i_1__0/O locDriver=> SLICE_X36Y301
delay=> 779
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[6][7]/D locDriven=> SLICE_X43Y256
driverPin=> chip/tile1/l15/l15/pipeline/threadid_s3_reg[0]/Q locDriver=> SLICE_X37Y262
delay=> 476
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[7][29]/D locDriven=> SLICE_X43Y255
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][29]_i_1__0/O locDriver=> SLICE_X36Y297
delay=> 980
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[7][51]/D locDriven=> SLICE_X43Y253
driverPin=> chip/tile1/l15/l15/pipeline/size_s3_reg[2]/Q locDriver=> SLICE_X34Y255
delay=> 537
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_buffer_val_reg[3]/D locDriven=> SLICE_X44Y252
driverPin=> chip/tile1/l15/l15/noc1buffer/command_buffer_val[3]_i_1__0/O locDriver=> SLICE_X44Y252
delay=> 309
pinDriven=> chip/tile1/l15/l15/noc1buffer/command_wrindex_reg[0]/D locDriven=> SLICE_X42Y250
driverPin=> chip/tile1/l15/l15/noc1buffer/command_wrindex[0]_i_1__0/O locDriver=> SLICE_X42Y250
delay=> 28
pinDriven=> chip/tile1/l15/l15/noc1buffer/creditman_noc1_data_avail[3]_i_8__0/I1 locDriven=> SLICE_X40Y250
driverPin=> chip/tile1/l15/l15/noc1buffer/creditman_noc1_data_avail[3]_i_6__0/O locDriver=> SLICE_X42Y248
delay=> 203
pinDriven=> chip/tile1/l15/l15/noc1buffer/data_buffer_reg[0][29]/C locDriven=> SLICE_X43Y249
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1777
pinDriven=> chip/tile1/l15/l15/noc1buffer/data_buffer_reg[0][51]/C locDriven=> SLICE_X44Y250
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1779
pinDriven=> chip/tile1/l15/l15/noc1buffer/data_buffer_reg[1][16]/C locDriven=> SLICE_X44Y245
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1781
pinDriven=> chip/tile1/l15/l15/noc1buffer/data_buffer_reg[1][39]/C locDriven=> SLICE_X44Y249
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1780
pinDriven=> chip/tile1/l15/l15/noc1buffer/data_buffer_reg[1][61]/C locDriven=> SLICE_X45Y246
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1754
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_0_13_i_28__2/I2 locDriven=> SLICE_X47Y250
driverPin=> chip/tile1/l15/l15/noc1buffer/command_rdindex_reg[1]/Q locDriver=> SLICE_X42Y250
delay=> 761
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_0_13_i_46__1/I0 locDriven=> SLICE_X43Y257
driverPin=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[7][7]/Q locDriver=> SLICE_X43Y257
delay=> 282
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_14_27_i_22__2/I4 locDriven=> SLICE_X42Y246
driverPin=> chip/tile1/l15/l15/noc1buffer/data_buffer_reg[1][18]/Q locDriver=> SLICE_X44Y244
delay=> 205
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_14_27_i_45__1/I1 locDriven=> SLICE_X43Y246
driverPin=> chip/tile1/l15/l15/noc1buffer/data_buffer_reg[0][17]/Q locDriver=> SLICE_X44Y245
delay=> 140
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_14_27_i_64__1/I1 locDriven=> SLICE_X42Y246
driverPin=> chip/tile1/l15/l15/noc1buffer/creditman_noc1_data_avail_reg[3]_i_14__0/O locDriver=> SLICE_X45Y251
delay=> 320
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_14_27_i_80__1/I5 locDriven=> SLICE_X42Y246
driverPin=> chip/tile1/l15/l15/noc1buffer/creditman_noc1_data_avail_reg[3]_i_13__0/O locDriver=> SLICE_X46Y250
delay=> 585
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_28_41_i_14__2/I4 locDriven=> SLICE_X46Y247
driverPin=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_28_41_i_35__2/O locDriver=> SLICE_X44Y248
delay=> 236
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_28_41_i_31__2/I2 locDriven=> SLICE_X42Y249
driverPin=> chip/tile1/l15/l15/noc1buffer/data_buffer_reg[0][38]/Q locDriver=> SLICE_X44Y249
delay=> 168
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_28_41_i_47__1/I0 locDriven=> SLICE_X46Y254
driverPin=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[3][24]/Q locDriver=> SLICE_X46Y254
delay=> 46
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_28_41_i_66__1/I4 locDriven=> SLICE_X44Y254
driverPin=> chip/tile1/l15/l15/noc1buffer/command_rdindex_reg[0]/Q locDriver=> SLICE_X42Y250
delay=> 254
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_42_55_i_15__2/I2 locDriven=> SLICE_X46Y246
driverPin=> chip/tile1/l15/l15/noc1buffer/data_buffer_reg[0][43]/Q locDriver=> SLICE_X47Y247
delay=> 158
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_42_55_i_30__2/I0 locDriven=> SLICE_X46Y249
driverPin=> chip/tile1/uncore_config/chipid_reg[1]/Q locDriver=> SLICE_X38Y249
delay=> 277
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_42_55_i_47__2/S locDriven=> SLICE_X45Y256
driverPin=> chip/tile1/l15/l15/noc1buffer/command_rdindex_reg[2]/Q locDriver=> SLICE_X42Y250
delay=> 557
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_42_55_i_69__1/I2 locDriven=> SLICE_X46Y256
driverPin=> chip/tile1/l15/l15/noc1buffer/command_rdindex_reg[1]/Q locDriver=> SLICE_X42Y250
delay=> 574
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_42_55_i_84__1/I0 locDriven=> SLICE_X46Y254
driverPin=> chip/tile1/l15/l15/noc1buffer/command_buffer_reg[7][45]/Q locDriver=> SLICE_X47Y252
delay=> 384
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_56_63_i_16__2/I4 locDriven=> SLICE_X46Y246
driverPin=> chip/tile1/l15/l15/noc1buffer/data_buffer_reg[1][58]/Q locDriver=> SLICE_X45Y246
delay=> 143
pinDriven=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_56_63_i_8__2/I5 locDriven=> SLICE_X47Y246
driverPin=> chip/tile1/l15/l15/noc1buffer/storage_data_f_reg_0_15_56_63_i_26__2/O locDriver=> SLICE_X47Y246
delay=> 140
pinDriven=> chip/tile1/l15/l15/noc3buffer/buffer_val_i_3__0/I5 locDriven=> SLICE_X41Y254
driverPin=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_type_buf_reg[1]/Q locDriver=> SLICE_X41Y253
delay=> 104
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_address_buf_reg[27]/C locDriven=> SLICE_X36Y304
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1804
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_buf_reg[13]/C locDriven=> SLICE_X29Y246
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1792
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_buf_reg[36]/C locDriven=> SLICE_X25Y250
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1794
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_buf_reg[59]/C locDriven=> SLICE_X29Y251
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1787
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[20]_i_1__0/I0 locDriven=> SLICE_X29Y249
driverPin=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[63]_i_6__0/O locDriver=> SLICE_X38Y252
delay=> 551
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[39]_i_1__0/I0 locDriven=> SLICE_X28Y252
driverPin=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[63]_i_6__0/O locDriver=> SLICE_X38Y252
delay=> 457
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[57]_i_1__0/I0 locDriven=> SLICE_X29Y248
driverPin=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[63]_i_6__0/O locDriver=> SLICE_X38Y252
delay=> 485
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_1_buf_reg[12]/CE locDriven=> SLICE_X29Y251
driverPin=> chip/tile1/g_ariane_core.core/i_sync/l15_noc3encoder_req_was_inval_buf_i_1__0/O locDriver=> SLICE_X40Y256
delay=> 861
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_1_buf_reg[35]/CE locDriven=> SLICE_X25Y251
driverPin=> chip/tile1/g_ariane_core.core/i_sync/l15_noc3encoder_req_was_inval_buf_i_1__0/O locDriver=> SLICE_X40Y256
delay=> 1200
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_1_buf_reg[58]/CE locDriven=> SLICE_X28Y249
driverPin=> chip/tile1/g_ariane_core.core/i_sync/l15_noc3encoder_req_was_inval_buf_i_1__0/O locDriver=> SLICE_X40Y256
delay=> 1076
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_homeid_buf_reg[1]/CE locDriven=> SLICE_X35Y255
driverPin=> chip/tile1/g_ariane_core.core/i_sync/l15_noc3encoder_req_was_inval_buf_i_1__0/O locDriver=> SLICE_X40Y256
delay=> 479
pinDriven=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_type_buf_reg[1]/CE locDriven=> SLICE_X41Y253
driverPin=> chip/tile1/g_ariane_core.core/i_sync/l15_noc3encoder_req_was_inval_buf_i_1__0/O locDriver=> SLICE_X40Y256
delay=> 407
pinDriven=> chip/tile1/l15/l15/noc3encoder/flit_state_reg[3]/R locDriven=> SLICE_X39Y252
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1054
pinDriven=> chip/tile1/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[29]/CE locDriven=> SLICE_X30Y246
driverPin=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[63]_i_1__0/O locDriver=> SLICE_X38Y252
delay=> 681
pinDriven=> chip/tile1/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[51]/CE locDriven=> SLICE_X29Y252
driverPin=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[63]_i_1__0/O locDriver=> SLICE_X38Y252
delay=> 369
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_0_13_i_15__3/I1 locDriven=> SLICE_X41Y254
driverPin=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_data_0_f[63]_i_4__0/O locDriver=> SLICE_X39Y254
delay=> 112
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_0_13_i_34__3/I2 locDriven=> SLICE_X42Y254
driverPin=> chip/tile1/l15/l15/noc3encoder/flit_state_reg[1]/Q locDriver=> SLICE_X39Y251
delay=> 301
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_14_27_i_19__3/I1 locDriven=> SLICE_X42Y253
driverPin=> chip/tile1/l15/l15/noc3encoder/flit_state_reg[0]/Q locDriver=> SLICE_X39Y251
delay=> 257
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_14_27_i_35__3/I4 locDriven=> SLICE_X40Y252
driverPin=> chip/tile1/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[26]/Q locDriver=> SLICE_X32Y246
delay=> 397
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_28_41_i_20__3/I4 locDriven=> SLICE_X38Y252
driverPin=> chip/tile1/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[32]/Q locDriver=> SLICE_X28Y251
delay=> 415
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_28_41_i_36__3/I3 locDriven=> SLICE_X37Y255
driverPin=> chip/tile1/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[40]/Q locDriver=> SLICE_X27Y251
delay=> 394
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_42_55_i_15__3/I1 locDriven=> SLICE_X38Y255
driverPin=> chip/tile1/l15/l15/noc3encoder/flit_state_reg[0]/Q locDriver=> SLICE_X39Y251
delay=> 239
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_42_55_i_30__3/I5 locDriven=> SLICE_X37Y256
driverPin=> chip/tile1/l15/l15/noc3encoder/flit_state_reg[3]/Q locDriver=> SLICE_X39Y252
delay=> 501
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_42_55_i_47__3/I0 locDriven=> SLICE_X36Y254
driverPin=> chip/tile1/l15/l15/noc3encoder/l15_noc3encoder_req_data_0_f_reg[47]/Q locDriver=> SLICE_X27Y251
delay=> 446
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_56_63_i_13__3/I4 locDriven=> SLICE_X40Y255
driverPin=> chip/tile1/l15/l15/noc3buffer/l15_noc3encoder_req_homeid_buf_reg[25]/Q locDriver=> SLICE_X39Y254
delay=> 247
pinDriven=> chip/tile1/l15/l15/noc3encoder/storage_data_f_reg_0_15_56_63_i_30__1/I1 locDriven=> SLICE_X40Y253
driverPin=> chip/tile1/uncore_config/chipid_reg[10]/Q locDriver=> SLICE_X36Y249
delay=> 443
pinDriven=> chip/tile1/l15/l15/pipeline/BW_r[23]_i_1__0/I1 locDriven=> SLICE_X22Y242
driverPin=> chip/tile1/l15/l15/pipeline/dcache_operation_s2_reg[3]/Q locDriver=> SLICE_X37Y258
delay=> 975
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[102]_i_1__0/I2 locDriven=> SLICE_X22Y248
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][38]/Q locDriver=> SLICE_X34Y272
delay=> 918
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[10]_i_1__3/I2 locDriven=> SLICE_X23Y242
driverPin=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[10]_i_2__2/O locDriver=> SLICE_X28Y254
delay=> 451
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[117]_i_2__1/I1 locDriven=> SLICE_X20Y253
driverPin=> chip/tile1/l15/l15/pipeline/dcache_operation_s2_reg[0]/Q locDriver=> SLICE_X39Y258
delay=> 1611
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[125]_i_1__0/I1 locDriven=> SLICE_X21Y245
driverPin=> chip/tile1/l15/l15/pipeline/DIN_r[127]_i_3__0/O locDriver=> SLICE_X19Y243
delay=> 258
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[19]_i_1__4/I2 locDriven=> SLICE_X25Y241
driverPin=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[19]_i_2__4/O locDriver=> SLICE_X25Y257
delay=> 280
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[31]_i_2__3/I0 locDriven=> SLICE_X22Y243
driverPin=> chip/tile1/l15/l15/pipeline/s2_mshr_operation_s2_reg[0]/Q locDriver=> SLICE_X38Y257
delay=> 1175
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[43]_i_1__1/I4 locDriven=> SLICE_X18Y250
driverPin=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_43_43/DP/O locDriver=> SLICE_X24Y251
delay=> 396
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[55]_i_4__1/I2 locDriven=> SLICE_X19Y252
driverPin=> chip/tile1/l15/l15/pipeline/dcache_operation_s2_reg[3]/Q locDriver=> SLICE_X37Y258
delay=> 1415
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[66]_i_2__0/I2 locDriven=> SLICE_X21Y244
driverPin=> chip/tile1/l15/l15/pipeline/dcache_operation_s2_reg[3]/Q locDriver=> SLICE_X37Y258
delay=> 1049
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[74]_i_1__1/I2 locDriven=> SLICE_X31Y244
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][10]/Q locDriver=> SLICE_X30Y268
delay=> 446
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[80]_i_2__1/I0 locDriven=> SLICE_X25Y242
driverPin=> chip/tile1/l15/l15/pipeline/dcache_operation_s2_reg[1]/Q locDriver=> SLICE_X38Y258
delay=> 1298
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[88]_i_2__1/I0 locDriven=> SLICE_X26Y244
driverPin=> chip/tile1/l15/l15/pipeline/dcache_operation_s2_reg[1]/Q locDriver=> SLICE_X38Y258
delay=> 1454
pinDriven=> chip/tile1/l15/l15/pipeline/DIN_r[96]_i_1__1/I0 locDriven=> SLICE_X23Y247
driverPin=> chip/tile1/l15/l15/pipeline/DIN_r[96]_i_2__1/O locDriver=> SLICE_X20Y249
delay=> 363
pinDriven=> chip/tile1/l15/l15/pipeline/FSM_onehot_fetch_state_s1[5]_i_1__0/I4 locDriven=> SLICE_X39Y260
driverPin=> chip/tile1/l15/l15/simplenocbuffer/FSM_onehot_fetch_state_s1[5]_i_4__0/O locDriver=> SLICE_X37Y259
delay=> 232
pinDriven=> chip/tile1/l15/l15/pipeline/address_s2_reg[22]/CE locDriven=> SLICE_X34Y293
driverPin=> chip/tile1/l15/l15/pipeline/read_index_f[6]_i_6__2/O locDriver=> SLICE_X40Y256
delay=> 1524
pinDriven=> chip/tile1/l15/l15/pipeline/address_s2_reg[9]/CE locDriven=> SLICE_X34Y292
driverPin=> chip/tile1/l15/l15/pipeline/read_index_f[6]_i_6__2/O locDriver=> SLICE_X40Y256
delay=> 1346
pinDriven=> chip/tile1/l15/l15/pipeline/address_s3_reg[31]/CE locDriven=> SLICE_X34Y295
driverPin=> chip/tile1/l15/l15/pipeline/l15_csm_req_val_s3_i_1__0/O locDriver=> SLICE_X40Y256
delay=> 1432
pinDriven=> chip/tile1/l15/l15/pipeline/chipid[13]_i_1__0/I1 locDriven=> SLICE_X37Y251
driverPin=> chip/tile1/l15/l15/pipeline/config_op_s2_reg[1]/Q locDriver=> SLICE_X37Y258
delay=> 249
pinDriven=> chip/tile1/l15/l15/pipeline/command_buffer[0][1]_i_1__0/I5 locDriven=> SLICE_X42Y251
driverPin=> chip/tile1/l15/l15/pipeline/noc1_operation_s3_reg[3]/Q locDriver=> SLICE_X40Y259
delay=> 401
pinDriven=> chip/tile1/l15/l15/pipeline/command_buffer[0][35]_i_1__0/I2 locDriven=> SLICE_X37Y301
driverPin=> chip/tile1/l15/l15/pipeline/command_buffer[0][47]_i_3__0/O locDriver=> SLICE_X38Y282
delay=> 417
pinDriven=> chip/tile1/l15/l15/pipeline/command_buffer[0][4]_i_1__0/I4 locDriven=> SLICE_X44Y252
driverPin=> chip/tile1/l15/l15/pipeline/noc1_operation_s3_reg[2]/Q locDriver=> SLICE_X40Y259
delay=> 619
pinDriven=> chip/tile1/l15/l15/pipeline/coreid_y[3]_i_1__0/I1 locDriven=> SLICE_X36Y247
driverPin=> chip/tile1/l15/l15/pipeline/config_op_s2_reg[1]/Q locDriver=> SLICE_X37Y258
delay=> 540
pinDriven=> chip/tile1/l15/l15/pipeline/creditman_noc1_avail[3]_i_20__0/I3 locDriven=> SLICE_X40Y251
driverPin=> chip/tile1/l15/l15/pipeline/tagcheck_state_s3_reg[0]/Q locDriver=> SLICE_X37Y263
delay=> 725
pinDriven=> chip/tile1/l15/l15/pipeline/creditman_noc1_reserve[1]_i_1__0/I1 locDriven=> SLICE_X41Y250
driverPin=> chip/tile1/l15/l15/pipeline/creditman_noc1_reserve[3]_i_3__0/O locDriver=> SLICE_X40Y252
delay=> 189
pinDriven=> chip/tile1/l15/l15/pipeline/data_buffer[0][14]_i_1__0/I3 locDriven=> SLICE_X45Y244
driverPin=> chip/tile1/l15/l15/pipeline/data_buffer[1][63]_i_5__0/O locDriver=> SLICE_X42Y250
delay=> 497
pinDriven=> chip/tile1/l15/l15/pipeline/data_buffer[0][37]_i_1__0/I3 locDriven=> SLICE_X43Y248
driverPin=> chip/tile1/l15/l15/pipeline/data_buffer[1][63]_i_5__0/O locDriver=> SLICE_X42Y250
delay=> 215
pinDriven=> chip/tile1/l15/l15/pipeline/data_buffer[0][5]_i_1__0/I3 locDriven=> SLICE_X45Y243
driverPin=> chip/tile1/l15/l15/pipeline/data_buffer[1][63]_i_5__0/O locDriver=> SLICE_X42Y250
delay=> 582
pinDriven=> chip/tile1/l15/l15/pipeline/data_buffer[1][24]_i_1__0/I0 locDriven=> SLICE_X43Y247
driverPin=> chip/tile1/l15/l15/noc1buffer/data_wrindex_reg[0]/Q locDriver=> SLICE_X43Y250
delay=> 231
pinDriven=> chip/tile1/l15/l15/pipeline/data_buffer[1][47]_i_1__0/I0 locDriven=> SLICE_X43Y247
driverPin=> chip/tile1/l15/l15/noc1buffer/data_wrindex_reg[0]/Q locDriver=> SLICE_X43Y250
delay=> 238
pinDriven=> chip/tile1/l15/l15/pipeline/data_buffer[1][7]_i_1__0/I1 locDriven=> SLICE_X46Y245
driverPin=> chip/tile1/l15/l15/pipeline/data_buffer[1][63]_i_4__0/O locDriver=> SLICE_X42Y250
delay=> 452
pinDriven=> chip/tile1/l15/l15/pipeline/dmbr_cred_bin_6[4]_i_1__0/I2 locDriven=> SLICE_X21Y256
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/st_write_buffer_reg_0_1_44_44_i_2__0/O locDriver=> SLICE_X19Y267
delay=> 319
pinDriven=> chip/tile1/l15/l15/pipeline/flush_way_tag_s3_reg[16]/C locDriven=> SLICE_X33Y298
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1782
pinDriven=> chip/tile1/l15/l15/pipeline/hmt_base[21]_i_1__0/I3 locDriven=> SLICE_X37Y250
driverPin=> chip/tile1/l15/l15/pipeline/coreid_x[7]_i_3__0/O locDriver=> SLICE_X38Y251
delay=> 219
pinDriven=> chip/tile1/l15/l15/pipeline/l15_csm_req_val_s3_i_7__0/I0 locDriven=> SLICE_X36Y275
driverPin=> chip/tile1/l15/l15/mesi/flush_state_s3[1]_i_1__0/O locDriver=> SLICE_X34Y296
delay=> 395
pinDriven=> chip/tile1/l15/l15/pipeline/l15_noc3encoder_req_address_buf[23]_i_1__0/I5 locDriven=> SLICE_X36Y303
driverPin=> chip/tile1/l15/l15/pipeline/l15_noc3encoder_req_address_buf[39]_i_4__0/O locDriver=> SLICE_X36Y260
delay=> 725
pinDriven=> chip/tile1/l15/l15/pipeline/l15_noc3encoder_req_address_buf[39]_i_1__0/I4 locDriven=> SLICE_X37Y302
driverPin=> chip/tile1/l15/l15/pipeline/flush_way_tag_s3_reg[28]/Q locDriver=> SLICE_X38Y299
delay=> 353
pinDriven=> chip/tile1/l15/l15/pipeline/l15_noc3encoder_req_homeid_buf[19]_i_1__0/I0 locDriven=> SLICE_X36Y255
driverPin=> chip/tile1/l15/l15/pipeline/noc3_operations_s3_reg[3]/Q locDriver=> SLICE_X38Y261
delay=> 376
pinDriven=> chip/tile1/l15/l15/pipeline/l15_noc3encoder_req_type_buf[0]_i_1__0/I0 locDriven=> SLICE_X41Y253
driverPin=> chip/tile1/l15/l15/pipeline/noc3_operations_s3_reg[3]/Q locDriver=> SLICE_X38Y261
delay=> 458
pinDriven=> chip/tile1/l15/l15/pipeline/lhid_s3[0]_i_18__0/I0 locDriven=> SLICE_X36Y296
driverPin=> chip/tile1/l15/l15/lruarray/BW_r[63]_i_2__1/O locDriver=> SLICE_X36Y293
delay=> 162
pinDriven=> chip/tile1/l15/l15/pipeline/lru_data_s3_reg[2]/D locDriven=> SLICE_X40Y242
driverPin=> chip/tile1/l15/l15/lruarray/lru_data_s3_reg[2]_i_1__0/O locDriver=> SLICE_X43Y240
delay=> 350
pinDriven=> chip/tile1/l15/l15/pipeline/lru_way_tag_s3_reg[25]/D locDriven=> SLICE_X38Y300
driverPin=> chip/tile1/l15/l15/dtag/sram_l15_tag/lru_way_tag_s3[25]_i_1__0/O locDriver=> SLICE_X38Y300
delay=> 20
pinDriven=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_data_0][13]_i_1__0/I0 locDriven=> SLICE_X30Y249
driverPin=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_data_0][63]_i_2__0/O locDriver=> SLICE_X30Y258
delay=> 895
pinDriven=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_data_0][28]_i_1__0/I0 locDriven=> SLICE_X29Y249
driverPin=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_data_0][63]_i_2__0/O locDriver=> SLICE_X30Y258
delay=> 833
pinDriven=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_data_0][42]_i_1__0/I4 locDriven=> SLICE_X23Y253
driverPin=> chip/tile1/uncore_config/read_data_s3_reg[42]/Q locDriver=> SLICE_X23Y253
delay=> 153
pinDriven=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_data_0][57]_i_1__0/I2 locDriven=> SLICE_X26Y255
driverPin=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_data_0][63]_i_3__0/O locDriver=> SLICE_X30Y258
delay=> 419
pinDriven=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_data_2][63]_i_2__0/I0 locDriven=> SLICE_X33Y263
driverPin=> chip/tile1/l15/l15/pipeline/cpx_operation_s3_reg[2]/Q locDriver=> SLICE_X39Y258
delay=> 739
pinDriven=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_inval_dcache_inval]_i_4__0/I0 locDriven=> SLICE_X38Y263
driverPin=> chip/tile1/l15/l15/pipeline/cpx_operation_s3_reg[4]/Q locDriver=> SLICE_X40Y259
delay=> 1008
pinDriven=> chip/tile1/l15/l15/pipeline/noc1_operation_s2_reg[3]/R locDriven=> SLICE_X40Y258
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1059
pinDriven=> chip/tile1/l15/l15/pipeline/noc2_src_homeid_s2_reg[19]/CE locDriven=> SLICE_X35Y256
driverPin=> chip/tile1/l15/l15/pipeline/read_index_f[6]_i_6__2/O locDriver=> SLICE_X40Y256
delay=> 363
pinDriven=> chip/tile1/l15/l15/pipeline/noc2_src_homeid_s3_reg[14]/CE locDriven=> SLICE_X36Y255
driverPin=> chip/tile1/l15/l15/pipeline/l15_csm_req_val_s3_i_1__0/O locDriver=> SLICE_X40Y256
delay=> 336
pinDriven=> chip/tile1/l15/l15/pipeline/noc3_operations_s2[2]_i_7__0/I1 locDriven=> SLICE_X35Y261
driverPin=> chip/tile1/l15/l15/pipeline/is_message_new_i_2__0/O locDriver=> SLICE_X35Y263
delay=> 203
pinDriven=> chip/tile1/l15/l15/pipeline/predecode_fwd_subcacheline_vector_s3_reg[3]/C locDriven=> SLICE_X37Y262
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1776
pinDriven=> chip/tile1/l15/l15/pipeline/ram_reg_0_i_90__3/I4 locDriven=> SLICE_X36Y246
driverPin=> chip/tile1/l15/l15/pipeline/dcache_operation_s2_reg[1]/Q locDriver=> SLICE_X38Y258
delay=> 580
pinDriven=> chip/tile1/l15/l15/pipeline/read_data_s3[63]_i_1__0/I5 locDriven=> SLICE_X37Y252
driverPin=> chip/tile1/l15/l15/pipeline/read_data_s3[63]_i_3__0/O locDriver=> SLICE_X36Y285
delay=> 504
pinDriven=> chip/tile1/l15/l15/pipeline/read_index_f[6]_i_4__1/I0 locDriven=> SLICE_X42Y257
driverPin=> chip/tile1/l15/l15/pipeline/FSM_onehot_fetch_state_s1_reg[0]/Q locDriver=> SLICE_X38Y262
delay=> 408
pinDriven=> chip/tile1/l15/l15/pipeline/regfile[0][5]_i_1__3/I0 locDriven=> SLICE_X41Y242
driverPin=> chip/tile1/l15/l15/pipeline/address_s3_reg[5]/Q locDriver=> SLICE_X36Y282
delay=> 1234
pinDriven=> chip/tile1/l15/l15/pipeline/regfile[112][5]_i_1__0/I1 locDriven=> SLICE_X44Y244
driverPin=> chip/tile1/l15/l15/pipeline/address_s3_reg[6]/Q locDriver=> SLICE_X36Y282
delay=> 950
pinDriven=> chip/tile1/l15/l15/pipeline/regfile[15][5]_i_1__0/I1 locDriven=> SLICE_X41Y241
driverPin=> chip/tile1/l15/l15/pipeline/address_s3_reg[6]/Q locDriver=> SLICE_X36Y282
delay=> 734
pinDriven=> chip/tile1/l15/l15/pipeline/regfile[32][5]_i_1__0/I2 locDriven=> SLICE_X46Y238
driverPin=> chip/tile1/l15/l15/pipeline/address_s3_reg[7]/Q locDriver=> SLICE_X38Y266
delay=> 1025
pinDriven=> chip/tile1/l15/l15/pipeline/regfile[49][5]_i_1__0/I4 locDriven=> SLICE_X45Y240
driverPin=> chip/tile1/l15/l15/pipeline/regfile[33][5]_i_2__0/O locDriver=> SLICE_X44Y239
delay=> 233
pinDriven=> chip/tile1/l15/l15/pipeline/regfile[66][5]_i_1__0/I1 locDriven=> SLICE_X42Y236
driverPin=> chip/tile1/l15/l15/pipeline/address_s3_reg[6]/Q locDriver=> SLICE_X36Y282
delay=> 1373
pinDriven=> chip/tile1/l15/l15/pipeline/regfile[84][5]_i_1__0/I1 locDriven=> SLICE_X38Y238
driverPin=> chip/tile1/l15/l15/pipeline/address_s3_reg[5]/Q locDriver=> SLICE_X36Y282
delay=> 1332
pinDriven=> chip/tile1/l15/l15/pipeline/ren_r_i_1__5/I3 locDriven=> SLICE_X31Y247
driverPin=> chip/tile1/l15/l15/pipeline/wen_r_i_5__1/O locDriver=> SLICE_X31Y246
delay=> 249
pinDriven=> chip/tile1/l15/l15/pipeline/st_control_reg_0_1_0_12_i_10__0/I1 locDriven=> SLICE_X33Y261
driverPin=> chip/tile1/l15/l15/pipeline/is_message_new_i_2__0/O locDriver=> SLICE_X35Y263
delay=> 224
pinDriven=> chip/tile1/l15/l15/pipeline/st_write_buffer_reg_0_1_0_0_i_7__0/I3 locDriven=> SLICE_X30Y261
driverPin=> chip/tile1/l15/l15/pipeline/is_message_new_i_3__0/O locDriver=> SLICE_X35Y266
delay=> 303
pinDriven=> chip/tile1/l15/l15/pipeline/st_write_buffer_reg_0_1_72_72_i_6__0/I0 locDriven=> SLICE_X29Y240
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/i_fifo_v3/ld_address[0][1]_i_1__0/O locDriver=> SLICE_X25Y264
delay=> 577
pinDriven=> chip/tile1/l15/l15/pipeline/tagcheck_lrsc_flag_s3_reg[0]/CE locDriven=> SLICE_X34Y253
driverPin=> chip/tile1/l15/l15/pipeline/l15_csm_req_val_s3_i_1__0/O locDriver=> SLICE_X40Y256
delay=> 503
pinDriven=> chip/tile1/l15/l15/pipeline/wmt_compare_op_s3_reg[2]/R locDriven=> SLICE_X40Y263
driverPin=> chip/tile1/g_ariane_core.core/i_sync/syncdata_reg[0]_0_BUFG_inst/O locDriver=> BUFGCE_X0Y56
delay=> 1062
pinDriven=> chip/tile1/l15/l15/pipeline/write_data_f[7]_i_1__0/I4 locDriven=> SLICE_X40Y266
driverPin=> chip/tile1/l15/l15/pipeline/l1_replacement_way_s3_reg[0]/Q locDriver=> SLICE_X38Y265
delay=> 309
pinDriven=> chip/tile1/l15/l15/pipeline/write_index_f[6]_i_3__4/I1 locDriven=> SLICE_X40Y262
driverPin=> chip/tile1/l15/l15/pipeline/write_index_f[6]_i_6__0/O locDriver=> SLICE_X40Y262
delay=> 44
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/A_r[0]_i_1__0/I4 locDriven=> SLICE_X34Y285
driverPin=> chip/tile1/l15/l15/simplenocbuffer/A_r[6]_i_6__0/O locDriver=> SLICE_X33Y265
delay=> 492
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/A_r[5]_i_3__0/I5 locDriven=> SLICE_X33Y288
driverPin=> chip/tile1/l15/l15/mshr/st_address_reg[1][9]/Q locDriver=> SLICE_X33Y288
delay=> 52
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[10]_i_1__2/I1 locDriven=> SLICE_X32Y302
driverPin=> chip/tile1/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_icache_data_fifo/i_fifo_v3/ld_address[0][21]_i_1__0/O locDriver=> SLICE_X32Y259
delay=> 760
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[14]_i_2__2/I3 locDriven=> SLICE_X28Y252
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][23]/Q locDriver=> SLICE_X32Y269
delay=> 593
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[18]_i_3__0/I0 locDriven=> SLICE_X31Y290
driverPin=> chip/tile1/l15/l15/simplenocbuffer/A_r[6]_i_8__0/O locDriver=> SLICE_X34Y278
delay=> 659
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[22]_i_1__2/I2 locDriven=> SLICE_X33Y302
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][49]/Q locDriver=> SLICE_X36Y274
delay=> 442
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[26]_i_2__3/I4 locDriven=> SLICE_X34Y291
driverPin=> chip/tile1/l15/l15/mshr/ld_address_reg[1][37]/Q locDriver=> SLICE_X33Y291
delay=> 306
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[30]_i_2__3/I3 locDriven=> SLICE_X26Y258
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][23]/Q locDriver=> SLICE_X32Y269
delay=> 746
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[46]_i_2__3/I0 locDriven=> SLICE_X22Y254
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][46]/Q locDriver=> SLICE_X34Y273
delay=> 699
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[5]_i_2__5/I1 locDriven=> SLICE_X32Y289
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][8]/Q locDriver=> SLICE_X36Y271
delay=> 634
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[9]_i_1__2/I0 locDriven=> SLICE_X33Y302
driverPin=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[28]_i_2__3/O locDriver=> SLICE_X31Y292
delay=> 282
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/address_s2[12]_i_1__0/I0 locDriven=> SLICE_X32Y292
driverPin=> chip/tile1/l15/l15/pipeline/A_r[6]_i_3__0/O locDriver=> SLICE_X35Y263
delay=> 1220
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/address_s2[25]_i_1__0/I4 locDriven=> SLICE_X33Y290
driverPin=> chip/tile1/l15/l15/simplenocbuffer/DIN_r[14]_i_2__3/O locDriver=> SLICE_X33Y290
delay=> 46
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/address_s2[39]_i_1__0/I2 locDriven=> SLICE_X32Y293
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][55]/Q locDriver=> SLICE_X36Y269
delay=> 457
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][23]_rep/C locDriven=> SLICE_X36Y271
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1771
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][21]/C locDriven=> SLICE_X30Y268
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1775
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][44]/C locDriven=> SLICE_X33Y272
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1776
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][9]/C locDriven=> SLICE_X31Y269
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1775
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[2][31]/C locDriven=> SLICE_X29Y273
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1771
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[2][54]/C locDriven=> SLICE_X36Y272
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1773
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[3][19]/C locDriven=> SLICE_X30Y273
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1777
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[3][41]/C locDriven=> SLICE_X34Y272
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1773
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[3][6]/C locDriven=> SLICE_X30Y269
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1773
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[4][29]/C locDriven=> SLICE_X30Y271
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[4][51]/C locDriven=> SLICE_X31Y273
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1779
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/cpx_operation_s2[0]_i_7__0/I0 locDriven=> SLICE_X42Y258
driverPin=> chip/tile1/l15/l15/simplenocbuffer/cpx_operation_s2[3]_i_11__0/O locDriver=> SLICE_X39Y256
delay=> 229
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/cpx_operation_s2[3]_i_4__0/I1 locDriven=> SLICE_X36Y259
driverPin=> chip/tile1/l15/l15/simplenocbuffer/noc2_ack_stage_s2[1]_i_2__0/O locDriver=> SLICE_X34Y264
delay=> 302
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/creditman_noc1_avail[3]_i_4__0/I3 locDriven=> SLICE_X38Y257
driverPin=> chip/tile1/l15/l15/simplenocbuffer/creditman_noc1_avail[3]_i_11__0/O locDriver=> SLICE_X38Y257
delay=> 84
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/dcache_operation_s2[0]_i_1__0/I1 locDriven=> SLICE_X39Y258
driverPin=> chip/tile1/l15/l15/simplenocbuffer/dcache_operation_s2[0]_i_3__0/O locDriver=> SLICE_X39Y258
delay=> 77
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/ifill_val[1]_i_3__0/I0 locDriven=> SLICE_X35Y261
driverPin=> chip/tile1/l15/l15/simplenocbuffer/st_control_reg_0_1_0_12_i_16__0/O locDriver=> SLICE_X32Y260
delay=> 229
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/lrsc_flag_write_op_s2[2]_i_3__0/I1 locDriven=> SLICE_X37Y258
driverPin=> chip/tile1/l15/l15/simplenocbuffer/cpx_operation_s2[3]_i_2__0/O locDriver=> SLICE_X36Y265
delay=> 441
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_1][18]_i_1__0/I2 locDriven=> SLICE_X27Y256
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][18]/Q locDriver=> SLICE_X33Y268
delay=> 536
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_1][33]_i_1__0/I1 locDriven=> SLICE_X24Y261
driverPin=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_data_0][63]_i_3__0/O locDriver=> SLICE_X30Y258
delay=> 543
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_1][48]_i_1__0/I5 locDriven=> SLICE_X25Y253
driverPin=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_data_0][63]_i_2__0/O locDriver=> SLICE_X30Y258
delay=> 511
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_1][63]_i_1__0/I4 locDriven=> SLICE_X24Y253
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[2][63]/Q locDriver=> SLICE_X36Y269
delay=> 594
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_2][19]_i_1__0/I5 locDriven=> SLICE_X30Y273
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][19]/Q locDriver=> SLICE_X31Y275
delay=> 153
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_2][34]_i_1__0/I3 locDriven=> SLICE_X33Y274
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][23]_rep/Q locDriver=> SLICE_X36Y271
delay=> 820
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_2][4]_i_1__0/I1 locDriven=> SLICE_X30Y268
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[3][4]/Q locDriver=> SLICE_X30Y267
delay=> 94
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_2][63]_i_3__0/I5 locDriven=> SLICE_X34Y269
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][26]/Q locDriver=> SLICE_X37Y270
delay=> 364
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][17]_i_1__0/I3 locDriven=> SLICE_X29Y271
driverPin=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][17]_i_2__0/O locDriver=> SLICE_X29Y271
delay=> 76
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][27]_i_2__0/I0 locDriven=> SLICE_X29Y271
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[2][27]/Q locDriver=> SLICE_X29Y270
delay=> 96
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][37]_i_2__0/I1 locDriven=> SLICE_X31Y272
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[4][37]/Q locDriver=> SLICE_X32Y272
delay=> 107
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][47]_i_2__0/I2 locDriven=> SLICE_X36Y273
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][23]_rep/Q locDriver=> SLICE_X36Y271
delay=> 114
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][57]_i_2__0/I3 locDriven=> SLICE_X34Y268
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][22]_rep/Q locDriver=> SLICE_X35Y271
delay=> 411
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/mem_q[0][l15_data_3][9]_i_2__0/I4 locDriven=> SLICE_X30Y267
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[1][9]/Q locDriver=> SLICE_X31Y269
delay=> 410
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/noc1_operation_s2[0]_i_2__0/I0 locDriven=> SLICE_X36Y259
driverPin=> chip/tile1/l15/l15/simplenocbuffer/lruarray_write_op_s2[0]_i_3__0/O locDriver=> SLICE_X36Y260
delay=> 295
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/noc1_operation_s2[3]_i_9__0/I0 locDriven=> SLICE_X41Y260
driverPin=> chip/tile1/l15/l15/simplenocbuffer/cpx_operation_s2[2]_i_3__0/O locDriver=> SLICE_X41Y260
delay=> 152
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/noc3_operations_s2[2]_i_1__0/I2 locDriven=> SLICE_X38Y261
driverPin=> chip/tile1/l15/l15/simplenocbuffer/noc3_operations_s2[2]_i_2__0/O locDriver=> SLICE_X35Y261
delay=> 217
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/ram_reg_0_i_4__3/I0 locDriven=> SLICE_X32Y295
driverPin=> chip/tile1/l15/l15/simplenocbuffer/ram_reg_0_i_84__3/O locDriver=> SLICE_X36Y263
delay=> 767
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/read_index_f[6]_i_12__0/I5 locDriven=> SLICE_X36Y261
driverPin=> chip/tile1/l15/l15/pipeline/threadid_s2[0]_i_1__0/O locDriver=> SLICE_X36Y260
delay=> 128
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/read_index_f[6]_i_3__1/I2 locDriven=> SLICE_X37Y259
driverPin=> chip/tile1/l15/l15/simplenocbuffer/read_index_f[6]_i_13__0/O locDriver=> SLICE_X37Y259
delay=> 46
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/s3_mshr_operation_s2[1]_i_5__0/I5 locDriven=> SLICE_X35Y260
driverPin=> chip/tile1/l15/l15/simplenocbuffer/lruarray_write_op_s2[0]_i_3__0/O locDriver=> SLICE_X36Y260
delay=> 141
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/st_control_reg_0_1_0_12_i_42__0/I0 locDriven=> SLICE_X36Y259
driverPin=> chip/tile1/l15/l15/simplenocbuffer/st_control_reg_0_1_0_12_i_55__0/O locDriver=> SLICE_X36Y260
delay=> 133
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_byte_mask_reg_0_1_7_7_i_1__0/I1 locDriven=> SLICE_X23Y241
driverPin=> chip/tile1/l15/l15/simplenocbuffer/st_control_reg_0_1_0_12_i_18__0/O locDriver=> SLICE_X35Y252
delay=> 722
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_111_111_i_1__0/I0 locDriven=> SLICE_X25Y250
driverPin=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_111_111/SP/O locDriver=> SLICE_X24Y250
delay=> 147
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_126_126_i_1__0/I4 locDriven=> SLICE_X20Y244
driverPin=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_0_0_i_5__0/O locDriver=> SLICE_X30Y252
delay=> 798
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_26_26_i_1__0/I2 locDriven=> SLICE_X25Y242
driverPin=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_0_0_i_3__0/O locDriver=> SLICE_X30Y252
delay=> 540
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_41_41_i_1__0/I0 locDriven=> SLICE_X23Y249
driverPin=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_41_41/SP/O locDriver=> SLICE_X24Y249
delay=> 137
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_56_56_i_1__0/I4 locDriven=> SLICE_X26Y246
driverPin=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_0_0_i_5__0/O locDriver=> SLICE_X30Y252
delay=> 442
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_71_71_i_1__0/I2 locDriven=> SLICE_X27Y243
driverPin=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_0_0_i_3__0/O locDriver=> SLICE_X30Y252
delay=> 603
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/st_write_buffer_reg_0_1_87_87_i_1__0/I0 locDriven=> SLICE_X30Y242
driverPin=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_87_87/SP/O locDriver=> SLICE_X32Y243
delay=> 191
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/state[1]_i_1__0/I5 locDriven=> SLICE_X36Y268
driverPin=> chip/tile1/l15/l15/simplenocbuffer/state_reg[1]/Q locDriver=> SLICE_X36Y268
delay=> 51
pinDriven=> chip/tile1/l15/l15/simplenocbuffer/wmt_compare_op_s2[2]_i_40__0/I2 locDriven=> SLICE_X32Y265
driverPin=> chip/tile1/l15/l15/simplenocbuffer/buffer_reg[0][7]/Q locDriver=> SLICE_X34Y270
delay=> 293
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[0]_i_31__0/I0 locDriven=> SLICE_X47Y268
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[63][0]/Q locDriver=> SLICE_X47Y267
delay=> 96
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[0]_i_46__0/I4 locDriven=> SLICE_X42Y267
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[3]_i_61__0/O locDriver=> SLICE_X39Y265
delay=> 773
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[10]_i_30__0/I2 locDriven=> SLICE_X48Y268
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[11]_i_66__0/O locDriver=> SLICE_X38Y265
delay=> 818
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[10]_i_46__0/I0 locDriven=> SLICE_X43Y268
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[123][10]/Q locDriver=> SLICE_X43Y269
delay=> 100
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[11]_i_36__0/I4 locDriven=> SLICE_X48Y265
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[11]_i_67__0/O locDriver=> SLICE_X39Y262
delay=> 623
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[11]_i_52__0/I2 locDriven=> SLICE_X42Y261
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[11]_i_66__0/O locDriver=> SLICE_X38Y265
delay=> 293
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[1]_i_2__0/I0 locDriven=> SLICE_X41Y268
driverPin=> chip/tile1/l15/l15/wmc/data_out_f_reg[1]_i_4__0/O locDriver=> SLICE_X46Y267
delay=> 304
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[1]_i_44__0/I4 locDriven=> SLICE_X39Y268
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[3]_i_61__0/O locDriver=> SLICE_X39Y265
delay=> 380
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[2]_i_29__0/I2 locDriven=> SLICE_X51Y265
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[3]_i_60__0/O locDriver=> SLICE_X38Y265
delay=> 587
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[2]_i_44__0/I0 locDriven=> SLICE_X43Y258
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[115][2]/Q locDriver=> SLICE_X40Y262
delay=> 321
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[3]_i_28__0/I4 locDriven=> SLICE_X50Y267
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[3]_i_61__0/O locDriver=> SLICE_X39Y265
delay=> 1141
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[3]_i_43__0/I2 locDriven=> SLICE_X35Y270
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[3]_i_60__0/O locDriver=> SLICE_X38Y265
delay=> 492
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[4]_i_28__0/I0 locDriven=> SLICE_X45Y267
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[51][4]/Q locDriver=> SLICE_X46Y268
delay=> 105
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[4]_i_42__0/I4 locDriven=> SLICE_X39Y270
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[7]_i_62__0/O locDriver=> SLICE_X37Y264
delay=> 456
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[4]_i_59__0/I2 locDriven=> SLICE_X38Y277
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[7]_i_61__0/O locDriver=> SLICE_X38Y265
delay=> 599
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[5]_i_42__0/I0 locDriven=> SLICE_X46Y260
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[11][5]/Q locDriver=> SLICE_X48Y261
delay=> 490
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[5]_i_58__0/I4 locDriven=> SLICE_X43Y263
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[7]_i_62__0/O locDriver=> SLICE_X37Y264
delay=> 1050
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[6]_i_41__0/I2 locDriven=> SLICE_X39Y269
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[7]_i_61__0/O locDriver=> SLICE_X38Y265
delay=> 287
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[6]_i_58__0/I0 locDriven=> SLICE_X38Y276
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[75][6]/Q locDriver=> SLICE_X40Y276
delay=> 348
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[7]_i_41__0/I4 locDriven=> SLICE_X39Y271
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[7]_i_62__0/O locDriver=> SLICE_X37Y264
delay=> 477
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[7]_i_58__0/I2 locDriven=> SLICE_X39Y274
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[7]_i_61__0/O locDriver=> SLICE_X38Y265
delay=> 487
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[8]_i_40__0/I0 locDriven=> SLICE_X47Y261
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[3][8]/Q locDriver=> SLICE_X49Y262
delay=> 344
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[8]_i_56__0/I4 locDriven=> SLICE_X44Y263
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[11]_i_67__0/O locDriver=> SLICE_X39Y262
delay=> 287
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[9]_i_3__0/I2 locDriven=> SLICE_X42Y268
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[11]_i_8__0/O locDriver=> SLICE_X40Y263
delay=> 387
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f[9]_i_56__0/I0 locDriven=> SLICE_X39Y275
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[67][9]/Q locDriver=> SLICE_X42Y276
delay=> 300
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f_reg[0]_i_9__0/I0 locDriven=> SLICE_X42Y276
driverPin=> chip/tile1/l15/l15/wmc/data_out_f_reg[0]_i_22__0/O locDriver=> SLICE_X42Y276
delay=> 15
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f_reg[11]_i_15__0/S locDriven=> SLICE_X43Y264
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[11]_i_16__0/O locDriver=> SLICE_X38Y265
delay=> 485
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f_reg[1]_i_20__0/S locDriven=> SLICE_X39Y268
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[7]_i_28__0/O locDriver=> SLICE_X38Y265
delay=> 922
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f_reg[2]_i_27__0/S locDriven=> SLICE_X42Y264
driverPin=> chip/tile1/l15/l15/pipeline/data_out_f[7]_i_28__0/O locDriver=> SLICE_X38Y265
delay=> 384
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f_reg[4]/D locDriven=> SLICE_X40Y268
driverPin=> chip/tile1/l15/l15/wmc/data_out_f_reg[4]_i_1__0/O locDriver=> SLICE_X40Y268
delay=> 20
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f_reg[5]_i_16__0/I1 locDriven=> SLICE_X49Y264
driverPin=> chip/tile1/l15/l15/wmc/data_out_f[5]_i_37__0/O locDriver=> SLICE_X49Y264
delay=> 0
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f_reg[6]_i_22__0/I1 locDriven=> SLICE_X46Y273
driverPin=> chip/tile1/l15/l15/wmc/data_out_f[6]_i_49__0/O locDriver=> SLICE_X46Y273
delay=> 0
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f_reg[7]_i_5__0/I1 locDriven=> SLICE_X46Y271
driverPin=> chip/tile1/l15/l15/wmc/data_out_f_reg[7]_i_15__0/O locDriver=> SLICE_X46Y271
delay=> 15
pinDriven=> chip/tile1/l15/l15/wmc/data_out_f_reg[9]_i_11__0/I0 locDriven=> SLICE_X39Y275
driverPin=> chip/tile1/l15/l15/wmc/data_out_f_reg[9]_i_26__0/O locDriver=> SLICE_X39Y275
delay=> 15
pinDriven=> chip/tile1/l15/l15/wmc/mem_q[0][l15_inval_way][1]_i_5__0/I2 locDriven=> SLICE_X40Y264
driverPin=> chip/tile1/l15/l15/pipeline/mem_q[0][l15_inval_way][1]_i_8__0/O locDriver=> SLICE_X38Y265
delay=> 149
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][0]_i_40__4/I3 locDriven=> SLICE_X38Y275
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[65][0]/Q locDriver=> SLICE_X35Y276
delay=> 216
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][0]_i_57__4/I1 locDriven=> SLICE_X38Y269
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[6][0]/Q locDriver=> SLICE_X39Y269
delay=> 103
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][10]_i_41__0/I2 locDriven=> SLICE_X39Y273
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[1]/Q locDriver=> SLICE_X39Y265
delay=> 379
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][10]_i_57__0/I0 locDriven=> SLICE_X48Y270
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[31][10]/Q locDriver=> SLICE_X47Y271
delay=> 148
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][11]_i_39__0/I5 locDriven=> SLICE_X42Y263
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[80][11]/Q locDriver=> SLICE_X42Y263
delay=> 56
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][11]_i_55__0/I5 locDriven=> SLICE_X46Y264
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[16][11]/Q locDriver=> SLICE_X45Y265
delay=> 111
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][1]_i_33__4/I4 locDriven=> SLICE_X44Y275
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[0]/Q locDriver=> SLICE_X40Y264
delay=> 911
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][1]_i_49__4/I2 locDriven=> SLICE_X44Y270
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[1]/Q locDriver=> SLICE_X39Y265
delay=> 558
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][2]_i_32__4/I1 locDriven=> SLICE_X47Y258
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[98][2]/Q locDriver=> SLICE_X46Y261
delay=> 190
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][2]_i_47__4/I5 locDriven=> SLICE_X51Y264
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[60][2]/Q locDriver=> SLICE_X46Y266
delay=> 303
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][3]_i_30__2/I4 locDriven=> SLICE_X40Y265
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[0]/Q locDriver=> SLICE_X40Y264
delay=> 229
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][3]_i_46__4/I2 locDriven=> SLICE_X48Y268
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[1]/Q locDriver=> SLICE_X39Y265
delay=> 870
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][4]_i_2__2/I1 locDriven=> SLICE_X42Y273
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[0][4]_i_5__2/O locDriver=> SLICE_X44Y274
delay=> 240
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][4]_i_44__2/I5 locDriven=> SLICE_X45Y266
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[48][4]/Q locDriver=> SLICE_X47Y269
delay=> 527
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][5]_i_28__2/I4 locDriven=> SLICE_X43Y259
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[0]/Q locDriver=> SLICE_X40Y264
delay=> 815
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][5]_i_43__2/I2 locDriven=> SLICE_X43Y263
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[1]/Q locDriver=> SLICE_X39Y265
delay=> 419
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][6]_i_1__2/I0 locDriven=> SLICE_X42Y267
driverPin=> chip/tile1/l15/l15/wmc/write_data_f_reg[6]/Q locDriver=> SLICE_X41Y265
delay=> 155
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][6]_i_41__2/I5 locDriven=> SLICE_X37Y275
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[68][6]/Q locDriver=> SLICE_X38Y276
delay=> 366
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][6]_i_58__2/I3 locDriven=> SLICE_X39Y269
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[9][6]/Q locDriver=> SLICE_X39Y270
delay=> 132
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][7]_i_40__2/I2 locDriven=> SLICE_X38Y274
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[1]/Q locDriver=> SLICE_X39Y265
delay=> 958
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][7]_i_57__2/I0 locDriven=> SLICE_X39Y271
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[7][7]/Q locDriver=> SLICE_X35Y270
delay=> 326
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][8]_i_39__0/I5 locDriven=> SLICE_X42Y262
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[92][8]/Q locDriver=> SLICE_X41Y264
delay=> 189
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][8]_i_55__0/I3 locDriven=> SLICE_X47Y264
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[29][8]/Q locDriver=> SLICE_X49Y265
delay=> 152
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][9]_i_38__0/I2 locDriven=> SLICE_X37Y271
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[1]/Q locDriver=> SLICE_X39Y265
delay=> 575
pinDriven=> chip/tile1/l15/l15/wmc/regfile[0][9]_i_54__0/I0 locDriven=> SLICE_X47Y269
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[27][9]/Q locDriver=> SLICE_X48Y270
delay=> 206
pinDriven=> chip/tile1/l15/l15/wmc/regfile[105][10]_i_1__0/I2 locDriven=> SLICE_X43Y274
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[2]/Q locDriver=> SLICE_X41Y265
delay=> 389
pinDriven=> chip/tile1/l15/l15/wmc/regfile[112][11]_i_1__0/I1 locDriven=> SLICE_X41Y261
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[2]/Q locDriver=> SLICE_X41Y265
delay=> 193
pinDriven=> chip/tile1/l15/l15/wmc/regfile[11][10]_i_2__0/I3 locDriven=> SLICE_X41Y276
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[1]/Q locDriver=> SLICE_X39Y265
delay=> 817
pinDriven=> chip/tile1/l15/l15/wmc/regfile[127][11]_i_1__0/I3 locDriven=> SLICE_X39Y262
driverPin=> chip/tile1/l15/l15/wmc/write_valid_f_reg/Q locDriver=> SLICE_X42Y266
delay=> 388
pinDriven=> chip/tile1/l15/l15/wmc/regfile[19][10]_i_1__0/I0 locDriven=> SLICE_X46Y270
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[3]_rep/Q locDriver=> SLICE_X40Y266
delay=> 746
pinDriven=> chip/tile1/l15/l15/wmc/regfile[24][11]_i_1__0/I3 locDriven=> SLICE_X49Y265
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[3]/Q locDriver=> SLICE_X39Y264
delay=> 724
pinDriven=> chip/tile1/l15/l15/wmc/regfile[31][10]_i_1__0/I1 locDriven=> SLICE_X46Y266
driverPin=> chip/tile1/l15/l15/wmc/regfile[15][11]_i_2__0/O locDriver=> SLICE_X43Y273
delay=> 547
pinDriven=> chip/tile1/l15/l15/wmc/regfile[38][10]_i_2__0/I0 locDriven=> SLICE_X44Y272
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[1]/Q locDriver=> SLICE_X39Y265
delay=> 1176
pinDriven=> chip/tile1/l15/l15/wmc/regfile[44][10]_i_1__0/I2 locDriven=> SLICE_X45Y271
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[3]_rep/Q locDriver=> SLICE_X40Y266
delay=> 1027
pinDriven=> chip/tile1/l15/l15/wmc/regfile[50][11]_i_1__0/I2 locDriven=> SLICE_X47Y265
driverPin=> chip/tile1/l15/l15/wmc/regfile[7][11]_i_2__0/O locDriver=> SLICE_X46Y263
delay=> 246
pinDriven=> chip/tile1/l15/l15/wmc/regfile[58][11]_i_1__0/I2 locDriven=> SLICE_X45Y266
driverPin=> chip/tile1/l15/l15/wmc/regfile[3][11]_i_2__0/O locDriver=> SLICE_X45Y272
delay=> 221
pinDriven=> chip/tile1/l15/l15/wmc/regfile[65][10]_i_2__0/I0 locDriven=> SLICE_X43Y273
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[2]_rep/Q locDriver=> SLICE_X41Y267
delay=> 510
pinDriven=> chip/tile1/l15/l15/wmc/regfile[70][11]_i_1__0/I4 locDriven=> SLICE_X42Y265
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[6]/Q locDriver=> SLICE_X39Y265
delay=> 172
pinDriven=> chip/tile1/l15/l15/wmc/regfile[77][11]_i_1__0/I2 locDriven=> SLICE_X42Y266
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[1]/Q locDriver=> SLICE_X39Y265
delay=> 477
pinDriven=> chip/tile1/l15/l15/wmc/regfile[83][11]_i_1__0/I5 locDriven=> SLICE_X41Y264
driverPin=> chip/tile1/l15/l15/wmc/write_valid_f_reg/Q locDriver=> SLICE_X42Y266
delay=> 158
pinDriven=> chip/tile1/l15/l15/wmc/regfile[91][10]_i_1__0/I2 locDriven=> SLICE_X39Y272
driverPin=> chip/tile1/l15/l15/wmc/write_valid_f_reg/Q locDriver=> SLICE_X42Y266
delay=> 438
pinDriven=> chip/tile1/l15/l15/wmc/regfile[98][11]_i_1__0/I5 locDriven=> SLICE_X44Y260
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[5]_rep/Q locDriver=> SLICE_X39Y265
delay=> 749
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[0][0]_i_7__4/S locDriven=> SLICE_X38Y275
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[3]_rep/Q locDriver=> SLICE_X40Y266
delay=> 870
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[0][11]_i_14__0/I1 locDriven=> SLICE_X47Y260
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[0][11]_i_30__0/O locDriver=> SLICE_X47Y260
delay=> 15
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[0][1]_i_22__4/I1 locDriven=> SLICE_X44Y270
driverPin=> chip/tile1/l15/l15/wmc/regfile[0][1]_i_49__4/O locDriver=> SLICE_X44Y270
delay=> 0
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[0][2]_i_6__4/I1 locDriven=> SLICE_X41Y263
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[0][2]_i_17__4/O locDriver=> SLICE_X41Y263
delay=> 15
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[0][4]_i_13__2/I0 locDriven=> SLICE_X38Y266
driverPin=> chip/tile1/l15/l15/wmc/regfile[0][4]_i_30__2/O locDriver=> SLICE_X38Y266
delay=> 0
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[0][5]_i_21__2/I0 locDriven=> SLICE_X51Y265
driverPin=> chip/tile1/l15/l15/wmc/regfile[0][5]_i_46__2/O locDriver=> SLICE_X51Y265
delay=> 0
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[0][6]_i_5__2/I0 locDriven=> SLICE_X46Y273
driverPin=> chip/tile1/l15/l15/wmc/regfile_reg[0][6]_i_14__2/O locDriver=> SLICE_X46Y273
delay=> 15
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[0][8]_i_11__0/S locDriven=> SLICE_X47Y261
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[3]/Q locDriver=> SLICE_X39Y264
delay=> 529
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[0][9]_i_19__0/S locDriven=> SLICE_X39Y275
driverPin=> chip/tile1/l15/l15/wmc/write_index_f_reg[2]_rep/Q locDriver=> SLICE_X41Y267
delay=> 613
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[101][11]/CE locDriven=> SLICE_X44Y259
driverPin=> chip/tile1/l15/l15/wmc/regfile[101][11]_i_1__0/O locDriver=> SLICE_X44Y259
delay=> 170
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[103][1]/CE locDriven=> SLICE_X42Y275
driverPin=> chip/tile1/l15/l15/wmc/regfile[103][10]_i_1__0/O locDriver=> SLICE_X42Y275
delay=> 138
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[105][2]/CE locDriven=> SLICE_X45Y260
driverPin=> chip/tile1/l15/l15/wmc/regfile[105][11]_i_1__0/O locDriver=> SLICE_X44Y260
delay=> 225
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[107][3]/CE locDriven=> SLICE_X44Y276
driverPin=> chip/tile1/l15/l15/wmc/regfile[107][10]_i_1__0/O locDriver=> SLICE_X44Y275
delay=> 212
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[109][4]/CE locDriven=> SLICE_X43Y276
driverPin=> chip/tile1/l15/l15/wmc/regfile[109][10]_i_1__0/O locDriver=> SLICE_X43Y275
delay=> 351
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[110][5]/CE locDriven=> SLICE_X44Y260
driverPin=> chip/tile1/l15/l15/wmc/regfile[110][11]_i_1__0/O locDriver=> SLICE_X44Y260
delay=> 550
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[112][6]/CE locDriven=> SLICE_X42Y267
driverPin=> chip/tile1/l15/l15/wmc/regfile[112][10]_i_1__0/O locDriver=> SLICE_X44Y267
delay=> 238
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[114][7]/CE locDriven=> SLICE_X42Y268
driverPin=> chip/tile1/l15/l15/wmc/regfile[114][10]_i_1__0/O locDriver=> SLICE_X44Y267
delay=> 572
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[116][8]/CE locDriven=> SLICE_X43Y262
driverPin=> chip/tile1/l15/l15/wmc/regfile[116][11]_i_1__0/O locDriver=> SLICE_X43Y262
delay=> 170
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[118][9]/CE locDriven=> SLICE_X44Y269
driverPin=> chip/tile1/l15/l15/wmc/regfile[118][10]_i_1__0/O locDriver=> SLICE_X42Y272
delay=> 540
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[120][0]/CE locDriven=> SLICE_X39Y267
driverPin=> chip/tile1/l15/l15/wmc/regfile[120][10]_i_1__0/O locDriver=> SLICE_X44Y266
delay=> 310
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[122][10]/CE locDriven=> SLICE_X44Y268
driverPin=> chip/tile1/l15/l15/wmc/regfile[122][10]_i_1__0/O locDriver=> SLICE_X42Y272
delay=> 301
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[124][11]/CE locDriven=> SLICE_X40Y261
driverPin=> chip/tile1/l15/l15/wmc/regfile[124][11]_i_1__0/O locDriver=> SLICE_X40Y261
delay=> 157
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[126][1]/CE locDriven=> SLICE_X41Y267
driverPin=> chip/tile1/l15/l15/wmc/regfile[126][10]_i_1__0/O locDriver=> SLICE_X42Y268
delay=> 588
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[12][2]/CE locDriven=> SLICE_X47Y261
driverPin=> chip/tile1/l15/l15/wmc/regfile[12][11]_i_1__0/O locDriver=> SLICE_X46Y259
delay=> 230
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[14][3]/CE locDriven=> SLICE_X38Y269
driverPin=> chip/tile1/l15/l15/wmc/regfile[14][10]_i_1__0/O locDriver=> SLICE_X40Y271
delay=> 476
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[16][4]/CE locDriven=> SLICE_X45Y269
driverPin=> chip/tile1/l15/l15/wmc/regfile[16][10]_i_1__0/O locDriver=> SLICE_X45Y269
delay=> 174
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[18][5]/CE locDriven=> SLICE_X46Y264
driverPin=> chip/tile1/l15/l15/wmc/regfile[18][11]_i_1__0/O locDriver=> SLICE_X46Y264
delay=> 476
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[1][6]/CE locDriven=> SLICE_X40Y269
driverPin=> chip/tile1/l15/l15/wmc/regfile[1][10]_i_1__0/O locDriver=> SLICE_X40Y269
delay=> 146
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[21][7]/CE locDriven=> SLICE_X46Y270
driverPin=> chip/tile1/l15/l15/wmc/regfile[21][10]_i_1__0/O locDriver=> SLICE_X46Y270
delay=> 425
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[23][8]/CE locDriven=> SLICE_X50Y265
driverPin=> chip/tile1/l15/l15/wmc/regfile[23][11]_i_1__0/O locDriver=> SLICE_X45Y264
delay=> 521
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[25][9]/CE locDriven=> SLICE_X49Y274
driverPin=> chip/tile1/l15/l15/wmc/regfile[25][10]_i_1__0/O locDriver=> SLICE_X46Y270
delay=> 296
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[28][0]/CE locDriven=> SLICE_X44Y270
driverPin=> chip/tile1/l15/l15/wmc/regfile[28][10]_i_1__0/O locDriver=> SLICE_X46Y269
delay=> 307
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[2][10]/CE locDriven=> SLICE_X42Y270
driverPin=> chip/tile1/l15/l15/wmc/regfile[2][10]_i_1__0/O locDriver=> SLICE_X42Y270
delay=> 173
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[31][11]/CE locDriven=> SLICE_X46Y266
driverPin=> chip/tile1/l15/l15/wmc/regfile[31][11]_i_1__0/O locDriver=> SLICE_X46Y266
delay=> 326
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[33][1]/CE locDriven=> SLICE_X44Y270
driverPin=> chip/tile1/l15/l15/wmc/regfile[33][10]_i_1__0/O locDriver=> SLICE_X44Y271
delay=> 736
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[35][2]/CE locDriven=> SLICE_X48Y263
driverPin=> chip/tile1/l15/l15/wmc/regfile[35][11]_i_1__0/O locDriver=> SLICE_X48Y263
delay=> 134
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[37][3]/CE locDriven=> SLICE_X46Y272
driverPin=> chip/tile1/l15/l15/wmc/regfile[37][10]_i_1__0/O locDriver=> SLICE_X45Y272
delay=> 405
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[39][4]/CE locDriven=> SLICE_X42Y271
driverPin=> chip/tile1/l15/l15/wmc/regfile[39][10]_i_1__0/O locDriver=> SLICE_X45Y273
delay=> 381
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[40][5]/CE locDriven=> SLICE_X48Y263
driverPin=> chip/tile1/l15/l15/wmc/regfile[40][11]_i_1__0/O locDriver=> SLICE_X47Y263
delay=> 182
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[42][6]/CE locDriven=> SLICE_X42Y270
driverPin=> chip/tile1/l15/l15/wmc/regfile[42][10]_i_1__0/O locDriver=> SLICE_X45Y271
delay=> 251
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[44][7]/CE locDriven=> SLICE_X45Y271
driverPin=> chip/tile1/l15/l15/wmc/regfile[44][10]_i_1__0/O locDriver=> SLICE_X45Y271
delay=> 170
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[46][8]/CE locDriven=> SLICE_X38Y264
driverPin=> chip/tile1/l15/l15/wmc/regfile[46][11]_i_1__0/O locDriver=> SLICE_X38Y264
delay=> 165
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[48][9]/CE locDriven=> SLICE_X47Y269
driverPin=> chip/tile1/l15/l15/wmc/regfile[48][10]_i_1__0/O locDriver=> SLICE_X45Y267
delay=> 254
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[50][0]/CE locDriven=> SLICE_X49Y268
driverPin=> chip/tile1/l15/l15/wmc/regfile[50][10]_i_1__0/O locDriver=> SLICE_X45Y267
delay=> 586
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[52][10]/CE locDriven=> SLICE_X47Y269
driverPin=> chip/tile1/l15/l15/wmc/regfile[52][10]_i_1__0/O locDriver=> SLICE_X48Y267
delay=> 306
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[54][11]/CE locDriven=> SLICE_X48Y265
driverPin=> chip/tile1/l15/l15/wmc/regfile[54][11]_i_1__0/O locDriver=> SLICE_X46Y265
delay=> 243
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[56][1]/CE locDriven=> SLICE_X46Y267
driverPin=> chip/tile1/l15/l15/wmc/regfile[56][10]_i_1__0/O locDriver=> SLICE_X46Y266
delay=> 275
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[58][2]/CE locDriven=> SLICE_X48Y265
driverPin=> chip/tile1/l15/l15/wmc/regfile[58][11]_i_1__0/O locDriver=> SLICE_X45Y266
delay=> 356
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[5][3]/CE locDriven=> SLICE_X37Y271
driverPin=> chip/tile1/l15/l15/wmc/regfile[5][10]_i_1__0/O locDriver=> SLICE_X42Y269
delay=> 346
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[61][4]/CE locDriven=> SLICE_X45Y267
driverPin=> chip/tile1/l15/l15/wmc/regfile[61][10]_i_1__0/O locDriver=> SLICE_X46Y266
delay=> 185
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[63][5]/CE locDriven=> SLICE_X49Y266
driverPin=> chip/tile1/l15/l15/wmc/regfile[63][11]_i_1__0/O locDriver=> SLICE_X46Y266
delay=> 270
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[65][6]/CE locDriven=> SLICE_X40Y275
driverPin=> chip/tile1/l15/l15/wmc/regfile[65][10]_i_1__0/O locDriver=> SLICE_X43Y273
delay=> 345
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[67][7]/CE locDriven=> SLICE_X37Y276
driverPin=> chip/tile1/l15/l15/wmc/regfile[67][10]_i_1__0/O locDriver=> SLICE_X43Y272
delay=> 546
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[69][8]/CE locDriven=> SLICE_X45Y265
driverPin=> chip/tile1/l15/l15/wmc/regfile[69][11]_i_1__0/O locDriver=> SLICE_X45Y265
delay=> 316
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[70][9]/CE locDriven=> SLICE_X38Y274
driverPin=> chip/tile1/l15/l15/wmc/regfile[70][10]_i_1__0/O locDriver=> SLICE_X39Y277
delay=> 285
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[73][0]/CE locDriven=> SLICE_X39Y274
driverPin=> chip/tile1/l15/l15/wmc/regfile[73][10]_i_1__0/O locDriver=> SLICE_X40Y273
delay=> 217
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[75][10]/CE locDriven=> SLICE_X40Y276
driverPin=> chip/tile1/l15/l15/wmc/regfile[75][10]_i_1__0/O locDriver=> SLICE_X39Y277
delay=> 216
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[77][11]/CE locDriven=> SLICE_X44Y266
driverPin=> chip/tile1/l15/l15/wmc/regfile[77][11]_i_1__0/O locDriver=> SLICE_X42Y266
delay=> 432
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[79][1]/CE locDriven=> SLICE_X39Y274
driverPin=> chip/tile1/l15/l15/wmc/regfile[79][10]_i_1__0/O locDriver=> SLICE_X39Y274
delay=> 141
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[80][2]/CE locDriven=> SLICE_X42Y263
driverPin=> chip/tile1/l15/l15/wmc/regfile[80][11]_i_1__0/O locDriver=> SLICE_X43Y262
delay=> 578
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[82][3]/CE locDriven=> SLICE_X37Y274
driverPin=> chip/tile1/l15/l15/wmc/regfile[82][10]_i_1__0/O locDriver=> SLICE_X43Y272
delay=> 557
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[84][4]/CE locDriven=> SLICE_X40Y272
driverPin=> chip/tile1/l15/l15/wmc/regfile[84][10]_i_1__0/O locDriver=> SLICE_X42Y271
delay=> 466
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[86][5]/CE locDriven=> SLICE_X44Y263
driverPin=> chip/tile1/l15/l15/wmc/regfile[86][11]_i_1__0/O locDriver=> SLICE_X43Y262
delay=> 189
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[88][6]/CE locDriven=> SLICE_X42Y273
driverPin=> chip/tile1/l15/l15/wmc/regfile[88][10]_i_1__0/O locDriver=> SLICE_X42Y271
delay=> 284
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[8][7]/CE locDriven=> SLICE_X40Y271
driverPin=> chip/tile1/l15/l15/wmc/regfile[8][10]_i_1__0/O locDriver=> SLICE_X42Y270
delay=> 624
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[91][8]/CE locDriven=> SLICE_X41Y263
driverPin=> chip/tile1/l15/l15/wmc/regfile[91][11]_i_1__0/O locDriver=> SLICE_X39Y264
delay=> 281
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[93][9]/CE locDriven=> SLICE_X42Y274
driverPin=> chip/tile1/l15/l15/wmc/regfile[93][10]_i_1__0/O locDriver=> SLICE_X40Y272
delay=> 208
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[96][0]/CE locDriven=> SLICE_X43Y274
driverPin=> chip/tile1/l15/l15/wmc/regfile[96][10]_i_1__0/O locDriver=> SLICE_X43Y274
delay=> 372
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[98][10]/CE locDriven=> SLICE_X46Y273
driverPin=> chip/tile1/l15/l15/wmc/regfile[98][10]_i_1__0/O locDriver=> SLICE_X44Y272
delay=> 283
pinDriven=> chip/tile1/l15/l15/wmc/regfile_reg[9][11]/CE locDriven=> SLICE_X48Y262
driverPin=> chip/tile1/l15/l15/wmc/regfile[9][11]_i_1__0/O locDriver=> SLICE_X48Y262
delay=> 176
pinDriven=> chip/tile1/l15/l15/wmc/write_index_f_reg[0]/CE locDriven=> SLICE_X40Y264
driverPin=> chip/tile1/l15/l15/pipeline/write_index_f[6]_i_1__2/O locDriver=> SLICE_X40Y263
delay=> 420
pinDriven=> chip/tile1/l2/config_regs/buf_mem_f[15][0]_i_12__0/I1 locDriven=> SLICE_X103Y272
driverPin=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[0]/Q locDriver=> SLICE_X101Y270
delay=> 456
pinDriven=> chip/tile1/l2/config_regs/buf_mem_f[15][19]_i_14__0/I1 locDriven=> SLICE_X104Y272
driverPin=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[19]/Q locDriver=> SLICE_X101Y272
delay=> 157
pinDriven=> chip/tile1/l2/config_regs/buf_mem_f[15][28]_i_13__0/I1 locDriven=> SLICE_X103Y274
driverPin=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[28]/Q locDriver=> SLICE_X101Y273
delay=> 149
pinDriven=> chip/tile1/l2/config_regs/buf_mem_f[15][37]_i_18__0/I1 locDriven=> SLICE_X99Y274
driverPin=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[37]/Q locDriver=> SLICE_X101Y274
delay=> 156
pinDriven=> chip/tile1/l2/config_regs/buf_mem_f[15][46]_i_18__0/I1 locDriven=> SLICE_X100Y275
driverPin=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[46]/Q locDriver=> SLICE_X101Y275
delay=> 273
pinDriven=> chip/tile1/l2/config_regs/buf_mem_f[15][55]_i_20__0/I1 locDriven=> SLICE_X100Y276
driverPin=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[55]/Q locDriver=> SLICE_X101Y276
delay=> 202
pinDriven=> chip/tile1/l2/config_regs/buf_mem_f[15][6]_i_14__0/I1 locDriven=> SLICE_X103Y271
driverPin=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[6]/Q locDriver=> SLICE_X101Y270
delay=> 167
pinDriven=> chip/tile1/l2/config_regs/coreid_reg_f_reg[24]/CE locDriven=> SLICE_X98Y272
driverPin=> chip/tile1/l2/pipe1/buf_in/coreid_reg_f[33]_i_1__0/O locDriver=> SLICE_X98Y271
delay=> 243
pinDriven=> chip/tile1/l2/config_regs/coreid_reg_f_reg[47]/CE locDriven=> SLICE_X100Y275
driverPin=> chip/tile1/l2/pipe1/buf_in/coreid_reg_f[33]_i_1__0/O locDriver=> SLICE_X98Y271
delay=> 364
pinDriven=> chip/tile1/l2/config_regs/ctrl_reg_f_reg[11]/CE locDriven=> SLICE_X100Y271
driverPin=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[63]_i_1__0/O locDriver=> SLICE_X100Y274
delay=> 277
pinDriven=> chip/tile1/l2/config_regs/ctrl_reg_f_reg[34]/CE locDriven=> SLICE_X104Y273
driverPin=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[63]_i_1__0/O locDriver=> SLICE_X100Y274
delay=> 312
pinDriven=> chip/tile1/l2/config_regs/ctrl_reg_f_reg[57]/CE locDriven=> SLICE_X102Y279
driverPin=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[63]_i_1__0/O locDriver=> SLICE_X100Y274
delay=> 320
pinDriven=> chip/tile1/l2/config_regs/error_status_reg_f_reg[21]/CE locDriven=> SLICE_X101Y269
driverPin=> chip/tile1/l2/pipe1/buf_in/error_status_reg_f[54]_i_1__0/O locDriver=> SLICE_X103Y272
delay=> 296
pinDriven=> chip/tile1/l2/config_regs/error_status_reg_f_reg[44]/CE locDriven=> SLICE_X100Y273
driverPin=> chip/tile1/l2/pipe1/buf_in/error_status_reg_f[54]_i_1__0/O locDriver=> SLICE_X103Y272
delay=> 260
pinDriven=> chip/tile1/l2/config_regs/error_status_reg_f_reg[9]/CE locDriven=> SLICE_X101Y269
driverPin=> chip/tile1/l2/pipe1/buf_in/error_status_reg_f[54]_i_1__0/O locDriver=> SLICE_X103Y272
delay=> 294
pinDriven=> chip/tile1/l2/config_regs/l2_access_counter_reg_f[32]_i_8__0/I1 locDriven=> SLICE_X102Y274
driverPin=> chip/tile1/l2/config_regs/l2_access_counter_inc_en_f_reg/Q locDriver=> SLICE_X103Y270
delay=> 757
pinDriven=> chip/tile1/l2/config_regs/l2_access_counter_reg_f[8]_i_9__0/I2 locDriven=> SLICE_X102Y271
driverPin=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[8]_i_1__0/O locDriver=> SLICE_X94Y268
delay=> 506
pinDriven=> chip/tile1/l2/config_regs/l2_access_counter_reg_f_reg[23]/R locDriven=> SLICE_X102Y272
driverPin=> chip/tile1/l2/config_regs/l2_access_counter_reg_f[0]_i_1__0/O locDriver=> SLICE_X98Y272
delay=> 208
pinDriven=> chip/tile1/l2/config_regs/l2_access_counter_reg_f_reg[38]/R locDriven=> SLICE_X102Y274
driverPin=> chip/tile1/l2/config_regs/l2_access_counter_reg_f[0]_i_1__0/O locDriver=> SLICE_X98Y272
delay=> 441
pinDriven=> chip/tile1/l2/config_regs/l2_access_counter_reg_f_reg[52]/R locDriven=> SLICE_X102Y276
driverPin=> chip/tile1/l2/config_regs/l2_access_counter_reg_f[0]_i_1__0/O locDriver=> SLICE_X98Y272
delay=> 400
pinDriven=> chip/tile1/l2/config_regs/l2_access_counter_reg_f_reg[9]/R locDriven=> SLICE_X102Y271
driverPin=> chip/tile1/l2/config_regs/l2_access_counter_reg_f[0]_i_1__0/O locDriver=> SLICE_X98Y272
delay=> 324
pinDriven=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f[32]_i_9__0/I0 locDriven=> SLICE_X101Y274
driverPin=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[32]/Q locDriver=> SLICE_X101Y274
delay=> 45
pinDriven=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[0]/CE locDriven=> SLICE_X101Y270
driverPin=> chip/tile1/l2/pipe1/buf_in/l2_miss_counter_reg_f[0]_i_2__0/O locDriver=> SLICE_X100Y273
delay=> 335
pinDriven=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[24]/CE locDriven=> SLICE_X101Y273
driverPin=> chip/tile1/l2/pipe1/buf_in/l2_miss_counter_reg_f[0]_i_2__0/O locDriver=> SLICE_X100Y273
delay=> 241
pinDriven=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[39]/CE locDriven=> SLICE_X101Y274
driverPin=> chip/tile1/l2/pipe1/buf_in/l2_miss_counter_reg_f[0]_i_2__0/O locDriver=> SLICE_X100Y273
delay=> 330
pinDriven=> chip/tile1/l2/config_regs/l2_miss_counter_reg_f_reg[53]/CE locDriven=> SLICE_X101Y276
driverPin=> chip/tile1/l2/pipe1/buf_in/l2_miss_counter_reg_f[0]_i_2__0/O locDriver=> SLICE_X100Y273
delay=> 333
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/A_r_reg[0]/CE locDriven=> SLICE_X102Y285
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[117]/CE locDriven=> SLICE_X95Y294
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[13]/CE locDriven=> SLICE_X92Y294
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[32]/CE locDriven=> SLICE_X93Y293
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[55]/CE locDriven=> SLICE_X98Y294
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DIN_r_reg[78]/CE locDriven=> SLICE_X97Y297
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r[0]_i_1__0/I1 locDriven=> SLICE_X105Y294
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_3/DOUTBDOUT[0] locDriver=> RAMB36_X13Y57
delay=> 455
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r[12]_i_1__0/I2 locDriven=> SLICE_X105Y294
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X100Y280
delay=> 764
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r[30]_i_1__0/I0 locDriven=> SLICE_X102Y290
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[30]/Q locDriver=> SLICE_X104Y292
delay=> 163
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r[60]_i_1__0/I1 locDriven=> SLICE_X99Y300
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_7/DOUTBDOUT[24] locDriver=> RAMB36_X12Y63
delay=> 414
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r[90]_i_1__0/I2 locDriven=> SLICE_X105Y298
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X99Y281
delay=> 746
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[115]/CE locDriven=> SLICE_X100Y295
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X98Y272
delay=> 829
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[138]/CE locDriven=> SLICE_X99Y296
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X98Y272
delay=> 1054
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[30]/CE locDriven=> SLICE_X102Y290
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X98Y272
delay=> 379
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[53]/CE locDriven=> SLICE_X99Y301
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X98Y272
delay=> 853
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[76]/CE locDriven=> SLICE_X103Y298
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X98Y272
delay=> 1058
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/DOUT_r_reg[99]/CE locDriven=> SLICE_X105Y299
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ren_r_reg/Q locDriver=> SLICE_X98Y272
delay=> 1035
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[120]/CE locDriven=> SLICE_X98Y295
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[143]/CE locDriven=> SLICE_X98Y296
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[36]/CE locDriven=> SLICE_X96Y299
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[59]/CE locDriven=> SLICE_X101Y298
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/bram_data_in_r_reg[81]/CE locDriven=> SLICE_X101Y298
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[102]_i_1__0/I2 locDriven=> SLICE_X103Y294
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X99Y281
delay=> 415
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[120]_i_1__0/I2 locDriven=> SLICE_X100Y297
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg/Q locDriver=> SLICE_X98Y281
delay=> 430
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[139]_i_1__0/I2 locDriven=> SLICE_X101Y296
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg/Q locDriver=> SLICE_X98Y281
delay=> 318
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[27]_i_1__0/I2 locDriven=> SLICE_X102Y292
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X100Y280
delay=> 552
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[45]_i_1__0/I2 locDriven=> SLICE_X100Y299
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X99Y281
delay=> 606
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[63]_i_1__0/I2 locDriven=> SLICE_X99Y300
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X99Y281
delay=> 517
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[81]_i_1__0/I2 locDriven=> SLICE_X105Y299
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X99Y281
delay=> 746
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[9]_i_1__0/I2 locDriven=> SLICE_X103Y293
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X100Y280
delay=> 357
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_0_i_29__0/I2 locDriven=> SLICE_X102Y293
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X100Y280
delay=> 395
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_12_i_13__0/I2 locDriven=> SLICE_X99Y295
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg/Q locDriver=> SLICE_X98Y281
delay=> 572
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_12_i_31__0/I2 locDriven=> SLICE_X98Y296
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg/Q locDriver=> SLICE_X98Y281
delay=> 454
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_4_i_17__0/I2 locDriven=> SLICE_X97Y299
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X99Y281
delay=> 641
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_4_i_35__0/I2 locDriven=> SLICE_X98Y298
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X99Y281
delay=> 476
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_8_i_20__0/I2 locDriven=> SLICE_X104Y298
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X99Y281
delay=> 548
pinDriven=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/ram_reg_bram_8_i_5__0/I2 locDriven=> SLICE_X104Y299
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X99Y281
delay=> 667
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DIN_r_reg[0]/CE locDriven=> SLICE_X97Y274
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DIN_r_reg[32]/CE locDriven=> SLICE_X99Y280
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DIN_r_reg[55]/CE locDriven=> SLICE_X100Y276
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DOUT_r[23]_i_1__0/I0 locDriven=> SLICE_X99Y279
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/bram_data_in_r_reg[23]/Q locDriver=> SLICE_X98Y279
delay=> 154
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DOUT_r[53]_i_1__0/I1 locDriven=> SLICE_X104Y290
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_1/DOUTBDOUT[17] locDriver=> RAMB36_X13Y62
delay=> 434
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DOUT_r_reg[21]/CE locDriven=> SLICE_X98Y278
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ren_r_reg/Q locDriver=> SLICE_X98Y271
delay=> 666
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DOUT_r_reg[44]/CE locDriven=> SLICE_X104Y289
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ren_r_reg/Q locDriver=> SLICE_X98Y271
delay=> 727
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/DOUT_r_reg[9]/CE locDriven=> SLICE_X99Y277
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ren_r_reg/Q locDriver=> SLICE_X98Y271
delay=> 611
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/bram_data_in_r_reg[31]/CE locDriven=> SLICE_X97Y277
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/bram_data_in_r_reg[54]/CE locDriven=> SLICE_X103Y290
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[17]_i_1__0/I1 locDriven=> SLICE_X101Y279
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_0/DOUTBDOUT[17] locDriver=> RAMB36_X12Y55
delay=> 310
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[35]_i_1__0/I1 locDriven=> SLICE_X100Y280
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_0/DOUTPBDOUTP[3] locDriver=> RAMB36_X12Y55
delay=> 255
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[53]_i_1__0/I1 locDriven=> SLICE_X104Y290
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_1/DOUTBDOUT[17] locDriver=> RAMB36_X13Y62
delay=> 434
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_0_i_16__0/I1 locDriven=> SLICE_X97Y277
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_0/DOUTBDOUT[27] locDriver=> RAMB36_X12Y55
delay=> 231
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_0_i_36__0/I1 locDriven=> SLICE_X98Y276
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_0/DOUTBDOUT[7] locDriver=> RAMB36_X12Y55
delay=> 196
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_1_i_16__0/I0 locDriven=> SLICE_X103Y292
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/bram_data_in_r_reg[48]/Q locDriver=> SLICE_X103Y292
delay=> 259
pinDriven=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/ram_reg_bram_1_i_7__0/I2 locDriven=> SLICE_X103Y292
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/rw_conflict_r_reg/Q locDriver=> SLICE_X100Y277
delay=> 363
pinDriven=> chip/tile1/l2/mshr_wrap/DIN_r[50]_i_14__0/I1 locDriven=> SLICE_X99Y240
driverPin=> chip/tile1/l2/mshr_wrap/counter_mem_f_reg[2][4]/Q locDriver=> SLICE_X98Y239
delay=> 314
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f[11]_i_5__1/I5 locDriven=> SLICE_X96Y249
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[6][11]/Q locDriver=> SLICE_X96Y250
delay=> 97
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f[15]_i_2__0/I3 locDriven=> SLICE_X97Y255
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[5][15]/Q locDriver=> SLICE_X96Y255
delay=> 96
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f[19]_i_3__2/I1 locDriven=> SLICE_X94Y255
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[2][19]/Q locDriver=> SLICE_X94Y255
delay=> 54
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f[23]_i_3__2/I5 locDriven=> SLICE_X92Y255
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[0][23]/Q locDriver=> SLICE_X93Y254
delay=> 228
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f[27]_i_2__0/I3 locDriven=> SLICE_X93Y255
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[5][27]/Q locDriver=> SLICE_X94Y255
delay=> 156
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f[30]_i_6__0/I4 locDriven=> SLICE_X95Y250
driverPin=> chip/tile1/l2/mshr_wrap/addr_S2_f[30]_i_7__0/O locDriver=> SLICE_X95Y250
delay=> 74
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f[34]_i_3__0/I5 locDriven=> SLICE_X95Y255
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[0][34]/Q locDriver=> SLICE_X94Y253
delay=> 183
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f[37]_i_2__2/I2 locDriven=> SLICE_X95Y255
driverPin=> chip/tile1/l2/pipe2/buf_in/mshrid_S2_f[1]_i_1__2/O locDriver=> SLICE_X91Y255
delay=> 379
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f[6]_i_3__1/I2 locDriven=> SLICE_X97Y249
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[7][6]/Q locDriver=> SLICE_X97Y249
delay=> 52
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f[9]_i_5__2/I0 locDriven=> SLICE_X95Y251
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[7][9]/Q locDriver=> SLICE_X97Y250
delay=> 150
pinDriven=> chip/tile1/l2/mshr_wrap/addr_S2_f_reg[7]_i_2__1/I1 locDriven=> SLICE_X97Y251
driverPin=> chip/tile1/l2/mshr_wrap/addr_S2_f[7]_i_5__1/O locDriver=> SLICE_X97Y251
delay=> 0
pinDriven=> chip/tile1/l2/mshr_wrap/counter_mem_f[1][1]_i_1__0/I2 locDriven=> SLICE_X96Y240
driverPin=> chip/tile1/l2/mshr_wrap/counter_mem_f[6][5]_i_3__0/O locDriver=> SLICE_X98Y237
delay=> 463
pinDriven=> chip/tile1/l2/mshr_wrap/counter_mem_f[3][4]_i_1__0/I5 locDriven=> SLICE_X97Y239
driverPin=> chip/tile1/l2/pipe2/dpath/data_mem_f[3][121]_i_1__0/O locDriver=> SLICE_X95Y238
delay=> 163
pinDriven=> chip/tile1/l2/mshr_wrap/counter_mem_f[6][1]_i_1__0/I4 locDriven=> SLICE_X97Y241
driverPin=> chip/tile1/l2/mshr_wrap/counter_mem_f_reg[6][1]_i_2__0/O locDriver=> SLICE_X98Y241
delay=> 189
pinDriven=> chip/tile1/l2/mshr_wrap/counter_mem_f[6][5]_i_5__0_rewire/I1 locDriven=> SLICE_X98Y245
driverPin=> chip/tile1/l2/mshr_wrap/msg_from_mshr_S2_f_i_1__1/O locDriver=> SLICE_X100Y244
delay=> 430
pinDriven=> chip/tile1/l2/mshr_wrap/counter_mem_f_reg[1][2]/D locDriven=> SLICE_X97Y240
driverPin=> chip/tile1/l2/mshr_wrap/counter_mem_f[1][2]_i_1__0/O locDriver=> SLICE_X97Y240
delay=> 20
pinDriven=> chip/tile1/l2/mshr_wrap/counter_mem_f_reg[5][3]/D locDriven=> SLICE_X97Y239
driverPin=> chip/tile1/l2/mshr_wrap/counter_mem_f[5][3]_i_1__0/O locDriver=> SLICE_X97Y239
delay=> 20
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][11]_i_4__0/I0 locDriven=> SLICE_X97Y250
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[7][11]/Q locDriver=> SLICE_X97Y250
delay=> 48
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][17]_i_4__0/I4 locDriven=> SLICE_X91Y253
driverPin=> chip/tile1/l2/pipe2/dpath/data_mem_f[6][121]_i_5__0/O locDriver=> SLICE_X98Y252
delay=> 384
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][25]_i_3__0/I2 locDriven=> SLICE_X94Y252
driverPin=> chip/tile1/l2/pipe2/dpath/data_mem_f[6][121]_i_4__0/O locDriver=> SLICE_X98Y252
delay=> 512
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][32]_i_4__0/I0 locDriven=> SLICE_X97Y254
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[7][32]/Q locDriver=> SLICE_X97Y254
delay=> 50
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][3]_i_4__0/I4 locDriven=> SLICE_X97Y245
driverPin=> chip/tile1/l2/pipe2/dpath/data_mem_f[6][121]_i_5__0/O locDriver=> SLICE_X98Y252
delay=> 435
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][48]_i_3__0/I2 locDriven=> SLICE_X92Y242
driverPin=> chip/tile1/l2/pipe2/dpath/data_mem_f[6][121]_i_4__0/O locDriver=> SLICE_X98Y252
delay=> 1560
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][55]_i_3__0/I0 locDriven=> SLICE_X100Y241
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[3][55]/Q locDriver=> SLICE_X97Y242
delay=> 266
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][62]_i_4__0/I4 locDriven=> SLICE_X98Y250
driverPin=> chip/tile1/l2/pipe2/dpath/data_mem_f[6][121]_i_5__0/O locDriver=> SLICE_X98Y252
delay=> 218
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][70]_i_3__0/I2 locDriven=> SLICE_X90Y241
driverPin=> chip/tile1/l2/pipe2/dpath/data_mem_f[6][121]_i_4__0/O locDriver=> SLICE_X98Y252
delay=> 1303
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][78]_i_4__0/I0 locDriven=> SLICE_X92Y249
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[7][78]/Q locDriver=> SLICE_X93Y249
delay=> 198
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][85]_i_4__0/I4 locDriven=> SLICE_X94Y247
driverPin=> chip/tile1/l2/pipe2/dpath/data_mem_f[6][121]_i_5__0/O locDriver=> SLICE_X98Y252
delay=> 602
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f[6][9]_i_3__0/I2 locDriven=> SLICE_X97Y250
driverPin=> chip/tile1/l2/pipe2/dpath/data_mem_f[6][121]_i_4__0/O locDriver=> SLICE_X98Y252
delay=> 234
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[0][28]/D locDriven=> SLICE_X92Y255
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][28]_i_1__0/O locDriver=> SLICE_X89Y254
delay=> 356
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[0][50]/D locDriven=> SLICE_X96Y248
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][50]_i_1__0/O locDriver=> SLICE_X96Y248
delay=> 378
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[0][73]/D locDriven=> SLICE_X92Y241
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][73]_i_1__0/O locDriver=> SLICE_X94Y240
delay=> 267
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[1][11]/D locDriven=> SLICE_X97Y250
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][11]_i_1__0/O locDriver=> SLICE_X100Y250
delay=> 345
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[1][32]/D locDriven=> SLICE_X95Y255
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][32]_i_1__0/O locDriver=> SLICE_X101Y255
delay=> 388
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[1][55]/D locDriven=> SLICE_X102Y243
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][55]_i_1__0/O locDriver=> SLICE_X102Y243
delay=> 175
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[1][78]/D locDriven=> SLICE_X92Y249
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][78]_i_1__0/O locDriver=> SLICE_X93Y247
delay=> 206
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[2][14]/D locDriven=> SLICE_X96Y253
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][14]_i_1__0/O locDriver=> SLICE_X97Y252
delay=> 287
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[2][37]/D locDriven=> SLICE_X94Y255
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][37]_i_1__0/O locDriver=> SLICE_X97Y256
delay=> 289
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[2][5]/D locDriven=> SLICE_X96Y244
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][5]_i_1__0/O locDriver=> SLICE_X97Y244
delay=> 204
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[2][82]/D locDriven=> SLICE_X94Y242
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][82]_i_1__0/O locDriver=> SLICE_X94Y242
delay=> 252
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[3][19]/D locDriven=> SLICE_X93Y255
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][19]_i_1__0/O locDriver=> SLICE_X94Y255
delay=> 491
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[3][41]/D locDriven=> SLICE_X97Y252
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][41]_i_1__0/O locDriver=> SLICE_X100Y252
delay=> 305
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[3][64]/D locDriven=> SLICE_X93Y248
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][64]_i_1__0/O locDriver=> SLICE_X93Y248
delay=> 275
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[3][87]/D locDriven=> SLICE_X94Y243
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][87]_i_1__0/O locDriver=> SLICE_X95Y244
delay=> 289
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[4][23]/D locDriven=> SLICE_X90Y255
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][23]_i_1__0/O locDriver=> SLICE_X94Y254
delay=> 286
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[4][46]/D locDriven=> SLICE_X94Y247
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][46]_i_1__0/O locDriver=> SLICE_X94Y247
delay=> 311
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[4][69]/D locDriven=> SLICE_X94Y240
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][69]_i_1__0/O locDriver=> SLICE_X95Y240
delay=> 264
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[4][91]/D locDriven=> SLICE_X89Y247
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][91]_i_1__0/O locDriver=> SLICE_X93Y248
delay=> 236
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[5][28]/D locDriven=> SLICE_X92Y254
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][28]_i_1__0/O locDriver=> SLICE_X89Y254
delay=> 249
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[5][50]/D locDriven=> SLICE_X96Y247
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][50]_i_1__0/O locDriver=> SLICE_X96Y248
delay=> 161
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[5][73]/D locDriven=> SLICE_X93Y242
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][73]_i_1__0/O locDriver=> SLICE_X94Y240
delay=> 246
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[6][10]/R locDriven=> SLICE_X99Y251
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1068
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[6][22]/CE locDriven=> SLICE_X93Y255
driverPin=> chip/tile1/l2/pipe2/dpath/data_mem_f[6][121]_i_1__0/O locDriver=> SLICE_X92Y241
delay=> 655
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[6][35]/R locDriven=> SLICE_X91Y254
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1054
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[6][48]_i_2__0/I1 locDriven=> SLICE_X92Y242
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f[6][48]_i_4__0/O locDriver=> SLICE_X92Y242
delay=> 0
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[6][64]/R locDriven=> SLICE_X92Y247
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1063
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[6][77]_i_2__0/I1 locDriven=> SLICE_X94Y253
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f[6][77]_i_4__0/O locDriver=> SLICE_X94Y253
delay=> 0
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[6][90]/C locDriven=> SLICE_X96Y247
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1736
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[7][24]/C locDriven=> SLICE_X100Y252
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1767
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[7][47]/C locDriven=> SLICE_X94Y240
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1748
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[7][6]/C locDriven=> SLICE_X97Y249
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1751
pinDriven=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[7][92]/C locDriven=> SLICE_X95Y247
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1749
pinDriven=> chip/tile1/l2/mshr_wrap/header_rd_ptr_f[2]_i_45__0/I1 locDriven=> SLICE_X100Y247
driverPin=> chip/tile1/l2/mshr_wrap/state_mem_f_reg[0][1]/Q locDriver=> SLICE_X100Y243
delay=> 272
pinDriven=> chip/tile1/l2/mshr_wrap/msg_from_mshr_S2_f_i_3__2/I4 locDriven=> SLICE_X97Y251
driverPin=> chip/tile1/l2/mshr_wrap/msg_from_mshr_S2_f_i_7__0/O locDriver=> SLICE_X98Y249
delay=> 192
pinDriven=> chip/tile1/l2/mshr_wrap/msg_type_S2_f[5]_i_8__0/I5 locDriven=> SLICE_X95Y241
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[2][59]/Q locDriver=> SLICE_X99Y240
delay=> 290
pinDriven=> chip/tile1/l2/mshr_wrap/mshr_empty_index_buf_S4_f[2]_i_5__0/I1 locDriven=> SLICE_X96Y243
driverPin=> chip/tile1/l2/mshr_wrap/state_mem_f_reg[1][0]/Q locDriver=> SLICE_X100Y243
delay=> 214
pinDriven=> chip/tile1/l2/mshr_wrap/mshrid_S2_f[4]_i_6__0/I3 locDriven=> SLICE_X94Y247
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[7][46]/Q locDriver=> SLICE_X93Y247
delay=> 114
pinDriven=> chip/tile1/l2/mshr_wrap/special_addr_type_S2_f_i_14__0/I1 locDriven=> SLICE_X94Y253
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[4][34]/Q locDriver=> SLICE_X94Y254
delay=> 590
pinDriven=> chip/tile1/l2/mshr_wrap/src_chipid_S2_f[1]_i_6__0/I5 locDriven=> SLICE_X93Y248
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[6][64]/Q locDriver=> SLICE_X92Y247
delay=> 336
pinDriven=> chip/tile1/l2/mshr_wrap/src_chipid_S2_f[9]_i_5__0/I4 locDriven=> SLICE_X93Y244
driverPin=> chip/tile1/l2/mshr_wrap/state_mem_f[5][1]_i_6__0/O locDriver=> SLICE_X96Y248
delay=> 360
pinDriven=> chip/tile1/l2/mshr_wrap/src_x_S2_f[4]_i_5__0/I5 locDriven=> SLICE_X95Y245
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[6][81]/Q locDriver=> SLICE_X95Y245
delay=> 339
pinDriven=> chip/tile1/l2/mshr_wrap/src_y_S2_f[2]_i_5__0/I2 locDriven=> SLICE_X94Y243
driverPin=> chip/tile1/l2/mshr_wrap/recycled_S2_f_i_3__0/O locDriver=> SLICE_X97Y244
delay=> 292
pinDriven=> chip/tile1/l2/mshr_wrap/state_mem_f[0][0]_i_2__0/I3 locDriven=> SLICE_X100Y243
driverPin=> chip/tile1/l2/mshr_wrap/state_mem_f[6][1]_i_10__0/O locDriver=> SLICE_X99Y243
delay=> 130
pinDriven=> chip/tile1/l2/mshr_wrap/state_mem_f[2][1]_i_7__0/I3 locDriven=> SLICE_X96Y241
driverPin=> chip/tile1/l2/mshr_wrap/state_mem_f_reg[2][0]/Q locDriver=> SLICE_X99Y243
delay=> 477
pinDriven=> chip/tile1/l2/mshr_wrap/state_mem_f[5][1]_i_1__0/I5 locDriven=> SLICE_X98Y244
driverPin=> chip/tile1/l2/mshr_wrap/state_mem_f[5][1]_i_5__0/O locDriver=> SLICE_X96Y240
delay=> 296
pinDriven=> chip/tile1/l2/mshr_wrap/state_mem_f[6][1]_i_35__0/I2 locDriven=> SLICE_X99Y243
driverPin=> chip/tile1/l2/pipe1/buf_in/state_mem_f[6][1]_i_14__0/O locDriver=> SLICE_X97Y247
delay=> 478
pinDriven=> chip/tile1/l2/mshr_wrap/state_mem_f_reg[2][1]/D locDriven=> SLICE_X99Y243
driverPin=> chip/tile1/l2/pipe2/ctrl/state_mem_f[2][1]_i_2__0/O locDriver=> SLICE_X99Y243
delay=> 253
pinDriven=> chip/tile1/l2/mshr_wrap/wbg_counter_f[2]_i_12__0/I2 locDriven=> SLICE_X98Y243
driverPin=> chip/tile1/l2/pipe1/buf_in/state_mem_f[6][1]_i_14__0/O locDriver=> SLICE_X97Y247
delay=> 319
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r[105]_i_1__2/I1 locDriven=> SLICE_X92Y293
driverPin=> chip/tile1/l2/pipe1/ctrl/special_addr_type_S2_f_reg_rep/Q locDriver=> SLICE_X97Y283
delay=> 719
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r[116]_i_23__0/I1 locDriven=> SLICE_X94Y285
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_mask_in_S21__2/Q locDriver=> SLICE_X97Y273
delay=> 769
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r[121]_i_29__0/I2 locDriven=> SLICE_X96Y279
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[127]_i_89__0/O locDriver=> SLICE_X96Y277
delay=> 109
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r[125]_i_27__0/I2 locDriven=> SLICE_X96Y282
driverPin=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[5]_i_1__0/O locDriver=> SLICE_X93Y268
delay=> 477
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r[135]_i_77__0/I1 locDriven=> SLICE_X95Y274
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_19__0/O locDriver=> SLICE_X94Y277
delay=> 232
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r[21]_i_1__7/I1 locDriven=> SLICE_X94Y294
driverPin=> chip/tile1/l2/pipe1/ctrl/special_addr_type_S2_f_reg/Q locDriver=> SLICE_X97Y283
delay=> 578
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r[35]_i_2__5/I1 locDriven=> SLICE_X100Y282
driverPin=> chip/tile1/l2/pipe1/ctrl/special_addr_type_S2_f_reg_rep__1/Q locDriver=> SLICE_X95Y271
delay=> 603
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r[4]_i_1__8/I4 locDriven=> SLICE_X97Y296
driverPin=> chip/tile1/l2/pipe2/ctrl/valid_S2_f_reg/Q locDriver=> SLICE_X101Y255
delay=> 2184
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r[70]_i_1__2/I4 locDriven=> SLICE_X93Y298
driverPin=> chip/tile1/l2/pipe2/ctrl/valid_S2_f_reg/Q locDriver=> SLICE_X101Y255
delay=> 2278
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r[89]_i_1__4/I2 locDriven=> SLICE_X94Y295
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[89]_i_2__2/O locDriver=> SLICE_X96Y294
delay=> 205
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r_reg[127]_i_64__0/CI_TOP locDriven=> SLICE_X95Y279
driverPin=> chip/tile1/l2/pipe1/buf_in/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/buf_in/DIN_r_reg[135]_i_72__0/S[6] locDriven=> SLICE_X95Y274
driverPin=> chip/tile1/l2/pipe1/buf_in/DIN_r[135]_i_75__0/O locDriver=> SLICE_X95Y274
delay=> 1
pinDriven=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[17]_i_1__1/I2 locDriven=> SLICE_X92Y253
driverPin=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[17]_i_3__1/O locDriver=> SLICE_X90Y252
delay=> 458
pinDriven=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[23]_i_1__1/I0 locDriven=> SLICE_X93Y253
driverPin=> chip/tile1/l2/mshr_wrap/addr_S2_f_reg[23]_i_2__0/O locDriver=> SLICE_X93Y253
delay=> 112
pinDriven=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[28]_i_4__1/I4 locDriven=> SLICE_X90Y253
driverPin=> chip/tile1/l2/pipe1/buf_in/header_rd_ptr_f_reg[0]/Q locDriver=> SLICE_X95Y252
delay=> 376
pinDriven=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[34]_i_4__1/I5 locDriven=> SLICE_X94Y244
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[5][16]/Q locDriver=> SLICE_X92Y245
delay=> 154
pinDriven=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[37]_i_9__0/I5 locDriven=> SLICE_X88Y253
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[1][53]/Q locDriver=> SLICE_X91Y251
delay=> 305
pinDriven=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[7]_i_6__0/I1 locDriven=> SLICE_X89Y248
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[3][23]/Q locDriver=> SLICE_X88Y247
delay=> 235
pinDriven=> chip/tile1/l2/pipe1/buf_in/coreid_reg_f[10]_i_1__0/I2 locDriven=> SLICE_X99Y271
driverPin=> chip/tile1/uncore_config/coreid_y_reg[6]/Q locDriver=> SLICE_X38Y250
delay=> 1996
pinDriven=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[0]_i_1__0/I1 locDriven=> SLICE_X93Y265
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[3][0]/Q locDriver=> SLICE_X93Y265
delay=> 265
pinDriven=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[29]_i_1__0/I5 locDriven=> SLICE_X93Y269
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[1][29]/Q locDriver=> SLICE_X92Y269
delay=> 155
pinDriven=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[53]_i_1__0/I3 locDriven=> SLICE_X96Y274
driverPin=> chip/tile1/l2/pipe1/buf_in/data_rd_ptr_f_reg[1]/Q locDriver=> SLICE_X95Y272
delay=> 185
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_counter_f[0]_i_1__1/I5 locDriven=> SLICE_X95Y269
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_counter_f_reg[1]/Q locDriver=> SLICE_X96Y270
delay=> 222
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][14]_i_2__0/I2 locDriven=> SLICE_X92Y269
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[1][14]/Q locDriver=> SLICE_X94Y270
delay=> 272
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][22]_i_1__0/I0 locDriven=> SLICE_X92Y266
driverPin=> chip/tile1/l2/pipe1/buf_in/msg_state_f_reg[2]/Q locDriver=> SLICE_X89Y265
delay=> 345
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][2]_i_1__0/I4 locDriven=> SLICE_X91Y267
driverPin=> chip/tile1/l2/pipe1/buf_in/data_wr_ptr_f[1]_i_1__1/O locDriver=> SLICE_X94Y266
delay=> 371
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][37]_i_2__0/I2 locDriven=> SLICE_X91Y274
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[1][37]/Q locDriver=> SLICE_X92Y274
delay=> 160
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][45]_i_1__0/I0 locDriven=> SLICE_X93Y274
driverPin=> chip/tile1/l2/pipe1/buf_in/msg_state_f_reg[2]/Q locDriver=> SLICE_X89Y265
delay=> 555
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][52]_i_1__0/I4 locDriven=> SLICE_X94Y272
driverPin=> chip/tile1/l2/pipe1/buf_in/data_wr_ptr_f[1]_i_1__1/O locDriver=> SLICE_X94Y266
delay=> 333
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][5]_i_2__0/I2 locDriven=> SLICE_X93Y268
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[1][5]/Q locDriver=> SLICE_X94Y267
delay=> 140
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][9]_i_2__0/I4 locDriven=> SLICE_X94Y267
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[2][9]/Q locDriver=> SLICE_X94Y267
delay=> 48
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[0][30]/D locDriven=> SLICE_X92Y268
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][30]_i_1__0/O locDriver=> SLICE_X92Y268
delay=> 259
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[0][53]/D locDriven=> SLICE_X95Y274
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][53]_i_1__0/O locDriver=> SLICE_X94Y272
delay=> 223
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[1][18]/D locDriven=> SLICE_X94Y267
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][18]_i_1__0/O locDriver=> SLICE_X92Y266
delay=> 374
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[1][40]/D locDriven=> SLICE_X94Y276
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][40]_i_1__0/O locDriver=> SLICE_X93Y274
delay=> 323
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[1][63]/D locDriven=> SLICE_X92Y274
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][63]_i_2__0/O locDriver=> SLICE_X92Y274
delay=> 20
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[2][28]/D locDriven=> SLICE_X92Y268
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][28]_i_1__0/O locDriver=> SLICE_X92Y268
delay=> 225
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[2][50]/D locDriven=> SLICE_X93Y272
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][50]_i_1__0/O locDriver=> SLICE_X93Y272
delay=> 197
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[3][15]/D locDriven=> SLICE_X92Y268
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][15]_i_1__0/O locDriver=> SLICE_X92Y268
delay=> 20
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[3][38]/D locDriven=> SLICE_X93Y276
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][38]_i_1__0/O locDriver=> SLICE_X91Y274
delay=> 233
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[3][60]/D locDriven=> SLICE_X95Y271
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f[1][60]_i_1__0/O locDriver=> SLICE_X91Y273
delay=> 275
pinDriven=> chip/tile1/l2/pipe1/buf_in/data_wr_ptr_f[0]_i_1__1/I0 locDriven=> SLICE_X91Y272
driverPin=> chip/tile1/l2/pipe1/buf_in/data_wr_ptr_f_reg[0]/Q locDriver=> SLICE_X91Y272
delay=> 59
pinDriven=> chip/tile1/l2/pipe1/buf_in/error_status_reg_f[24]_i_1__0/I2 locDriven=> SLICE_X100Y271
driverPin=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[63]_i_2__0/O locDriver=> SLICE_X99Y268
delay=> 266
pinDriven=> chip/tile1/l2/pipe1/buf_in/error_status_reg_f[42]_i_1__0/I1 locDriven=> SLICE_X99Y273
driverPin=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[32]_i_1__1/O locDriver=> SLICE_X95Y252
delay=> 678
pinDriven=> chip/tile1/l2/pipe1/buf_in/error_status_reg_f[9]_i_1__0/I2 locDriven=> SLICE_X101Y269
driverPin=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[63]_i_2__0/O locDriver=> SLICE_X99Y268
delay=> 191
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][11]_i_2__0/I5 locDriven=> SLICE_X91Y246
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[4][11]/Q locDriver=> SLICE_X91Y245
delay=> 102
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][17]_i_1__0/I3 locDriven=> SLICE_X93Y243
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][17]_i_2__0/O locDriver=> SLICE_X93Y243
delay=> 44
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][22]_i_3__0/I1 locDriven=> SLICE_X87Y248
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[2][22]/Q locDriver=> SLICE_X88Y247
delay=> 195
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][28]_i_1__0/I5 locDriven=> SLICE_X88Y247
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][28]_i_3__0/O locDriver=> SLICE_X88Y247
delay=> 157
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][33]_i_3__0/I3 locDriven=> SLICE_X90Y252
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[1][33]/Q locDriver=> SLICE_X90Y251
delay=> 252
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][39]_i_2__0/I1 locDriven=> SLICE_X91Y250
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[6][39]/Q locDriver=> SLICE_X91Y250
delay=> 53
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][44]_i_3__0/I5 locDriven=> SLICE_X88Y252
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[0][44]/Q locDriver=> SLICE_X88Y252
delay=> 99
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][50]_i_2__0/I3 locDriven=> SLICE_X91Y249
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[5][50]/Q locDriver=> SLICE_X91Y248
delay=> 98
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][56]_i_1__0/I1 locDriven=> SLICE_X91Y243
driverPin=> chip/tile1/l2/pipe1/buf_in/msg_state_f[2]_i_6__0/O locDriver=> SLICE_X91Y271
delay=> 1141
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][61]_i_2__0/I5 locDriven=> SLICE_X90Y244
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[4][61]/Q locDriver=> SLICE_X90Y245
delay=> 171
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f[6][9]_i_1__0/I0 locDriven=> SLICE_X88Y248
driverPin=> chip/tile1/cgni_blk1/data/storage_data_f_reg_0_3_0_13/RAME_D1/O locDriver=> SLICE_X85Y246
delay=> 546
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[0][29]/R locDriven=> SLICE_X88Y247
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1043
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[0][54]/R locDriven=> SLICE_X88Y252
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1041
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[1][21]/R locDriven=> SLICE_X93Y244
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1062
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[1][46]/R locDriven=> SLICE_X90Y249
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1054
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[2][13]/R locDriven=> SLICE_X89Y245
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1046
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[2][38]/R locDriven=> SLICE_X88Y253
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1023
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[2][63]/R locDriven=> SLICE_X92Y244
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1069
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[3][30]/R locDriven=> SLICE_X87Y250
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1029
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[3][55]/R locDriven=> SLICE_X90Y250
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1053
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[4][22]/R locDriven=> SLICE_X89Y247
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1046
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[4][47]/R locDriven=> SLICE_X91Y247
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1058
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[5][14]/R locDriven=> SLICE_X93Y243
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1071
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[5][39]/R locDriven=> SLICE_X91Y250
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1065
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[5][6]/R locDriven=> SLICE_X89Y245
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1046
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[6][31]/R locDriven=> SLICE_X88Y249
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1041
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[6][56]/R locDriven=> SLICE_X91Y244
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1067
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[7][23]/R locDriven=> SLICE_X88Y247
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1034
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[7][48]/R locDriven=> SLICE_X86Y250
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1021
pinDriven=> chip/tile1/l2/pipe1/buf_in/header_rd_ptr_f[2]_i_1__0/I1 locDriven=> SLICE_X98Y254
driverPin=> chip/tile1/l2/mshr_wrap/msg_from_mshr_S2_f_i_1__1/O locDriver=> SLICE_X100Y244
delay=> 859
pinDriven=> chip/tile1/l2/pipe1/buf_in/l2_miss_counter_reg_f[0]_i_2__0/I1 locDriven=> SLICE_X100Y273
driverPin=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[32]_i_1__1/O locDriver=> SLICE_X95Y252
delay=> 629
pinDriven=> chip/tile1/l2/pipe1/buf_in/msg_int_state_f_reg[1]/D locDriven=> SLICE_X92Y265
driverPin=> chip/tile1/l2/pipe1/buf_in/msg_int_state_f[1]_i_1__0/O locDriver=> SLICE_X92Y265
delay=> 20
pinDriven=> chip/tile1/l2/pipe1/buf_in/msg_type_S2_f[2]_i_2__0/I3 locDriven=> SLICE_X95Y259
driverPin=> chip/tile1/l2/pipe1/buf_in/special_addr_type_S2_f_i_5__0/O locDriver=> SLICE_X97Y259
delay=> 111
pinDriven=> chip/tile1/l2/pipe1/buf_in/msg_type_S2_f[5]_i_4__0/I1 locDriven=> SLICE_X96Y260
driverPin=> chip/tile1/l2/pipe1/buf_in/msg_type_S2_f[3]_i_5__0/O locDriver=> SLICE_X96Y245
delay=> 474
pinDriven=> chip/tile1/l2/pipe1/buf_in/mshrid_S2_f[3]_i_1__0/I0 locDriven=> SLICE_X91Y247
driverPin=> chip/tile1/l2/mshr_wrap/mshrid_S2_f_reg[3]_i_2__0/O locDriver=> SLICE_X94Y244
delay=> 238
pinDriven=> chip/tile1/l2/pipe1/buf_in/ram_reg_1_i_91__0/I3 locDriven=> SLICE_X97Y258
driverPin=> chip/tile1/l2/pipe1/buf_in/special_addr_type_S2_f_i_1__0/O locDriver=> SLICE_X97Y260
delay=> 136
pinDriven=> chip/tile1/l2/pipe1/buf_in/src_chipid_S2_f[11]_i_3__0/I3 locDriven=> SLICE_X90Y244
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[7][61]/Q locDriver=> SLICE_X90Y245
delay=> 214
pinDriven=> chip/tile1/l2/pipe1/buf_in/src_chipid_S2_f[4]_i_3__0/I1 locDriven=> SLICE_X89Y253
driverPin=> chip/tile1/l2/pipe1/buf_in/header_buf_mem_f_reg[0][54]/Q locDriver=> SLICE_X88Y252
delay=> 243
pinDriven=> chip/tile1/l2/pipe1/buf_in/src_x_S2_f[0]_i_1__0/I4 locDriven=> SLICE_X92Y252
driverPin=> chip/tile1/l2/pipe1/buf_in/src_x_S2_f[0]_i_4__0/O locDriver=> SLICE_X91Y252
delay=> 108
pinDriven=> chip/tile1/l2/pipe1/buf_in/src_x_S2_f[6]_i_1__0/I2 locDriven=> SLICE_X93Y249
driverPin=> chip/tile1/l2/pipe1/buf_in/src_x_S2_f[6]_i_3__0/O locDriver=> SLICE_X93Y249
delay=> 49
pinDriven=> chip/tile1/l2/pipe1/buf_in/src_y_S2_f[4]_i_1__0/I0 locDriven=> SLICE_X92Y252
driverPin=> chip/tile1/l2/mshr_wrap/src_y_S2_f_reg[4]_i_2__0/O locDriver=> SLICE_X93Y248
delay=> 275
pinDriven=> chip/tile1/l2/pipe1/buf_in/state_data_in_S3_f[19]_i_1__0/I1 locDriven=> SLICE_X95Y265
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[3][19]/Q locDriver=> SLICE_X90Y267
delay=> 253
pinDriven=> chip/tile1/l2/pipe1/buf_in/state_data_in_S3_f[47]_i_1__1/I0 locDriven=> SLICE_X96Y275
driverPin=> chip/tile1/l2/pipe1/buf_in/data_buf_mem_f_reg[2][47]/Q locDriver=> SLICE_X95Y275
delay=> 103
pinDriven=> chip/tile1/l2/pipe1/buf_in/state_mem_f[6][1]_i_14__0/I4 locDriven=> SLICE_X97Y247
driverPin=> chip/tile1/l2/pipe1/buf_in/state_mem_f[6][1]_i_31__0/O locDriver=> SLICE_X96Y247
delay=> 95
pinDriven=> chip/tile1/l2/pipe1/buf_in/valid_S2_f_i_2__0/I0 locDriven=> SLICE_X101Y254
driverPin=> chip/tile1/l2/mshr_wrap/msg_from_mshr_S2_f_i_1__1/O locDriver=> SLICE_X100Y244
delay=> 299
pinDriven=> chip/tile1/l2/pipe1/buf_in/wbg_counter_f[2]_i_32__0/I4 locDriven=> SLICE_X99Y251
driverPin=> chip/tile1/l2/mshr_wrap/data_mem_f_reg[5][11]/Q locDriver=> SLICE_X96Y250
delay=> 332
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_counter_f_reg[1]/C locDriven=> SLICE_X118Y261
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1800
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][13]_i_1__0/I3 locDriven=> SLICE_X117Y253
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][13]_i_4__0/O locDriver=> SLICE_X114Y262
delay=> 588
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][17]_i_2__0/I0 locDriven=> SLICE_X118Y256
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][17]_i_5__0/O locDriver=> SLICE_X116Y256
delay=> 183
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][21]_i_5__0/I1 locDriven=> SLICE_X116Y274
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__4/Q locDriver=> SLICE_X124Y261
delay=> 777
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][25]_i_2__0/I4 locDriven=> SLICE_X123Y271
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][37]_i_8__0/O locDriver=> SLICE_X121Y271
delay=> 205
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][29]_i_5__0/I3 locDriven=> SLICE_X123Y280
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__6/Q locDriver=> SLICE_X118Y260
delay=> 901
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][34]_i_1__0/I1 locDriven=> SLICE_X107Y271
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0_replica/O locDriver=> SLICE_X111Y257
delay=> 690
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][37]_i_5__0/I0 locDriven=> SLICE_X111Y265
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][37]_i_9__0/O locDriver=> SLICE_X112Y267
delay=> 267
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][40]_i_5__0/I4 locDriven=> SLICE_X113Y283
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][33]_i_6__0/O locDriver=> SLICE_X125Y282
delay=> 1305
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][44]_i_2__0/I4 locDriven=> SLICE_X118Y285
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][56]_i_8__0/O locDriver=> SLICE_X125Y283
delay=> 768
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][47]_i_8__0/I3 locDriven=> SLICE_X113Y292
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][56]_i_8__0/O locDriver=> SLICE_X125Y283
delay=> 1148
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][51]_i_1__0/I1 locDriven=> SLICE_X123Y288
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0_replica_2/O locDriver=> SLICE_X111Y257
delay=> 1332
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][54]_i_5__0/I0 locDriven=> SLICE_X118Y290
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][54]_i_8__0/O locDriver=> SLICE_X116Y290
delay=> 134
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][58]_i_2__0/I2 locDriven=> SLICE_X111Y303
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[3][59]_i_5__0/O locDriver=> SLICE_X117Y262
delay=> 786
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][61]_i_4__0/I3 locDriven=> SLICE_X107Y304
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][30]_i_6__0/O locDriver=> SLICE_X117Y271
delay=> 1242
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[0][7]_i_5__0/I5 locDriven=> SLICE_X123Y263
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__5/Q locDriver=> SLICE_X126Y261
delay=> 287
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][11]_i_4__0/I1 locDriven=> SLICE_X115Y253
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0/O locDriver=> SLICE_X110Y257
delay=> 339
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][15]_i_2__0/I4 locDriven=> SLICE_X121Y263
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][63]_i_8__0/O locDriver=> SLICE_X123Y282
delay=> 471
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][19]_i_5__0/I0 locDriven=> SLICE_X108Y249
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_send_data_size_S4_reg[1]_i_3__0/O locDriver=> SLICE_X106Y253
delay=> 342
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][23]_i_5__0/I2 locDriven=> SLICE_X122Y247
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__3/Q locDriver=> SLICE_X123Y261
delay=> 1119
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][27]_i_5__0/I0 locDriven=> SLICE_X121Y275
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__2/Q locDriver=> SLICE_X126Y261
delay=> 1251
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][31]_i_8__0/I5 locDriven=> SLICE_X104Y268
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][63]_i_8__0/O locDriver=> SLICE_X125Y282
delay=> 1504
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][35]_i_8__0/I2 locDriven=> SLICE_X113Y263
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][35]_i_8__0/O locDriver=> SLICE_X112Y266
delay=> 264
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][39]_i_4__0/I1 locDriven=> SLICE_X107Y278
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0_replica/O locDriver=> SLICE_X111Y257
delay=> 469
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][42]_i_4__0/I1 locDriven=> SLICE_X112Y288
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0_replica/O locDriver=> SLICE_X111Y257
delay=> 830
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][46]_i_1__0/I0 locDriven=> SLICE_X121Y293
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][46]_i_2__0/O locDriver=> SLICE_X121Y293
delay=> 73
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][49]_i_4__0/I5 locDriven=> SLICE_X116Y298
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][49]_i_8__0/O locDriver=> SLICE_X116Y298
delay=> 88
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][52]_i_5__0/I3 locDriven=> SLICE_X123Y297
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__3/Q locDriver=> SLICE_X123Y261
delay=> 1623
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][56]_i_1__0/I4 locDriven=> SLICE_X123Y301
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][56]_i_4__0/O locDriver=> SLICE_X121Y301
delay=> 214
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][59]_i_7__0/I1 locDriven=> SLICE_X108Y301
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][60]_i_5__0/O locDriver=> SLICE_X126Y285
delay=> 958
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][63]_i_11__0/I3 locDriven=> SLICE_X106Y302
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][63]_i_8__0/O locDriver=> SLICE_X123Y282
delay=> 1070
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][9]_i_2__0/I0 locDriven=> SLICE_X122Y259
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][9]_i_5__0/O locDriver=> SLICE_X120Y259
delay=> 296
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][12]_i_7__0/I2 locDriven=> SLICE_X118Y249
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][12]_i_6__0/O locDriver=> SLICE_X116Y254
delay=> 269
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][16]_i_7__0/I4 locDriven=> SLICE_X111Y251
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][16]_i_5__0/O locDriver=> SLICE_X111Y251
delay=> 237
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][20]_i_6__0/I1 locDriven=> SLICE_X117Y271
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][29]_i_5__0/O locDriver=> SLICE_X120Y273
delay=> 253
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][24]_i_2__0/I3 locDriven=> SLICE_X122Y253
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][24]_i_7__0/O locDriver=> SLICE_X121Y254
delay=> 221
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][27]_i_4__0/I5 locDriven=> SLICE_X122Y275
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][27]_i_6__0/O locDriver=> SLICE_X123Y276
delay=> 153
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][30]_i_5__0/I0 locDriven=> SLICE_X112Y271
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__1/Q locDriver=> SLICE_X125Y261
delay=> 1411
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][33]_i_5__0/I3 locDriven=> SLICE_X123Y272
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__3/Q locDriver=> SLICE_X121Y259
delay=> 1035
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][37]_i_1__0/I0 locDriven=> SLICE_X109Y262
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][37]_i_2__0/O locDriver=> SLICE_X109Y262
delay=> 43
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][3]_i_4__0/I2 locDriven=> SLICE_X123Y266
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[11][3]_i_6__0/O locDriver=> SLICE_X123Y266
delay=> 50
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][42]_i_8__0/I2 locDriven=> SLICE_X113Y287
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][42]_i_8__0/O locDriver=> SLICE_X112Y286
delay=> 204
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][46]_i_2__0/I4 locDriven=> SLICE_X120Y291
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][58]_i_5__0/O locDriver=> SLICE_X124Y302
delay=> 1140
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][49]_i_5__0/I5 locDriven=> SLICE_X115Y298
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][55]_i_9__0/O locDriver=> SLICE_X125Y282
delay=> 865
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][52]_i_2__0/I4 locDriven=> SLICE_X123Y299
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][58]_i_5__0/O locDriver=> SLICE_X124Y302
delay=> 341
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][55]_i_5__0/I5 locDriven=> SLICE_X119Y296
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][55]_i_9__0/O locDriver=> SLICE_X125Y282
delay=> 643
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][59]_i_2__0/I1 locDriven=> SLICE_X114Y300
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][63]_i_8__0/O locDriver=> SLICE_X123Y301
delay=> 646
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][61]_i_7__0/I4 locDriven=> SLICE_X104Y300
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][61]_i_5__0/O locDriver=> SLICE_X107Y302
delay=> 298
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][6]_i_7__0/I4 locDriven=> SLICE_X115Y269
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][6]_i_5__0/O locDriver=> SLICE_X114Y269
delay=> 145
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][10]_i_5__0/I3 locDriven=> SLICE_X119Y266
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__3/Q locDriver=> SLICE_X121Y259
delay=> 363
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][14]_i_4__0/I0 locDriven=> SLICE_X116Y259
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][14]_i_5__0/O locDriver=> SLICE_X116Y256
delay=> 158
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][18]_i_7__0/I1 locDriven=> SLICE_X110Y249
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][63]_i_9__0/O locDriver=> SLICE_X122Y284
delay=> 1723
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][22]_i_7__0/I3 locDriven=> SLICE_X124Y256
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][55]_i_7__0/O locDriver=> SLICE_X125Y283
delay=> 632
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][26]_i_5__0/I1 locDriven=> SLICE_X124Y273
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__2/Q locDriver=> SLICE_X125Y260
delay=> 1279
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][31]_i_4__0/I0 locDriven=> SLICE_X107Y270
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][31]_i_5__0/O locDriver=> SLICE_X107Y270
delay=> 141
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][35]_i_2__0/I3 locDriven=> SLICE_X112Y263
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][35]_i_6__0/O locDriver=> SLICE_X112Y268
delay=> 300
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][38]_i_8__0/I2 locDriven=> SLICE_X112Y280
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][38]_i_8__0/O locDriver=> SLICE_X112Y279
delay=> 122
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][42]_i_1__0/I0 locDriven=> SLICE_X111Y289
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][42]_i_2__0/O locDriver=> SLICE_X111Y289
delay=> 43
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][45]_i_4__0/I5 locDriven=> SLICE_X116Y285
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][45]_i_8__0/O locDriver=> SLICE_X120Y287
delay=> 207
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][49]_i_1__0/I4 locDriven=> SLICE_X113Y296
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][49]_i_4__0/O locDriver=> SLICE_X113Y296
delay=> 45
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][52]_i_2__0/I3 locDriven=> SLICE_X122Y300
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][52]_i_6__0/O locDriver=> SLICE_X120Y299
delay=> 312
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][55]_i_8__0/I2 locDriven=> SLICE_X120Y296
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][55]_i_10__0/O locDriver=> SLICE_X117Y295
delay=> 260
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][59]_i_4__0/I4 locDriven=> SLICE_X109Y300
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][59]_i_7__0/O locDriver=> SLICE_X109Y300
delay=> 82
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][62]_i_7__0/I0 locDriven=> SLICE_X123Y297
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][62]_i_5__0/O locDriver=> SLICE_X120Y295
delay=> 313
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][9]_i_1__0/I1 locDriven=> SLICE_X124Y259
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0_replica_2/O locDriver=> SLICE_X111Y257
delay=> 792
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][12]_i_5__0/I4 locDriven=> SLICE_X117Y251
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][12]_i_8__0/O locDriver=> SLICE_X117Y254
delay=> 163
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][16]_i_7__0/I0 locDriven=> SLICE_X112Y252
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][16]_i_5__0/O locDriver=> SLICE_X110Y254
delay=> 277
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][20]_i_5__0/I2 locDriven=> SLICE_X119Y271
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__0/Q locDriver=> SLICE_X124Y262
delay=> 480
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][24]_i_2__0/I1 locDriven=> SLICE_X125Y254
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][25]_i_7__0/O locDriver=> SLICE_X120Y272
delay=> 1405
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][27]_i_4__0/I0 locDriven=> SLICE_X124Y276
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][27]_i_5__0/O locDriver=> SLICE_X126Y275
delay=> 236
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][30]_i_4__0/I4 locDriven=> SLICE_X112Y273
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][30]_i_6__0/O locDriver=> SLICE_X117Y271
delay=> 390
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][33]_i_4__0/I3 locDriven=> SLICE_X109Y266
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][33]_i_8__0/O locDriver=> SLICE_X129Y269
delay=> 1673
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][36]_i_4__0/I0 locDriven=> SLICE_X107Y266
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][36]_i_5__0/O locDriver=> SLICE_X105Y267
delay=> 243
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][39]_i_2__0/I1 locDriven=> SLICE_X108Y276
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][48]_i_8__0/O locDriver=> SLICE_X118Y280
delay=> 703
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][41]_i_2__0/I5 locDriven=> SLICE_X118Y283
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][41]_i_6__0/O locDriver=> SLICE_X118Y283
delay=> 47
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][44]_i_2__0/I0 locDriven=> SLICE_X123Y284
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][44]_i_5__0/O locDriver=> SLICE_X117Y284
delay=> 360
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][47]_i_10__0/I1 locDriven=> SLICE_X109Y291
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][47]_i_8__0/O locDriver=> SLICE_X111Y290
delay=> 196
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][49]_i_8__0/I3 locDriven=> SLICE_X112Y297
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][49]_i_9__0/O locDriver=> SLICE_X113Y297
delay=> 91
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][51]_i_9__0/I2 locDriven=> SLICE_X126Y287
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep/Q locDriver=> SLICE_X126Y262
delay=> 1091
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][54]_i_8__0/I2 locDriven=> SLICE_X116Y290
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][54]_i_8__0/O locDriver=> SLICE_X116Y290
delay=> 89
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][57]_i_5__0/I3 locDriven=> SLICE_X115Y303
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep/Q locDriver=> SLICE_X126Y262
delay=> 1428
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][60]_i_4__0/I1 locDriven=> SLICE_X107Y304
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 649
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][63]_i_5__0/I5 locDriven=> SLICE_X107Y301
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][63]_i_9__0/O locDriver=> SLICE_X107Y300
delay=> 100
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][9]_i_2__0/I0 locDriven=> SLICE_X126Y257
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][9]_i_5__0/O locDriver=> SLICE_X120Y259
delay=> 479
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][12]_i_7__0/I2 locDriven=> SLICE_X117Y251
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][12]_i_6__0/O locDriver=> SLICE_X116Y254
delay=> 310
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][16]_i_7__0/I4 locDriven=> SLICE_X112Y252
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][16]_i_5__0/O locDriver=> SLICE_X110Y253
delay=> 147
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][21]_i_3__0/I0 locDriven=> SLICE_X114Y273
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][30]_i_6__0/O locDriver=> SLICE_X117Y271
delay=> 251
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][25]_i_1__0/I3 locDriven=> SLICE_X124Y270
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][27]_i_4__0/O locDriver=> SLICE_X116Y263
delay=> 807
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][29]_i_3__0/I2 locDriven=> SLICE_X123Y280
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][29]_i_6__0/O locDriver=> SLICE_X120Y277
delay=> 282
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][33]_i_5__0/I0 locDriven=> SLICE_X125Y262
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__1/Q locDriver=> SLICE_X124Y261
delay=> 307
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][37]_i_1__0/I3 locDriven=> SLICE_X108Y262
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][41]_i_4__0/O locDriver=> SLICE_X113Y266
delay=> 448
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][40]_i_2__0/I2 locDriven=> SLICE_X113Y281
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][40]_i_6__0/O locDriver=> SLICE_X113Y262
delay=> 743
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][43]_i_8__0/I1 locDriven=> SLICE_X115Y289
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][43]_i_9__0/O locDriver=> SLICE_X115Y287
delay=> 254
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][47]_i_2__0/I2 locDriven=> SLICE_X111Y291
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][49]_i_6__0/O locDriver=> SLICE_X118Y282
delay=> 504
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][50]_i_4__0/I0 locDriven=> SLICE_X124Y291
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][50]_i_5__0/O locDriver=> SLICE_X125Y290
delay=> 248
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][53]_i_8__0/I5 locDriven=> SLICE_X115Y299
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][63]_i_8__0/O locDriver=> SLICE_X123Y301
delay=> 538
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][57]_i_5__0/I0 locDriven=> SLICE_X116Y304
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][57]_i_8__0/O locDriver=> SLICE_X117Y299
delay=> 284
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][60]_i_7__0/I1 locDriven=> SLICE_X106Y307
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][63]_i_8__0/O locDriver=> SLICE_X123Y301
delay=> 1088
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][63]_i_9__0/I1 locDriven=> SLICE_X103Y304
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__5/Q locDriver=> SLICE_X125Y262
delay=> 2664
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][10]_i_4__0/I1 locDriven=> SLICE_X120Y265
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0_replica_2/O locDriver=> SLICE_X111Y257
delay=> 1010
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][14]_i_2__0/I4 locDriven=> SLICE_X115Y258
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][25]_i_7__0/O locDriver=> SLICE_X120Y272
delay=> 786
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][18]_i_7__0/I5 locDriven=> SLICE_X106Y251
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__3/Q locDriver=> SLICE_X125Y261
delay=> 1384
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][21]_i_8__0/I1 locDriven=> SLICE_X114Y274
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][32]_i_5__0/O locDriver=> SLICE_X124Y273
delay=> 677
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][25]_i_2__0/I4 locDriven=> SLICE_X123Y271
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][25]_i_7__0/O locDriver=> SLICE_X120Y272
delay=> 362
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][28]_i_1__0/I4 locDriven=> SLICE_X124Y279
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][28]_i_4__0/O locDriver=> SLICE_X124Y279
delay=> 46
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][30]_i_8__0/I5 locDriven=> SLICE_X110Y271
driverPin=> chip/tile1/l2/config_regs/coreid_reg_f_reg[0]/Q locDriver=> SLICE_X100Y272
delay=> 570
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][33]_i_3__0/I0 locDriven=> SLICE_X108Y268
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][40]_i_6__0/O locDriver=> SLICE_X113Y262
delay=> 454
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][36]_i_14__0/I1 locDriven=> SLICE_X107Y264
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][36]_i_8__0/O locDriver=> SLICE_X105Y267
delay=> 257
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][39]_i_11__0/I1 locDriven=> SLICE_X106Y274
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][39]_i_14__0/O locDriver=> SLICE_X107Y274
delay=> 100
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][41]_i_16__0/I1 locDriven=> SLICE_X118Y281
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][41]_i_9__0/O locDriver=> SLICE_X114Y280
delay=> 289
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][44]_i_11__0/I5 locDriven=> SLICE_X121Y284
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][46]_i_5__0/O locDriver=> SLICE_X126Y282
delay=> 387
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][46]_i_8__0/I5 locDriven=> SLICE_X122Y294
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][55]_i_16__0/O locDriver=> SLICE_X126Y283
delay=> 948
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][49]_i_4__0/I5 locDriven=> SLICE_X112Y297
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][49]_i_12__0/O locDriver=> SLICE_X113Y296
delay=> 135
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][51]_i_7__0/I5 locDriven=> SLICE_X121Y288
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][55]_i_16__0/O locDriver=> SLICE_X126Y283
delay=> 677
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][54]_i_7__0/I3 locDriven=> SLICE_X119Y292
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__6/Q locDriver=> SLICE_X118Y260
delay=> 1505
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][58]_i_10__0/I3 locDriven=> SLICE_X113Y303
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][63]_i_14__0/O locDriver=> SLICE_X124Y282
delay=> 1167
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][60]_i_7__0/I2 locDriven=> SLICE_X106Y306
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__4/Q locDriver=> SLICE_X121Y259
delay=> 2591
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][63]_i_5__0/I4 locDriven=> SLICE_X123Y262
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]/Q locDriver=> SLICE_X119Y260
delay=> 433
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][9]_i_1__0/I3 locDriven=> SLICE_X124Y258
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][13]_i_4__0/O locDriver=> SLICE_X114Y262
delay=> 732
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][13]_i_1__0/I0 locDriven=> SLICE_X120Y252
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][13]_i_2__0/O locDriver=> SLICE_X120Y252
delay=> 165
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][17]_i_1__0/I2 locDriven=> SLICE_X120Y253
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[1][17]_i_3__0/O locDriver=> SLICE_X120Y253
delay=> 48
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][21]_i_3__0/I3 locDriven=> SLICE_X116Y274
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][36]_i_5__0/O locDriver=> SLICE_X126Y262
delay=> 1549
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][25]_i_2__0/I1 locDriven=> SLICE_X127Y271
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][25]_i_5__0/O locDriver=> SLICE_X121Y271
delay=> 850
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][29]_i_5__0/I0 locDriven=> SLICE_X120Y280
driverPin=> chip/tile1/l2/pipe1/dpath/addr_S4_f_reg[13]/Q locDriver=> SLICE_X97Y257
delay=> 920
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][32]_i_4__0/I4 locDriven=> SLICE_X115Y265
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[3][33]_i_5__0/O locDriver=> SLICE_X117Y265
delay=> 180
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][35]_i_5__0/I0 locDriven=> SLICE_X113Y265
driverPin=> chip/tile1/l2/config_regs/coreid_reg_f_reg[5]/Q locDriver=> SLICE_X101Y268
delay=> 647
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][38]_i_1__0/I2 locDriven=> SLICE_X114Y278
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[1][38]_i_3__0/O locDriver=> SLICE_X114Y278
delay=> 48
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][40]_i_2__0/I4 locDriven=> SLICE_X116Y280
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][46]_i_6__0/O locDriver=> SLICE_X124Y285
delay=> 1602
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][42]_i_9__0/I1 locDriven=> SLICE_X113Y289
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__0/Q locDriver=> SLICE_X124Y262
delay=> 2763
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][45]_i_5__0/I3 locDriven=> SLICE_X122Y287
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][55]_i_8__0/O locDriver=> SLICE_X120Y274
delay=> 646
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][48]_i_2__0/I0 locDriven=> SLICE_X115Y294
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][48]_i_6__0/O locDriver=> SLICE_X108Y293
delay=> 440
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][50]_i_4__0/I1 locDriven=> SLICE_X124Y292
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 1493
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][52]_i_9__0/I4 locDriven=> SLICE_X121Y299
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__0/Q locDriver=> SLICE_X126Y260
delay=> 2043
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][55]_i_5__0/I0 locDriven=> SLICE_X117Y295
driverPin=> chip/tile1/l2/config_regs/coreid_reg_f_reg[25]/Q locDriver=> SLICE_X99Y271
delay=> 842
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][58]_i_7__0/I4 locDriven=> SLICE_X114Y304
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][58]_i_5__0/O locDriver=> SLICE_X115Y304
delay=> 142
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][62]_i_1__0/I1 locDriven=> SLICE_X124Y297
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 1522
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][7]_i_6__0/I3 locDriven=> SLICE_X128Y267
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__0/Q locDriver=> SLICE_X126Y260
delay=> 511
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][11]_i_4__0/I1 locDriven=> SLICE_X116Y251
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 541
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][15]_i_2__0/I4 locDriven=> SLICE_X119Y261
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][18]_i_5__0/O locDriver=> SLICE_X120Y272
delay=> 768
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][19]_i_4__0/I1 locDriven=> SLICE_X108Y252
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 473
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][23]_i_4__0/I3 locDriven=> SLICE_X124Y251
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[3][59]_i_5__0/O locDriver=> SLICE_X117Y262
delay=> 848
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][27]_i_3__0/I1 locDriven=> SLICE_X125Y277
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][39]_i_7__0/O locDriver=> SLICE_X127Y279
delay=> 440
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][31]_i_8__0/I5 locDriven=> SLICE_X112Y269
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][46]_i_6__0/O locDriver=> SLICE_X124Y285
delay=> 1891
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][35]_i_8__0/I2 locDriven=> SLICE_X115Y263
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][35]_i_8__0/O locDriver=> SLICE_X112Y266
delay=> 479
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][39]_i_2__0/I3 locDriven=> SLICE_X107Y275
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][39]_i_6__0/O locDriver=> SLICE_X106Y277
delay=> 207
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][42]_i_4__0/I1 locDriven=> SLICE_X114Y289
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 731
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][46]_i_1__0/I0 locDriven=> SLICE_X122Y294
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][46]_i_2__0/O locDriver=> SLICE_X122Y294
delay=> 43
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][49]_i_4__0/I5 locDriven=> SLICE_X116Y298
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][49]_i_8__0/O locDriver=> SLICE_X118Y300
delay=> 236
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][52]_i_5__0/I3 locDriven=> SLICE_X119Y274
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__0/Q locDriver=> SLICE_X124Y261
delay=> 814
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][56]_i_1__0/I4 locDriven=> SLICE_X121Y305
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][56]_i_4__0/O locDriver=> SLICE_X121Y305
delay=> 79
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][59]_i_7__0/I1 locDriven=> SLICE_X114Y300
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][63]_i_11__0/O locDriver=> SLICE_X118Y301
delay=> 337
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][63]_i_11__0/I3 locDriven=> SLICE_X108Y306
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][63]_i_8__0/O locDriver=> SLICE_X122Y301
delay=> 953
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][9]_i_2__0/I0 locDriven=> SLICE_X123Y257
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][9]_i_5__0/O locDriver=> SLICE_X120Y259
delay=> 308
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][12]_i_7__0/I2 locDriven=> SLICE_X118Y251
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][12]_i_6__0/O locDriver=> SLICE_X116Y254
delay=> 316
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][16]_i_8__0/I4 locDriven=> SLICE_X113Y254
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][16]_i_6__0/O locDriver=> SLICE_X111Y254
delay=> 142
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][20]_i_6__0/I1 locDriven=> SLICE_X117Y271
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][36]_i_5__0/O locDriver=> SLICE_X126Y262
delay=> 1561
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][24]_i_2__0/I3 locDriven=> SLICE_X125Y253
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][24]_i_7__0/O locDriver=> SLICE_X121Y254
delay=> 393
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][27]_i_4__0/I1 locDriven=> SLICE_X126Y276
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 1280
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][30]_i_4__0/I2 locDriven=> SLICE_X110Y273
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][30]_i_7__0/O locDriver=> SLICE_X109Y273
delay=> 131
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][33]_i_4__0/I5 locDriven=> SLICE_X109Y268
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][33]_i_8__0/O locDriver=> SLICE_X110Y268
delay=> 189
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][36]_i_8__0/I2 locDriven=> SLICE_X107Y263
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][36]_i_8__0/O locDriver=> SLICE_X105Y267
delay=> 286
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][3]_i_2__0/I4 locDriven=> SLICE_X127Y267
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][33]_i_6__0/O locDriver=> SLICE_X129Y270
delay=> 316
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][42]_i_8__0/I2 locDriven=> SLICE_X113Y288
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][42]_i_8__0/O locDriver=> SLICE_X112Y286
delay=> 222
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][46]_i_2__0/I4 locDriven=> SLICE_X122Y292
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][48]_i_5__0/O locDriver=> SLICE_X126Y286
delay=> 765
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][49]_i_5__0/I1 locDriven=> SLICE_X115Y298
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][49]_i_9__0/O locDriver=> SLICE_X114Y292
delay=> 304
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][52]_i_2__0/I0 locDriven=> SLICE_X121Y299
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][52]_i_5__0/O locDriver=> SLICE_X121Y298
delay=> 149
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][55]_i_4__0/I5 locDriven=> SLICE_X119Y295
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][55]_i_9__0/O locDriver=> SLICE_X119Y294
delay=> 186
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][59]_i_2__0/I1 locDriven=> SLICE_X113Y301
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][63]_i_8__0/O locDriver=> SLICE_X120Y302
delay=> 1095
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][61]_i_7__0/I4 locDriven=> SLICE_X110Y304
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][61]_i_5__0/O locDriver=> SLICE_X111Y305
delay=> 143
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][6]_i_7__0/I4 locDriven=> SLICE_X113Y269
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][6]_i_5__0/O locDriver=> SLICE_X114Y269
delay=> 207
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][10]_i_5__0/I3 locDriven=> SLICE_X118Y266
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__5/Q locDriver=> SLICE_X126Y261
delay=> 1250
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][14]_i_4__0/I0 locDriven=> SLICE_X117Y260
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][14]_i_5__0/O locDriver=> SLICE_X117Y260
delay=> 43
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][18]_i_7__0/I1 locDriven=> SLICE_X110Y249
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][25]_i_5__0/O locDriver=> SLICE_X121Y271
delay=> 1436
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][22]_i_6__0/I5 locDriven=> SLICE_X127Y255
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__4/Q locDriver=> SLICE_X124Y261
delay=> 668
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][26]_i_3__0/I2 locDriven=> SLICE_X126Y274
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][26]_i_6__0/O locDriver=> SLICE_X122Y276
delay=> 383
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][31]_i_2__0/I2 locDriven=> SLICE_X109Y270
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][2]_i_5__0/O locDriver=> SLICE_X117Y265
delay=> 797
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][35]_i_1__0/I4 locDriven=> SLICE_X116Y264
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][35]_i_4__0/O locDriver=> SLICE_X115Y263
delay=> 105
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][38]_i_5__0/I3 locDriven=> SLICE_X114Y277
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__7/Q locDriver=> SLICE_X124Y261
delay=> 1491
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][41]_i_8__0/I2 locDriven=> SLICE_X120Y282
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][41]_i_9__0/O locDriver=> SLICE_X114Y280
delay=> 472
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][45]_i_4__0/I1 locDriven=> SLICE_X122Y285
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 1240
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][49]_i_1__0/I0 locDriven=> SLICE_X114Y296
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][49]_i_2__0/O locDriver=> SLICE_X114Y296
delay=> 45
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][52]_i_1__0/I4 locDriven=> SLICE_X123Y300
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][52]_i_4__0/O locDriver=> SLICE_X123Y300
delay=> 81
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][55]_i_5__0/I3 locDriven=> SLICE_X118Y298
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__7/Q locDriver=> SLICE_X124Y261
delay=> 2677
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][59]_i_4__0/I0 locDriven=> SLICE_X111Y300
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][59]_i_5__0/O locDriver=> SLICE_X111Y302
delay=> 108
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][62]_i_5__0/I2 locDriven=> SLICE_X123Y295
driverPin=> chip/tile1/l2/config_regs/coreid_reg_f_reg[32]/Q locDriver=> SLICE_X98Y272
delay=> 989
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][8]_i_5__0/I4 locDriven=> SLICE_X116Y256
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__5/Q locDriver=> SLICE_X126Y261
delay=> 1243
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][12]_i_4__0/I1 locDriven=> SLICE_X117Y247
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 536
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][16]_i_4__0/I3 locDriven=> SLICE_X113Y249
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[7][56]_i_5__0/O locDriver=> SLICE_X116Y262
delay=> 912
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][20]_i_4__0/I0 locDriven=> SLICE_X118Y268
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][20]_i_5__0/O locDriver=> SLICE_X118Y268
delay=> 171
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][23]_i_7__0/I3 locDriven=> SLICE_X122Y249
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][58]_i_5__0/O locDriver=> SLICE_X125Y281
delay=> 1371
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][27]_i_3__0/I1 locDriven=> SLICE_X126Y274
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][29]_i_5__0/O locDriver=> SLICE_X119Y260
delay=> 912
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][30]_i_4__0/I0 locDriven=> SLICE_X113Y272
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][30]_i_5__0/O locDriver=> SLICE_X113Y271
delay=> 130
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][33]_i_4__0/I5 locDriven=> SLICE_X110Y268
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][33]_i_7__0/O locDriver=> SLICE_X110Y268
delay=> 47
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][36]_i_8__0/I2 locDriven=> SLICE_X108Y265
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][36]_i_8__0/O locDriver=> SLICE_X105Y267
delay=> 333
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][3]_i_2__0/I1 locDriven=> SLICE_X126Y269
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][10]_i_5__0/O locDriver=> SLICE_X122Y272
delay=> 1065
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][42]_i_6__0/I4 locDriven=> SLICE_X112Y290
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][42]_i_13__0/O locDriver=> SLICE_X112Y286
delay=> 184
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][46]_i_2__0/I0 locDriven=> SLICE_X122Y290
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][46]_i_5__0/O locDriver=> SLICE_X119Y290
delay=> 330
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][49]_i_4__0/I3 locDriven=> SLICE_X114Y297
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][63]_i_8__0/O locDriver=> SLICE_X120Y302
delay=> 633
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][52]_i_1__0/I2 locDriven=> SLICE_X124Y299
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][55]_i_4__0/O locDriver=> SLICE_X113Y284
delay=> 708
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][55]_i_4__0/I3 locDriven=> SLICE_X119Y298
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][63]_i_8__0/O locDriver=> SLICE_X120Y302
delay=> 260
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][58]_i_8__0/I2 locDriven=> SLICE_X113Y305
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][58]_i_6__0/O locDriver=> SLICE_X112Y302
delay=> 223
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][61]_i_5__0/I1 locDriven=> SLICE_X111Y305
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep/Q locDriver=> SLICE_X122Y260
delay=> 2497
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][6]_i_5__0/I0 locDriven=> SLICE_X117Y266
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][6]_i_8__0/O locDriver=> SLICE_X113Y267
delay=> 315
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][10]_i_2__0/I5 locDriven=> SLICE_X120Y264
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][10]_i_6__0/O locDriver=> SLICE_X118Y266
delay=> 186
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][13]_i_7__0/I3 locDriven=> SLICE_X120Y249
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][29]_i_5__0/O locDriver=> SLICE_X127Y262
delay=> 1051
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][18]_i_2__0/I0 locDriven=> SLICE_X110Y252
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][18]_i_5__0/O locDriver=> SLICE_X108Y257
delay=> 312
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][22]_i_4__0/I1 locDriven=> SLICE_X126Y255
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 792
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][26]_i_1__0/I4 locDriven=> SLICE_X123Y273
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[6][26]_i_4__0/O locDriver=> SLICE_X123Y273
delay=> 51
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][30]_i_5__0/I0 locDriven=> SLICE_X111Y271
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__4/Q locDriver=> SLICE_X121Y259
delay=> 655
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][34]_i_5__0/I2 locDriven=> SLICE_X106Y272
driverPin=> chip/tile1/l2/config_regs/coreid_reg_f_reg[4]/Q locDriver=> SLICE_X99Y270
delay=> 419
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][38]_i_2__0/I2 locDriven=> SLICE_X113Y278
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][2]_i_5__0/O locDriver=> SLICE_X117Y265
delay=> 658
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][41]_i_4__0/I0 locDriven=> SLICE_X120Y281
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][41]_i_5__0/O locDriver=> SLICE_X120Y281
delay=> 125
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][44]_i_8__0/I5 locDriven=> SLICE_X124Y285
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][47]_i_6__0/O locDriver=> SLICE_X117Y265
delay=> 2651
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][48]_i_4__0/I0 locDriven=> SLICE_X114Y294
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][48]_i_5__0/O locDriver=> SLICE_X114Y293
delay=> 97
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][51]_i_4__0/I4 locDriven=> SLICE_X127Y288
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[6][51]_i_7__0/O locDriver=> SLICE_X127Y288
delay=> 73
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][55]_i_1__0/I3 locDriven=> SLICE_X119Y297
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][55]_i_4__0/O locDriver=> SLICE_X113Y284
delay=> 563
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][58]_i_5__0/I5 locDriven=> SLICE_X114Y302
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__3/Q locDriver=> SLICE_X121Y259
delay=> 2180
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][62]_i_1__0/I1 locDriven=> SLICE_X123Y295
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 1043
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][8]_i_1__0/I3 locDriven=> SLICE_X116Y257
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][13]_i_4__0/O locDriver=> SLICE_X114Y262
delay=> 362
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][11]_i_5__0/I2 locDriven=> SLICE_X114Y246
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__1/Q locDriver=> SLICE_X121Y259
delay=> 1318
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][15]_i_5__0/I4 locDriven=> SLICE_X121Y259
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[3]_rep__3/Q locDriver=> SLICE_X125Y261
delay=> 679
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][19]_i_7__0/I0 locDriven=> SLICE_X108Y251
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][19]_i_5__0/O locDriver=> SLICE_X107Y254
delay=> 221
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][23]_i_1__0/I2 locDriven=> SLICE_X124Y250
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[7][23]_i_3__0/O locDriver=> SLICE_X124Y250
delay=> 49
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][26]_i_4__0/I5 locDriven=> SLICE_X120Y273
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][26]_i_6__0/O locDriver=> SLICE_X120Y273
delay=> 76
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][29]_i_5__0/I0 locDriven=> SLICE_X119Y260
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__0/Q locDriver=> SLICE_X124Y261
delay=> 563
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][32]_i_5__0/I0 locDriven=> SLICE_X114Y266
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__0/Q locDriver=> SLICE_X124Y261
delay=> 739
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][35]_i_8__0/I2 locDriven=> SLICE_X117Y264
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][35]_i_8__0/O locDriver=> SLICE_X112Y266
delay=> 527
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][39]_i_2__0/I4 locDriven=> SLICE_X108Y275
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][46]_i_5__0/O locDriver=> SLICE_X122Y283
delay=> 1032
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][41]_i_8__0/I2 locDriven=> SLICE_X119Y283
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][41]_i_9__0/O locDriver=> SLICE_X114Y280
delay=> 438
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][45]_i_2__0/I4 locDriven=> SLICE_X123Y285
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][46]_i_5__0/O locDriver=> SLICE_X122Y283
delay=> 305
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][48]_i_5__0/I1 locDriven=> SLICE_X113Y295
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][48]_i_10__0/O locDriver=> SLICE_X113Y292
delay=> 222
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][51]_i_2__0/I0 locDriven=> SLICE_X125Y289
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][51]_i_5__0/O locDriver=> SLICE_X122Y287
delay=> 292
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][54]_i_5__0/I1 locDriven=> SLICE_X118Y292
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][54]_i_8__0/O locDriver=> SLICE_X116Y290
delay=> 237
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][58]_i_1__0/I4 locDriven=> SLICE_X113Y302
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][58]_i_4__0/O locDriver=> SLICE_X113Y302
delay=> 77
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][60]_i_7__0/I2 locDriven=> SLICE_X109Y302
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][60]_i_6__0/O locDriver=> SLICE_X107Y300
delay=> 263
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][63]_i_9__0/I0 locDriven=> SLICE_X124Y302
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__0/Q locDriver=> SLICE_X124Y261
delay=> 2217
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][9]_i_4__0/I2 locDriven=> SLICE_X122Y258
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[7][9]_i_6__0/O locDriver=> SLICE_X122Y258
delay=> 80
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][13]_i_2__0/I0 locDriven=> SLICE_X121Y251
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][13]_i_6__0/O locDriver=> SLICE_X116Y254
delay=> 448
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][17]_i_2__0/I2 locDriven=> SLICE_X119Y256
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[11][58]_i_7__0/O locDriver=> SLICE_X112Y258
delay=> 362
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][21]_i_5__0/I3 locDriven=> SLICE_X113Y273
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__4/Q locDriver=> SLICE_X125Y260
delay=> 1337
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][25]_i_4__0/I0 locDriven=> SLICE_X125Y271
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][25]_i_5__0/O locDriver=> SLICE_X128Y271
delay=> 380
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][30]_i_1__0/I0 locDriven=> SLICE_X112Y270
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][30]_i_2__0/O locDriver=> SLICE_X112Y270
delay=> 159
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][33]_i_7__0/I2 locDriven=> SLICE_X122Y282
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[2]_rep__3/Q locDriver=> SLICE_X125Y261
delay=> 951
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][37]_i_4__0/I4 locDriven=> SLICE_X109Y263
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[8][37]_i_7__0/O locDriver=> SLICE_X109Y262
delay=> 192
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][40]_i_5__0/I2 locDriven=> SLICE_X114Y282
driverPin=> chip/tile1/l2/config_regs/coreid_reg_f_reg[10]/Q locDriver=> SLICE_X99Y271
delay=> 848
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][44]_i_2__0/I2 locDriven=> SLICE_X118Y285
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[11][47]_i_5__0/O locDriver=> SLICE_X118Y279
delay=> 297
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][47]_i_5__0/I2 locDriven=> SLICE_X111Y291
driverPin=> chip/tile1/l2/config_regs/coreid_reg_f_reg[17]/Q locDriver=> SLICE_X99Y271
delay=> 538
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][50]_i_8__0/I1 locDriven=> SLICE_X123Y292
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][50]_i_9__0/O locDriver=> SLICE_X125Y294
delay=> 245
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][54]_i_4__0/I0 locDriven=> SLICE_X118Y290
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][54]_i_5__0/O locDriver=> SLICE_X118Y290
delay=> 168
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][58]_i_1__0/I1 locDriven=> SLICE_X114Y304
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0/O locDriver=> SLICE_X110Y257
delay=> 1163
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][61]_i_2__0/I3 locDriven=> SLICE_X104Y303
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][61]_i_6__0/O locDriver=> SLICE_X108Y301
delay=> 320
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][6]_i_7__0/I1 locDriven=> SLICE_X116Y267
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][10]_i_5__0/O locDriver=> SLICE_X122Y272
delay=> 694
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][11]_i_1__0/I2 locDriven=> SLICE_X115Y252
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[9][11]_i_3__0/O locDriver=> SLICE_X113Y249
delay=> 240
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][14]_i_5__0/I5 locDriven=> SLICE_X115Y259
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_8__0/O locDriver=> SLICE_X105Y253
delay=> 799
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][19]_i_1__0/I2 locDriven=> SLICE_X110Y254
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[9][19]_i_3__0/O locDriver=> SLICE_X110Y254
delay=> 48
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][23]_i_1__0/I4 locDriven=> SLICE_X121Y249
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][23]_i_4__0/O locDriver=> SLICE_X121Y250
delay=> 129
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][27]_i_1__0/I2 locDriven=> SLICE_X125Y276
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][27]_i_3__0/O locDriver=> SLICE_X125Y274
delay=> 171
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][31]_i_1__0/I2 locDriven=> SLICE_X106Y269
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[9][31]_i_3__0/O locDriver=> SLICE_X104Y270
delay=> 225
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][33]_i_6__0/I3 locDriven=> SLICE_X106Y267
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][63]_i_8__0/O locDriver=> SLICE_X125Y282
delay=> 1334
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][36]_i_7__0/I1 locDriven=> SLICE_X105Y266
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][45]_i_5__0/O locDriver=> SLICE_X125Y283
delay=> 1878
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][39]_i_2__0/I3 locDriven=> SLICE_X107Y277
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][39]_i_6__0/O locDriver=> SLICE_X106Y277
delay=> 166
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][41]_i_4__0/I4 locDriven=> SLICE_X117Y283
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][41]_i_7__0/O locDriver=> SLICE_X117Y283
delay=> 44
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][44]_i_1__0/I1 locDriven=> SLICE_X119Y284
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0_replica/O locDriver=> SLICE_X111Y257
delay=> 944
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][46]_i_7__0/I4 locDriven=> SLICE_X120Y292
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][46]_i_8__0/O locDriver=> SLICE_X120Y292
delay=> 168
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][49]_i_4__0/I0 locDriven=> SLICE_X116Y297
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][49]_i_5__0/O locDriver=> SLICE_X109Y297
delay=> 332
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][51]_i_5__0/I2 locDriven=> SLICE_X123Y287
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][29]_i_6__0/O locDriver=> SLICE_X124Y281
delay=> 281
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][54]_i_1__0/I4 locDriven=> SLICE_X119Y292
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][54]_i_4__0/O locDriver=> SLICE_X117Y291
delay=> 135
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][56]_i_5__0/I4 locDriven=> SLICE_X119Y301
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[1]_rep__2/Q locDriver=> SLICE_X123Y260
delay=> 1999
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][5]_i_7__0/I1 locDriven=> SLICE_X121Y268
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][6]_i_6__0/O locDriver=> SLICE_X121Y271
delay=> 230
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][63]_i_2__0/I1 locDriven=> SLICE_X105Y301
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0/O locDriver=> SLICE_X110Y257
delay=> 730
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][8]_i_7__0/I3 locDriven=> SLICE_X111Y257
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][15]_i_5__0/O locDriver=> SLICE_X120Y272
delay=> 1085
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[0][25]/R locDriven=> SLICE_X123Y271
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1141
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[0][48]/R locDriven=> SLICE_X114Y295
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1091
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[10][12]/R locDriven=> SLICE_X117Y250
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1139
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[10][35]/R locDriven=> SLICE_X112Y261
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1076
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[10][58]/R locDriven=> SLICE_X115Y302
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1129
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[11][22]/R locDriven=> SLICE_X125Y256
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1160
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[11][45]/R locDriven=> SLICE_X118Y287
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1142
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[12][0]/R locDriven=> SLICE_X119Y274
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1139
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[12][32]/R locDriven=> SLICE_X113Y267
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1078
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[12][55]/R locDriven=> SLICE_X120Y296
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1146
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[13][1]/R locDriven=> SLICE_X118Y277
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1131
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[13][42]/R locDriven=> SLICE_X114Y290
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1090
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[13][7]/R locDriven=> SLICE_X126Y264
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1154
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[14][2]/R locDriven=> SLICE_X114Y276
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1078
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[14][52]/R locDriven=> SLICE_X122Y299
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1152
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[15][17]/R locDriven=> SLICE_X117Y255
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1138
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[15][3]/R locDriven=> SLICE_X124Y268
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1134
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[15][62]/R locDriven=> SLICE_X125Y297
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1167
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[1][27]/R locDriven=> SLICE_X126Y275
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1155
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[1][4]/R locDriven=> SLICE_X123Y263
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1148
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[2][14]/R locDriven=> SLICE_X113Y260
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1079
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[2][37]/R locDriven=> SLICE_X110Y264
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1076
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[2][5]/R locDriven=> SLICE_X122Y269
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1128
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[3][24]/R locDriven=> SLICE_X125Y253
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1162
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[3][47]/R locDriven=> SLICE_X111Y292
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1096
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[4][11]/R locDriven=> SLICE_X115Y248
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1088
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[4][34]/R locDriven=> SLICE_X108Y272
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1072
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[4][57]/R locDriven=> SLICE_X117Y306
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1173
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[5][21]/R locDriven=> SLICE_X116Y272
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1123
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[5][44]/R locDriven=> SLICE_X124Y284
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1159
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[5][9]/R locDriven=> SLICE_X124Y257
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1148
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[6][31]/R locDriven=> SLICE_X110Y269
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1067
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[6][54]/R locDriven=> SLICE_X116Y291
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1140
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[7][19]/R locDriven=> SLICE_X108Y249
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1086
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[7][41]/R locDriven=> SLICE_X120Y283
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1141
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[7][6]/R locDriven=> SLICE_X116Y268
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1120
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[8][29]/R locDriven=> SLICE_X123Y279
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1152
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[8][51]/R locDriven=> SLICE_X122Y288
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1149
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[9][16]/R locDriven=> SLICE_X114Y251
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1088
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[9][39]/R locDriven=> SLICE_X107Y277
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1082
pinDriven=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[9][61]/R locDriven=> SLICE_X106Y301
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1130
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_13__4/I1 locDriven=> SLICE_X119Y265
driverPin=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_40__2/O locDriver=> SLICE_X119Y265
delay=> 15
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_44__2/I0 locDriven=> SLICE_X117Y250
driverPin=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_99__0/O locDriver=> SLICE_X117Y250
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_60__0/I1 locDriven=> SLICE_X116Y276
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[14][2]/Q locDriver=> SLICE_X114Y276
delay=> 161
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_76__0/I2 locDriven=> SLICE_X115Y269
driverPin=> chip/tile1/l2/pipe1/buf_out/rd_ptr_f_reg[1]/Q locDriver=> SLICE_X123Y263
delay=> 884
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_0_13_i_92__0/I0 locDriven=> SLICE_X119Y265
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[15][10]/Q locDriver=> SLICE_X120Y265
delay=> 102
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_25__4/I1 locDriven=> SLICE_X108Y251
driverPin=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_64__2/O locDriver=> SLICE_X108Y251
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_49__2/I5 locDriven=> SLICE_X114Y259
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[8][14]/Q locDriver=> SLICE_X114Y259
delay=> 46
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_65__2/I3 locDriven=> SLICE_X108Y251
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[9][18]/Q locDriver=> SLICE_X109Y249
delay=> 155
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_81__2/I1 locDriven=> SLICE_X125Y256
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[10][22]/Q locDriver=> SLICE_X123Y255
delay=> 267
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_14_27_i_97__0/I2 locDriven=> SLICE_X123Y274
driverPin=> chip/tile1/l2/pipe1/buf_out/rd_ptr_f_reg[1]_rep__0/Q locDriver=> SLICE_X123Y262
delay=> 365
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_37__4/I0 locDriven=> SLICE_X113Y279
driverPin=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_87__0/O locDriver=> SLICE_X113Y279
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_55__2/I4 locDriven=> SLICE_X111Y272
driverPin=> chip/tile1/l2/pipe1/buf_out/rd_ptr_f_reg[0]_rep/Q locDriver=> SLICE_X121Y263
delay=> 791
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_71__2/I2 locDriven=> SLICE_X108Y272
driverPin=> chip/tile1/l2/pipe1/buf_out/rd_ptr_f_reg[1]_rep__0/Q locDriver=> SLICE_X123Y262
delay=> 1039
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_28_41_i_87__0/I3 locDriven=> SLICE_X113Y279
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[1][38]/Q locDriver=> SLICE_X114Y278
delay=> 234
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_18__4/I1 locDriven=> SLICE_X112Y289
driverPin=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_50__4/O locDriver=> SLICE_X112Y289
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_45__4/I5 locDriven=> SLICE_X115Y287
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[8][43]/Q locDriver=> SLICE_X114Y287
delay=> 116
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_61__2/I3 locDriven=> SLICE_X111Y292
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[9][47]/Q locDriver=> SLICE_X111Y290
delay=> 108
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_77__2/I4 locDriven=> SLICE_X124Y288
driverPin=> chip/tile1/l2/pipe1/buf_out/rd_ptr_f_reg[0]_rep__0/Q locDriver=> SLICE_X123Y263
delay=> 870
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_42_55_i_93__0/I2 locDriven=> SLICE_X118Y296
driverPin=> chip/tile1/l2/pipe1/buf_out/rd_ptr_f_reg[1]_rep/Q locDriver=> SLICE_X124Y262
delay=> 787
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_56_63_i_27__4/I3 locDriven=> SLICE_X116Y303
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[9][57]/Q locDriver=> SLICE_X117Y301
delay=> 192
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_56_63_i_43__0/I1 locDriven=> SLICE_X106Y303
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f_reg[10][61]/Q locDriver=> SLICE_X110Y302
delay=> 174
pinDriven=> chip/tile1/l2/pipe1/buf_out/storage_data_f_reg_0_15_56_63_i_9__4/S locDriven=> SLICE_X116Y303
driverPin=> chip/tile1/l2/pipe1/buf_out/rd_ptr_f_reg[2]/Q locDriver=> SLICE_X124Y262
delay=> 2460
pinDriven=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__7/D locDriven=> SLICE_X124Y261
driverPin=> chip/tile1/l2/pipe1/ctrl/wr_ptr_f[0]_rep__7_i_1__0/O locDriver=> SLICE_X124Y261
delay=> 323
pinDriven=> chip/tile1/l2/pipe1/ctrl/BW_r[135]_i_1__0/I4 locDriven=> SLICE_X98Y294
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_mask_in_S21__1/Q locDriver=> SLICE_X97Y278
delay=> 538
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[101]_i_5__0/I4 locDriven=> SLICE_X94Y287
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[101]_i_12__0/O locDriver=> SLICE_X94Y287
delay=> 50
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[104]_i_4__0/I0 locDriven=> SLICE_X93Y290
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_19__0/O locDriver=> SLICE_X94Y277
delay=> 574
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[108]_i_4__0/I0 locDriven=> SLICE_X94Y290
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_19__0/O locDriver=> SLICE_X94Y277
delay=> 644
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[111]_i_20__0/I3 locDriven=> SLICE_X95Y286
driverPin=> chip/tile1/l2/pipe1/buf_in/DIN_r_reg[111]_i_26__0/O[4] locDriver=> SLICE_X95Y277
delay=> 250
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[112]_i_9__0/I1 locDriven=> SLICE_X92Y291
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[112]_i_16__0/O locDriver=> SLICE_X100Y286
delay=> 409
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[114]_i_2__2/I1 locDriven=> SLICE_X96Y298
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[114]_i_5__0/O locDriver=> SLICE_X97Y287
delay=> 242
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[116]_i_15__0/I0 locDriven=> SLICE_X93Y286
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_28__0/O locDriver=> SLICE_X97Y288
delay=> 244
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[118]_i_10__0/I0 locDriven=> SLICE_X93Y291
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r_reg[119]_i_22__0/O[6] locDriver=> SLICE_X95Y289
delay=> 188
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[119]_i_29__0/I1 locDriven=> SLICE_X99Y288
driverPin=> chip/tile1/l2/pipe1/ctrl/data_size_S2_f_reg[1]/Q locDriver=> SLICE_X91Y260
delay=> 1299
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[119]_i_4__2/I5 locDriven=> SLICE_X96Y292
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[119]_i_13__0/O locDriver=> SLICE_X89Y292
delay=> 237
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[120]_i_9__0/I3 locDriven=> SLICE_X95Y292
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[127]_i_24__0/O locDriver=> SLICE_X96Y270
delay=> 607
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[122]_i_11__0/I3 locDriven=> SLICE_X103Y287
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_29__0/O locDriver=> SLICE_X96Y277
delay=> 521
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[123]_i_14__0/I3 locDriven=> SLICE_X98Y286
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[127]_i_24__0/O locDriver=> SLICE_X96Y270
delay=> 651
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[124]_i_16__0/I3 locDriven=> SLICE_X97Y285
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_19__0/O locDriver=> SLICE_X94Y277
delay=> 410
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[125]_i_14__0/I5 locDriven=> SLICE_X96Y286
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_26__0/O locDriver=> SLICE_X96Y288
delay=> 164
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[126]_i_19__0/I0 locDriven=> SLICE_X97Y289
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_42__0/O locDriver=> SLICE_X96Y276
delay=> 365
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_21__0/I2 locDriven=> SLICE_X97Y281
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_type_S2_f_reg[1]/Q locDriver=> SLICE_X97Y269
delay=> 586
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_49__0/I4 locDriven=> SLICE_X95Y288
driverPin=> chip/tile1/l2/pipe1/buf_in/DIN_r[121]_i_18__0/O locDriver=> SLICE_X101Y289
delay=> 269
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[127]_i_74__0/I2 locDriven=> SLICE_X95Y290
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[123]_i_28__0/O locDriver=> SLICE_X101Y286
delay=> 550
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[129]_i_3__0/I5 locDriven=> SLICE_X98Y292
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[121]/Q locDriver=> SLICE_X99Y283
delay=> 331
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[131]_i_6__0/I5 locDriven=> SLICE_X93Y288
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[123]/Q locDriver=> SLICE_X98Y283
delay=> 305
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[133]_i_7__0/I5 locDriven=> SLICE_X94Y287
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[101]_i_12__0/O locDriver=> SLICE_X94Y287
delay=> 51
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[135]_i_15__0_replica_1/I0 locDriven=> SLICE_X96Y277
driverPin=> chip/tile1/l2/pipe1/ctrl/data_clk_en_S3_f0_i_4__0/O locDriver=> SLICE_X97Y268
delay=> 349
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[135]_i_48__0/I3 locDriven=> SLICE_X96Y283
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_type_S2_f_reg[5]/Q locDriver=> SLICE_X96Y272
delay=> 447
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[140]_i_1__0/I2 locDriven=> SLICE_X95Y295
driverPin=> chip/tile1/l2/pipe1/dpath/data_pgen2/DIN_r[140]_i_2__0/O locDriver=> SLICE_X94Y296
delay=> 135
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[142]_i_26__0/I3 locDriven=> SLICE_X96Y292
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[113]_i_16__0/O locDriver=> SLICE_X98Y289
delay=> 294
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[48]_i_4__2/I3 locDriven=> SLICE_X102Y240
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[50]_i_10__0/O locDriver=> SLICE_X102Y238
delay=> 197
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[61]_i_6__0/I3 locDriven=> SLICE_X92Y289
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[133]_i_7__0/O locDriver=> SLICE_X94Y287
delay=> 180
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[83]_i_8__0/I1 locDriven=> SLICE_X94Y291
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[115]_i_16__0/O locDriver=> SLICE_X100Y289
delay=> 338
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[87]_i_9__0/I5 locDriven=> SLICE_X92Y292
driverPin=> chip/tile1/l2/pipe1/ctrl/data_size_S2_f_reg[2]/Q locDriver=> SLICE_X90Y260
delay=> 1145
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[93]_i_7__0/I3 locDriven=> SLICE_X95Y292
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r_reg[127]_i_27__0/O[5] locDriver=> SLICE_X95Y288
delay=> 189
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r[97]_i_12__0/I2 locDriven=> SLICE_X96Y289
driverPin=> chip/tile1/l2/pipe1/buf_in/DIN_r[97]_i_13__0/O locDriver=> SLICE_X95Y282
delay=> 381
pinDriven=> chip/tile1/l2/pipe1/ctrl/DIN_r_reg[119]_i_51__0/CI_TOP locDriven=> SLICE_X95Y280
driverPin=> chip/tile1/l2/pipe1/ctrl/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[2]_i_3__0/I0 locDriven=> SLICE_X118Y261
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0_replica/O locDriver=> SLICE_X111Y257
delay=> 491
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[0][4]_i_1__0/I2 locDriven=> SLICE_X124Y265
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[0][4]_i_3__0/O locDriver=> SLICE_X123Y265
delay=> 139
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[10][20]_i_4__0/I5 locDriven=> SLICE_X119Y269
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][20]_i_7__0/O locDriver=> SLICE_X119Y269
delay=> 82
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[11][15]_i_7__0/I2 locDriven=> SLICE_X121Y260
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][25]_i_5__0/O locDriver=> SLICE_X127Y261
delay=> 736
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[12][20]_i_1__0/I2 locDriven=> SLICE_X118Y271
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][20]_i_3__0/O locDriver=> SLICE_X118Y271
delay=> 48
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[13][15]_i_3__0/I5 locDriven=> SLICE_X121Y262
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][24]_i_6__0/O locDriver=> SLICE_X112Y259
delay=> 479
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[14][21]_i_1__0/I1 locDriven=> SLICE_X114Y273
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_counter_f[0]_i_2__0_replica/O locDriver=> SLICE_X111Y257
delay=> 955
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][12]_i_12__0/I0 locDriven=> SLICE_X116Y253
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][5]_i_13__0/O locDriver=> SLICE_X109Y254
delay=> 420
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][23]_i_13__0/I1 locDriven=> SLICE_X118Y254
driverPin=> chip/tile1/l2/pipe1/ctrl/special_addr_type_S4_f_reg/Q locDriver=> SLICE_X104Y275
delay=> 845
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][40]_i_9__0/I0 locDriven=> SLICE_X114Y281
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_23__0/O locDriver=> SLICE_X113Y271
delay=> 415
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][42]_i_37__0/I4 locDriven=> SLICE_X104Y278
driverPin=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[14]/Q locDriver=> SLICE_X104Y279
delay=> 100
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][4]_i_8__0/I2 locDriven=> SLICE_X121Y264
driverPin=> chip/tile1/l2/pipe1/ctrl/state_mesi_S4_f_reg[0]/Q locDriver=> SLICE_X104Y267
delay=> 473
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][60]_i_8__0/I0 locDriven=> SLICE_X108Y299
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_23__0/O locDriver=> SLICE_X113Y271
delay=> 729
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][8]_i_8__0/I5 locDriven=> SLICE_X114Y255
driverPin=> chip/tile1/l2/pipe1/dpath/mshrid_S4_f_reg[2]/Q locDriver=> SLICE_X96Y246
delay=> 651
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[1][4]_i_4__0/I5 locDriven=> SLICE_X122Y264
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[1][4]_i_7__0/O locDriver=> SLICE_X122Y264
delay=> 76
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[2][21]_i_4__0/I2 locDriven=> SLICE_X115Y274
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 633
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[3][18]_i_3__0/I2 locDriven=> SLICE_X110Y253
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][22]_i_5__0/O locDriver=> SLICE_X121Y273
delay=> 1986
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[4][20]_i_4__0/I0 locDriven=> SLICE_X119Y269
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[14][20]_i_6__0/O locDriver=> SLICE_X118Y271
delay=> 214
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[5][15]_i_6__0/I2 locDriven=> SLICE_X119Y259
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][29]_i_5__0/O locDriver=> SLICE_X119Y260
delay=> 141
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[6][2]_i_2__0/I0 locDriven=> SLICE_X116Y275
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_4__0/O locDriver=> SLICE_X112Y256
delay=> 511
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[7][18]_i_6__0/I0 locDriven=> SLICE_X110Y250
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_4__0/O locDriver=> SLICE_X106Y254
delay=> 325
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[8][21]_i_1__0/I3 locDriven=> SLICE_X114Y273
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][27]_i_4__0/O locDriver=> SLICE_X116Y263
delay=> 566
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[9][18]_i_3__0/I3 locDriven=> SLICE_X109Y249
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][18]_i_6__0/O locDriver=> SLICE_X109Y258
delay=> 386
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[9][6]_i_4__0/I0 locDriven=> SLICE_X117Y267
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][6]_i_8__0/O locDriver=> SLICE_X113Y267
delay=> 351
pinDriven=> chip/tile1/l2/pipe1/ctrl/buf_mem_f_reg[1][2]_i_1__0/S locDriven=> SLICE_X116Y277
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][7]_i_4__0/O locDriver=> SLICE_X116Y265
delay=> 734
pinDriven=> chip/tile1/l2/pipe1/ctrl/data_clk_en_S3_f0_i_1__0/I1 locDriven=> SLICE_X97Y273
driverPin=> chip/tile1/l2/pipe1/ctrl/l2_load_data_subline_S2_f[1]_i_5__0/O locDriver=> SLICE_X97Y270
delay=> 146
pinDriven=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][121]_i_19__0/I0 locDriven=> SLICE_X103Y254
driverPin=> chip/tile1/l2/pipe1/ctrl/write_enable_in_reg_i_3__0/O locDriver=> SLICE_X106Y253
delay=> 242
pinDriven=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][27]_i_1__0/I1 locDriven=> SLICE_X94Y255
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][121]_i_8__0/O locDriver=> SLICE_X102Y253
delay=> 376
pinDriven=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][4]_i_1__0/I1 locDriven=> SLICE_X100Y243
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][121]_i_8__0/O locDriver=> SLICE_X102Y253
delay=> 407
pinDriven=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][69]_i_1__0/I1 locDriven=> SLICE_X95Y240
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][121]_i_8__0/O locDriver=> SLICE_X102Y253
delay=> 520
pinDriven=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][91]_i_1__0/I1 locDriven=> SLICE_X93Y248
driverPin=> chip/tile1/l2/pipe1/ctrl/data_mem_f[6][121]_i_8__0/O locDriver=> SLICE_X102Y253
delay=> 422
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_S4_f_reg[19]/D locDriven=> SLICE_X99Y280
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[19]_i_1__0/O locDriver=> SLICE_X99Y280
delay=> 20
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_S4_f_reg[41]/D locDriven=> SLICE_X102Y290
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[41]_i_1__0/O locDriver=> SLICE_X102Y290
delay=> 20
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_S4_f_reg[6]/D locDriven=> SLICE_X96Y276
driverPin=> chip/tile1/l2/dir_wrap/l2_dir/l2_dir_array/sram_l2_dir/dir_data_S4_f[6]_i_1__0/O locDriver=> SLICE_X96Y276
delay=> 22
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[15]_i_1__0/I1 locDriven=> SLICE_X104Y279
driverPin=> chip/tile1/l2/pipe1/ctrl/stall_before_S3_f_reg/Q locDriver=> SLICE_X106Y254
delay=> 719
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[23]_i_3__0/I4 locDriven=> SLICE_X105Y280
driverPin=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[47]_i_3__0/O locDriver=> SLICE_X102Y280
delay=> 319
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[30]_i_2__0/I2 locDriven=> SLICE_X103Y279
driverPin=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[31]_i_4__0/O locDriver=> SLICE_X103Y281
delay=> 120
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[38]_i_3__0/I2 locDriven=> SLICE_X104Y288
driverPin=> chip/tile1/l2/pipe1/ctrl/dir_data_S4_f_reg[36]/Q locDriver=> SLICE_X104Y290
delay=> 117
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[45]_i_5__0/I1 locDriven=> SLICE_X103Y289
driverPin=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[60]_i_6__0/O locDriver=> SLICE_X107Y290
delay=> 267
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[49]_i_2__0/I4 locDriven=> SLICE_X108Y290
driverPin=> chip/tile1/l2/pipe1/ctrl/dir_data_S4_f_reg[48]/Q locDriver=> SLICE_X101Y289
delay=> 359
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[58]_i_2__0/I0 locDriven=> SLICE_X106Y289
driverPin=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[58]/Q locDriver=> SLICE_X106Y289
delay=> 369
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[63]_i_1__0/I1 locDriven=> SLICE_X104Y283
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_send_data_size_S4_reg[1]_i_5__0/O locDriver=> SLICE_X106Y255
delay=> 452
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[14]/R locDriven=> SLICE_X104Y279
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1076
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[37]/R locDriven=> SLICE_X103Y287
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1081
pinDriven=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f_reg[5]/R locDriven=> SLICE_X105Y278
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1074
pinDriven=> chip/tile1/l2/pipe1/ctrl/l2_evict_S3_f_i_6__0/I0 locDriven=> SLICE_X96Y265
driverPin=> chip/tile1/l2/pipe1/dpath/l2_tag_hit_S3_f_i_1__0/O locDriver=> SLICE_X100Y258
delay=> 393
pinDriven=> chip/tile1/l2/pipe1/ctrl/msg_cas_cmp_S1_f_i_101__0/I4 locDriven=> SLICE_X114Y275
driverPin=> chip/tile1/l2/pipe1/dpath/addr_S4_f_reg[2]/Q locDriver=> SLICE_X97Y277
delay=> 728
pinDriven=> chip/tile1/l2/pipe1/ctrl/msg_cas_cmp_S1_f_i_69__0/I1 locDriven=> SLICE_X110Y277
driverPin=> chip/tile1/l2/pipe1/ctrl/data_size_S4_f_reg[2]/Q locDriver=> SLICE_X97Y277
delay=> 448
pinDriven=> chip/tile1/l2/pipe1/ctrl/msg_input_en_S1_f_i_2__0_rewire/I4 locDriven=> SLICE_X97Y267
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S2_f_reg/Q locDriver=> SLICE_X94Y262
delay=> 403
pinDriven=> chip/tile1/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_17__0/I3 locDriven=> SLICE_X105Y252
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_36__0/O locDriver=> SLICE_X104Y251
delay=> 187
pinDriven=> chip/tile1/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_41__0/I5 locDriven=> SLICE_X104Y252
driverPin=> chip/tile1/l2/pipe1/dpath/msg_send_data_size_S4_reg[2]_i_61__0/O locDriver=> SLICE_X104Y252
delay=> 82
pinDriven=> chip/tile1/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_66__0/I4 locDriven=> SLICE_X103Y252
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_type_S4_f_reg[2]/Q locDriver=> SLICE_X101Y254
delay=> 232
pinDriven=> chip/tile1/l2/pipe1/ctrl/msg_type_S3_f_reg[6]/R locDriven=> SLICE_X102Y254
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1083
pinDriven=> chip/tile1/l2/pipe1/ctrl/mshr_wr_data_en_S3_f_i_2__0/I3 locDriven=> SLICE_X98Y266
driverPin=> chip/tile1/l2/pipe1/ctrl/mshr_wr_data_en_S3_f_i_5__0/O locDriver=> SLICE_X96Y266
delay=> 356
pinDriven=> chip/tile1/l2/pipe1/ctrl/special_addr_type_S2_f_reg_rep/C locDriven=> SLICE_X97Y283
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1725
pinDriven=> chip/tile1/l2/pipe1/ctrl/state_data_in_S3_f[50]_i_1__1/I0 locDriven=> SLICE_X101Y266
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_replica/Q locDriver=> SLICE_X85Y295
delay=> 1287
pinDriven=> chip/tile1/l2/pipe1/ctrl/state_data_in_S3_f[63]_i_8__0/I3 locDriven=> SLICE_X96Y265
driverPin=> chip/tile1/l2/pipe1/dpath/state_wr_en_S3_f_i_21__0/O locDriver=> SLICE_X95Y266
delay=> 198
pinDriven=> chip/tile1/l2/pipe1/ctrl/state_wr_en_S3_f_i_15__0/I4 locDriven=> SLICE_X96Y270
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_type_S2_f_reg[2]/Q locDriver=> SLICE_X96Y272
delay=> 121
pinDriven=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/I3 locDriven=> SLICE_X105Y255
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_6__0/O locDriver=> SLICE_X105Y287
delay=> 503
pinDriven=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_3__0/I2 locDriven=> SLICE_X105Y255
driverPin=> chip/tile1/l2/pipe1/dpath/valid_S3_f_i_8__0/O locDriver=> SLICE_X104Y253
delay=> 191
pinDriven=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_57__0/I4 locDriven=> SLICE_X105Y279
driverPin=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[47]_i_9__0/O locDriver=> SLICE_X104Y279
delay=> 222
pinDriven=> chip/tile1/l2/pipe1/ctrl/wr_ptr_f[1]_i_1__0/I3 locDriven=> SLICE_X119Y260
driverPin=> chip/tile1/l2/pipe1/ctrl/wr_ptr_f[3]_i_6__0/O locDriver=> SLICE_X111Y261
delay=> 662
pinDriven=> chip/tile1/l2/pipe1/ctrl/wr_ptr_f[3]_rep_i_1__0/I5 locDriven=> SLICE_X126Y261
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[3]/Q locDriver=> SLICE_X126Y261
delay=> 262
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[106]_i_2__2/I3 locDriven=> SLICE_X94Y294
driverPin=> chip/tile1/l2/pipe1/buf_in/state_data_in_S3_f[34]_i_1__0/O locDriver=> SLICE_X93Y275
delay=> 621
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[111]_i_5__0/I2 locDriven=> SLICE_X90Y295
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_mask_in_S21__3/Q locDriver=> SLICE_X96Y272
delay=> 1364
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[115]_i_16__0/I0 locDriven=> SLICE_X100Y289
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[115]_i_20__0/O locDriver=> SLICE_X98Y289
delay=> 143
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[118]_i_18__0/I1 locDriven=> SLICE_X93Y283
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[46]/Q locDriver=> SLICE_X98Y284
delay=> 323
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[120]_i_24__0/I3 locDriven=> SLICE_X96Y285
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[112]/Q locDriver=> SLICE_X100Y284
delay=> 310
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[121]_i_36__0/I5 locDriven=> SLICE_X98Y289
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[113]_i_22__0/O locDriver=> SLICE_X99Y288
delay=> 144
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[123]_i_32__0/I4 locDriven=> SLICE_X99Y287
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[35]/Q locDriver=> SLICE_X99Y283
delay=> 155
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[125]_i_30__0/I0 locDriven=> SLICE_X101Y288
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[125]_i_36__0/O locDriver=> SLICE_X101Y288
delay=> 191
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[127]_i_14__0/I0 locDriven=> SLICE_X98Y285
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[119]/Q locDriver=> SLICE_X98Y283
delay=> 111
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[127]_i_93__0/I1 locDriven=> SLICE_X93Y280
driverPin=> chip/tile1/l2/pipe1/ctrl/data_size_S2_f_reg[1]/Q locDriver=> SLICE_X91Y260
delay=> 462
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[133]_i_11__0/I2 locDriven=> SLICE_X99Y284
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[61]/Q locDriver=> SLICE_X99Y284
delay=> 50
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[142]_i_5__0/I0 locDriven=> SLICE_X93Y297
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[142]_i_12__0/O locDriver=> SLICE_X93Y289
delay=> 210
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[18]_i_2__6/I0 locDriven=> SLICE_X96Y294
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_mask_in_S21__1_rep__0/Q locDriver=> SLICE_X97Y278
delay=> 686
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[25]_i_1__8/I1 locDriven=> SLICE_X99Y264
driverPin=> chip/tile1/l2/pipe1/dpath/state_data_in_S4_f_reg[25]/Q locDriver=> SLICE_X100Y267
delay=> 185
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[31]_i_2__5/I3 locDriven=> SLICE_X104Y262
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[46]_i_4__2/O locDriver=> SLICE_X101Y241
delay=> 339
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[39]_i_2__3/I2 locDriven=> SLICE_X93Y300
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[135]_i_7__0/O locDriver=> SLICE_X99Y289
delay=> 461
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[46]_i_2__4/I0 locDriven=> SLICE_X95Y293
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[46]/Q locDriver=> SLICE_X98Y284
delay=> 392
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[4]_i_2__6/I4 locDriven=> SLICE_X92Y297
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[7]_i_4__2/O locDriver=> SLICE_X88Y296
delay=> 373
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[55]_i_2__6/I1 locDriven=> SLICE_X99Y264
driverPin=> chip/tile1/l2/pipe1/dpath/state_data_in_S4_f_reg[55]/Q locDriver=> SLICE_X100Y267
delay=> 215
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[70]_i_9__0/I1 locDriven=> SLICE_X92Y296
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[142]_i_15__0/O locDriver=> SLICE_X97Y292
delay=> 225
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[78]_i_2__2/I5 locDriven=> SLICE_X98Y295
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[70]/Q locDriver=> SLICE_X98Y282
delay=> 306
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[85]_i_2__2/I4 locDriven=> SLICE_X92Y294
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[87]_i_5__0/O locDriver=> SLICE_X88Y295
delay=> 408
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r[93]_i_2__2/I3 locDriven=> SLICE_X91Y297
driverPin=> chip/tile1/l2/pipe1/buf_in/ctrl_reg_f[21]_i_1__0/O locDriver=> SLICE_X94Y266
delay=> 669
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r_reg[119]_i_22__0/DI[5] locDriven=> SLICE_X95Y289
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[117]_i_16__0/O locDriver=> SLICE_X99Y289
delay=> 308
pinDriven=> chip/tile1/l2/pipe1/dpath/DIN_r_reg[135]_i_18__0/S[3] locDriven=> SLICE_X95Y287
driverPin=> chip/tile1/l2/pipe1/ctrl/DIN_r[135]_i_35__0/O locDriver=> SLICE_X95Y287
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/dpath/addr_S2_f_reg[16]/D locDriven=> SLICE_X101Y251
driverPin=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[16]_i_1__1/O locDriver=> SLICE_X91Y253
delay=> 451
pinDriven=> chip/tile1/l2/pipe1/dpath/addr_S2_f_reg[5]/D locDriven=> SLICE_X94Y264
driverPin=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[5]_i_1__1/O locDriver=> SLICE_X94Y264
delay=> 20
pinDriven=> chip/tile1/l2/pipe1/dpath/addr_S3_f_reg[28]/D locDriven=> SLICE_X100Y256
driverPin=> chip/tile1/l2/pipe1/dpath/addr_S2_f_reg[28]/Q locDriver=> SLICE_X102Y251
delay=> 296
pinDriven=> chip/tile1/l2/pipe1/dpath/addr_S4_f_reg[14]/D locDriven=> SLICE_X98Y258
driverPin=> chip/tile1/l2/pipe1/dpath/addr_S3_f_reg[14]/Q locDriver=> SLICE_X98Y259
delay=> 279
pinDriven=> chip/tile1/l2/pipe1/dpath/addr_S4_f_reg[37]/D locDriven=> SLICE_X98Y257
driverPin=> chip/tile1/l2/pipe1/dpath/addr_S3_f_reg[37]/Q locDriver=> SLICE_X98Y257
delay=> 330
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[107]_i_1__0/I3 locDriven=> SLICE_X109Y283
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[115]/Q locDriver=> SLICE_X108Y296
delay=> 329
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[114]_i_2__0/I0 locDriven=> SLICE_X106Y283
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[114]_i_3__0/O locDriver=> SLICE_X106Y287
delay=> 166
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[121]_i_1__0/I5 locDriven=> SLICE_X108Y284
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[129]/Q locDriver=> SLICE_X108Y287
delay=> 154
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[127]_i_20__0/I1 locDriven=> SLICE_X106Y282
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[127]_i_57__0/O locDriver=> SLICE_X102Y283
delay=> 281
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[127]_i_42__0/I2 locDriven=> SLICE_X107Y283
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[123]/Q locDriver=> SLICE_X105Y296
delay=> 371
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[127]_i_65__0/I0 locDriven=> SLICE_X104Y283
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[127]_i_29__0/O locDriver=> SLICE_X105Y285
delay=> 202
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[18]_i_2__0/I0 locDriven=> SLICE_X107Y282
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[25]_i_2__0/O locDriver=> SLICE_X109Y285
delay=> 271
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[31]_i_1__0/I1 locDriven=> SLICE_X107Y282
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_3__0/O locDriver=> SLICE_X110Y285
delay=> 330
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[43]_i_1__0/I3 locDriven=> SLICE_X110Y284
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[43]/Q locDriver=> SLICE_X107Y299
delay=> 267
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[50]_i_2__0/I0 locDriven=> SLICE_X111Y284
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[50]_i_3__0/O locDriver=> SLICE_X107Y287
delay=> 279
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[57]_i_2__0/I5 locDriven=> SLICE_X111Y284
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_20__0/O locDriver=> SLICE_X109Y285
delay=> 149
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_19__0/I1 locDriven=> SLICE_X111Y285
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_63__0/O locDriver=> SLICE_X108Y285
delay=> 182
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_40__0/I4 locDriven=> SLICE_X107Y286
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[70]/Q locDriver=> SLICE_X106Y285
delay=> 142
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_60__0/I0 locDriven=> SLICE_X110Y284
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[16]/Q locDriver=> SLICE_X105Y292
delay=> 387
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[6]_i_1__0/I5 locDriven=> SLICE_X111Y282
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[6]/Q locDriver=> SLICE_X107Y285
delay=> 392
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[85]_i_1__0/I1 locDriven=> SLICE_X109Y280
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[89]_i_2__0/O locDriver=> SLICE_X107Y284
delay=> 294
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[98]_i_1__0/I2 locDriven=> SLICE_X107Y281
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[98]_i_2__0/O locDriver=> SLICE_X103Y283
delay=> 223
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f_reg[117]/D locDriven=> SLICE_X108Y283
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[117]_i_1__0/O locDriver=> SLICE_X108Y283
delay=> 366
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f_reg[24]/D locDriven=> SLICE_X110Y280
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[24]_i_1__0/O locDriver=> SLICE_X110Y280
delay=> 23
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f_reg[47]/D locDriven=> SLICE_X109Y283
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[47]_i_1__0/O locDriver=> SLICE_X109Y283
delay=> 173
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f_reg[6]/D locDriven=> SLICE_X111Y282
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[6]_i_1__0/O locDriver=> SLICE_X111Y282
delay=> 20
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f_reg[92]/D locDriven=> SLICE_X108Y281
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[92]_i_1__0/O locDriver=> SLICE_X108Y281
delay=> 22
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[114]/D locDriven=> SLICE_X97Y283
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f_reg[114]/Q locDriver=> SLICE_X109Y284
delay=> 509
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[21]/D locDriven=> SLICE_X100Y281
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f_reg[21]/Q locDriver=> SLICE_X110Y281
delay=> 401
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[44]/D locDriven=> SLICE_X98Y284
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f_reg[44]/Q locDriver=> SLICE_X110Y283
delay=> 662
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[67]/D locDriven=> SLICE_X98Y280
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f_reg[67]/Q locDriver=> SLICE_X107Y280
delay=> 339
pinDriven=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S2_f_reg[8]/D locDriven=> SLICE_X99Y283
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f_reg[8]/Q locDriver=> SLICE_X109Y281
delay=> 456
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[0][14]_i_3__0/I1 locDriven=> SLICE_X117Y261
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][33]_i_6__0/O locDriver=> SLICE_X118Y279
delay=> 1502
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[0][26]_i_7__0/I0 locDriven=> SLICE_X124Y273
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][26]_i_5__0/O locDriver=> SLICE_X122Y276
delay=> 273
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[0][32]_i_7__0/I2 locDriven=> SLICE_X112Y266
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][32]_i_6__0/O locDriver=> SLICE_X111Y270
delay=> 296
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[0][40]_i_3__0/I2 locDriven=> SLICE_X113Y283
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][40]_i_7__0/O locDriver=> SLICE_X113Y281
delay=> 125
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[0][49]_i_3__0/I3 locDriven=> SLICE_X117Y300
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][52]_i_5__0/O locDriver=> SLICE_X119Y274
delay=> 867
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[0][57]_i_3__0/I3 locDriven=> SLICE_X117Y304
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][63]_i_8__0/O locDriver=> SLICE_X122Y301
delay=> 555
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[0][7]_i_6__0/I1 locDriven=> SLICE_X126Y264
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][18]_i_5__0/O locDriver=> SLICE_X120Y272
delay=> 792
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[10][19]_i_3__0/I0 locDriven=> SLICE_X111Y249
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][19]_i_5__0/O locDriver=> SLICE_X107Y254
delay=> 392
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[10][28]_i_6__0/I0 locDriven=> SLICE_X123Y279
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][28]_i_6__0/O locDriver=> SLICE_X120Y276
delay=> 370
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[10][34]_i_6__0/I2 locDriven=> SLICE_X105Y272
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][34]_i_9__0/O locDriver=> SLICE_X111Y273
delay=> 488
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[10][42]_i_6__0/I0 locDriven=> SLICE_X112Y288
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][42]_i_6__0/O locDriver=> SLICE_X111Y286
delay=> 187
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[10][50]_i_3__0/I4 locDriven=> SLICE_X126Y292
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[12][2]_i_4__0/O locDriver=> SLICE_X117Y278
delay=> 708
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[10][5]_i_2__0/I2 locDriven=> SLICE_X122Y270
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][5]_i_6__0/O locDriver=> SLICE_X120Y270
delay=> 272
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[11][0]_i_4__0/I0 locDriven=> SLICE_X118Y275
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][0]_i_8__0/O locDriver=> SLICE_X116Y278
delay=> 300
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[11][22]_i_3__0/I0 locDriven=> SLICE_X125Y257
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][22]_i_5__0/O locDriver=> SLICE_X118Y257
delay=> 425
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[11][37]_i_3__0/I3 locDriven=> SLICE_X106Y261
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][47]_i_6__0/O locDriver=> SLICE_X120Y267
delay=> 588
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[11][45]_i_6__0/I0 locDriven=> SLICE_X118Y287
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][45]_i_6__0/O locDriver=> SLICE_X116Y285
delay=> 361
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[11][53]_i_7__0/I0 locDriven=> SLICE_X113Y301
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][53]_i_5__0/O locDriver=> SLICE_X109Y298
delay=> 340
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[11][63]_i_6__0/I1 locDriven=> SLICE_X105Y300
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[13][55]_i_7__0/O locDriver=> SLICE_X125Y283
delay=> 2232
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[12][14]_i_6__0/I0 locDriven=> SLICE_X116Y259
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][14]_i_6__0/O locDriver=> SLICE_X113Y261
delay=> 363
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[12][26]_i_7__0/I5 locDriven=> SLICE_X124Y274
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][26]_i_6__0/O locDriver=> SLICE_X124Y273
delay=> 244
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[12][33]_i_4__0/I1 locDriven=> SLICE_X105Y267
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[12][33]_i_6__0/O locDriver=> SLICE_X125Y283
delay=> 1104
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[12][40]_i_6__0/I1 locDriven=> SLICE_X113Y280
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][46]_i_5__0/O locDriver=> SLICE_X126Y282
delay=> 838
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[12][49]_i_6__0/I2 locDriven=> SLICE_X113Y296
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][49]_i_9__0/O locDriver=> SLICE_X114Y292
delay=> 285
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[12][57]_i_6__0/I2 locDriven=> SLICE_X116Y302
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][57]_i_8__0/O locDriver=> SLICE_X117Y299
delay=> 219
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[12][8]_i_3__0/I3 locDriven=> SLICE_X115Y256
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[14][33]_i_5__0/O locDriver=> SLICE_X125Y262
delay=> 787
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[13][19]_i_3__0/I5 locDriven=> SLICE_X111Y251
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_send_data_size_S4_reg[1]_i_3__0/O locDriver=> SLICE_X106Y253
delay=> 379
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[13][34]_i_7__0/I1 locDriven=> SLICE_X105Y273
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][48]_i_8__0/O locDriver=> SLICE_X118Y280
delay=> 994
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[13][41]_i_3__0/I5 locDriven=> SLICE_X118Y283
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][41]_i_9__0/O locDriver=> SLICE_X114Y280
delay=> 453
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[13][48]_i_5__0/I1 locDriven=> SLICE_X111Y295
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][49]_i_6__0/O locDriver=> SLICE_X118Y282
delay=> 569
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[13][55]_i_3__0/I0 locDriven=> SLICE_X119Y299
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][55]_i_6__0/O locDriver=> SLICE_X116Y294
delay=> 404
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[13][6]_i_3__0/I5 locDriven=> SLICE_X115Y270
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][6]_i_8__0/O locDriver=> SLICE_X113Y267
delay=> 347
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][16]_i_6__0/I1 locDriven=> SLICE_X112Y252
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][37]_i_8__0/O locDriver=> SLICE_X121Y271
delay=> 2207
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][27]_i_6__0/I1 locDriven=> SLICE_X126Y274
driverPin=> chip/tile1/l2/pipe1/buf_out/wr_ptr_f_reg[0]_rep__4/Q locDriver=> SLICE_X125Y260
delay=> 1745
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][32]_i_9__0/I0 locDriven=> SLICE_X111Y266
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][32]_i_5__0/O locDriver=> SLICE_X112Y270
delay=> 301
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][39]_i_6__0/I1 locDriven=> SLICE_X106Y276
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][56]_i_8__0/O locDriver=> SLICE_X125Y283
delay=> 2039
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][45]_i_7__0/I0 locDriven=> SLICE_X116Y286
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][45]_i_5__0/O locDriver=> SLICE_X116Y285
delay=> 136
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][51]_i_9__0/I0 locDriven=> SLICE_X123Y287
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][51]_i_13__0/O locDriver=> SLICE_X120Y287
delay=> 317
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][5]_i_3__0/I0 locDriven=> SLICE_X122Y269
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][5]_i_5__0/O locDriver=> SLICE_X120Y270
delay=> 401
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][0]_i_15__0/I3 locDriven=> SLICE_X104Y284
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[0]/Q locDriver=> SLICE_X109Y284
delay=> 508
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][11]_i_5__0/I3 locDriven=> SLICE_X114Y254
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_20__0/O locDriver=> SLICE_X111Y269
delay=> 420
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][14]_i_16__0/I1 locDriven=> SLICE_X105Y281
driverPin=> chip/tile1/l2/pipe1/ctrl/stall_before_S3_f_reg/Q locDriver=> SLICE_X106Y254
delay=> 954
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][17]_i_15__0/I2 locDriven=> SLICE_X107Y280
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[89]/Q locDriver=> SLICE_X106Y293
delay=> 304
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][1]_i_3__0/I0 locDriven=> SLICE_X118Y277
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][1]_i_6__0/O locDriver=> SLICE_X118Y277
delay=> 48
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][22]_i_13__0/I5 locDriven=> SLICE_X104Y282
driverPin=> chip/tile1/l2/pipe1/dpath/addr_S4_f_reg[32]/Q locDriver=> SLICE_X98Y257
delay=> 1118
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][25]_i_14__0/I3 locDriven=> SLICE_X104Y283
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][25]_i_17__0/O locDriver=> SLICE_X104Y283
delay=> 125
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][29]_i_10__0/I3 locDriven=> SLICE_X105Y277
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_S4_f_reg[29]/Q locDriver=> SLICE_X104Y275
delay=> 195
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][30]_i_7__0/I4 locDriven=> SLICE_X109Y273
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_20__0/O locDriver=> SLICE_X111Y269
delay=> 238
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][34]_i_10__0/I1 locDriven=> SLICE_X106Y272
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][46]_i_6__0/O locDriver=> SLICE_X124Y285
delay=> 1744
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][36]_i_5__0/I0 locDriven=> SLICE_X105Y267
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[100]_i_1__0/O locDriver=> SLICE_X106Y280
delay=> 359
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][39]_i_16__0/I4 locDriven=> SLICE_X106Y287
driverPin=> chip/tile1/l2/pipe1/ctrl/dir_data_buf_S4_f[47]_i_11__0/O locDriver=> SLICE_X103Y288
delay=> 270
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][41]_i_13__0/I1 locDriven=> SLICE_X105Y281
driverPin=> chip/tile1/l2/config_regs/buf_mem_f[15][41]_i_17__0/O locDriver=> SLICE_X103Y275
delay=> 255
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][43]_i_19__0/I2 locDriven=> SLICE_X108Y287
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[43]/Q locDriver=> SLICE_X107Y299
delay=> 420
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][46]_i_10__0/I2 locDriven=> SLICE_X122Y292
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][46]_i_9__0/O locDriver=> SLICE_X117Y289
delay=> 447
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][48]_i_6__0/I4 locDriven=> SLICE_X108Y293
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][48]_i_14__0/O locDriver=> SLICE_X108Y287
delay=> 205
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][50]_i_19__0/I1 locDriven=> SLICE_X108Y288
driverPin=> chip/tile1/l2/pipe1/ctrl/stall_before_S3_f_reg/Q locDriver=> SLICE_X106Y254
delay=> 1143
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][53]_i_12__0/I5 locDriven=> SLICE_X108Y288
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][53]_i_16__0/O locDriver=> SLICE_X111Y286
delay=> 202
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][55]_i_8__0/I4 locDriven=> SLICE_X116Y294
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][63]_i_20__0/O locDriver=> SLICE_X111Y269
delay=> 949
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][59]_i_11__0/I0 locDriven=> SLICE_X105Y287
driverPin=> chip/tile1/l2/pipe1/ctrl/special_addr_type_S4_f_reg/Q locDriver=> SLICE_X104Y275
delay=> 630
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][60]_i_6__0/I3 locDriven=> SLICE_X107Y300
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_S4_f_reg[60]/Q locDriver=> SLICE_X104Y275
delay=> 536
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][63]_i_30__0/I3 locDriven=> SLICE_X106Y286
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[63]_i_38__0/O locDriver=> SLICE_X108Y286
delay=> 138
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][7]_i_18__0/I0 locDriven=> SLICE_X104Y285
driverPin=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[143]/Q locDriver=> SLICE_X106Y286
delay=> 370
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[1][0]_i_3__0/I4 locDriven=> SLICE_X118Y275
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][18]_i_5__0/O locDriver=> SLICE_X120Y272
delay=> 342
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[1][1]_i_6__0/I0 locDriven=> SLICE_X119Y277
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][1]_i_4__0/O locDriver=> SLICE_X117Y278
delay=> 225
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[1][2]_i_3__0/I2 locDriven=> SLICE_X116Y277
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[3][55]_i_5__0/O locDriver=> SLICE_X117Y278
delay=> 237
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[1][41]_i_3__0/I4 locDriven=> SLICE_X118Y282
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[3][43]_i_5__0/O locDriver=> SLICE_X119Y263
delay=> 430
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[1][51]_i_3__0/I5 locDriven=> SLICE_X125Y289
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][51]_i_8__0/O locDriver=> SLICE_X121Y288
delay=> 533
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[1][61]_i_6__0/I0 locDriven=> SLICE_X109Y304
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][61]_i_6__0/O locDriver=> SLICE_X108Y301
delay=> 294
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[2][12]_i_6__0/I2 locDriven=> SLICE_X119Y251
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][12]_i_8__0/O locDriver=> SLICE_X117Y254
delay=> 297
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[2][25]_i_6__0/I0 locDriven=> SLICE_X128Y273
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][25]_i_6__0/O locDriver=> SLICE_X120Y273
delay=> 857
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[2][31]_i_7__0/I1 locDriven=> SLICE_X113Y269
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[15][46]_i_6__0/O locDriver=> SLICE_X124Y285
delay=> 1895
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[2][3]_i_3__0/I0 locDriven=> SLICE_X127Y268
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][3]_i_5__0/O locDriver=> SLICE_X120Y270
delay=> 780
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[2][48]_i_3__0/I3 locDriven=> SLICE_X112Y293
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][55]_i_7__0/O locDriver=> SLICE_X120Y299
delay=> 622
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[2][56]_i_3__0/I1 locDriven=> SLICE_X121Y306
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[3][63]_i_8__0/O locDriver=> SLICE_X126Y282
delay=> 1810
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[2][7]_i_2__0/I1 locDriven=> SLICE_X124Y263
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[4][22]_i_5__0/O locDriver=> SLICE_X121Y273
delay=> 994
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[3][16]_i_7__0/I1 locDriven=> SLICE_X113Y254
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][58]_i_5__0/O locDriver=> SLICE_X125Y281
delay=> 1729
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[3][31]_i_7__0/I1 locDriven=> SLICE_X108Y269
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[2][36]_i_5__0/O locDriver=> SLICE_X126Y262
delay=> 2272
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[3][42]_i_3__0/I2 locDriven=> SLICE_X113Y287
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][42]_i_6__0/O locDriver=> SLICE_X111Y286
delay=> 189
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[3][50]_i_3__0/I5 locDriven=> SLICE_X128Y291
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][50]_i_9__0/O locDriver=> SLICE_X121Y288
delay=> 897
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[3][5]_i_3__0/I3 locDriven=> SLICE_X121Y267
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[5][33]_i_5__0/O locDriver=> SLICE_X123Y273
delay=> 667
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[4][10]_i_3__0/I5 locDriven=> SLICE_X118Y266
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][10]_i_8__0/O locDriver=> SLICE_X117Y263
delay=> 237
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[4][23]_i_3__0/I3 locDriven=> SLICE_X122Y251
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][29]_i_5__0/O locDriver=> SLICE_X127Y262
delay=> 1111
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[4][30]_i_4__0/I3 locDriven=> SLICE_X113Y271
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[4][30]_i_6__0/O locDriver=> SLICE_X113Y272
delay=> 126
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[4][38]_i_6__0/I0 locDriven=> SLICE_X114Y277
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][38]_i_6__0/O locDriver=> SLICE_X112Y278
delay=> 293
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[4][46]_i_3__0/I4 locDriven=> SLICE_X121Y291
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[7][49]_i_5__0/O locDriver=> SLICE_X118Y280
delay=> 437
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[4][54]_i_3__0/I2 locDriven=> SLICE_X117Y291
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][54]_i_6__0/O locDriver=> SLICE_X115Y291
delay=> 294
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[4][63]_i_6__0/I0 locDriven=> SLICE_X107Y303
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][63]_i_10__0/O locDriver=> SLICE_X108Y300
delay=> 317
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[5][13]_i_3__0/I4 locDriven=> SLICE_X119Y253
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[7][27]_i_6__0/O locDriver=> SLICE_X117Y260
delay=> 295
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[5][2]_i_4__0/I0 locDriven=> SLICE_X114Y276
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][2]_i_9__0/O locDriver=> SLICE_X115Y276
delay=> 132
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[5][39]_i_3__0/I5 locDriven=> SLICE_X109Y276
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][39]_i_8__0/O locDriver=> SLICE_X108Y277
delay=> 162
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[5][45]_i_7__0/I1 locDriven=> SLICE_X122Y286
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][46]_i_5__0/O locDriver=> SLICE_X122Y283
delay=> 230
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[5][52]_i_3__0/I5 locDriven=> SLICE_X124Y299
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][52]_i_8__0/O locDriver=> SLICE_X120Y297
delay=> 449
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[5][60]_i_3__0/I4 locDriven=> SLICE_X110Y305
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[7][63]_i_8__0/O locDriver=> SLICE_X117Y260
delay=> 1339
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[6][11]_i_6__0/I0 locDriven=> SLICE_X112Y248
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][11]_i_6__0/O locDriver=> SLICE_X114Y254
delay=> 405
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[6][24]_i_3__0/I4 locDriven=> SLICE_X126Y251
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[7][56]_i_5__0/O locDriver=> SLICE_X116Y262
delay=> 805
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[6][30]_i_7__0/I5 locDriven=> SLICE_X111Y271
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[14][30]_i_6__0/O locDriver=> SLICE_X111Y270
delay=> 131
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[6][39]_i_3__0/I5 locDriven=> SLICE_X108Y277
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[15][39]_i_8__0/O locDriver=> SLICE_X108Y277
delay=> 210
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[6][47]_i_3__0/I3 locDriven=> SLICE_X109Y292
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][63]_i_8__0/O locDriver=> SLICE_X125Y284
delay=> 1794
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[6][55]_i_3__0/I1 locDriven=> SLICE_X119Y301
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][63]_i_9__0/O locDriver=> SLICE_X124Y302
delay=> 325
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[6][6]_i_2__0/I4 locDriven=> SLICE_X116Y266
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[6][6]_i_5__0/O locDriver=> SLICE_X116Y266
delay=> 47
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[7][14]_i_3__0/I5 locDriven=> SLICE_X115Y260
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_send_data_size_S4_reg[2]_i_8__0/O locDriver=> SLICE_X105Y253
delay=> 551
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[7][2]_i_6__0/I1 locDriven=> SLICE_X116Y275
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][15]_i_5__0/O locDriver=> SLICE_X120Y272
delay=> 388
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[7][41]_i_3__0/I2 locDriven=> SLICE_X120Y283
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][41]_i_7__0/O locDriver=> SLICE_X115Y282
delay=> 343
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[7][4]_i_3__0/I3 locDriven=> SLICE_X121Y265
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][63]_i_8__0/O locDriver=> SLICE_X125Y282
delay=> 689
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[7][59]_i_3__0/I1 locDriven=> SLICE_X110Y301
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[8][63]_i_8__0/O locDriver=> SLICE_X125Y284
delay=> 1631
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[8][0]_i_5__0/I1 locDriven=> SLICE_X117Y275
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][29]_i_5__0/O locDriver=> SLICE_X120Y273
delay=> 545
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[8][22]_i_3__0/I1 locDriven=> SLICE_X121Y256
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][60]_i_5__0/O locDriver=> SLICE_X126Y285
delay=> 1352
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[8][2]_i_4__0/I3 locDriven=> SLICE_X116Y275
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[7][6]_i_6__0/O locDriver=> SLICE_X121Y271
delay=> 280
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[8][37]_i_6__0/I0 locDriven=> SLICE_X108Y262
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][37]_i_6__0/O locDriver=> SLICE_X109Y266
delay=> 289
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[8][45]_i_3__0/I4 locDriven=> SLICE_X117Y286
driverPin=> chip/tile1/l2/pipe1/ctrl/buf_mem_f[11][47]_i_5__0/O locDriver=> SLICE_X118Y279
delay=> 300
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[8][53]_i_3__0/I2 locDriven=> SLICE_X111Y297
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][53]_i_6__0/O locDriver=> SLICE_X109Y298
delay=> 196
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[8][62]_i_3__0/I1 locDriven=> SLICE_X121Y296
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[9][63]_i_8__0/O locDriver=> SLICE_X125Y282
delay=> 508
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[9][12]_i_3__0/I2 locDriven=> SLICE_X117Y248
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][12]_i_6__0/O locDriver=> SLICE_X116Y254
delay=> 282
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[9][25]_i_3__0/I0 locDriven=> SLICE_X124Y272
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][25]_i_5__0/O locDriver=> SLICE_X119Y273
delay=> 366
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[9][35]_i_3__0/I0 locDriven=> SLICE_X112Y265
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][35]_i_5__0/O locDriver=> SLICE_X111Y265
delay=> 115
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[9][45]_i_3__0/I1 locDriven=> SLICE_X120Y287
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[10][55]_i_5__0/O locDriver=> SLICE_X124Y294
delay=> 475
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[9][55]_i_3__0/I2 locDriven=> SLICE_X120Y297
driverPin=> chip/tile1/l2/pipe1/dpath/buf_mem_f[15][55]_i_8__0/O locDriver=> SLICE_X116Y294
delay=> 316
pinDriven=> chip/tile1/l2/pipe1/dpath/buf_mem_f[9][7]_i_3__0/I3 locDriven=> SLICE_X126Y265
driverPin=> chip/tile1/l2/pipe1/buf_out/buf_mem_f[11][33]_i_5__0/O locDriver=> SLICE_X123Y272
delay=> 413
pinDriven=> chip/tile1/l2/pipe1/dpath/data_addr_S3_f[2]_i_7__0/I0 locDriven=> SLICE_X98Y262
driverPin=> chip/tile1/l2/pipe1/dpath/state_data_in_S3_f[63]_i_7__0/O locDriver=> SLICE_X98Y261
delay=> 111
pinDriven=> chip/tile1/l2/pipe1/dpath/data_clk_en_S3_f0_i_12__0/I5 locDriven=> SLICE_X97Y264
driverPin=> chip/tile1/l2/pipe1/dpath/l2_tag_hit_S3_f_i_5__0/O locDriver=> SLICE_X100Y259
delay=> 358
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_S4_f[121]_i_1__0/I1 locDriven=> SLICE_X107Y296
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[121]_i_1__0/O locDriver=> SLICE_X99Y296
delay=> 435
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_S4_f[21]_i_1__0/I2 locDriven=> SLICE_X107Y293
driverPin=> chip/tile1/l2/pipe1/dpath/data_stalled_skid_buffer_en_S3_f_reg/Q locDriver=> SLICE_X104Y294
delay=> 289
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_S4_f[52]_i_1__0/I0 locDriven=> SLICE_X107Y297
driverPin=> chip/tile1/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[52]/Q locDriver=> SLICE_X106Y299
delay=> 177
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_S4_f[82]_i_1__0/I1 locDriven=> SLICE_X105Y296
driverPin=> chip/tile1/l2/data_wrap/l2_data/l2_data_array/sram_l2_data/data_stalled_skid_buffer_S3_f[82]_i_1__0/O locDriver=> SLICE_X105Y296
delay=> 181
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[109]/CE locDriven=> SLICE_X106Y298
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/O locDriver=> SLICE_X105Y255
delay=> 1056
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[131]/CE locDriven=> SLICE_X102Y298
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/O locDriver=> SLICE_X105Y255
delay=> 1001
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[24]/CE locDriven=> SLICE_X106Y292
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/O locDriver=> SLICE_X105Y255
delay=> 1001
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[47]/CE locDriven=> SLICE_X109Y297
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/O locDriver=> SLICE_X105Y255
delay=> 783
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[6]/CE locDriven=> SLICE_X107Y293
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/O locDriver=> SLICE_X105Y255
delay=> 975
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_S4_f_reg[92]/CE locDriven=> SLICE_X106Y297
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/O locDriver=> SLICE_X105Y255
delay=> 856
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[114]/CE locDriven=> SLICE_X108Y286
driverPin=> chip/tile1/l2/pipe1/ctrl/data_data_buf_S4_f[143]_i_1__0/O locDriver=> SLICE_X99Y284
delay=> 488
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[137]/CE locDriven=> SLICE_X106Y286
driverPin=> chip/tile1/l2/pipe1/ctrl/data_data_buf_S4_f[143]_i_1__0/O locDriver=> SLICE_X99Y284
delay=> 451
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[2]/CE locDriven=> SLICE_X107Y285
driverPin=> chip/tile1/l2/pipe1/ctrl/data_data_buf_S4_f[143]_i_1__0/O locDriver=> SLICE_X99Y284
delay=> 455
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[52]/CE locDriven=> SLICE_X109Y285
driverPin=> chip/tile1/l2/pipe1/ctrl/data_data_buf_S4_f[143]_i_1__0/O locDriver=> SLICE_X99Y284
delay=> 523
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[75]/CE locDriven=> SLICE_X107Y285
driverPin=> chip/tile1/l2/pipe1/ctrl/data_data_buf_S4_f[143]_i_1__0/O locDriver=> SLICE_X99Y284
delay=> 459
pinDriven=> chip/tile1/l2/pipe1/dpath/data_data_buf_S4_f_reg[98]/CE locDriven=> SLICE_X106Y283
driverPin=> chip/tile1/l2/pipe1/ctrl/data_data_buf_S4_f[143]_i_1__0/O locDriver=> SLICE_X99Y284
delay=> 419
pinDriven=> chip/tile1/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[117]/CE locDriven=> SLICE_X107Y296
driverPin=> chip/tile1/l2/pipe1/ctrl/data_stalled_skid_buffer_S3_f[143]_i_1__0/O locDriver=> SLICE_X104Y295
delay=> 420
pinDriven=> chip/tile1/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[13]/CE locDriven=> SLICE_X105Y292
driverPin=> chip/tile1/l2/pipe1/ctrl/data_stalled_skid_buffer_S3_f[143]_i_1__0/O locDriver=> SLICE_X104Y295
delay=> 333
pinDriven=> chip/tile1/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[32]/CE locDriven=> SLICE_X106Y293
driverPin=> chip/tile1/l2/pipe1/ctrl/data_stalled_skid_buffer_S3_f[143]_i_1__0/O locDriver=> SLICE_X104Y295
delay=> 368
pinDriven=> chip/tile1/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[55]/CE locDriven=> SLICE_X107Y298
driverPin=> chip/tile1/l2/pipe1/ctrl/data_stalled_skid_buffer_S3_f[143]_i_1__0/O locDriver=> SLICE_X104Y295
delay=> 387
pinDriven=> chip/tile1/l2/pipe1/dpath/data_stalled_skid_buffer_S3_f_reg[78]/CE locDriven=> SLICE_X105Y298
driverPin=> chip/tile1/l2/pipe1/ctrl/data_stalled_skid_buffer_S3_f[143]_i_1__0/O locDriver=> SLICE_X104Y295
delay=> 333
pinDriven=> chip/tile1/l2/pipe1/dpath/data_stalled_skid_buffer_en_S3_f_i_1__0/I1 locDriven=> SLICE_X104Y294
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_reg/Q locDriver=> SLICE_X98Y268
delay=> 505
pinDriven=> chip/tile1/l2/pipe1/dpath/evict_addr_S3_f[15]_i_4__0/I4 locDriven=> SLICE_X105Y247
driverPin=> chip/tile1/l2/pipe1/dpath/l2_evict_S3_f_i_5__0/O locDriver=> SLICE_X99Y261
delay=> 569
pinDriven=> chip/tile1/l2/pipe1/dpath/evict_addr_S3_f[21]_i_4__0/I4 locDriven=> SLICE_X105Y247
driverPin=> chip/tile1/l2/pipe1/dpath/l2_evict_S3_f_i_5__0/O locDriver=> SLICE_X99Y261
delay=> 563
pinDriven=> chip/tile1/l2/pipe1/dpath/evict_addr_S3_f[26]_i_4__0/I4 locDriven=> SLICE_X105Y247
driverPin=> chip/tile1/l2/pipe1/dpath/l2_evict_S3_f_i_5__0/O locDriver=> SLICE_X99Y261
delay=> 564
pinDriven=> chip/tile1/l2/pipe1/dpath/evict_addr_S3_f[31]_i_4__0/I4 locDriven=> SLICE_X105Y248
driverPin=> chip/tile1/l2/pipe1/dpath/l2_evict_S3_f_i_5__0/O locDriver=> SLICE_X99Y261
delay=> 620
pinDriven=> chip/tile1/l2/pipe1/dpath/evict_addr_S3_f[36]_i_4__0/I4 locDriven=> SLICE_X105Y248
driverPin=> chip/tile1/l2/pipe1/dpath/l2_evict_S3_f_i_5__0/O locDriver=> SLICE_X99Y261
delay=> 558
pinDriven=> chip/tile1/l2/pipe1/dpath/evict_addr_S3_f_reg[22]/R locDriven=> SLICE_X107Y262
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1068
pinDriven=> chip/tile1/l2/pipe1/dpath/evict_addr_S4_f_reg[21]/R locDriven=> SLICE_X106Y264
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1071
pinDriven=> chip/tile1/l2/pipe1/dpath/header_rd_ptr_f[2]_i_21__0/I4 locDriven=> SLICE_X98Y252
driverPin=> chip/tile1/l2/mshr_wrap/addr_S2_f[13]_i_1__1/O locDriver=> SLICE_X96Y249
delay=> 494
pinDriven=> chip/tile1/l2/pipe1/dpath/l2_evict_S3_f_i_9__0/I3 locDriven=> SLICE_X100Y261
driverPin=> chip/tile1/l2/pipe1/dpath/l2_tag_hit_S3_f_i_7__0/O locDriver=> SLICE_X100Y257
delay=> 201
pinDriven=> chip/tile1/l2/pipe1/dpath/l2_tag_hit_S3_f_i_25__0/I3 locDriven=> SLICE_X104Y248
driverPin=> chip/tile1/l2/pipe1/dpath/evict_addr_S3_f[34]_i_5__0/O locDriver=> SLICE_X106Y244
delay=> 261
pinDriven=> chip/tile1/l2/pipe1/dpath/l2_tag_hit_S3_f_i_43__0/I4 locDriven=> SLICE_X106Y249
driverPin=> chip/tile1/l2/pipe1/dpath/addr_S2_f_reg[14]/Q locDriver=> SLICE_X99Y252
delay=> 567
pinDriven=> chip/tile1/l2/pipe1/dpath/l2_tag_hit_S3_f_i_67__0/I2 locDriven=> SLICE_X108Y246
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[20]_i_1__0/O locDriver=> SLICE_X106Y244
delay=> 223
pinDriven=> chip/tile1/l2/pipe1/dpath/l2_tag_hit_S3_f_reg_i_32__0/DI[1] locDriven=> SLICE_X106Y249
driverPin=> chip/tile1/l2/pipe1/dpath/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/dpath/l2_way_state_cache_type_S3_f[0]_i_4__0/I2 locDriven=> SLICE_X100Y264
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_buf_S2_f[55]_i_1__0/O locDriver=> SLICE_X100Y264
delay=> 85
pinDriven=> chip/tile1/l2/pipe1/dpath/l2_way_state_owner_S3_f[2]_i_3__0/I0 locDriven=> SLICE_X100Y263
driverPin=> chip/tile1/l2/pipe1/dpath/state_data_buf_S2_f_reg[2]/Q locDriver=> SLICE_X102Y262
delay=> 153
pinDriven=> chip/tile1/l2/pipe1/dpath/l2_way_state_owner_S4_f_reg[5]/D locDriven=> SLICE_X101Y261
driverPin=> chip/tile1/l2/pipe1/dpath/l2_way_state_owner_S3_f_reg[5]/Q locDriver=> SLICE_X99Y263
delay=> 268
pinDriven=> chip/tile1/l2/pipe1/dpath/l2_way_state_subline_S3_f_reg[3]/R locDriven=> SLICE_X103Y264
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1073
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_132__0/I4 locDriven=> SLICE_X112Y274
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[16]_i_1__0/O locDriver=> SLICE_X108Y281
delay=> 248
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_148__0/I2 locDriven=> SLICE_X111Y275
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_cas_cmp_S1_f_i_5__0/O locDriver=> SLICE_X109Y274
delay=> 325
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_177__0/I2 locDriven=> SLICE_X111Y274
driverPin=> chip/tile1/l2/pipe1/dpath/atomic_read_data_S1_f[3]_i_1__0/O locDriver=> SLICE_X109Y281
delay=> 420
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_24__0/I0 locDriven=> SLICE_X110Y278
driverPin=> chip/tile1/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_61__0/O locDriver=> SLICE_X109Y277
delay=> 202
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_41__0/I4 locDriven=> SLICE_X110Y276
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_S4_f_reg[29]/Q locDriver=> SLICE_X104Y275
delay=> 338
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_58__0/I2 locDriven=> SLICE_X109Y277
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_cas_cmp_S1_f_i_69__0/O locDriver=> SLICE_X110Y277
delay=> 203
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_86__0/I0 locDriven=> SLICE_X109Y278
driverPin=> chip/tile1/l2/pipe1/dpath/msg_cas_cmp_S1_f_i_149__0/O locDriver=> SLICE_X107Y278
delay=> 209
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_cas_cmp_S1_f_reg_i_34__0/DI[3] locDriven=> SLICE_X110Y275
driverPin=> chip/tile1/l2/pipe1/dpath/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f[11]_i_1__0/I2 locDriven=> SLICE_X101Y263
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f[11]_i_2__0/O locDriver=> SLICE_X102Y260
delay=> 234
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f[21]_i_1__0/I3 locDriven=> SLICE_X102Y264
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f[59]_i_3__0/O locDriver=> SLICE_X96Y263
delay=> 386
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f[32]_i_1__0/I4 locDriven=> SLICE_X103Y266
driverPin=> chip/tile1/l2/pipe1/ctrl/stall_before_S2_f_reg/Q locDriver=> SLICE_X102Y251
delay=> 426
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f[47]_i_1__0/I2 locDriven=> SLICE_X103Y266
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f[59]_i_3__0/O locDriver=> SLICE_X96Y263
delay=> 620
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f[5]_i_2__0/I2 locDriven=> SLICE_X108Y247
driverPin=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f[5]_i_7__0/O locDriver=> SLICE_X105Y244
delay=> 290
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f_reg[17]/R locDriven=> SLICE_X102Y262
driverPin=> chip/tile1/l2/pipe1/dpath/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f_reg[3]/R locDriven=> SLICE_X104Y263
driverPin=> chip/tile1/l2/pipe1/dpath/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_S3_f_reg[62]/R locDriven=> SLICE_X103Y274
driverPin=> chip/tile1/l2/pipe1/ctrl/msg_data_S3_f[63]_i_1__0/O locDriver=> SLICE_X103Y274
delay=> 347
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_S4_f_reg[27]/R locDriven=> SLICE_X104Y273
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1084
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_S4_f_reg[4]/R locDriven=> SLICE_X104Y266
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1063
pinDriven=> chip/tile1/l2/pipe1/dpath/msg_data_mask_in_S21__3/R locDriven=> SLICE_X96Y272
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1037
pinDriven=> chip/tile1/l2/pipe1/dpath/mshrid_S2_f_reg[2]/D locDriven=> SLICE_X93Y245
driverPin=> chip/tile1/l2/pipe1/buf_in/mshrid_S2_f[2]_i_1__1/O locDriver=> SLICE_X93Y245
delay=> 20
pinDriven=> chip/tile1/l2/pipe1/dpath/recycled_S4_f_reg/C locDriven=> SLICE_X101Y250
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1771
pinDriven=> chip/tile1/l2/pipe1/dpath/req_recycle_buf_S3_f_i_43__0/I4 locDriven=> SLICE_X87Y255
driverPin=> chip/tile1/l2/pipe2/dpath/addr_S2_f_reg[25]/Q locDriver=> SLICE_X95Y259
delay=> 1217
pinDriven=> chip/tile1/l2/pipe1/dpath/src_chipid_S2_f_reg[7]/C locDriven=> SLICE_X92Y245
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1748
pinDriven=> chip/tile1/l2/pipe1/dpath/src_chipid_S4_f_reg[4]/C locDriven=> SLICE_X95Y251
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1750
pinDriven=> chip/tile1/l2/pipe1/dpath/src_x_S4_f_reg[3]/C locDriven=> SLICE_X97Y248
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1754
pinDriven=> chip/tile1/l2/pipe1/dpath/src_y_S4_f_reg[4]/C locDriven=> SLICE_X95Y251
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1747
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_buf_S2_f_reg[0]/R locDriven=> SLICE_X103Y263
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1056
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_buf_S2_f_reg[32]/R locDriven=> SLICE_X103Y266
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1060
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_buf_S2_f_reg[55]/R locDriven=> SLICE_X100Y264
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1061
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_in_S3_f[61]_i_3__0/I0 locDriven=> SLICE_X96Y263
driverPin=> chip/tile1/l2/pipe1/dpath/state_data_in_S3_f[63]_i_3__0/O locDriver=> SLICE_X98Y261
delay=> 346
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_in_S3_f_reg[12]/CE locDriven=> SLICE_X98Y270
driverPin=> chip/tile1/l2/pipe1/ctrl/req_recycle_buf_S3_f_i_1__0/O locDriver=> SLICE_X102Y267
delay=> 393
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_in_S3_f_reg[35]/CE locDriven=> SLICE_X101Y268
driverPin=> chip/tile1/l2/pipe1/ctrl/req_recycle_buf_S3_f_i_1__0/O locDriver=> SLICE_X102Y267
delay=> 207
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_in_S3_f_reg[58]/CE locDriven=> SLICE_X98Y270
driverPin=> chip/tile1/l2/pipe1/ctrl/req_recycle_buf_S3_f_i_1__0/O locDriver=> SLICE_X102Y267
delay=> 395
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_in_S4_f_reg[20]/CE locDriven=> SLICE_X103Y264
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/O locDriver=> SLICE_X105Y255
delay=> 399
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_in_S4_f_reg[43]/CE locDriven=> SLICE_X99Y268
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/O locDriver=> SLICE_X105Y255
delay=> 640
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_in_S4_f_reg[6]/CE locDriven=> SLICE_X104Y265
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/O locDriver=> SLICE_X105Y255
delay=> 526
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_mask_in_S3_f[63]_i_2__0/I1 locDriven=> SLICE_X96Y263
driverPin=> chip/tile0/rst_n_f_reg__0_rep__0/Q locDriver=> SLICE_X84Y299
delay=> 1163
pinDriven=> chip/tile1/l2/pipe1/dpath/state_data_mask_in_S4_f_reg[24]/CE locDriven=> SLICE_X100Y263
driverPin=> chip/tile1/l2/pipe1/ctrl/valid_S3_f_i_1__1/O locDriver=> SLICE_X105Y255
delay=> 642
pinDriven=> chip/tile1/l2/pipe1/dpath/state_wr_en_S3_f_i_5__1/I0 locDriven=> SLICE_X97Y267
driverPin=> chip/tile1/l2/pipe1/dpath/state_wr_en_S3_f_i_17__0/O locDriver=> SLICE_X97Y268
delay=> 96
pinDriven=> chip/tile1/l2/pipe1/dpath/tag_data_buf_S2_f_reg[24]/R locDriven=> SLICE_X104Y247
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1088
pinDriven=> chip/tile1/l2/pipe1/dpath/tag_data_buf_S2_f_reg[47]/R locDriven=> SLICE_X104Y247
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1079
pinDriven=> chip/tile1/l2/pipe1/dpath/tag_data_buf_S2_f_reg[6]/R locDriven=> SLICE_X104Y244
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1080
pinDriven=> chip/tile1/l2/pipe1/dpath/tag_data_buf_S2_f_reg[92]/R locDriven=> SLICE_X103Y247
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1086
pinDriven=> chip/tile1/l2/pipe1/dpath/data_pgen1/DIN_r[64]_i_9__0/I3 locDriven=> SLICE_X95Y296
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[40]_i_2__2/O locDriver=> SLICE_X94Y293
delay=> 262
pinDriven=> chip/tile1/l2/pipe1/dpath/data_pgen1/DIN_r[67]_i_6__0/I3 locDriven=> SLICE_X97Y295
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[52]_i_2__3/O locDriver=> SLICE_X99Y293
delay=> 237
pinDriven=> chip/tile1/l2/pipe1/dpath/data_pgen1/DIN_r[71]_i_6__0/I1 locDriven=> SLICE_X93Y294
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[27]_i_2__4/O locDriver=> SLICE_X92Y292
delay=> 171
pinDriven=> chip/tile1/l2/pipe1/dpath/data_pgen2/DIN_r[138]_i_2__0_rewire/I2 locDriven=> SLICE_X95Y297
driverPin=> chip/tile1/l2/pipe1/dpath/data_pgen2/DIN_r[138]_i_7__0/O locDriver=> SLICE_X93Y296
delay=> 169
pinDriven=> chip/tile1/l2/pipe1/dpath/data_pgen2/DIN_r[141]_i_2__0/I2 locDriven=> SLICE_X97Y297
driverPin=> chip/tile1/l2/pipe1/dpath/data_pgen2/DIN_r[141]_i_5__0/O locDriver=> SLICE_X91Y296
delay=> 249
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[100]_i_8__0/I0 locDriven=> SLICE_X85Y284
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[15][28]/Q locDriver=> SLICE_X84Y286
delay=> 190
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[108]_i_6__0/I4 locDriven=> SLICE_X87Y284
driverPin=> chip/tile1/l2/pipe2/buf_in/data_rd_ptr_f_reg[1]/Q locDriver=> SLICE_X92Y276
delay=> 751
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[116]_i_7__0/I2 locDriven=> SLICE_X93Y281
driverPin=> chip/tile1/l2/pipe2/buf_in/data_rd_ptr_f_reg[2]/Q locDriver=> SLICE_X89Y274
delay=> 472
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[123]_i_8__0/I0 locDriven=> SLICE_X92Y277
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[15][51]/Q locDriver=> SLICE_X91Y276
delay=> 465
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[130]_i_4__0/I1 locDriven=> SLICE_X88Y280
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[5][58]/Q locDriver=> SLICE_X88Y280
delay=> 50
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[14]_i_4__0/I2 locDriven=> SLICE_X88Y282
driverPin=> chip/tile1/l2/pipe2/buf_in/data_rd_ptr_f_reg[2]/Q locDriver=> SLICE_X89Y274
delay=> 431
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[21]_i_5__0/I0 locDriven=> SLICE_X89Y283
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][21]/Q locDriver=> SLICE_X88Y284
delay=> 205
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[29]_i_6__0/I4 locDriven=> SLICE_X87Y288
driverPin=> chip/tile1/l2/pipe2/buf_in/data_rd_ptr_f_reg[1]/Q locDriver=> SLICE_X92Y276
delay=> 887
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[37]_i_4__0/I2 locDriven=> SLICE_X89Y288
driverPin=> chip/tile1/l2/pipe2/buf_in/data_rd_ptr_f_reg[2]/Q locDriver=> SLICE_X89Y274
delay=> 526
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[44]_i_6__0/I0 locDriven=> SLICE_X94Y281
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][44]/Q locDriver=> SLICE_X91Y281
delay=> 158
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[51]_i_6__0/I4 locDriven=> SLICE_X92Y277
driverPin=> chip/tile1/l2/pipe2/buf_in/data_rd_ptr_f_reg[1]/Q locDriver=> SLICE_X92Y276
delay=> 230
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[59]_i_4__0/I2 locDriven=> SLICE_X87Y280
driverPin=> chip/tile1/l2/pipe2/buf_in/data_rd_ptr_f_reg[2]/Q locDriver=> SLICE_X89Y274
delay=> 449
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[72]_i_5__0/I3 locDriven=> SLICE_X90Y274
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[3][0]/Q locDriver=> SLICE_X91Y276
delay=> 159
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[79]_i_1__2/I1 locDriven=> SLICE_X96Y257
driverPin=> chip/tile1/l2/pipe2/buf_in/tag_data_mask_in_S11_i_1__0_rewire/O locDriver=> SLICE_X94Y259
delay=> 251
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[84]_i_6__0/I5 locDriven=> SLICE_X87Y278
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[9][12]/Q locDriver=> SLICE_X86Y279
delay=> 154
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[90]_i_6__0/I3 locDriven=> SLICE_X92Y283
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[11][18]/Q locDriver=> SLICE_X90Y283
delay=> 209
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r[97]_i_7__0/I4 locDriven=> SLICE_X88Y283
driverPin=> chip/tile1/l2/pipe2/buf_in/data_rd_ptr_f_reg[1]/Q locDriver=> SLICE_X92Y276
delay=> 457
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r_reg[116]_i_3__0/S locDriven=> SLICE_X93Y281
driverPin=> chip/tile1/l2/pipe2/buf_in/data_rd_ptr_f_reg[3]/Q locDriver=> SLICE_X92Y276
delay=> 1000
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r_reg[24]_i_3__0/I0 locDriven=> SLICE_X87Y288
driverPin=> chip/tile1/l2/pipe2/buf_in/DIN_r[24]_i_5__0/O locDriver=> SLICE_X87Y288
delay=> 0
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r_reg[54]_i_3__0/I1 locDriven=> SLICE_X86Y284
driverPin=> chip/tile1/l2/pipe2/buf_in/DIN_r[54]_i_6__0/O locDriver=> SLICE_X86Y284
delay=> 0
pinDriven=> chip/tile1/l2/pipe2/buf_in/DIN_r_reg[91]_i_3__0/S locDriven=> SLICE_X84Y287
driverPin=> chip/tile1/l2/pipe2/buf_in/data_rd_ptr_f_reg[3]/Q locDriver=> SLICE_X92Y276
delay=> 1257
pinDriven=> chip/tile1/l2/pipe2/buf_in/addr_S2_f[15]_i_4__2/I2 locDriven=> SLICE_X93Y258
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f_reg[0][31]/Q locDriver=> SLICE_X92Y259
delay=> 250
pinDriven=> chip/tile1/l2/pipe2/buf_in/addr_S2_f[24]_i_1__2/I0 locDriven=> SLICE_X95Y255
driverPin=> chip/tile1/l2/mshr_wrap/addr_S2_f[24]_i_2__2/O locDriver=> SLICE_X96Y255
delay=> 133
pinDriven=> chip/tile1/l2/pipe2/buf_in/addr_S2_f[32]_i_1__2/I4 locDriven=> SLICE_X95Y256
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_counter_f[2]_i_3__0_replica/O locDriver=> SLICE_X95Y258
delay=> 127
pinDriven=> chip/tile1/l2/pipe2/buf_in/addr_S2_f[4]_i_2__0/I4 locDriven=> SLICE_X93Y260
driverPin=> chip/tile1/l2/pipe2/buf_in/header_rd_ptr_f_reg[0]/Q locDriver=> SLICE_X95Y258
delay=> 173
pinDriven=> chip/tile1/l2/pipe2/buf_in/cache_type_S2_f[0]_i_4__2/I4 locDriven=> SLICE_X91Y261
driverPin=> chip/tile1/l2/pipe2/buf_in/header_rd_ptr_f_reg[0]/Q locDriver=> SLICE_X95Y258
delay=> 237
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][10]_i_1__0/I3 locDriven=> SLICE_X88Y280
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][10]_i_2__0/O locDriver=> SLICE_X88Y279
delay=> 118
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][13]_i_5__0/I1 locDriven=> SLICE_X86Y281
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][13]/Q locDriver=> SLICE_X86Y282
delay=> 100
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][16]_i_6__0/I5 locDriven=> SLICE_X92Y281
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[0][16]/Q locDriver=> SLICE_X91Y281
delay=> 311
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][1]_i_1__0/I3 locDriven=> SLICE_X88Y278
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][1]_i_2__0/O locDriver=> SLICE_X88Y276
delay=> 121
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][22]_i_5__0/I1 locDriven=> SLICE_X85Y284
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][22]/Q locDriver=> SLICE_X84Y288
delay=> 883
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][25]_i_6__0/I5 locDriven=> SLICE_X88Y283
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[0][25]/Q locDriver=> SLICE_X86Y284
delay=> 154
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][29]_i_1__0/I3 locDriven=> SLICE_X86Y287
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][29]_i_2__0/O locDriver=> SLICE_X87Y287
delay=> 131
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][31]_i_5__0/I1 locDriven=> SLICE_X92Y284
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][31]/Q locDriver=> SLICE_X92Y286
delay=> 106
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][34]_i_6__0/I5 locDriven=> SLICE_X83Y287
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[0][34]/Q locDriver=> SLICE_X83Y287
delay=> 51
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][38]_i_1__0/I3 locDriven=> SLICE_X89Y284
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][38]_i_2__0/O locDriver=> SLICE_X90Y285
delay=> 202
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][40]_i_5__0/I1 locDriven=> SLICE_X86Y285
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][40]/Q locDriver=> SLICE_X88Y285
delay=> 113
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][43]_i_6__0/I5 locDriven=> SLICE_X91Y277
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[0][43]/Q locDriver=> SLICE_X94Y279
delay=> 198
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][47]_i_1__0/I3 locDriven=> SLICE_X89Y282
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][47]_i_2__0/O locDriver=> SLICE_X93Y282
delay=> 179
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][4]_i_5__0/I1 locDriven=> SLICE_X89Y278
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][4]/Q locDriver=> SLICE_X89Y278
delay=> 324
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][52]_i_6__0/I5 locDriven=> SLICE_X91Y279
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[0][52]/Q locDriver=> SLICE_X91Y279
delay=> 49
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][56]_i_1__0/I3 locDriven=> SLICE_X86Y279
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][56]_i_2__0/O locDriver=> SLICE_X86Y279
delay=> 72
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][59]_i_5__0/I1 locDriven=> SLICE_X87Y280
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][59]/Q locDriver=> SLICE_X86Y280
delay=> 103
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][61]_i_6__0/I5 locDriven=> SLICE_X90Y274
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[0][61]/Q locDriver=> SLICE_X89Y279
delay=> 245
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[14][6]_i_7__0/I5 locDriven=> SLICE_X89Y279
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[4][6]/Q locDriver=> SLICE_X92Y279
delay=> 196
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[2][63]_i_1__2/I1 locDriven=> SLICE_X87Y275
driverPin=> chip/tile1/l2/pipe2/buf_in/data_wr_ptr_f_reg[2]/Q locDriver=> SLICE_X86Y275
delay=> 410
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[0][25]/CE locDriven=> SLICE_X86Y284
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[0][63]_i_1__2/O locDriver=> SLICE_X88Y275
delay=> 602
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[0][48]/CE locDriven=> SLICE_X92Y282
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[0][63]_i_1__2/O locDriver=> SLICE_X88Y275
delay=> 807
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[10][12]/CE locDriven=> SLICE_X87Y277
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[10][63]_i_1__0/O locDriver=> SLICE_X86Y276
delay=> 597
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[10][35]/CE locDriven=> SLICE_X92Y285
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[10][63]_i_1__0/O locDriver=> SLICE_X86Y276
delay=> 542
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[10][58]/CE locDriven=> SLICE_X87Y280
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[10][63]_i_1__0/O locDriver=> SLICE_X86Y276
delay=> 466
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[11][22]/CE locDriven=> SLICE_X86Y288
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[11][63]_i_1__0/O locDriver=> SLICE_X88Y275
delay=> 1333
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[11][45]/CE locDriven=> SLICE_X86Y288
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[11][63]_i_1__0/O locDriver=> SLICE_X88Y275
delay=> 1333
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[12][0]/CE locDriven=> SLICE_X90Y276
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[12][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 335
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[12][32]/CE locDriven=> SLICE_X91Y283
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[12][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 890
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[12][55]/CE locDriven=> SLICE_X93Y278
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[12][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 304
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[13][1]/CE locDriven=> SLICE_X88Y275
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[13][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 1161
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[13][42]/CE locDriven=> SLICE_X90Y288
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[13][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 819
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[13][7]/CE locDriven=> SLICE_X89Y279
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[13][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 457
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][17]_i_3__0/S locDriven=> SLICE_X91Y280
driverPin=> chip/tile1/l2/pipe2/buf_in/data_wr_ptr_f_reg[2]/Q locDriver=> SLICE_X86Y275
delay=> 495
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][26]_i_3__0/S locDriven=> SLICE_X83Y287
driverPin=> chip/tile1/l2/pipe2/buf_in/data_wr_ptr_f_reg[2]/Q locDriver=> SLICE_X86Y275
delay=> 1305
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][35]_i_3__0/S locDriven=> SLICE_X93Y285
driverPin=> chip/tile1/l2/pipe2/buf_in/data_wr_ptr_f_reg[2]/Q locDriver=> SLICE_X86Y275
delay=> 778
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][44]_i_3__0/S locDriven=> SLICE_X93Y281
driverPin=> chip/tile1/l2/pipe2/buf_in/data_wr_ptr_f_reg[2]/Q locDriver=> SLICE_X86Y275
delay=> 664
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][53]_i_3__0/S locDriven=> SLICE_X87Y286
driverPin=> chip/tile1/l2/pipe2/buf_in/data_wr_ptr_f_reg[2]/Q locDriver=> SLICE_X86Y275
delay=> 769
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[14][62]_i_3__0/S locDriven=> SLICE_X88Y276
driverPin=> chip/tile1/l2/pipe2/buf_in/data_wr_ptr_f_reg[2]/Q locDriver=> SLICE_X86Y275
delay=> 414
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[15][20]/CE locDriven=> SLICE_X90Y284
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[15][63]_i_1__0/O locDriver=> SLICE_X87Y277
delay=> 718
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[15][43]/CE locDriven=> SLICE_X91Y278
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[15][63]_i_1__0/O locDriver=> SLICE_X87Y277
delay=> 689
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[15][8]/CE locDriven=> SLICE_X91Y278
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[15][63]_i_1__0/O locDriver=> SLICE_X87Y277
delay=> 689
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[1][30]/CE locDriven=> SLICE_X85Y290
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[1][63]_i_1__2/O locDriver=> SLICE_X88Y278
delay=> 1892
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[1][53]/CE locDriven=> SLICE_X88Y289
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[1][63]_i_1__2/O locDriver=> SLICE_X88Y278
delay=> 2467
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[2][18]/CE locDriven=> SLICE_X91Y282
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[2][63]_i_1__2/O locDriver=> SLICE_X87Y275
delay=> 582
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[2][40]/CE locDriven=> SLICE_X86Y285
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[2][63]_i_1__2/O locDriver=> SLICE_X87Y275
delay=> 560
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[2][63]/CE locDriven=> SLICE_X86Y282
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[2][63]_i_1__2/O locDriver=> SLICE_X87Y275
delay=> 444
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[3][28]/CE locDriven=> SLICE_X85Y285
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[3][63]_i_1__2/O locDriver=> SLICE_X88Y278
delay=> 653
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[3][50]/CE locDriven=> SLICE_X93Y279
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[3][63]_i_1__2/O locDriver=> SLICE_X88Y278
delay=> 614
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[4][15]/CE locDriven=> SLICE_X92Y276
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[4][63]_i_1__0/O locDriver=> SLICE_X86Y276
delay=> 814
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[4][38]/CE locDriven=> SLICE_X92Y284
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[4][63]_i_1__0/O locDriver=> SLICE_X86Y276
delay=> 857
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[4][60]/CE locDriven=> SLICE_X83Y278
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[4][63]_i_1__0/O locDriver=> SLICE_X86Y276
delay=> 726
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[5][25]/CE locDriven=> SLICE_X88Y282
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[5][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 460
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[5][48]/CE locDriven=> SLICE_X90Y280
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[5][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 455
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[6][12]/CE locDriven=> SLICE_X86Y281
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[6][63]_i_1__0/O locDriver=> SLICE_X87Y276
delay=> 674
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[6][35]/CE locDriven=> SLICE_X93Y285
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[6][63]_i_1__0/O locDriver=> SLICE_X87Y276
delay=> 1081
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[6][58]/CE locDriven=> SLICE_X87Y279
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[6][63]_i_1__0/O locDriver=> SLICE_X87Y276
delay=> 375
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[7][22]/CE locDriven=> SLICE_X87Y289
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[7][63]_i_1__0/O locDriver=> SLICE_X87Y277
delay=> 1189
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[7][45]/CE locDriven=> SLICE_X87Y289
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[7][63]_i_1__0/O locDriver=> SLICE_X87Y277
delay=> 1189
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[8][0]/CE locDriven=> SLICE_X90Y275
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[8][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 399
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[8][32]/CE locDriven=> SLICE_X91Y283
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[8][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 1603
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[8][55]/CE locDriven=> SLICE_X90Y280
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[8][63]_i_1__0/O locDriver=> SLICE_X88Y278
delay=> 596
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[9][1]/CE locDriven=> SLICE_X88Y275
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[9][63]_i_1__0/O locDriver=> SLICE_X87Y275
delay=> 1893
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[9][42]/CE locDriven=> SLICE_X90Y286
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[9][63]_i_1__0/O locDriver=> SLICE_X87Y275
delay=> 749
pinDriven=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f_reg[9][7]/CE locDriven=> SLICE_X89Y279
driverPin=> chip/tile1/l2/pipe2/buf_in/data_buf_mem_f[9][63]_i_1__0/O locDriver=> SLICE_X87Y275
delay=> 819
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_counter_f[1]_i_1__2/I1 locDriven=> SLICE_X94Y259
driverPin=> chip/tile1/l2/pipe2/ctrl/header_rd_ptr_f[1]_i_1__2/O locDriver=> SLICE_X100Y256
delay=> 461
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][17]_i_1__0/I0 locDriven=> SLICE_X91Y260
driverPin=> chip/tile1/cgni_blk3/data/storage_data_f_reg_0_3_14_27/RAMB_D1/O locDriver=> SLICE_X85Y257
delay=> 749
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][26]_i_1__0/I0 locDriven=> SLICE_X90Y256
driverPin=> chip/tile1/cgni_blk3/data/storage_data_f_reg_0_3_14_27/RAMG/O locDriver=> SLICE_X85Y257
delay=> 793
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][35]_i_1__0/I0 locDriven=> SLICE_X90Y258
driverPin=> chip/tile1/cgni_blk3/data/storage_data_f_reg_0_3_28_41/RAMD_D1/O locDriver=> SLICE_X85Y259
delay=> 490
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][45]_i_1__0/I0 locDriven=> SLICE_X90Y256
driverPin=> chip/tile1/cgni_blk3/data/storage_data_f_reg_0_3_42_55/RAMB_D1/O locDriver=> SLICE_X85Y258
delay=> 788
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][55]_i_1__0/I0 locDriven=> SLICE_X90Y263
driverPin=> chip/tile1/l2/pipe2/buf_in/header_wr_ptr_f_reg[0]/Q locDriver=> SLICE_X89Y261
delay=> 193
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f_reg[0][24]/D locDriven=> SLICE_X89Y256
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][24]_i_1__0/O locDriver=> SLICE_X89Y256
delay=> 244
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f_reg[0][48]/D locDriven=> SLICE_X93Y258
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][48]_i_1__0/O locDriver=> SLICE_X90Y259
delay=> 407
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f_reg[1][25]/D locDriven=> SLICE_X91Y257
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][25]_i_1__0/O locDriver=> SLICE_X90Y256
delay=> 598
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f_reg[1][49]/D locDriven=> SLICE_X92Y259
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][49]_i_1__0/O locDriver=> SLICE_X92Y259
delay=> 237
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f_reg[2][26]/D locDriven=> SLICE_X92Y256
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][26]_i_1__0/O locDriver=> SLICE_X90Y256
delay=> 432
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f_reg[2][50]/D locDriven=> SLICE_X94Y261
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][50]_i_1__0/O locDriver=> SLICE_X91Y259
delay=> 207
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f_reg[3][27]/D locDriven=> SLICE_X92Y258
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][27]_i_1__0/O locDriver=> SLICE_X91Y259
delay=> 396
pinDriven=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f_reg[3][51]/D locDriven=> SLICE_X91Y258
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f[1][51]_i_1__0/O locDriver=> SLICE_X91Y258
delay=> 488
pinDriven=> chip/tile1/l2/pipe2/buf_in/msg_data_state_f_reg[1]/D locDriven=> SLICE_X89Y271
driverPin=> chip/tile1/cgni_blk3/data/msg_data_state_f[1]_i_1__2/O locDriver=> SLICE_X89Y271
delay=> 22
pinDriven=> chip/tile1/l2/pipe2/buf_in/msg_state_f[2]_i_1__2/I1 locDriven=> SLICE_X90Y270
driverPin=> chip/tile1/l2/pipe2/buf_in/msg_state_f_reg[0]/Q locDriver=> SLICE_X90Y271
delay=> 208
pinDriven=> chip/tile1/l2/pipe2/buf_in/msg_type_S2_f[5]_i_1__2/I5 locDriven=> SLICE_X94Y259
driverPin=> chip/tile1/l2/pipe2/buf_in/header_buf_mem_f_reg[1][19]/Q locDriver=> SLICE_X92Y259
delay=> 112
pinDriven=> chip/tile1/l2/pipe2/buf_in/ram_reg_1_i_2__0/I2 locDriven=> SLICE_X101Y252
driverPin=> chip/tile1/l2/mshr_wrap/addr_S2_f[13]_i_1__1/O locDriver=> SLICE_X96Y249
delay=> 345
pinDriven=> chip/tile1/l2/pipe2/buf_in/req_recycle_S3_f_i_25__0/I1 locDriven=> SLICE_X91Y256
driverPin=> chip/tile1/l2/pipe1/dpath/addr_S2_f_reg[24]/Q locDriver=> SLICE_X99Y251
delay=> 714
pinDriven=> chip/tile1/l2/pipe2/buf_in/req_recycle_buf_S3_f_i_26__0/I5 locDriven=> SLICE_X88Y256
driverPin=> chip/tile1/l2/pipe2/buf_in/addr_S2_f[28]_i_1__2/O locDriver=> SLICE_X90Y257
delay=> 262
pinDriven=> chip/tile1/l2/pipe2/buf_in/req_recycle_buf_S4_f_i_23__0/I3 locDriven=> SLICE_X94Y257
driverPin=> chip/tile1/l2/pipe2/buf_in/addr_S2_f[23]_i_1__2/O locDriver=> SLICE_X92Y255
delay=> 157
pinDriven=> chip/tile1/l2/pipe2/buf_in/rw_conflict_r_rep__1_i_1__3/I2 locDriven=> SLICE_X101Y248
driverPin=> chip/tile1/l2/pipe2/buf_in/ram_reg_0_i_83__4/O locDriver=> SLICE_X94Y261
delay=> 444
pinDriven=> chip/tile1/l2/pipe2/ctrl/header_rd_ptr_f[1]_i_1__2/I3 locDriven=> SLICE_X100Y256
driverPin=> chip/tile1/l2/pipe2/buf_in/header_rd_ptr_f[1]_i_4__0/O locDriver=> SLICE_X99Y256
delay=> 128
pinDriven=> chip/tile1/l2/pipe2/ctrl/msg_type_S2_f_reg[2]/D locDriven=> SLICE_X96Y258
driverPin=> chip/tile1/l2/pipe2/buf_in/msg_type_S2_f[2]_i_1__2/O locDriver=> SLICE_X94Y262
delay=> 441
pinDriven=> chip/tile1/l2/pipe2/ctrl/ram_reg_bram_0_i_3__1/I0 locDriven=> SLICE_X96Y269
driverPin=> chip/tile1/l2/pipe2/dpath/addr_S2_f_reg[5]/Q locDriver=> SLICE_X94Y260
delay=> 356
pinDriven=> chip/tile1/l2/pipe2/ctrl/req_recycle_buf_S3_f_i_25__0/I5 locDriven=> SLICE_X97Y257
driverPin=> chip/tile1/l2/pipe2/ctrl/msg_type_S2_f_reg[5]/Q locDriver=> SLICE_X95Y261
delay=> 211
pinDriven=> chip/tile1/l2/pipe2/ctrl/state_data_mask_in_S3_f[57]_i_1__2/I3 locDriven=> SLICE_X99Y260
driverPin=> chip/tile1/l2/pipe2/ctrl/msg_type_S2_f[7]_i_1__2/O locDriver=> SLICE_X96Y269
delay=> 616
pinDriven=> chip/tile1/l2/pipe2/ctrl/state_wr_en_S3_f_reg/R locDriven=> SLICE_X100Y260
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1066
pinDriven=> chip/tile1/l2/pipe2/dpath/WRITE_BIT_MASK_REG[12]_i_1__0/I1 locDriven=> SLICE_X100Y259
driverPin=> chip/tile1/l2/pipe2/ctrl/valid_S3_f_reg/Q locDriver=> SLICE_X96Y269
delay=> 564
pinDriven=> chip/tile1/l2/pipe2/dpath/addr_S2_f_reg[26]/CE locDriven=> SLICE_X94Y256
driverPin=> chip/tile1/l2/pipe2/ctrl/msg_type_S2_f[7]_i_1__2/O locDriver=> SLICE_X96Y269
delay=> 927
pinDriven=> chip/tile1/l2/pipe2/dpath/addr_S3_f_reg[15]/CE locDriven=> SLICE_X100Y254
driverPin=> chip/tile1/l2/pipe2/dpath/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/pipe2/dpath/addr_S3_f_reg[6]/CE locDriven=> SLICE_X98Y253
driverPin=> chip/tile1/l2/pipe2/dpath/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/pipe2/dpath/header_rd_ptr_f[2]_i_32__0/I1 locDriven=> SLICE_X99Y254
driverPin=> chip/tile1/l2/pipe1/buf_in/addr_S2_f[39]_i_4__1/O locDriver=> SLICE_X87Y252
delay=> 586
pinDriven=> chip/tile1/l2/pipe2/dpath/header_rd_ptr_f[2]_i_63__0/I1 locDriven=> SLICE_X95Y253
driverPin=> chip/tile1/l2/mshr_wrap/addr_S2_f[9]_i_1__1/O locDriver=> SLICE_X95Y250
delay=> 157
pinDriven=> chip/tile1/l2/pipe2/dpath/i__carry__0_i_2__12/I2 locDriven=> SLICE_X101Y249
driverPin=> chip/tile1/l2/pipe2/ctrl/stall_before_S2_f_reg/Q locDriver=> SLICE_X101Y255
delay=> 200
pinDriven=> chip/tile1/l2/pipe2/dpath/i__carry_i_17__5/I2 locDriven=> SLICE_X106Y246
driverPin=> chip/tile1/l2/pipe2/ctrl/stall_before_S2_f_reg/Q locDriver=> SLICE_X101Y255
delay=> 827
pinDriven=> chip/tile1/l2/pipe2/dpath/i__carry_i_24__5/I0 locDriven=> SLICE_X105Y243
driverPin=> chip/tile1/l2/pipe2/dpath/addr_S2_f_reg[16]/Q locDriver=> SLICE_X95Y256
delay=> 541
pinDriven=> chip/tile1/l2/pipe2/dpath/i__carry_i_7__12/I2 locDriven=> SLICE_X103Y246
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[29]_i_1__0/O locDriver=> SLICE_X102Y246
delay=> 136
pinDriven=> chip/tile1/l2/pipe2/dpath/ram_reg_bram_0_i_2__2/I2 locDriven=> SLICE_X99Y282
driverPin=> chip/tile1/l2/pipe1/dpath/addr_S2_f_reg[13]/Q locDriver=> SLICE_X98Y254
delay=> 537
pinDriven=> chip/tile1/l2/pipe2/dpath/ram_reg_bram_1_i_1__0/I0 locDriven=> SLICE_X101Y289
driverPin=> chip/tile1/l2/pipe2/dpath/addr_S2_f_reg[13]/Q locDriver=> SLICE_X97Y255
delay=> 895
pinDriven=> chip/tile1/l2/pipe2/dpath/req_recycle_S3_f_i_34__0/I3 locDriven=> SLICE_X100Y253
driverPin=> chip/tile1/l2/pipe2/dpath/addr_S3_f_reg[23]/Q locDriver=> SLICE_X100Y254
delay=> 112
pinDriven=> chip/tile1/l2/pipe2/dpath/req_recycle_S3_f_reg_i_6__0/DI[2] locDriven=> SLICE_X100Y254
driverPin=> chip/tile1/l2/pipe2/dpath/GND/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/l2/pipe2/dpath/req_recycle_buf_S3_f_i_39__0/I1 locDriven=> SLICE_X99Y255
driverPin=> chip/tile1/l2/pipe1/dpath/addr_S3_f_reg[12]/Q locDriver=> SLICE_X98Y255
delay=> 113
pinDriven=> chip/tile1/l2/pipe2/dpath/req_recycle_buf_S4_f_i_39__0/I5 locDriven=> SLICE_X99Y257
driverPin=> chip/tile1/l2/pipe2/dpath/addr_S2_f_reg[21]/Q locDriver=> SLICE_X94Y256
delay=> 414
pinDriven=> chip/tile1/l2/pipe2/dpath/rw_conflict_r_i_1__8/I3 locDriven=> SLICE_X98Y281
driverPin=> chip/tile1/l2/pipe2/buf_in/ram_reg_bram_1_i_7__0/O locDriver=> SLICE_X96Y272
delay=> 424
pinDriven=> chip/tile1/l2/pipe2/dpath/state_data_buf_S2_f_reg[29]/C locDriven=> SLICE_X99Y262
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1758
pinDriven=> chip/tile1/l2/pipe2/dpath/state_data_buf_S2_f_reg[54]/C locDriven=> SLICE_X105Y259
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1768
pinDriven=> chip/tile1/l2/pipe2/dpath/state_data_in_S3_f_reg[54]/R locDriven=> SLICE_X103Y260
driverPin=> chip/tile0/rst_n_f_reg__0_rep__1_bufg_place/O locDriver=> BUFGCE_X0Y96
delay=> 1062
pinDriven=> chip/tile1/l2/pipe2/dpath/state_data_mask_in_S3_f_reg[20]/C locDriven=> SLICE_X101Y259
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1743
pinDriven=> chip/tile1/l2/pipe2/dpath/tag_data_buf_S2_f_reg[33]/C locDriven=> SLICE_X102Y247
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1774
pinDriven=> chip/tile1/l2/pipe2/dpath/tag_data_buf_S2_f_reg[58]/C locDriven=> SLICE_X105Y246
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1768
pinDriven=> chip/tile1/l2/pipe2/dpath/tag_data_buf_S2_f_reg[83]/C locDriven=> SLICE_X102Y250
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1769
pinDriven=> chip/tile1/l2/pipe2/dpath/data_pgen1/DIN_r[64]_i_10__0/I0 locDriven=> SLICE_X88Y290
driverPin=> chip/tile1/l2/pipe2/buf_in/DIN_r_reg[0]_i_3__0/O locDriver=> SLICE_X90Y276
delay=> 449
pinDriven=> chip/tile1/l2/pipe2/dpath/data_pgen1/DIN_r[66]_i_14__0/I1 locDriven=> SLICE_X88Y288
driverPin=> chip/tile1/l2/pipe2/buf_in/DIN_r_reg[60]_i_2__0/O locDriver=> SLICE_X86Y278
delay=> 503
pinDriven=> chip/tile1/l2/pipe2/dpath/data_pgen1/DIN_r[69]_i_13__0/I5 locDriven=> SLICE_X86Y291
driverPin=> chip/tile1/l2/pipe2/buf_in/DIN_r_reg[56]_i_2__0/O locDriver=> SLICE_X86Y278
delay=> 426
pinDriven=> chip/tile1/l2/pipe2/dpath/data_pgen2/DIN_r[136]_i_3__0/I3 locDriven=> SLICE_X89Y290
driverPin=> chip/tile1/l2/pipe2/dpath/data_pgen2/DIN_r[136]_i_13__0/O locDriver=> SLICE_X89Y291
delay=> 123
pinDriven=> chip/tile1/l2/pipe2/dpath/data_pgen2/DIN_r[139]_i_13__0/I3 locDriven=> SLICE_X89Y289
driverPin=> chip/tile1/l2/pipe2/buf_in/DIN_r_reg[95]_i_3__0/O locDriver=> SLICE_X90Y287
delay=> 564
pinDriven=> chip/tile1/l2/pipe2/dpath/data_pgen2/DIN_r[143]_i_13__0/I0 locDriven=> SLICE_X90Y288
driverPin=> chip/tile1/l2/pipe2/buf_in/DIN_r_reg[125]_i_3__0/O locDriver=> SLICE_X87Y286
delay=> 355
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[1]_i_1__6/I3 locDriven=> SLICE_X97Y276
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[7]_i_2__6/O locDriver=> SLICE_X98Y272
delay=> 550
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[34]_i_1__4/I1 locDriven=> SLICE_X99Y279
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[62]_i_2__2/O locDriver=> SLICE_X100Y274
delay=> 324
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[48]_i_1__4/I5 locDriven=> SLICE_X101Y282
driverPin=> chip/tile1/l2/pipe1/buf_in/DIN_r[48]_i_2__5/O locDriver=> SLICE_X102Y283
delay=> 184
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[62]_i_1__4/I2 locDriven=> SLICE_X101Y281
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[62]_i_2__2/O locDriver=> SLICE_X100Y274
delay=> 464
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[15]/D locDriven=> SLICE_X107Y262
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[15]_i_1__5/O locDriver=> SLICE_X107Y262
delay=> 329
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[38]/D locDriven=> SLICE_X105Y264
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[38]_i_1__6/O locDriver=> SLICE_X105Y264
delay=> 23
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[60]/D locDriven=> SLICE_X101Y261
driverPin=> chip/tile1/l2/pipe1/dpath/DIN_r[60]_i_1__6/O locDriver=> SLICE_X101Y261
delay=> 20
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DOUTA_reg[28]_i_1__0/I2 locDriven=> SLICE_X103Y260
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1/DOUTADOUT[28] locDriver=> RAMB36_X13Y51
delay=> 351
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DOUTA_reg[59]_i_1__0/I0 locDriven=> SLICE_X103Y260
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r_reg[59]/Q locDriver=> SLICE_X109Y260
delay=> 248
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/WRITE_BIT_MASK_REG_reg[29]/C locDriven=> SLICE_X99Y260
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1750
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bist_index[7]_i_2__0/I2 locDriven=> SLICE_X104Y254
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bist_index_reg[1]/Q locDriver=> SLICE_X104Y256
delay=> 180
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[20]_i_1__0/I4 locDriven=> SLICE_X106Y256
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[20]/Q locDriver=> SLICE_X106Y261
delay=> 215
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[39]_i_1__0/I4 locDriven=> SLICE_X106Y258
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[39]/Q locDriver=> SLICE_X104Y265
delay=> 412
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[57]_i_1__0/I4 locDriven=> SLICE_X104Y257
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[57]/Q locDriver=> SLICE_X98Y260
delay=> 354
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r_reg[17]/D locDriven=> SLICE_X106Y256
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[17]_i_1__0/O locDriver=> SLICE_X106Y256
delay=> 24
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r_reg[3]/D locDriven=> SLICE_X103Y258
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[3]_i_1__0/O locDriver=> SLICE_X103Y258
delay=> 22
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r_reg[62]/D locDriven=> SLICE_X102Y258
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r[62]_i_1__0/O locDriver=> SLICE_X102Y258
delay=> 20
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1_i_10__0/I2 locDriven=> SLICE_X103Y255
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bist_index_reg[7]/Q locDriver=> SLICE_X104Y254
delay=> 207
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1_i_31__0/I0 locDriven=> SLICE_X104Y257
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_2/DOUTADOUT[18] locDriver=> RAMB36_X13Y52
delay=> 325
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1_i_47__0/I4 locDriven=> SLICE_X106Y257
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r_reg[2]/Q locDriver=> SLICE_X107Y261
delay=> 298
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1_i_64__0/I2 locDriven=> SLICE_X106Y259
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/bram_data_in_r_reg[49]/Q locDriver=> SLICE_X106Y259
delay=> 54
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_1_i_81__0/I0 locDriven=> SLICE_X107Y257
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ram_reg_2/DOUTBDOUT[0] locDriver=> RAMB36_X13Y52
delay=> 262
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_buf_S2_f[17]_i_1__0/I1 locDriven=> SLICE_X110Y259
driverPin=> chip/tile1/l2/state_wrap/l2_state/bypass_f_reg/Q locDriver=> SLICE_X102Y257
delay=> 598
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_buf_S2_f[3]_i_1__0/I1 locDriven=> SLICE_X103Y262
driverPin=> chip/tile1/l2/state_wrap/l2_state/bypass_f_reg/Q locDriver=> SLICE_X102Y257
delay=> 451
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_buf_S2_f[62]_i_1__0/I1 locDriven=> SLICE_X103Y261
driverPin=> chip/tile1/l2/state_wrap/l2_state/bypass_f_reg/Q locDriver=> SLICE_X102Y257
delay=> 384
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_in_S3_f[48]_i_1__2/I1 locDriven=> SLICE_X100Y264
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DIN_r[60]_i_2__2/O locDriver=> SLICE_X102Y267
delay=> 240
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_in_S3_f[50]_i_9__0/I2 locDriven=> SLICE_X109Y260
driverPin=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/DOUTA_reg[19]/Q locDriver=> SLICE_X102Y257
delay=> 370
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/state_data_in_S3_f[54]_i_3__2/I0 locDriven=> SLICE_X105Y259
driverPin=> chip/tile1/l2/pipe2/dpath/state_data_buf_S2_f_reg[24]/Q locDriver=> SLICE_X105Y259
delay=> 90
pinDriven=> chip/tile1/l2/state_wrap/l2_state/l2_state_array/sram_l2_state/ww_conflict_r_reg/D locDriven=> SLICE_X102Y254
driverPin=> chip/tile1/l2/pipe2/ctrl/ww_conflict_r_i_1__0/O locDriver=> SLICE_X102Y254
delay=> 20
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DIN_r_reg[74]/D locDriven=> SLICE_X94Y259
driverPin=> chip/tile1/l2/pipe2/buf_in/DIN_r[74]_i_1__2/O locDriver=> SLICE_X94Y259
delay=> 20
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[101]_i_1__0/I0 locDriven=> SLICE_X106Y248
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[101]/Q locDriver=> SLICE_X105Y250
delay=> 411
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[38]_i_1__0/I1 locDriven=> SLICE_X102Y245
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0/DOUTBDOUT[6] locDriver=> RAMB36_X12Y49
delay=> 214
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[68]_i_1__0/I2 locDriven=> SLICE_X104Y242
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X100Y249
delay=> 388
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[99]_i_1__0/I0 locDriven=> SLICE_X103Y250
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[99]/Q locDriver=> SLICE_X103Y250
delay=> 205
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r_reg[27]/D locDriven=> SLICE_X101Y247
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[27]_i_1__0/O locDriver=> SLICE_X101Y247
delay=> 24
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r_reg[4]/D locDriven=> SLICE_X104Y245
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[4]_i_1__0/O locDriver=> SLICE_X104Y245
delay=> 20
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r_reg[72]/D locDriven=> SLICE_X109Y247
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[72]_i_1__0/O locDriver=> SLICE_X109Y247
delay=> 20
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r_reg[95]/D locDriven=> SLICE_X105Y249
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/DOUT_r[95]_i_1__0/O locDriver=> SLICE_X105Y249
delay=> 308
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[23]/D locDriven=> SLICE_X99Y246
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_17__0/O locDriver=> SLICE_X99Y246
delay=> 20
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[46]/D locDriven=> SLICE_X99Y248
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_58__0/O locDriver=> SLICE_X99Y248
delay=> 23
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[69]/D locDriven=> SLICE_X101Y245
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_79__0/O locDriver=> SLICE_X101Y245
delay=> 23
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/bram_data_in_r_reg[91]/D locDriven=> SLICE_X104Y251
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_1_i_29__0/O locDriver=> SLICE_X104Y251
delay=> 20
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_22__0/I2 locDriven=> SLICE_X99Y247
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X101Y248
delay=> 277
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_42__0/I2 locDriven=> SLICE_X102Y244
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X101Y248
delay=> 240
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_0_i_62__0/I2 locDriven=> SLICE_X99Y247
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__1/Q locDriver=> SLICE_X101Y248
delay=> 328
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_1_i_10__0/I2 locDriven=> SLICE_X103Y249
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X101Y250
delay=> 257
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/ram_reg_1_i_29__0/I2 locDriven=> SLICE_X104Y251
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X101Y250
delay=> 257
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[103]_i_1__0/I2 locDriven=> SLICE_X104Y250
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X101Y250
delay=> 192
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[28]_i_1__0/I2 locDriven=> SLICE_X101Y246
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X100Y249
delay=> 251
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[46]_i_1__0/I2 locDriven=> SLICE_X103Y245
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X100Y249
delay=> 400
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[63]_i_1__0/I2 locDriven=> SLICE_X105Y245
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X100Y249
delay=> 361
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[81]_i_1__0/I2 locDriven=> SLICE_X102Y249
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep__0/Q locDriver=> SLICE_X101Y250
delay=> 182
pinDriven=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/tag_data_buf_S2_f[9]_i_1__0/I2 locDriven=> SLICE_X103Y245
driverPin=> chip/tile1/l2/tag_wrap/l2_tag/l2_tag_array/sram_l2_tag/rw_conflict_r_reg_rep/Q locDriver=> SLICE_X100Y249
delay=> 246
pinDriven=> chip/tile1/uncore_config/coreid_y_reg[1]/CE locDriven=> SLICE_X38Y248
driverPin=> chip/tile1/l15/l15/pipeline/coreid_x[7]_i_1__0/O locDriver=> SLICE_X38Y250
delay=> 331
pinDriven=> chip/tile1/uncore_config/dmbr_cred_bin_1_reg[1]/CE locDriven=> SLICE_X37Y249
driverPin=> chip/tile1/l15/l15/pipeline/dmbr_cred_bin_0[5]_i_1__0/O locDriver=> SLICE_X34Y252
delay=> 388
pinDriven=> chip/tile1/uncore_config/dmbr_cred_bin_5_reg[2]/CE locDriven=> SLICE_X23Y254
driverPin=> chip/tile1/l15/l15/pipeline/dmbr_cred_bin_0[5]_i_1__0/O locDriver=> SLICE_X34Y252
delay=> 642
pinDriven=> chip/tile1/uncore_config/dmbr_cred_bin_9_reg[3]/CE locDriven=> SLICE_X22Y255
driverPin=> chip/tile1/l15/l15/pipeline/dmbr_cred_bin_0[5]_i_1__0/O locDriver=> SLICE_X34Y252
delay=> 616
pinDriven=> chip/tile1/uncore_config/hmt_base_reg[11]/CE locDriven=> SLICE_X38Y248
driverPin=> chip/tile1/l15/l15/pipeline/hmt_base[21]_i_1__0/O locDriver=> SLICE_X37Y250
delay=> 280
pinDriven=> chip/tile1/uncore_config/lhid_s3[0]_i_3__0/I3 locDriven=> SLICE_X36Y280
driverPin=> chip/tile1/l15/l15/pipeline/lhid_s3[0]_i_10__0/O locDriver=> SLICE_X34Y296
delay=> 285
pinDriven=> chip/tile1/uncore_config/read_data_s3[17]_i_1__0/I3 locDriven=> SLICE_X36Y248
driverPin=> chip/tile1/l15/l15/pipeline/read_data_s3[25]_i_2__0/O locDriver=> SLICE_X37Y251
delay=> 378
pinDriven=> chip/tile1/uncore_config/read_data_s3[26]_i_2__0/I2 locDriven=> SLICE_X36Y249
driverPin=> chip/tile1/l15/l15/pipeline/coreid_x[7]_i_3__0/O locDriver=> SLICE_X38Y251
delay=> 419
pinDriven=> chip/tile1/uncore_config/read_data_s3[4]_i_2__0/I1 locDriven=> SLICE_X37Y248
driverPin=> chip/tile1/uncore_config/dmbr_rd_cur_val_reg/Q locDriver=> SLICE_X36Y249
delay=> 546
pinDriven=> chip/tile1/uncore_config/read_data_s3[9]_i_2__0/I4 locDriven=> SLICE_X38Y248
driverPin=> chip/tile1/uncore_config/coreid_y_reg[1]/Q locDriver=> SLICE_X38Y248
delay=> 448
pinDriven=> chip/tile1/uncore_config/read_data_s3_reg[31]/D locDriven=> SLICE_X34Y250
driverPin=> chip/tile1/l15/l15/pipeline/read_data_s3[31]_i_1__0/O locDriver=> SLICE_X34Y250
delay=> 205
pinDriven=> chip/tile1/uncore_config/read_data_s3_reg[54]/D locDriven=> SLICE_X23Y255
driverPin=> chip/tile1/uncore_config/read_data_s3[54]_i_1__0/O locDriver=> SLICE_X23Y255
delay=> 246
pinDriven=> chip/tile1/uncore_config/system_tile_count_reg[19]/D locDriven=> SLICE_X35Y250
driverPin=> chip/tile1/l15/l15/pipeline/chipid[3]_i_1__0/O locDriver=> SLICE_X36Y250
delay=> 236
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/myChipID_f_reg[12]/D locDriven=> SLICE_X83Y267
driverPin=> chip/tile1/uncore_config/chipid_reg[12]/Q locDriver=> SLICE_X37Y251
delay=> 1627
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[6]/D locDriven=> SLICE_X82Y267
driverPin=> chip/tile1/uncore_config/coreid_y_reg[6]/Q locDriver=> SLICE_X38Y250
delay=> 1445
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_input/control/count_f[4]_i_2__18/I1 locDriven=> SLICE_X88Y235
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_input/control/count_f_reg[1]/Q locDriver=> SLICE_X87Y238
delay=> 274
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_input/control/header_last_f_reg/CE locDriven=> SLICE_X87Y238
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_input/control/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_output/control/FSM_sequential_current_route_f[0]_i_6__12/I0 locDriven=> SLICE_X86Y265
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X86Y264
delay=> 123
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[2]/C locDriven=> SLICE_X87Y240
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1704
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_output/control/planned_f_i_6__23/I3 locDriven=> SLICE_X86Y241
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X87Y240
delay=> 234
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_output/space/valid_f_reg/C locDriven=> SLICE_X86Y239
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1713
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_input/control/count_f[7]_i_1__14/I0 locDriven=> SLICE_X85Y234
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_input/NIB/count_zero_f_i_2__14/O locDriver=> SLICE_X85Y236
delay=> 125
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/control/FSM_sequential_current_route_f[0]_i_2__14/I1 locDriven=> SLICE_X88Y238
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X85Y239
delay=> 430
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/control/FSM_sequential_current_route_f[2]_i_8__14/I2 locDriven=> SLICE_X86Y243
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/control/valid_f_i_9__7/O locDriver=> SLICE_X84Y246
delay=> 661
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/control/less_y0_carry_i_2__23/I1 locDriven=> SLICE_X86Y243
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[5]/Q locDriver=> SLICE_X82Y265
delay=> 1372
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/control/less_y0_carry_i_5__22/I1 locDriven=> SLICE_X85Y243
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[7]/Q locDriver=> SLICE_X82Y268
delay=> 808
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/control/less_y0_carry_i_8__21/I1 locDriven=> SLICE_X85Y243
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[1]/Q locDriver=> SLICE_X82Y267
delay=> 909
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/control/valid_f_i_7__10/I1 locDriven=> SLICE_X85Y233
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X85Y238
delay=> 219
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/space/yummy_out_f_i_1__11/I3 locDriven=> SLICE_X87Y238
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_output/control/yummy_out_f_i_3__11/O locDriver=> SLICE_X87Y239
delay=> 167
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/FSM_sequential_current_route_f[1]_i_7__17/I1 locDriven=> SLICE_X83Y243
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/FSM_sequential_current_route_f[1]_i_10__4/O locDriver=> SLICE_X81Y244
delay=> 163
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/count_zero_f_i_3__8/I2 locDriven=> SLICE_X72Y240
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/control/count_f_reg[3]/Q locDriver=> SLICE_X72Y238
delay=> 189
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/less_x0_carry_i_4__15/I1 locDriven=> SLICE_X83Y245
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_42_55/RAMA/O locDriver=> SLICE_X50Y248
delay=> 1344
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/more_y0_carry_i_5__8/I1 locDriven=> SLICE_X83Y242
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_28_41/RAMG_D1/O locDriver=> SLICE_X50Y245
delay=> 1260
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/tail_ptr_f_reg[3]/C locDriven=> SLICE_X49Y244
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1752
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/control/tail_last_f_reg/D locDriven=> SLICE_X73Y240
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/tail_last_f_i_1__18/O locDriver=> SLICE_X73Y240
delay=> 237
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/control/tail_calc/more_y0_carry/DI[3] locDriven=> SLICE_X83Y242
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/more_y0_carry_i_1__15/O locDriver=> SLICE_X83Y242
delay=> 2
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f[2]_i_8__17/I2 locDriven=> SLICE_X83Y236
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X83Y240
delay=> 353
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/control/valid_f_i_8__12/I1 locDriven=> SLICE_X84Y245
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[5]/Q locDriver=> SLICE_X82Y265
delay=> 779
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_2__0/I3 locDriven=> SLICE_X78Y247
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X83Y240
delay=> 537
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_20__0/I1 locDriven=> SLICE_X79Y242
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_14_27/RAMC/O locDriver=> SLICE_X80Y240
delay=> 182
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_14__0/I2 locDriven=> SLICE_X83Y244
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X83Y240
delay=> 185
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_10__0/I0 locDriven=> SLICE_X82Y245
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_24__0/O locDriver=> SLICE_X81Y245
delay=> 132
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_5__0/I4 locDriven=> SLICE_X83Y245
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_42_55/RAMC_D1/O locDriver=> SLICE_X50Y248
delay=> 1209
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/datapath/i_/valid_f_i_5__0/I2 locDriven=> SLICE_X82Y240
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/control/storage_data_f_reg_0_3_0_13_i_31__7/O locDriver=> SLICE_X83Y239
delay=> 254
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_input/NIB/elements_in_array_f_reg[0]/R locDriven=> SLICE_X87Y238
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X72Y234
delay=> 1223
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_input/control/count_f_reg[4]/R locDriven=> SLICE_X86Y236
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X72Y234
delay=> 1217
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_input/control/tail_calc/less_y0_carry/S[0] locDriven=> SLICE_X86Y243
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/north_output/control/less_y0_carry_i_8__22/O locDriver=> SLICE_X86Y243
delay=> 2
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_output/control/FSM_sequential_current_route_f[2]_i_14__5/I0 locDriven=> SLICE_X87Y269
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/myLocX_f_reg[3]/Q locDriver=> SLICE_X82Y266
delay=> 688
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_output/control/more_y0_carry_i_2__25/I1 locDriven=> SLICE_X84Y258
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/myLocY_f_reg[5]/Q locDriver=> SLICE_X82Y265
delay=> 332
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_output/control/planned_f_i_16__1/I3 locDriven=> SLICE_X85Y242
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_output/control/tail_ptr_f[1]_i_7__1/O locDriver=> SLICE_X83Y248
delay=> 917
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_output/control/yummy_out_f_i_3__9/I2 locDriven=> SLICE_X87Y239
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X85Y242
delay=> 738
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/FSM_sequential_current_route_f[0]_i_16__1/I0 locDriven=> SLICE_X81Y242
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_28_41/RAMF/O locDriver=> SLICE_X80Y242
delay=> 152
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/FSM_sequential_current_route_f[2]_i_10__8/I1 locDriven=> SLICE_X83Y241
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/FSM_sequential_current_route_f[0]_i_7__5/O locDriver=> SLICE_X83Y241
delay=> 173
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/head_ptr_f[1]_i_2/I0 locDriven=> SLICE_X81Y239
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/head_ptr_f_reg[0]/Q locDriver=> SLICE_X82Y240
delay=> 238
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/more_x0_carry_i_7__7/I2 locDriven=> SLICE_X82Y243
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_42_55/RAMB_D1/O locDriver=> SLICE_X80Y244
delay=> 326
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/tail_ptr_f[0]_i_1/I0 locDriven=> SLICE_X81Y238
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/tail_ptr_f_reg[0]/Q locDriver=> SLICE_X81Y238
delay=> 169
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/control/count_zero_f_i_9__7/I2 locDriven=> SLICE_X81Y237
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/control/count_f_reg[0]/Q locDriver=> SLICE_X81Y235
delay=> 234
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/control/tail_calc/more_x0_carry/S[3] locDriven=> SLICE_X82Y243
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/more_x0_carry_i_5__7/O locDriver=> SLICE_X82Y243
delay=> 0
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/FSM_sequential_current_route_f[2]_i_3__17/I1 locDriven=> SLICE_X84Y238
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X83Y238
delay=> 157
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/less_x0_carry_i_2__25/I1 locDriven=> SLICE_X84Y260
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/myLocX_f_reg[5]/Q locDriver=> SLICE_X83Y267
delay=> 359
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/less_x0_carry_i_6__23/I1 locDriven=> SLICE_X83Y264
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/myLocX_f_reg[5]/Q locDriver=> SLICE_X83Y267
delay=> 160
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/planned_f_i_3__22/I5 locDriven=> SLICE_X84Y265
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/planned_f_i_9__24/O locDriver=> SLICE_X84Y265
delay=> 50
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/yummy_out_f_i_7__10/I0 locDriven=> SLICE_X84Y238
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X83Y239
delay=> 199
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_3/I4 locDriven=> SLICE_X79Y245
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_0_13/RAMA/O locDriver=> SLICE_X80Y245
delay=> 155
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_20/I2 locDriven=> SLICE_X79Y240
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/storage_data_f_reg_0_3_0_13_i_32__6/O locDriver=> SLICE_X80Y238
delay=> 261
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_14/I3 locDriven=> SLICE_X78Y241
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X83Y238
delay=> 526
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_10/I1 locDriven=> SLICE_X79Y244
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X83Y238
delay=> 572
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_6/I5 locDriven=> SLICE_X79Y242
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17/O locDriver=> SLICE_X82Y239
delay=> 384
pinDriven=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/datapath/i_/tail_ptr_f[1]_i_8/I3 locDriven=> SLICE_X81Y239
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/south_input/NIB/valid_f_i_5__14/O locDriver=> SLICE_X87Y238
delay=> 573
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/east_input/NIB/elements_in_array_f_reg[1]/R locDriven=> SLICE_X87Y263
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X72Y234
delay=> 2070
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/east_input/control/count_zero_f_i_1__24/I1 locDriven=> SLICE_X86Y255
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/east_input/control/count_f_reg[1]/Q locDriver=> SLICE_X85Y255
delay=> 515
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/east_output/control/planned_f_i_1__20/I1 locDriven=> SLICE_X88Y264
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_output/control/planned_f_i_2__20/O locDriver=> SLICE_X86Y265
delay=> 224
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/east_output/space/is_one_f_i_1__20/I1 locDriven=> SLICE_X87Y263
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/east_output/space/count_f_reg[2]/Q locDriver=> SLICE_X88Y264
delay=> 147
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/north_input/control/count_f[5]_i_1__19/I1 locDriven=> SLICE_X86Y235
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/north_input/control/count_f_reg[5]/Q locDriver=> SLICE_X86Y235
delay=> 49
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/north_input/control/tail_last_f_reg/R locDriven=> SLICE_X84Y237
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X72Y234
delay=> 860
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/north_output/control/FSM_sequential_current_route_f[1]_i_1__25/I1 locDriven=> SLICE_X85Y264
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_input/NIB/FSM_sequential_current_route_f[1]_i_2__20/O locDriver=> SLICE_X85Y268
delay=> 238
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/north_output/control/planned_f_i_7__17/I0 locDriven=> SLICE_X84Y264
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/north_output/control/planned_f_reg/Q locDriver=> SLICE_X84Y264
delay=> 182
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/north_output/space/valid_f_reg/R locDriven=> SLICE_X84Y260
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X72Y234
delay=> 2384
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_input/NIB/FSM_sequential_current_route_f[1]_i_5__21/I1 locDriven=> SLICE_X87Y261
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_input/NIB/FSM_sequential_current_route_f[1]_i_7__19/O locDriver=> SLICE_X84Y267
delay=> 538
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_input/NIB/count_zero_f_i_5__23/I4 locDriven=> SLICE_X88Y271
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_input/NIB/tail_last_f_i_3__10/O locDriver=> SLICE_X88Y270
delay=> 180
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_input/NIB/more_x0_carry_i_8__10/I1 locDriven=> SLICE_X87Y267
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/myLocX_f_reg[0]/Q locDriver=> SLICE_X82Y265
delay=> 1069
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_input/NIB/tail_ptr_f[3]_i_2__3/I0 locDriven=> SLICE_X90Y272
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_input/NIB/tail_ptr_f_reg[1]/Q locDriver=> SLICE_X90Y272
delay=> 151
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_input/control/count_zero_f_i_9__10/I0 locDriven=> SLICE_X89Y273
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_input/NIB/yummy_out_f_reg/Q locDriver=> SLICE_X87Y271
delay=> 289
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f[0]_i_2__23/I2 locDriven=> SLICE_X82Y266
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X83Y266
delay=> 106
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/control/planned_f_i_9__18/I2 locDriven=> SLICE_X85Y268
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/control/planned_f_reg/Q locDriver=> SLICE_X82Y265
delay=> 458
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_25__0/I1 locDriven=> SLICE_X85Y269
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_0_13/RAME_D1/O locDriver=> SLICE_X85Y273
delay=> 197
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_16__0/I2 locDriven=> SLICE_X87Y273
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/control/storage_data_f_reg_0_3_0_13_i_32__9/O locDriver=> SLICE_X84Y269
delay=> 707
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_11__0/I3 locDriven=> SLICE_X86Y273
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X83Y266
delay=> 710
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_7__0/I1 locDriven=> SLICE_X87Y270
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X83Y265
delay=> 756
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_2__0/I5 locDriven=> SLICE_X83Y272
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17__0/O locDriver=> SLICE_X85Y269
delay=> 414
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_7__0/I0 locDriven=> SLICE_X83Y270
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_15__0/O locDriver=> SLICE_X83Y270
delay=> 81
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/south_input/NIB/elements_in_array_f[2]_i_1__29/I2 locDriven=> SLICE_X87Y266
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/south_input/NIB/elements_in_array_f_reg[2]/Q locDriver=> SLICE_X87Y266
delay=> 48
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/south_input/control/count_one_f_reg/CE locDriven=> SLICE_X88Y266
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/south_input/control/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/south_input/control/tail_calc/more_y0_carry/CI_TOP locDriven=> SLICE_X84Y257
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/south_input/control/tail_calc/GND_1/G locDriver=> 
delay=> 0
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/south_output/control/elements_in_array_f[2]_i_3__5/I1 locDriven=> SLICE_X86Y264
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/south_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X86Y262
delay=> 129
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/south_output/space/count_f_reg[0]/CE locDriven=> SLICE_X84Y262
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/south_output/space/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_input/NIB/FSM_sequential_current_route_f[0]_i_22__2/I4 locDriven=> SLICE_X83Y270
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/myChipID_f_reg[10]/Q locDriver=> SLICE_X83Y267
delay=> 189
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_input/NIB/count_zero_f_i_2__22/I1 locDriven=> SLICE_X86Y272
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_input/control/count_zero_f_i_5__22/O locDriver=> SLICE_X86Y272
delay=> 45
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_input/NIB/more_y0_carry_i_6__9/I2 locDriven=> SLICE_X84Y268
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_28_41/RAMF_D1/O locDriver=> SLICE_X85Y277
delay=> 435
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_input/control/count_f[3]_i_2__9/I4 locDriven=> SLICE_X87Y272
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_input/control/count_f_reg[3]/Q locDriver=> SLICE_X87Y272
delay=> 103
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/control/FSM_sequential_current_route_f[1]_i_4__22/I3 locDriven=> SLICE_X85Y266
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X85Y266
delay=> 190
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/control/yummy_out_f_i_5__15/I4 locDriven=> SLICE_X86Y266
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/control/planned_f_reg/Q locDriver=> SLICE_X85Y266
delay=> 605
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_2__0/I2 locDriven=> SLICE_X85Y271
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X85Y266
delay=> 338
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_20__0/I0 locDriven=> SLICE_X86Y274
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_14_27/RAMC/O locDriver=> SLICE_X92Y272
delay=> 382
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_14__0/I1 locDriven=> SLICE_X84Y275
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X85Y266
delay=> 351
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_9__0/I5 locDriven=> SLICE_X84Y276
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17__0/O locDriver=> SLICE_X84Y278
delay=> 142
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_5__0/I3 locDriven=> SLICE_X84Y279
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X85Y266
delay=> 628
pinDriven=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/datapath/i_/tail_ptr_f[1]_i_5/I1 locDriven=> SLICE_X86Y270
driverPin=> chip/tile1/user_dynamic_network1/dynamic_node_top/west_output/control/tail_ptr_f[1]_i_7/O locDriver=> SLICE_X87Y269
delay=> 258
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/east_input/NIB/elements_in_array_f[2]_i_1__31/I2 locDriven=> SLICE_X80Y249
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/east_input/NIB/elements_in_array_f_reg[2]/Q locDriver=> SLICE_X80Y249
delay=> 54
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/east_input/control/count_one_f_i_1__27/I3 locDriven=> SLICE_X81Y248
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/east_input/NIB/yummy_out_f_reg/Q locDriver=> SLICE_X80Y249
delay=> 158
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/east_input/control/tail_calc/more_x0_carry/S[2] locDriven=> SLICE_X86Y248
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_output/control/more_x0_carry_i_2__27/O locDriver=> SLICE_X86Y248
delay=> 1
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/east_output/control/head_ptr_f[1]_i_5__6/I3 locDriven=> SLICE_X79Y249
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/east_output/control/planned_f_reg/Q locDriver=> SLICE_X80Y250
delay=> 277
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/east_output/space/count_f_reg[1]/CE locDriven=> SLICE_X78Y248
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/east_output/space/VCC/P locDriver=> 
delay=> 0
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/north_input/control/count_f[3]_i_1__32/I5 locDriven=> SLICE_X85Y236
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/north_input/NIB/count_zero_f_i_2__24/O locDriver=> SLICE_X83Y236
delay=> 243
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/north_input/control/header_last_f_i_1__24/I2 locDriven=> SLICE_X83Y236
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/north_input/control/header_last_f_reg/Q locDriver=> SLICE_X83Y236
delay=> 190
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/north_output/control/FSM_sequential_current_route_f[0]_i_3__24/I5 locDriven=> SLICE_X82Y249
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/north_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X82Y249
delay=> 289
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/north_output/control/planned_f_i_5__20/I4 locDriven=> SLICE_X83Y249
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/north_input/NIB/FSM_sequential_current_route_f[2]_i_6__22/O locDriver=> SLICE_X85Y250
delay=> 334
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/north_output/space/valid_f_i_1__21/I1 locDriven=> SLICE_X80Y250
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/north_output/space/valid_f_reg/Q locDriver=> SLICE_X81Y250
delay=> 149
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/NIB/FSM_sequential_current_route_f[1]_i_22__4/I3 locDriven=> SLICE_X82Y258
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_56_63/RAMC_D1/O locDriver=> SLICE_X50Y257
delay=> 1140
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/NIB/count_zero_f_i_4__19/I1 locDriven=> SLICE_X77Y251
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/control/count_f_reg[0]/Q locDriver=> SLICE_X75Y248
delay=> 375
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/NIB/more_x0_carry_i_6__12/I2 locDriven=> SLICE_X82Y255
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_42_55/RAMC_D1/O locDriver=> SLICE_X50Y256
delay=> 1114
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/NIB/tail_last_f_i_5__3/I4 locDriven=> SLICE_X74Y250
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/NIB/elements_in_array_f_reg[4]/Q locDriver=> SLICE_X75Y250
delay=> 142
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/control/count_zero_f_i_6__28/I0 locDriven=> SLICE_X76Y251
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/control/count_f_reg[5]/Q locDriver=> SLICE_X75Y250
delay=> 147
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f[0]_i_1__28/I3 locDriven=> SLICE_X83Y252
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_input/NIB/FSM_sequential_current_route_f[0]_i_4__25/O locDriver=> SLICE_X83Y253
delay=> 130
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/control/planned_f_i_7__28/I2 locDriven=> SLICE_X84Y253
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/proc_output/control/valid_f_i_3__21/O locDriver=> SLICE_X84Y246
delay=> 241
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_23__0/I2 locDriven=> SLICE_X82Y261
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/control/storage_data_f_reg_0_3_0_13_i_32__11/O locDriver=> SLICE_X84Y254
delay=> 394
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_15__0/I0 locDriven=> SLICE_X80Y253
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/control/storage_data_f_reg_0_3_0_13_i_31__11/O locDriver=> SLICE_X84Y255
delay=> 388
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_10__0/I4 locDriven=> SLICE_X84Y259
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_28_41/RAME/O locDriver=> SLICE_X50Y255
delay=> 1257
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_6__0/I2 locDriven=> SLICE_X84Y257
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X83Y252
delay=> 427
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_2__0/I0 locDriven=> SLICE_X84Y256
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_16__0/O locDriver=> SLICE_X84Y256
delay=> 196
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_6__0/I1 locDriven=> SLICE_X84Y261
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X84Y252
delay=> 405
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/south_input/NIB/elements_in_array_f[0]_i_1__26/I0 locDriven=> SLICE_X81Y249
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/south_input/NIB/elements_in_array_f_reg[0]/Q locDriver=> SLICE_X81Y249
delay=> 50
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/south_input/control/count_one_f_i_1__28/I2 locDriven=> SLICE_X83Y247
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/south_input/control/count_f_reg[0]/Q locDriver=> SLICE_X83Y247
delay=> 54
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/south_input/control/tail_calc/more_x0_carry/S[3] locDriven=> SLICE_X83Y249
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/east_output/control/more_x0_carry_i_1__20/O locDriver=> SLICE_X83Y249
delay=> 0
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/south_output/control/FSM_sequential_current_route_f_reg[2]/C locDriven=> SLICE_X84Y250
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1557
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/south_output/space/count_f[2]_i_1__59/I0 locDriven=> SLICE_X78Y249
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/south_output/space/count_f_reg[0]/Q locDriver=> SLICE_X78Y249
delay=> 58
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_input/NIB/FSM_sequential_current_route_f[0]_i_21__3/I5 locDriven=> SLICE_X81Y258
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_42_55/RAME_D1/O locDriver=> SLICE_X80Y257
delay=> 143
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_input/NIB/count_zero_f_i_1__18/I2 locDriven=> SLICE_X79Y252
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_input/NIB/count_zero_f_i_4__18/O locDriver=> SLICE_X79Y252
delay=> 80
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_input/NIB/more_y0_carry_i_6__11/I0 locDriven=> SLICE_X83Y258
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_input/NIB/storage_data_f_reg_0_3_28_41/RAMF/O locDriver=> SLICE_X80Y259
delay=> 241
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_input/control/count_f[3]_i_2__11/I0 locDriven=> SLICE_X78Y252
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_input/control/count_f_reg[2]/Q locDriver=> SLICE_X79Y252
delay=> 149
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_input/control/tail_calc/less_x0_carry/DI[3] locDriven=> SLICE_X81Y256
driverPin=> chip/tile1/user_dynamic_network0/dynamic_node_top/west_output/control/less_x0_carry_i_1__18/O locDriver=> SLICE_X81Y256
delay=> 2
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/control/FSM_sequential_current_route_f[1]_i_4__27/I1 locDriven=> SLICE_X81Y251
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/NIB/FSM_sequential_current_route_f[1]_i_7__24/O locDriver=> SLICE_X82Y253
delay=> 251
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/control/yummy_out_f_i_5__19/I2 locDriven=> SLICE_X82Y251
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/space/tail_ptr_f[1]_i_3__1/O locDriver=> SLICE_X79Y251
delay=> 221
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_28/I0 locDriven=> SLICE_X83Y259
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/proc_input/NIB/storage_data_f_reg_0_15_0_13/RAMF/O locDriver=> SLICE_X50Y258
delay=> 1093
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_19/I1 locDriven=> SLICE_X79Y254
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/control/storage_data_f_reg_0_3_0_13_i_31__10/O locDriver=> SLICE_X80Y252
delay=> 274
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_12/I5 locDriven=> SLICE_X83Y257
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_17/O locDriver=> SLICE_X78Y252
delay=> 545
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_9/I3 locDriven=> SLICE_X79Y257
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X82Y251
delay=> 351
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_5/I1 locDriven=> SLICE_X81Y255
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X81Y251
delay=> 255
pinDriven=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_9/I2 locDriven=> SLICE_X81Y260
driverPin=> chip/tile1/user_dynamic_network2/dynamic_node_top/west_output/control/storage_data_f_reg_0_3_0_13_i_32__10/O locDriver=> SLICE_X78Y254
delay=> 334
pinDriven=> chipset/chipset_impl/i_fifo_v3//i_/I0 locDriven=> SLICE_X56Y357
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_q1_reg/Q locDriver=> SLICE_X62Y356
delay=> 363
pinDriven=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg[0]_i_3__2/I1 locDriven=> SLICE_X77Y309
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg[0]_i_5__0/O locDriver=> SLICE_X77Y309
delay=> 77
pinDriven=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg[2]_rep_i_1__0/I1 locDriven=> SLICE_X77Y306
driverPin=> chipset/processor_offchip_noc2_c2v/data/data_avail_rep__0/O locDriver=> SLICE_X78Y304
delay=> 166
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_0_reg[19]_i_1__0/I3 locDriven=> SLICE_X79Y305
driverPin=> chipset/processor_offchip_noc2_c2v/data/storage_data_f_reg_0_3_14_27/RAMC_D1/O locDriver=> SLICE_X80Y305
delay=> 215
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_0_reg[34]_i_1__0/I1 locDriven=> SLICE_X82Y309
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg_reg[1]_rep__0/Q locDriver=> SLICE_X78Y306
delay=> 359
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_0_reg[46]_i_1__0/I3 locDriven=> SLICE_X79Y306
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg_reg[1]_rep__0/Q locDriver=> SLICE_X78Y306
delay=> 382
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_0_reg[57]_i_1__0/I4 locDriven=> SLICE_X81Y307
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg_reg[0]/Q locDriver=> SLICE_X78Y308
delay=> 300
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_0_reg_reg[14]/D locDriven=> SLICE_X78Y305
driverPin=> chipset/chipset_impl/chip_packet_filter/flit_buffer_0_reg[14]_i_1__0/O locDriver=> SLICE_X78Y305
delay=> 20
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_0_reg_reg[37]/D locDriven=> SLICE_X81Y309
driverPin=> chipset/chipset_impl/chip_packet_filter/flit_buffer_0_reg[37]_i_1__0/O locDriver=> SLICE_X81Y309
delay=> 20
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_0_reg_reg[5]/D locDriven=> SLICE_X81Y306
driverPin=> chipset/chipset_impl/chip_packet_filter/flit_buffer_0_reg[5]_i_1__0/O locDriver=> SLICE_X81Y306
delay=> 20
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_1_reg[21]_i_1__0/I1 locDriven=> SLICE_X78Y303
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg_reg[2]_rep/Q locDriver=> SLICE_X77Y306
delay=> 252
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_1_reg[3]_i_1__0/I1 locDriven=> SLICE_X82Y307
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg_reg[2]_rep/Q locDriver=> SLICE_X77Y306
delay=> 471
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_1_reg[58]_i_1__0/I1 locDriven=> SLICE_X81Y307
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg_reg[2]_rep__0/Q locDriver=> SLICE_X77Y306
delay=> 405
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_1_reg_reg[18]/C locDriven=> SLICE_X81Y308
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1590
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_1_reg_reg[40]/C locDriven=> SLICE_X77Y306
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1588
pinDriven=> chipset/chipset_impl/chip_packet_filter/flit_buffer_1_reg_reg[63]/C locDriven=> SLICE_X79Y304
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1605
pinDriven=> chipset/chipset_impl/chip_packet_filter/flits_sent_reg[7]_i_3__1/I3 locDriven=> SLICE_X77Y308
driverPin=> chipset/chipset_impl/chip_packet_filter/flits_sent_reg_reg[7]/Q locDriver=> SLICE_X77Y309
delay=> 230
pinDriven=> chipset/chipset_impl/chip_packet_filter/num_flits_reg[5]_i_1/I4 locDriven=> SLICE_X76Y308
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg_reg[1]_rep/Q locDriver=> SLICE_X78Y306
delay=> 233
pinDriven=> chipset/chipset_impl/chip_packet_filter/storage_data_f_reg_0_3_0_13_i_4__2/I0 locDriven=> SLICE_X81Y312
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg_reg[1]_rep__0/Q locDriver=> SLICE_X78Y306
delay=> 264
pinDriven=> chipset/chipset_impl/chip_packet_filter/storage_data_f_reg_0_3_14_27_i_6__2/I4 locDriven=> SLICE_X78Y312
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg_reg[2]_rep__0/Q locDriver=> SLICE_X77Y306
delay=> 372
pinDriven=> chipset/chipset_impl/chip_packet_filter/storage_data_f_reg_0_3_28_41_i_9__2/I2 locDriven=> SLICE_X81Y313
driverPin=> chipset/processor_offchip_noc2_c2v/data/storage_data_f_reg_0_3_0_13_i_16__0/O locDriver=> SLICE_X83Y307
delay=> 439
pinDriven=> chipset/chipset_impl/chip_packet_filter/storage_data_f_reg_0_3_56_63_i_3__2/I0 locDriven=> SLICE_X79Y310
driverPin=> chipset/chipset_impl/chip_packet_filter/FSM_sequential_state_reg_reg[1]_rep__0/Q locDriver=> SLICE_X78Y306
delay=> 526
pinDriven=> chipset/chipset_impl/ciop_iob/iob_buffer_val_i_2/I1 locDriven=> SLICE_X59Y355
driverPin=> chipset/chipset_impl/ciop_iob/iob_buffer_val_i_5/O locDriver=> SLICE_X59Y356
delay=> 122
pinDriven=> chipset/chipset_impl/ciop_iob/ok_iob_cnt_reg[0]_i_2/S[5] locDriven=> SLICE_X60Y354
driverPin=> chipset/chipset_impl/ciop_iob/ok_iob_cnt_reg[5]/Q locDriver=> SLICE_X60Y354
delay=> 71
pinDriven=> chipset/chipset_impl/ciop_iob/ok_iob_cnt_reg[24]_i_1/S[5] locDriven=> SLICE_X60Y357
driverPin=> chipset/chipset_impl/ciop_iob/ok_iob_cnt_reg[29]/Q locDriver=> SLICE_X60Y357
delay=> 71
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/FSM_sequential_state_q_reg[1]/CLR locDriven=> SLICE_X67Y351
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 640
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/addr_q_reg_rep_0_i_13/I4 locDriven=> SLICE_X61Y329
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/FSM_sequential_state_q_reg[1]/Q locDriver=> SLICE_X62Y326
delay=> 280
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/cnt_q[3]_i_1__6/I0 locDriven=> SLICE_X60Y327
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/FSM_sequential_state_q_reg[0]/Q locDriver=> SLICE_X62Y326
delay=> 188
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/req_addr_q[9]_i_5/I1 locDriven=> SLICE_X61Y328
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/cnt_q_reg[5]/Q locDriver=> SLICE_X60Y326
delay=> 236
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/w_data_resp_buf_status_f[0]_i_1__1/I0 locDriven=> SLICE_X64Y327
driverPin=> chipset/chipset_rst_n_ff_reg_replica/Q locDriver=> SLICE_X86Y330
delay=> 1000
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/ax_req_q[addr][12]_i_2/I3 locDriven=> SLICE_X62Y328
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_resp_buf_status_f_reg[0]/Q locDriver=> SLICE_X62Y326
delay=> 128
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/io_splitter_ack_load_counter_f[7]_i_4__1/I2 locDriven=> SLICE_X62Y325
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/io_splitter_ack_load_counter_f_reg[1]/Q locDriver=> SLICE_X61Y325
delay=> 229
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_req_buf_header0_f_reg[6]/R locDriven=> SLICE_X64Y330
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 597
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_req_buf_header2_f_reg[36]/CE locDriven=> SLICE_X66Y334
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_req_buf_header2_f[63]_i_1__1/O locDriver=> SLICE_X66Y329
delay=> 502
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_req_buf_header2_f_reg[61]/CE locDriven=> SLICE_X66Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_req_buf_header2_f[63]_i_1__1/O locDriver=> SLICE_X66Y329
delay=> 344
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_resp_buf_data0_f_reg[27]/CE locDriven=> SLICE_X60Y337
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/r_resp_buf_data0_f[63]_i_1__1/O locDriver=> SLICE_X60Y330
delay=> 683
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_resp_buf_data0_f_reg[4]/CE locDriven=> SLICE_X60Y335
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/r_resp_buf_data0_f[63]_i_1__1/O locDriver=> SLICE_X60Y330
delay=> 638
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_resp_buf_header0_f[25]_i_3__0/I2 locDriven=> SLICE_X65Y329
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_req_buf_header0_f_reg[14]/Q locDriver=> SLICE_X66Y329
delay=> 98
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_resp_buf_header0_f_reg[46]/CE locDriven=> SLICE_X64Y333
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/r_resp_buf_header0_f[25]_i_1__1/O locDriver=> SLICE_X64Y328
delay=> 447
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_resp_buf_status_f[1]_i_1__1/I4 locDriven=> SLICE_X64Y328
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_resp_buf_status_f_reg[1]/Q locDriver=> SLICE_X64Y328
delay=> 163
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/req_addr_q[9]_i_1__0/I3 locDriven=> SLICE_X60Y327
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/FSM_sequential_state_q_reg[1]/Q locDriver=> SLICE_X62Y326
delay=> 190
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/splitter_io_msg_state_f[2]_i_4__0/I0 locDriven=> SLICE_X66Y328
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/splitter_io_msg_state_f[2]_i_5/O locDriver=> SLICE_X65Y328
delay=> 99
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/storage_data_f_reg_0_3_0_13_i_6__4/I0 locDriven=> SLICE_X59Y336
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/storage_data_f_reg_0_3_0_13_i_16__4/O locDriver=> SLICE_X64Y327
delay=> 554
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/storage_data_f_reg_0_3_28_41_i_3__4/I2 locDriven=> SLICE_X60Y332
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_resp_buf_header0_f_reg[31]/Q locDriver=> SLICE_X61Y331
delay=> 100
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/storage_data_f_reg_0_3_42_55_i_9__4/I2 locDriven=> SLICE_X66Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/r_resp_buf_header0_f_reg[51]/Q locDriver=> SLICE_X66Y333
delay=> 100
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/w_data_req_buf_status_f_reg[0]/C locDriven=> SLICE_X65Y327
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1594
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/w_req_buf_header1_f_reg[22]/CE locDriven=> SLICE_X64Y328
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/w_req_buf_header1_f[28]_i_1/O locDriver=> SLICE_X65Y328
delay=> 139
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/w_req_buf_header2_f_reg[47]/CE locDriven=> SLICE_X65Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/w_req_buf_header2_f[63]_i_1__1/O locDriver=> SLICE_X65Y328
delay=> 556
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/w_resp_buf_header0_f_reg[15]/R locDriven=> SLICE_X65Y330
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_axilite_bridge/w_resp_buf_header0_f_reg[53]/R locDriven=> SLICE_X64Y332
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_axi2rom/w_resp_buf_header0_f[63]_i_1__0/O locDriver=> SLICE_X66Y330
delay=> 387
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[0]_i_4/I1 locDriven=> SLICE_X59Y336
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[1]/Q locDriver=> SLICE_X60Y328
delay=> 418
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[12]_i_5/I5 locDriven=> SLICE_X57Y332
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[3]/Q locDriver=> SLICE_X60Y329
delay=> 791
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[16]_i_1__1/I5 locDriven=> SLICE_X58Y335
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_linux/addr_q_reg_rep_1/DOUTADOUT[8] locDriver=> RAMB36_X7Y67
delay=> 220
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[19]_i_5/I3 locDriven=> SLICE_X61Y334
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[3]/Q locDriver=> SLICE_X60Y329
delay=> 324
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[21]_i_7/I1 locDriven=> SLICE_X59Y335
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[1]/Q locDriver=> SLICE_X60Y328
delay=> 469
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[25]_i_6/I5 locDriven=> SLICE_X59Y333
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[2]/Q locDriver=> SLICE_X60Y328
delay=> 436
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[29]_i_1__1/I3 locDriven=> SLICE_X58Y334
driverPin=> sw_IBUF[0]_inst/IBUFCTRL_INST/O locDriver=> IOB_X1Y404
delay=> 2928
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[31]_i_3/I1 locDriven=> SLICE_X58Y333
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[47]_i_5/O locDriver=> SLICE_X59Y332
delay=> 306
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[34]_i_7/I5 locDriven=> SLICE_X61Y333
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[3]/Q locDriver=> SLICE_X60Y329
delay=> 866
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[38]_i_4/I3 locDriven=> SLICE_X61Y330
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[3]/Q locDriver=> SLICE_X60Y329
delay=> 252
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[40]_i_7/I1 locDriven=> SLICE_X59Y328
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[1]/Q locDriver=> SLICE_X60Y328
delay=> 712
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[44]_i_1__1/I5 locDriven=> SLICE_X58Y330
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_linux/addr_q_reg_rep_0/DOUTADOUT[20] locDriver=> RAMB36_X7Y66
delay=> 234
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[47]_i_3/I3 locDriven=> SLICE_X58Y332
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[2]/Q locDriver=> SLICE_X60Y328
delay=> 534
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[4]_i_7/I2 locDriven=> SLICE_X60Y335
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[2]/Q locDriver=> SLICE_X60Y328
delay=> 856
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[53]_i_4/I0 locDriven=> SLICE_X61Y334
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[0]_rep/Q locDriver=> SLICE_X61Y328
delay=> 609
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[56]_i_6/I5 locDriven=> SLICE_X66Y330
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[2]/Q locDriver=> SLICE_X60Y328
delay=> 915
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[5]_i_1__1/I3 locDriven=> SLICE_X59Y335
driverPin=> sw_IBUF[0]_inst/IBUFCTRL_INST/O locDriver=> IOB_X1Y404
delay=> 2917
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[62]_i_5/I1 locDriven=> SLICE_X59Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[1]/Q locDriver=> SLICE_X60Y328
delay=> 1462
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[7]_i_2__0/I5 locDriven=> SLICE_X56Y329
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[6]/Q locDriver=> SLICE_X61Y329
delay=> 639
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f_reg[11]_i_3/S locDriven=> SLICE_X58Y330
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[6]/Q locDriver=> SLICE_X61Y329
delay=> 423
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f_reg[29]_i_2/I0 locDriven=> SLICE_X58Y334
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[29]_i_4/O locDriver=> SLICE_X58Y334
delay=> 0
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f_reg[45]_i_2/I1 locDriven=> SLICE_X60Y332
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f[45]_i_5/O locDriver=> SLICE_X60Y332
delay=> 0
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/r_resp_buf_data0_f_reg[62]_i_3/S locDriven=> SLICE_X59Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_bootrom_bm/addr_q_reg[6]/Q locDriver=> SLICE_X61Y329
delay=> 384
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtime_q_reg[16]_i_10/S[2] locDriven=> SLICE_X84Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtime_q_reg[19]/Q locDriver=> SLICE_X83Y331
delay=> 177
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtime_q_reg[32]_i_10/DI[2] locDriven=> SLICE_X84Y333
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtime_q_reg[48]_i_10/DI[6] locDriven=> SLICE_X84Y335
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtime_q_reg[63]/D locDriven=> SLICE_X83Y336
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtime_q_reg[56]_i_1/O[7] locDriver=> SLICE_X83Y336
delay=> 22
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtimecmp_q_reg[0][24]/CE locDriven=> SLICE_X82Y332
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtimecmp_q[0][63]_i_1/O locDriver=> SLICE_X81Y333
delay=> 252
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtimecmp_q_reg[0][47]/CE locDriven=> SLICE_X81Y334
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtimecmp_q[0][63]_i_1/O locDriver=> SLICE_X81Y333
delay=> 939
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtimecmp_q_reg[1][11]/CE locDriven=> SLICE_X82Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtimecmp_q[1][63]_i_1/O locDriver=> SLICE_X82Y335
delay=> 623
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtimecmp_q_reg[1][34]/CE locDriven=> SLICE_X83Y333
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtimecmp_q[1][63]_i_1/O locDriver=> SLICE_X82Y335
delay=> 835
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtimecmp_q_reg[1][57]/CE locDriven=> SLICE_X78Y333
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtimecmp_q[1][63]_i_1/O locDriver=> SLICE_X82Y335
delay=> 594
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/presyncdata_tmp[0]_i_16__0/I1 locDriven=> SLICE_X74Y334
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtime_q_reg[52]/Q locDriver=> SLICE_X83Y335
delay=> 682
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/presyncdata_tmp[0]_i_3/I1 locDriven=> SLICE_X82Y334
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtimecmp_q_reg[0][63]/Q locDriver=> SLICE_X81Y333
delay=> 143
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/presyncdata_tmp[0]_i_42/I1 locDriven=> SLICE_X82Y332
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtimecmp_q_reg[0][21]/Q locDriver=> SLICE_X81Y331
delay=> 240
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/presyncdata_tmp[0]_i_53__0/I1 locDriven=> SLICE_X74Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtimecmp_q_reg[1][15]/Q locDriver=> SLICE_X83Y331
delay=> 397
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/presyncdata_tmp[0]_i_65/I1 locDriven=> SLICE_X82Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtime_q_reg[6]/Q locDriver=> SLICE_X83Y329
delay=> 426
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/presyncdata_tmp_reg[0]_i_19__0/DI[4] locDriven=> SLICE_X74Y332
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/presyncdata_tmp[0]_i_40__0/O locDriver=> SLICE_X74Y332
delay=> 4
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/presyncdata_tmp_reg[0]_i_36__0/S[2] locDriven=> SLICE_X74Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/presyncdata_tmp[0]_i_66__0/O locDriver=> SLICE_X74Y331
delay=> 1
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtime_q[0]_i_13/I0 locDriven=> SLICE_X83Y337
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/address_q_reg[11]/Q locDriver=> SLICE_X83Y338
delay=> 111
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtime_q[16]_i_7/I2 locDriven=> SLICE_X83Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtime_q[0]_i_16/O locDriver=> SLICE_X85Y332
delay=> 340
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtime_q[32]_i_8/I0 locDriven=> SLICE_X83Y333
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtime_q_reg[33]/Q locDriver=> SLICE_X83Y333
delay=> 53
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtime_q[48]_i_8/I4 locDriven=> SLICE_X83Y335
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_req_buf_data0_f_reg[9]/Q locDriver=> SLICE_X81Y336
delay=> 176
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtime_q[8]_i_9/I2 locDriven=> SLICE_X83Y330
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtime_q[0]_i_16/O locDriver=> SLICE_X85Y332
delay=> 336
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtime_q_reg[48]_i_1/DI[3] locDriven=> SLICE_X83Y335
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtimecmp_q[1][63]_i_1/I1 locDriven=> SLICE_X82Y335
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/mtimecmp_q[0][63]_i_3/O locDriver=> SLICE_X82Y336
delay=> 172
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/r_resp_buf_data0_f[24]_i_1/I0 locDriven=> SLICE_X75Y332
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/r_resp_buf_data0_f[63]_i_3/O locDriver=> SLICE_X81Y333
delay=> 403
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/r_resp_buf_data0_f[39]_i_1__0/I4 locDriven=> SLICE_X75Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/mtimecmp_q_reg[1][31]/Q locDriver=> SLICE_X78Y332
delay=> 170
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/r_resp_buf_data0_f[54]_i_1__0/I2 locDriven=> SLICE_X80Y329
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/r_resp_buf_data0_f[63]_i_4/O locDriver=> SLICE_X81Y335
delay=> 482
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/r_resp_buf_data0_f[63]_i_7/I0 locDriven=> SLICE_X83Y337
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/r_resp_buf_data0_f[63]_i_9/O locDriver=> SLICE_X83Y337
delay=> 79
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/address_q[11]_i_1/I1 locDriven=> SLICE_X83Y338
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_data_req_buf_status_f_reg[0]/Q locDriver=> SLICE_X85Y336
delay=> 519
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/io_splitter_ack_load_counter_f[3]_i_1__2/I1 locDriven=> SLICE_X85Y338
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/FSM_sequential_state_q[1]_i_4__8/O locDriver=> SLICE_X85Y338
delay=> 202
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/mtimecmp_q[0][63]_i_4/I4 locDriven=> SLICE_X81Y337
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_addr_req_buf_status_f_reg[0]/Q locDriver=> SLICE_X85Y336
delay=> 319
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_req_buf_header1_f_reg[20]/C locDriven=> SLICE_X82Y338
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1596
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_req_buf_header2_f_reg[39]/R locDriven=> SLICE_X74Y333
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 622
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_req_buf_status_f[0]_i_1__2/I3 locDriven=> SLICE_X85Y337
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_req_buf_status_f[0]_i_3__1/O locDriver=> SLICE_X85Y335
delay=> 109
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_resp_buf_data0_f_reg[28]/R locDriven=> SLICE_X75Y332
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 628
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_resp_buf_data0_f_reg[50]/R locDriven=> SLICE_X80Y329
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 655
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_resp_buf_header0_f[25]_i_3__1/I2 locDriven=> SLICE_X81Y336
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_req_buf_header0_f_reg[14]/Q locDriver=> SLICE_X79Y336
delay=> 112
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_resp_buf_header0_f_reg[45]/R locDriven=> SLICE_X76Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_resp_buf_header0_f[63]_i_1__1/O locDriver=> SLICE_X76Y330
delay=> 370
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_resp_buf_status_f[1]_i_1__2/I5 locDriven=> SLICE_X84Y338
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/r_resp_buf_status_f[1]_i_2__2/O locDriver=> SLICE_X84Y338
delay=> 45
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/splitter_io_msg_state_f[1]_i_1__2/I0 locDriven=> SLICE_X85Y334
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/splitter_io_msg_state_f_reg[2]/Q locDriver=> SLICE_X84Y335
delay=> 172
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/storage_data_f_reg_0_3_0_13_i_1__21/I0 locDriven=> SLICE_X76Y333
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/tail_ptr_f[1]_i_1__14/O locDriver=> SLICE_X82Y337
delay=> 332
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/storage_data_f_reg_0_3_28_41_i_13__4/I4 locDriven=> SLICE_X76Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_resp_buf_header0_f_reg[41]/Q locDriver=> SLICE_X76Y331
delay=> 45
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/storage_data_f_reg_0_3_42_55_i_6__5/I3 locDriven=> SLICE_X79Y331
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/storage_data_f_reg_0_3_0_13_i_16__5/O locDriver=> SLICE_X84Y337
delay=> 504
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_addr_resp_buf_status_f[1]_i_2__2/I0 locDriven=> SLICE_X83Y338
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint/axi_lite_interface_i/FSM_sequential_state_q_reg[0]/Q locDriver=> SLICE_X85Y337
delay=> 618
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_req_buf_data0_f_reg[20]/D locDriven=> SLICE_X82Y333
driverPin=> chipset/chipset_impl/noc2_xbar_to_ariane_clint/data/storage_data_f_reg_0_3_14_27/RAMD/O locDriver=> SLICE_X80Y337
delay=> 472
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_req_buf_data0_f_reg[43]/D locDriven=> SLICE_X81Y331
driverPin=> chipset/chipset_impl/noc2_xbar_to_ariane_clint/data/storage_data_f_reg_0_3_42_55/RAMA_D1/O locDriver=> SLICE_X80Y330
delay=> 389
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_req_buf_data0_f_reg[8]/D locDriven=> SLICE_X82Y333
driverPin=> chipset/chipset_impl/noc2_xbar_to_ariane_clint/data/storage_data_f_reg_0_3_0_13/RAME/O locDriver=> SLICE_X80Y336
delay=> 370
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_req_buf_header1_f_reg[22]/C locDriven=> SLICE_X84Y339
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1587
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_req_buf_header2_f_reg[44]/C locDriven=> SLICE_X77Y331
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1582
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_resp_buf_header0_f_reg[12]/D locDriven=> SLICE_X79Y336
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_req_buf_header0_f_reg[12]/Q locDriver=> SLICE_X79Y336
delay=> 149
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_resp_buf_header0_f_reg[51]/D locDriven=> SLICE_X78Y330
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_clint_axilite_bridge/w_req_buf_header2_f_reg[51]/Q locDriver=> SLICE_X78Y330
delay=> 285
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/addr_q[3]_i_2/I2 locDriven=> SLICE_X59Y344
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/FSM_sequential_state_q[2]_i_4__6/O locDriver=> SLICE_X60Y341
delay=> 340
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/data_q[4][7]_i_3/I2 locDriven=> SLICE_X63Y347
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_req_buf_header1_f_reg[8]/Q locDriver=> SLICE_X60Y343
delay=> 285
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/io_splitter_ack_load_counter_f_reg[5]/CE locDriven=> SLICE_X60Y341
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/io_splitter_ack_load_counter_f[7]_i_1__0/O locDriver=> SLICE_X60Y342
delay=> 332
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/r_req_buf_header1_f_reg[16]/R locDriven=> SLICE_X60Y344
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 602
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/r_req_buf_header2_f_reg[40]/D locDriven=> SLICE_X65Y345
driverPin=> chipset/chipset_impl/noc2_xbar_to_ariane_debug/data/storage_data_f_reg_0_3_28_41/RAMG/O locDriver=> SLICE_X62Y346
delay=> 546
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/r_req_buf_status_f[0]_i_2__0/I0 locDriven=> SLICE_X61Y345
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/splitter_io_msg_state_f_reg[1]/Q locDriver=> SLICE_X65Y346
delay=> 172
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/r_resp_buf_data0_f_reg[30]/CE locDriven=> SLICE_X59Y346
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/r_resp_buf_data0_f[63]_i_1__0/O locDriver=> SLICE_X56Y340
delay=> 499
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/r_resp_buf_data0_f_reg[53]/CE locDriven=> SLICE_X57Y344
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/r_resp_buf_data0_f[63]_i_1__0/O locDriver=> SLICE_X56Y340
delay=> 271
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/r_resp_buf_header0_f_reg[13]/CE locDriven=> SLICE_X65Y344
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/r_resp_buf_header0_f[25]_i_1__0/O locDriver=> SLICE_X60Y342
delay=> 359
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/r_resp_buf_header0_f_reg[50]/CE locDriven=> SLICE_X65Y344
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/r_resp_buf_header0_f[25]_i_1__0/O locDriver=> SLICE_X60Y342
delay=> 359
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/rdata_q[5]_i_4/I1 locDriven=> SLICE_X59Y341
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_addr_req_buf_status_f[0]_i_2__0/O locDriver=> SLICE_X61Y343
delay=> 160
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/splitter_io_msg_state_f[2]_i_2__0/I0 locDriven=> SLICE_X65Y345
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/splitter_io_msg_state_f_reg[2]/Q locDriver=> SLICE_X65Y346
delay=> 116
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/storage_data_f_reg_0_3_0_13_i_2__4/I1 locDriven=> SLICE_X61Y339
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/storage_data_f_reg_0_3_0_13_i_17__4/O locDriver=> SLICE_X61Y340
delay=> 142
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/storage_data_f_reg_0_3_28_41_i_14__2/I2 locDriven=> SLICE_X64Y345
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/r_resp_buf_header0_f_reg[40]/Q locDriver=> SLICE_X64Y345
delay=> 45
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/storage_data_f_reg_0_3_42_55_i_7__3/I1 locDriven=> SLICE_X64Y342
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/storage_data_f_reg_0_3_0_13_i_17__4/O locDriver=> SLICE_X61Y340
delay=> 276
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_addr_resp_buf_status_f[1]_i_1__0/I3 locDriven=> SLICE_X60Y342
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_addr_req_buf_status_f[0]_i_2__0/O locDriver=> SLICE_X61Y343
delay=> 146
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_req_buf_data0_f_reg[24]/CE locDriven=> SLICE_X59Y347
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_req_buf_data0_f[63]_i_1/O locDriver=> SLICE_X65Y347
delay=> 226
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_req_buf_data0_f_reg[47]/CE locDriven=> SLICE_X61Y346
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_req_buf_data0_f[63]_i_1/O locDriver=> SLICE_X65Y347
delay=> 230
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_req_buf_header0_f_reg[11]/R locDriven=> SLICE_X63Y345
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 605
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_req_buf_header1_f_reg[24]/R locDriven=> SLICE_X58Y345
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 589
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_req_buf_header2_f_reg[48]/R locDriven=> SLICE_X63Y341
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 592
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_resp_buf_header0_f_reg[18]/CE locDriven=> SLICE_X60Y342
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_resp_buf_header0_f[18]_i_1__0/O locDriver=> SLICE_X60Y342
delay=> 167
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_resp_buf_header0_f_reg[54]/CE locDriven=> SLICE_X63Y342
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/w_resp_buf_header0_f[18]_i_1__0/O locDriver=> SLICE_X60Y342
delay=> 241
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/FSM_sequential_state_q_reg[1]/C locDriven=> SLICE_X59Y338
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1600
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/addr_q[4]_i_4/I2 locDriven=> SLICE_X59Y338
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/cnt_q_reg[6]/Q locDriver=> SLICE_X58Y340
delay=> 366
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/cmderr_q[0]_i_8/I1 locDriven=> SLICE_X58Y342
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/addr_q_reg[4]_i_7/O[6] locDriver=> SLICE_X58Y344
delay=> 135
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/cnt_q_reg[7]/CE locDriven=> SLICE_X58Y340
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_debug_axilite_bridge/cnt_q[7]_i_1__1/O locDriver=> SLICE_X58Y340
delay=> 149
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/data_q[4][23]_i_1/I1 locDriven=> SLICE_X61Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/data_q[4][31]_i_3/O locDriver=> SLICE_X61Y346
delay=> 235
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/data_q[4][8]_i_1/I1 locDriven=> SLICE_X60Y350
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/data_q[4][15]_i_2/O locDriver=> SLICE_X63Y347
delay=> 255
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/data_q[5][22]_i_1/I5 locDriven=> SLICE_X62Y348
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/Q locDriver=> SLICE_X62Y350
delay=> 115
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/data_q[5][31]_i_9/I3 locDriven=> SLICE_X57Y341
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/addr_q[4]_i_9/O locDriver=> SLICE_X57Y342
delay=> 130
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/gen_halted[0].halted_q[0]_i_6/I2 locDriven=> SLICE_X59Y341
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/ax_req_q_reg[addr][2]/Q locDriver=> SLICE_X59Y341
delay=> 141
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[17]_i_1/I1 locDriven=> SLICE_X54Y346
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[17]_i_2/O locDriver=> SLICE_X55Y350
delay=> 200
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[26]_i_3/I0 locDriven=> SLICE_X56Y346
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[31]_i_5/O locDriver=> SLICE_X55Y344
delay=> 596
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[32]_i_4/I4 locDriven=> SLICE_X51Y348
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[63]_i_3/O locDriver=> SLICE_X54Y345
delay=> 536
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[40]_i_2/I0 locDriven=> SLICE_X53Y347
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/addr_q[2]_i_1/O locDriver=> SLICE_X58Y343
delay=> 927
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[4]_i_2/I1 locDriven=> SLICE_X58Y348
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[4]_i_3/O locDriver=> SLICE_X57Y345
delay=> 186
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[57]_i_6/I1 locDriven=> SLICE_X54Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[57]_i_10/O locDriver=> SLICE_X54Y352
delay=> 142
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[63]_i_16/I2 locDriven=> SLICE_X58Y350
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[58]_i_6/O locDriver=> SLICE_X54Y349
delay=> 674
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/req_addr_q[11]_i_2/I4 locDriven=> SLICE_X59Y343
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/req_addr_q_reg[11]/Q locDriver=> SLICE_X59Y343
delay=> 49
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/req_addr_q_reg[8]/CE locDriven=> SLICE_X58Y342
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/req_addr_q[11]_i_1/O locDriver=> SLICE_X58Y341
delay=> 395
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/cmderr_q[1]_i_2/I1 locDriven=> SLICE_X52Y350
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/cmderr_q[2]_i_10/O locDriver=> SLICE_X52Y348
delay=> 120
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/command_q_reg[control][0]/CLR locDriven=> SLICE_X56Y348
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 579
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/data_q_reg[4][12]/CLR locDriven=> SLICE_X60Y348
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 622
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/data_q_reg[4][6]/CLR locDriven=> SLICE_X62Y348
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 628
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/data_q_reg[5][29]/CLR locDriven=> SLICE_X63Y349
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 631
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][18]/CLR locDriven=> SLICE_X54Y349
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 644
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[0][0]/D locDriven=> SLICE_X53Y355
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][0]_i_1/O locDriver=> SLICE_X49Y353
delay=> 299
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[0][3]/D locDriven=> SLICE_X57Y353
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][3]_i_1/O locDriver=> SLICE_X61Y351
delay=> 366
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[1][26]/D locDriven=> SLICE_X58Y350
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][2]_i_1/O locDriver=> SLICE_X62Y351
delay=> 418
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[2][1]/D locDriven=> SLICE_X49Y353
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q[ndmreset]_i_2/O locDriver=> SLICE_X52Y355
delay=> 312
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[3][13]/D locDriven=> SLICE_X50Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q[hartselhi][13]_i_1/O locDriver=> SLICE_X52Y355
delay=> 367
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[3][7]/D locDriven=> SLICE_X59Y351
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q[hartselhi][7]_i_1/O locDriver=> SLICE_X60Y350
delay=> 376
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[4][2]/D locDriven=> SLICE_X58Y351
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][2]_i_1/O locDriver=> SLICE_X57Y355
delay=> 388
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[5][23]/D locDriven=> SLICE_X52Y356
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q[hartsello][23]_i_1/O locDriver=> SLICE_X56Y352
delay=> 869
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[6][17]/D locDriven=> SLICE_X55Y350
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q[hartsello][17]_i_1/O locDriver=> SLICE_X55Y353
delay=> 357
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[7][10]/D locDriven=> SLICE_X51Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q[hartselhi][10]_i_1/O locDriver=> SLICE_X50Y354
delay=> 209
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[7][4]/D locDriven=> SLICE_X59Y350
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][4]_i_1/O locDriver=> SLICE_X60Y350
delay=> 264
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[14]_i_2/I5 locDriven=> SLICE_X60Y351
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[6][14]/Q locDriver=> SLICE_X62Y351
delay=> 160
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[22]_i_1/I1 locDriven=> SLICE_X55Y346
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[22]_i_2/O locDriver=> SLICE_X54Y348
delay=> 149
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[26]_i_1/I0 locDriven=> SLICE_X56Y346
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[26]_i_2/O locDriver=> SLICE_X57Y349
delay=> 204
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[31]_i_6/I1 locDriven=> SLICE_X54Y344
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/command_q_reg[control][16]/Q locDriver=> SLICE_X55Y347
delay=> 278
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[38]_i_3/I5 locDriven=> SLICE_X57Y351
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[5][6]/Q locDriver=> SLICE_X58Y350
delay=> 142
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[45]_i_3/I0 locDriven=> SLICE_X55Y347
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[42]_i_3/O locDriver=> SLICE_X55Y343
delay=> 233
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[53]_i_1/I1 locDriven=> SLICE_X59Y348
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[63]_i_3/O locDriver=> SLICE_X54Y345
delay=> 939
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[57]_i_3/I5 locDriven=> SLICE_X54Y345
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[61]_i_3/O locDriver=> SLICE_X53Y345
delay=> 194
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[61]_i_8/I3 locDriven=> SLICE_X56Y348
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[42]_i_8/O locDriver=> SLICE_X57Y348
delay=> 158
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/rdata_q[9]_i_3/I0 locDriven=> SLICE_X52Y347
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/rdata_q[42]_i_6/O locDriver=> SLICE_X54Y345
delay=> 326
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/sbaddr_q_reg[29]/CLR locDriven=> SLICE_X62Y352
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 614
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/sbaddr_q_reg[51]/CLR locDriven=> SLICE_X59Y353
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 606
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/sbcs_q_reg[sbreadondata]/CLR locDriven=> SLICE_X58Y353
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 609
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/sbdata_q_reg[25]/CLR locDriven=> SLICE_X54Y353
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 645
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/sbdata_q_reg[48]/CLR locDriven=> SLICE_X53Y354
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 676
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/data_src_q[data][12]_i_1/I1 locDriven=> SLICE_X54Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[0][12]/Q locDriver=> SLICE_X54Y353
delay=> 103
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q[0][15]_i_10__1/I3 locDriven=> SLICE_X54Y350
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][22]/Q locDriver=> SLICE_X51Y349
delay=> 308
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[0][20]/D locDriven=> SLICE_X55Y353
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][20]_i_1__1/O locDriver=> SLICE_X55Y355
delay=> 253
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][14]/D locDriven=> SLICE_X59Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][14]_i_1__1/O locDriver=> SLICE_X60Y352
delay=> 305
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][8]/D locDriven=> SLICE_X52Y352
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][8]_i_1__1/O locDriver=> SLICE_X52Y352
delay=> 20
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/gen_halted[0].halted_q_reg[0]/D locDriven=> SLICE_X53Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_axi2mem/gen_halted[0].halted_q[0]_i_1/O locDriver=> SLICE_X53Y349
delay=> 23
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/rdata_q_reg[16]/C locDriven=> SLICE_X54Y347
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1742
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/rdata_q_reg[39]/C locDriven=> SLICE_X59Y348
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1603
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/rdata_q_reg[61]/C locDriven=> SLICE_X60Y347
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1614
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/i_debug_rom/r_resp_buf_data0_f[15]_i_1/I1 locDriven=> SLICE_X57Y345
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/rdata_q_reg[55]/Q locDriver=> SLICE_X58Y347
delay=> 145
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/i_debug_rom/r_resp_buf_data0_f[27]_i_1/I0 locDriven=> SLICE_X60Y341
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/i_debug_rom/r_resp_buf_data0_f[27]_i_2/O locDriver=> SLICE_X61Y339
delay=> 150
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/i_debug_rom/r_resp_buf_data0_f[38]_i_2/I2 locDriven=> SLICE_X58Y346
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/i_debug_rom/addr_q_reg[3]/Q locDriver=> SLICE_X57Y344
delay=> 263
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/i_debug_rom/r_resp_buf_data0_f[49]_i_1/I5 locDriven=> SLICE_X57Y344
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/fwd_rom_q_reg/Q locDriver=> SLICE_X56Y345
delay=> 173
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/i_debug_rom/r_resp_buf_data0_f[59]_i_3/I1 locDriven=> SLICE_X59Y345
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/i_debug_rom/addr_q_reg[4]/Q locDriver=> SLICE_X56Y345
delay=> 333
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[2]/D locDriven=> SLICE_X54Y357
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_sba/FSM_sequential_state_q[2]_i_2__10/O locDriver=> SLICE_X54Y357
delay=> 199
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_sba/sbaddr_q[31]_i_2/I3 locDriven=> SLICE_X62Y352
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/sbaddr_q_reg[31]/Q locDriver=> SLICE_X60Y353
delay=> 156
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_sba/sbaddr_q[54]_i_2/I3 locDriven=> SLICE_X54Y356
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/sbaddr_q_reg[54]/Q locDriver=> SLICE_X54Y356
delay=> 99
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_2/I0 locDriven=> SLICE_X51Y350
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_2/O locDriver=> SLICE_X54Y354
delay=> 310
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/cmderr_q[2]_i_1/I3 locDriven=> SLICE_X51Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/cmderr_q[2]_i_4/O locDriver=> SLICE_X52Y350
delay=> 233
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/CLR locDriven=> SLICE_X64Y351
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/i_ddr4_0_i_1/O locDriver=> SLICE_X69Y349
delay=> 343
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/CLR locDriven=> SLICE_X59Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/i_ddr4_0_i_1/O locDriver=> SLICE_X69Y349
delay=> 621
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][0]_i_10__1/I4 locDriven=> SLICE_X48Y352
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_mem/gen_halted[1].halted_q_reg[1]/Q locDriver=> SLICE_X53Y349
delay=> 446
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][10]_i_5/I3 locDriven=> SLICE_X54Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/data_q_reg[5][10]/Q locDriver=> SLICE_X63Y348
delay=> 1006
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][13]_i_3__1/I3 locDriven=> SLICE_X52Y351
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[5][13]/Q locDriver=> SLICE_X52Y351
delay=> 51
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][15]_i_7__1/I1 locDriven=> SLICE_X56Y355
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][15]_i_8__1/O locDriver=> SLICE_X48Y352
delay=> 838
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][17]_i_9/I1 locDriven=> SLICE_X49Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][16]/Q locDriver=> SLICE_X49Y349
delay=> 48
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_16/I4 locDriven=> SLICE_X55Y356
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/status_cnt_q_reg[1]/Q locDriver=> SLICE_X56Y357
delay=> 564
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][21]_i_1__1/I4 locDriven=> SLICE_X52Y352
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][21]_i_6/O locDriver=> SLICE_X54Y355
delay=> 299
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][23]_i_5/I3 locDriven=> SLICE_X52Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[1][23]/Q locDriver=> SLICE_X51Y354
delay=> 282
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][25]_i_9__1/I3 locDriven=> SLICE_X54Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[2]/Q locDriver=> SLICE_X54Y357
delay=> 181
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][28]_i_3__1/I4 locDriven=> SLICE_X56Y352
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/progbuf_q_reg[4][28]/Q locDriver=> SLICE_X56Y352
delay=> 207
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][30]_i_2__1/I2 locDriven=> SLICE_X57Y353
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][31]_i_8__1/O locDriver=> SLICE_X55Y353
delay=> 454
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][31]_i_2__1/I3 locDriven=> SLICE_X58Y353
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/sbdata_q_reg[63]/Q locDriver=> SLICE_X58Y353
delay=> 207
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][4]_i_5/I0 locDriven=> SLICE_X59Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][31]_i_13/O locDriver=> SLICE_X52Y350
delay=> 756
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][7]_i_4/I2 locDriven=> SLICE_X58Y348
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][31]_i_13/O locDriver=> SLICE_X52Y350
delay=> 657
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][9]_i_8/I5 locDriven=> SLICE_X52Y350
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/cmderr_q[2]_i_14/O locDriver=> SLICE_X47Y352
delay=> 280
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbaddr_q[17]_i_1/I0 locDriven=> SLICE_X55Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_sba/sbaddr_q[17]_i_2/O locDriver=> SLICE_X55Y354
delay=> 47
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbaddr_q[38]_i_1/I0 locDriven=> SLICE_X62Y352
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_sba/sbaddr_q[38]_i_2/O locDriver=> SLICE_X62Y352
delay=> 88
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbaddr_q[60]_i_1/I0 locDriven=> SLICE_X56Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_sba/sbaddr_q[60]_i_2/O locDriver=> SLICE_X56Y354
delay=> 81
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C locDriven=> SLICE_X55Y357
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C locDriven=> SLICE_X60Y351
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/CE locDriven=> SLICE_X55Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][31]_i_1/O locDriver=> SLICE_X56Y355
delay=> 679
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/CE locDriven=> SLICE_X59Y355
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][31]_i_1/O locDriver=> SLICE_X56Y355
delay=> 241
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/CE locDriven=> SLICE_X59Y356
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_i_1__0/O locDriver=> SLICE_X57Y356
delay=> 600
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic/ie_q_reg[3][1]/C locDriven=> SLICE_X62Y353
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1604
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_2/I4 locDriven=> SLICE_X63Y353
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic/threshold_q_reg[0][2]/Q locDriver=> SLICE_X63Y353
delay=> 49
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic/i_rv_plic_gateway/r_resp_buf_data0_f[25]_i_4/I5 locDriven=> SLICE_X62Y353
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/threshold_q[0][2]_i_8/O locDriver=> SLICE_X68Y354
delay=> 427
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/ia[0]_i_18/I2 locDriven=> SLICE_X61Y355
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/prio_q[0][2]_i_7/O locDriver=> SLICE_X70Y352
delay=> 501
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/ie_q[0][1]_i_21/I0 locDriven=> SLICE_X66Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/w_req_buf_header1_f_reg[38]/Q locDriver=> SLICE_X67Y353
delay=> 255
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/ie_q[1][1]_i_5/I5 locDriven=> SLICE_X68Y352
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/prio_q[0][2]_i_15/O locDriver=> SLICE_X67Y352
delay=> 310
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/ie_q_reg[0][1]_i_14/DI[7] locDriven=> SLICE_X66Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/io_splitter_ack_load_counter_f_reg[2]/R locDriven=> SLICE_X67Y349
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 624
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/ip[0]_i_4/I4 locDriven=> SLICE_X64Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_resp_buf_data0_f[24]_i_10/O locDriver=> SLICE_X68Y353
delay=> 389
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/prio_q[0][2]_i_17/I2 locDriven=> SLICE_X68Y354
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic/i_rv_plic_gateway/prio_q[0][2]_i_13/O locDriver=> SLICE_X70Y352
delay=> 214
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/prio_q[0][2]_i_34/I3 locDriven=> SLICE_X67Y353
driverPin=> chipset/chipset_impl/i_riscv_peripherals/FSM_sequential_state_q_reg[2]/Q locDriver=> SLICE_X66Y351
delay=> 202
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/prio_q[0][2]_i_8/I3 locDriven=> SLICE_X63Y352
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/prio_q[0][2]_i_23/O locDriver=> SLICE_X64Y351
delay=> 204
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_req_buf_header1_f_reg[18]/D locDriven=> SLICE_X70Y352
driverPin=> chipset/chipset_impl/noc2_xbar_to_ariane_plic/data/storage_data_f_reg_0_3_14_27/RAMC/O locDriver=> SLICE_X71Y349
delay=> 377
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_req_buf_header1_f_reg[43]/D locDriven=> SLICE_X67Y354
driverPin=> chipset/chipset_impl/noc2_xbar_to_ariane_plic/data/storage_data_f_reg_0_3_42_55/RAMA_D1/O locDriver=> SLICE_X71Y344
delay=> 538
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_req_buf_header2_f_reg[47]/CE locDriven=> SLICE_X68Y344
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_req_buf_header2_f[63]_i_1__3/O locDriver=> SLICE_X69Y348
delay=> 301
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_resp_buf_data0_f[24]_i_12/I3 locDriven=> SLICE_X65Y352
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/prio_q[1][2]_i_10/O locDriver=> SLICE_X68Y353
delay=> 237
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_resp_buf_data0_f[26]_i_4/I0 locDriven=> SLICE_X65Y352
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/rword_q[2]_i_8/O locDriver=> SLICE_X65Y353
delay=> 134
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_resp_buf_data0_f_reg[50]/C locDriven=> SLICE_X67Y346
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1604
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_resp_buf_header0_f_reg[34]/D locDriven=> SLICE_X66Y346
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_req_buf_header2_f_reg[34]/Q locDriver=> SLICE_X66Y347
delay=> 224
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_resp_buf_header0_f_reg[59]/D locDriven=> SLICE_X69Y342
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/r_req_buf_header2_f_reg[59]/Q locDriver=> SLICE_X70Y344
delay=> 328
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/rword_q[2]_i_2/I3 locDriven=> SLICE_X65Y353
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/rword_q[2]_i_7/O locDriver=> SLICE_X65Y352
delay=> 224
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/splitter_io_msg_counter_f_reg[3]/D locDriven=> SLICE_X67Y348
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/splitter_io_msg_counter_f[3]_i_1__3/O locDriver=> SLICE_X67Y348
delay=> 20
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/storage_data_f_reg_0_3_0_13_i_15__6/I1 locDriven=> SLICE_X67Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/io_splitter_ack_load_counter_f_reg[1]/Q locDriver=> SLICE_X67Y349
delay=> 151
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/storage_data_f_reg_0_3_28_41_i_5__6/I1 locDriven=> SLICE_X69Y346
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/storage_data_f_reg_0_3_0_13_i_14__6/O locDriver=> SLICE_X68Y350
delay=> 284
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/storage_data_f_reg_0_3_56_63_i_5__6/I1 locDriven=> SLICE_X69Y343
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/storage_data_f_reg_0_3_0_13_i_14__6/O locDriver=> SLICE_X68Y350
delay=> 379
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/threshold_q[0][2]_i_28/I3 locDriven=> SLICE_X67Y355
driverPin=> chipset/chipset_impl/i_riscv_peripherals/FSM_sequential_state_q_reg[1]/Q locDriver=> SLICE_X67Y351
delay=> 302
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/threshold_q[2][2]_i_3/I0 locDriven=> SLICE_X64Y356
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/ip[0]_i_12/O locDriver=> SLICE_X69Y352
delay=> 558
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/w_addr_req_buf_status_f[0]_i_5__2/I3 locDriven=> SLICE_X68Y349
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/splitter_io_msg_counter_f_reg[5]/Q locDriver=> SLICE_X67Y348
delay=> 257
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/w_req_buf_header0_f_reg[12]/D locDriven=> SLICE_X69Y345
driverPin=> chipset/chipset_impl/noc2_xbar_to_ariane_plic/data/storage_data_f_reg_0_3_0_13/RAMG/O locDriver=> SLICE_X71Y345
delay=> 290
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/w_req_buf_header1_f_reg[25]/D locDriven=> SLICE_X67Y352
driverPin=> chipset/chipset_impl/noc2_xbar_to_ariane_plic/data/storage_data_f_reg_0_3_14_27/RAMF_D1/O locDriver=> SLICE_X71Y349
delay=> 387
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/w_req_buf_header2_f[63]_i_1__3/I2 locDriven=> SLICE_X70Y348
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/splitter_io_msg_state_f_reg[1]/Q locDriver=> SLICE_X68Y349
delay=> 201
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/w_req_buf_header2_f_reg[54]/D locDriven=> SLICE_X70Y342
driverPin=> chipset/chipset_impl/noc2_xbar_to_ariane_plic/data/storage_data_f_reg_0_3_42_55/RAMG/O locDriver=> SLICE_X71Y344
delay=> 353
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/w_resp_buf_header0_f_reg[35]/C locDriven=> SLICE_X68Y347
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1590
pinDriven=> chipset/chipset_impl/i_riscv_peripherals/i_plic_axilite_bridge/w_resp_buf_header0_f_reg[60]/C locDriven=> SLICE_X70Y344
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1601
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___11/I1 locDriven=> SLICE_X79Y325
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_input/NIB/elements_in_array_f_reg[0]/Q locDriver=> SLICE_X75Y325
delay=> 245
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___125/I5 locDriven=> SLICE_X78Y342
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_1_output/control/i___112_i_1/O locDriver=> SLICE_X85Y330
delay=> 601
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___141/I3 locDriven=> SLICE_X77Y344
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_1_output/control/i___95_i_1/O locDriver=> SLICE_X85Y333
delay=> 807
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___157/I4 locDriven=> SLICE_X79Y344
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/NIB/storage_data_f_reg_0_3_0_13/RAME/O locDriver=> SLICE_X80Y314
delay=> 1478
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___177/I1 locDriven=> SLICE_X82Y325
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_1_output/control/i___93_i_1/O locDriver=> SLICE_X85Y331
delay=> 450
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___195/I0 locDriven=> SLICE_X82Y327
driverPin=> chipset/chipset_impl/io_xbar_noc2/i___3/O locDriver=> SLICE_X81Y329
delay=> 156
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___216/I2 locDriven=> SLICE_X81Y326
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_3_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X82Y325
delay=> 177
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___233/I0 locDriven=> SLICE_X77Y323
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_3_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X82Y326
delay=> 500
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___249/I2 locDriven=> SLICE_X78Y318
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/NIB/storage_data_f_reg_0_3_56_63/RAMA_D1/O locDriver=> SLICE_X80Y316
delay=> 158
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___265/I2 locDriven=> SLICE_X78Y320
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/NIB/storage_data_f_reg_0_3_14_27/RAMG/O locDriver=> SLICE_X80Y315
delay=> 274
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___281/I2 locDriven=> SLICE_X79Y321
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/NIB/storage_data_f_reg_0_3_14_27/RAME/O locDriver=> SLICE_X80Y315
delay=> 281
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___308/I0 locDriven=> SLICE_X72Y326
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X79Y326
delay=> 379
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___337/I2 locDriven=> SLICE_X72Y329
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_input/NIB/storage_data_f_reg_0_3_28_41/RAMA_D1/O locDriver=> SLICE_X71Y321
delay=> 434
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___36/I3 locDriven=> SLICE_X81Y327
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/NIB/storage_data_f_reg_0_3_42_55/RAMA_D1/O locDriver=> SLICE_X80Y312
delay=> 556
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___382/I1 locDriven=> SLICE_X68Y342
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_5_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X83Y327
delay=> 1171
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___403/I3 locDriven=> SLICE_X68Y344
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/NIB/storage_data_f_reg_0_3_14_27/RAMC/O locDriver=> SLICE_X80Y315
delay=> 791
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___428/I0 locDriven=> SLICE_X82Y328
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_6_output/control/i___428_i_1/O locDriver=> SLICE_X82Y328
delay=> 79
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___443/I0 locDriven=> SLICE_X70Y329
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_6_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X82Y328
delay=> 617
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___458/I4 locDriven=> SLICE_X73Y330
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_6_output/control/i___189_i_1/O locDriver=> SLICE_X82Y329
delay=> 711
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___474/I0 locDriven=> SLICE_X68Y331
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_6_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X82Y328
delay=> 785
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___489/I5 locDriven=> SLICE_X74Y329
driverPin=> chipset/chipset_impl/io_xbar_noc2/i___502/O locDriver=> SLICE_X75Y328
delay=> 252
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___508/I5 locDriven=> SLICE_X82Y329
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_2_input/NIB/i___108_i_3/O locDriver=> SLICE_X86Y330
delay=> 754
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___528/I2 locDriven=> SLICE_X79Y329
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_input/NIB/storage_data_f_reg_0_3_56_63/RAMB_D1/O locDriver=> SLICE_X71Y318
delay=> 506
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___550/I0 locDriven=> SLICE_X79Y332
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_7_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X79Y327
delay=> 260
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___572/I3 locDriven=> SLICE_X79Y336
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_input/NIB/storage_data_f_reg_0_3_0_13/RAMF/O locDriver=> SLICE_X71Y319
delay=> 786
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___593/I2 locDriven=> SLICE_X70Y346
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_input/NIB/storage_data_f_reg_0_3_28_41/RAMD/O locDriver=> SLICE_X71Y321
delay=> 772
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___610/I2 locDriven=> SLICE_X69Y342
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_input/NIB/storage_data_f_reg_0_3_42_55/RAMF/O locDriver=> SLICE_X71Y323
delay=> 489
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___629/I1 locDriven=> SLICE_X72Y346
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_8_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X80Y328
delay=> 765
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___646/I4 locDriven=> SLICE_X70Y344
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_8_output/control/i___423_i_2/O locDriver=> SLICE_X73Y343
delay=> 249
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___665/I3 locDriven=> SLICE_X86Y327
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_2_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X85Y327
delay=> 619
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___683/I1 locDriven=> SLICE_X82Y328
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_6_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X81Y327
delay=> 202
pinDriven=> chipset/chipset_impl/io_xbar_noc2/i___83/I0 locDriven=> SLICE_X89Y336
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_7_input/NIB/i___75_i_1__1/O locDriver=> SLICE_X88Y338
delay=> 251
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/REG_reset_fin/q_reg[0]/D locDriven=> SLICE_X76Y343
driverPin=> chipset/chipset_impl/i_riscv_peripherals/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/i_ddr4_0_i_1/O locDriver=> SLICE_X69Y349
delay=> 557
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/NIB/i___1_i_3__1/I1 locDriven=> SLICE_X77Y325
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/NIB/storage_data_f_reg_0_3_56_63/RAMC/O locDriver=> SLICE_X80Y316
delay=> 374
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/control/count_f[6]_i_1__29/I2 locDriven=> SLICE_X78Y324
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/control/count_f_reg[6]/Q locDriver=> SLICE_X78Y324
delay=> 143
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/control/FSM_sequential_current_route_f[2]_i_2__29/I0 locDriven=> SLICE_X92Y335
driverPin=> chipset/chipset_impl/io_xbar_noc2/i___87/O locDriver=> SLICE_X89Y334
delay=> 161
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/control/planned_f_i_1__29/I3 locDriven=> SLICE_X89Y334
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_8_input/NIB/planned_f_i_4__29/O locDriver=> SLICE_X89Y334
delay=> 229
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_19/I0 locDriven=> SLICE_X78Y319
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/control/i___74_i_2__1/O locDriver=> SLICE_X85Y331
delay=> 631
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_11/I1 locDriven=> SLICE_X79Y316
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/NIB/storage_data_f_reg_0_3_14_27/RAMF_D1/O locDriver=> SLICE_X80Y315
delay=> 154
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_4/I3 locDriven=> SLICE_X78Y319
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_21/O locDriver=> SLICE_X77Y320
delay=> 144
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_26/I1 locDriven=> SLICE_X78Y317
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/control/storage_data_f_reg_0_3_0_13_i_34/O locDriver=> SLICE_X81Y329
delay=> 728
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_21/I2 locDriven=> SLICE_X77Y321
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_input/NIB/storage_data_f_reg_0_3_42_55/RAMC_D1/O locDriver=> SLICE_X71Y323
delay=> 331
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_4/I1 locDriven=> SLICE_X77Y317
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_0_input/NIB/storage_data_f_reg_0_3_56_63/RAMB/O locDriver=> SLICE_X80Y316
delay=> 292
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_1_input/NIB/elements_in_array_f_reg[2]/C locDriven=> SLICE_X86Y333
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1716
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_1_input/control/count_zero_f_i_2__30/I4 locDriven=> SLICE_X87Y336
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_1_input/control/count_f[2]_i_1__66/O locDriver=> SLICE_X87Y336
delay=> 44
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_1_output/control/i__i_1__2/I1 locDriven=> SLICE_X85Y331
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_1_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X83Y328
delay=> 1190
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_2_input/NIB/head_ptr_f_reg[1]/C locDriven=> SLICE_X83Y339
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1597
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_2_input/control/count_one_f_reg/CE locDriven=> SLICE_X87Y330
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_2_input/control/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_2_output/control/i__i_1__3/I2 locDriven=> SLICE_X83Y326
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_2_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X85Y327
delay=> 1114
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_3_input/control/count_f[4]_i_1__38/I0 locDriven=> SLICE_X90Y334
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_3_input/NIB/i___49_i_1/O locDriver=> SLICE_X88Y333
delay=> 328
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_3_output/control/FSM_sequential_current_route_f_reg[0]/CE locDriven=> SLICE_X82Y325
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_3_output/control/FSM_sequential_current_route_f[2]_i_1__32/O locDriver=> SLICE_X83Y327
delay=> 384
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_3_output/space/is_one_f_i_1__32/I4 locDriven=> SLICE_X84Y325
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_3_output/space/yummy_f_reg/Q locDriver=> SLICE_X84Y325
delay=> 65
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_input/NIB/head_ptr_f_reg[0]/R locDriven=> SLICE_X72Y324
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X76Y343
delay=> 2263
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_input/NIB/tail_ptr_f[1]_i_2/I1 locDriven=> SLICE_X72Y318
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_input/NIB/tail_ptr_f_reg[1]/Q locDriver=> SLICE_X72Y318
delay=> 47
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_output/control/planned_f_reg/CE locDriven=> SLICE_X79Y326
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_4_output/control/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_5_input/control/count_f[2]_i_1__70/I2 locDriven=> SLICE_X90Y339
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_5_input/control/count_f_reg[1]/Q locDriver=> SLICE_X90Y339
delay=> 189
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_5_input/control/tail_last_f_i_1__33/I2 locDriven=> SLICE_X89Y340
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_5_input/control/count_one_f_reg/Q locDriver=> SLICE_X89Y340
delay=> 181
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_6_input/NIB/elements_in_array_f_reg[0]/C locDriven=> SLICE_X86Y332
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1707
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_6_input/control/count_one_f_reg/R locDriven=> SLICE_X91Y336
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X76Y343
delay=> 1407
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_6_output/datapath/i_/i___512_i_2/I2 locDriven=> SLICE_X82Y329
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_6_output/control/i___189_i_1/O locDriver=> SLICE_X82Y329
delay=> 88
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_7_input/control/count_f[3]_i_1__42/I1 locDriven=> SLICE_X89Y338
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_7_input/control/count_f_reg[3]/Q locDriver=> SLICE_X89Y338
delay=> 54
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_7_input/control/tail_last_f_reg/D locDriven=> SLICE_X88Y339
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_7_input/control/tail_last_f_i_1__35/O locDriver=> SLICE_X88Y339
delay=> 230
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_8_input/NIB/elements_in_array_f_reg[1]/C locDriven=> SLICE_X88Y334
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1722
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_8_input/control/count_zero_f_i_1__37/I3 locDriven=> SLICE_X88Y337
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_8_input/NIB/yummy_out_f_reg/Q locDriver=> SLICE_X88Y334
delay=> 166
pinDriven=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_8_output/space/is_one_f_i_1__37/I2 locDriven=> SLICE_X84Y342
driverPin=> chipset/chipset_impl/io_xbar_noc2/io_xbar_top/node_8_output/space/count_f_reg[2]/Q locDriver=> SLICE_X84Y343
delay=> 196
pinDriven=> chipset/chipset_impl/io_xbar_noc3/i___109/I4 locDriven=> SLICE_X76Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_input/NIB/i___106_i_3/O locDriver=> SLICE_X74Y338
delay=> 356
pinDriven=> chipset/chipset_impl/io_xbar_noc3/i___127/I1 locDriven=> SLICE_X67Y338
driverPin=> chipset/chipset_impl/io_xbar_noc3/i___29/O locDriver=> SLICE_X69Y339
delay=> 268
pinDriven=> chipset/chipset_impl/io_xbar_noc3/i___143/I2 locDriven=> SLICE_X77Y340
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_output/control/i___143_i_1/O locDriver=> SLICE_X77Y339
delay=> 136
pinDriven=> chipset/chipset_impl/io_xbar_noc3/i___16/I1 locDriven=> SLICE_X67Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X68Y340
delay=> 220
pinDriven=> chipset/chipset_impl/io_xbar_noc3/i___175/I4 locDriven=> SLICE_X81Y339
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_input/NIB/i___175_i_1/O locDriver=> SLICE_X83Y340
delay=> 145
pinDriven=> chipset/chipset_impl/io_xbar_noc3/i___32/I2 locDriven=> SLICE_X74Y338
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_input/NIB/i___32_i_2__0/O locDriver=> SLICE_X66Y343
delay=> 411
pinDriven=> chipset/chipset_impl/io_xbar_noc3/i___59/I0 locDriven=> SLICE_X82Y340
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_2_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X82Y340
delay=> 205
pinDriven=> chipset/chipset_impl/io_xbar_noc3/i___84/I1 locDriven=> SLICE_X82Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_2_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X82Y340
delay=> 278
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_input/NIB/i___147_i_1/I0 locDriven=> SLICE_X73Y340
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_input/NIB/elements_in_array_f_reg[2]/Q locDriver=> SLICE_X73Y340
delay=> 167
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_input/control/count_zero_f_reg/S locDriven=> SLICE_X78Y342
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X72Y345
delay=> 559
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/FSM_sequential_current_route_f[2]_i_2__30/I2 locDriven=> SLICE_X73Y342
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X73Y342
delay=> 170
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/i___6_i_2__1/I0 locDriven=> SLICE_X73Y339
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/valid_f_i_2__9/O locDriver=> SLICE_X72Y339
delay=> 112
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_13__0/I0 locDriven=> SLICE_X70Y335
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/i__i_6__2/O locDriver=> SLICE_X73Y339
delay=> 422
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_0_13_i_32__0/I4 locDriven=> SLICE_X65Y335
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/storage_data_f_reg_0_3_0_13_i_45/O locDriver=> SLICE_X73Y339
delay=> 498
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_11__0/I0 locDriven=> SLICE_X70Y336
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/i__i_6__2/O locDriver=> SLICE_X73Y339
delay=> 305
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_2__0/I0 locDriven=> SLICE_X66Y334
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/i__i_6__2/O locDriver=> SLICE_X73Y339
delay=> 528
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_14_27_i_9__0/I0 locDriven=> SLICE_X70Y336
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/i__i_6__2/O locDriver=> SLICE_X73Y339
delay=> 303
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_28__0/I3 locDriven=> SLICE_X69Y333
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_input/NIB/storage_data_f_reg_0_3_28_41/RAMD_D1/O locDriver=> SLICE_X62Y340
delay=> 394
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_28_41_i_7__0/I0 locDriven=> SLICE_X70Y333
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/i__i_6__2/O locDriver=> SLICE_X73Y339
delay=> 327
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_26__0/I4 locDriven=> SLICE_X69Y336
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/storage_data_f_reg_0_3_0_13_i_45/O locDriver=> SLICE_X73Y339
delay=> 345
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_42_55_i_4__0/I2 locDriven=> SLICE_X72Y337
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/control/storage_data_f_reg_0_3_0_13_i_17/O locDriver=> SLICE_X72Y341
delay=> 159
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/datapath/i_/storage_data_f_reg_0_3_56_63_i_23/I2 locDriven=> SLICE_X72Y337
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_input/NIB/storage_data_f_reg_0_3_56_63/RAMD/O locDriver=> SLICE_X71Y351
delay=> 492
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/space/is_two_or_more_f_i_1__44/I1 locDriven=> SLICE_X72Y336
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_0_output/space/valid_f_reg/Q locDriver=> SLICE_X73Y339
delay=> 200
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_input/NIB/elements_in_array_f_reg[2]/C locDriven=> SLICE_X72Y341
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1579
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_input/NIB/planned_f_i_3__35/I1 locDriven=> SLICE_X74Y336
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_input/NIB/i___78_i_2__1/O locDriver=> SLICE_X74Y335
delay=> 109
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_input/control/count_zero_f_reg/S locDriven=> SLICE_X72Y343
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X72Y345
delay=> 411
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_output/control/FSM_sequential_current_route_f_reg[0]/D locDriven=> SLICE_X76Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_output/control/FSM_sequential_current_route_f[0]_i_1__30/O locDriver=> SLICE_X76Y341
delay=> 22
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_output/control/i___3_i_5/I1 locDriven=> SLICE_X75Y342
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_output/control/FSM_sequential_current_route_f_reg[2]/Q locDriver=> SLICE_X76Y341
delay=> 325
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_output/space/is_two_or_more_f_i_1__45/I0 locDriven=> SLICE_X75Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_output/space/count_f_reg[0]/Q locDriver=> SLICE_X75Y341
delay=> 142
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_2_input/control/count_f_reg[4]/C locDriven=> SLICE_X80Y343
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1588
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_2_output/control/FSM_sequential_current_route_f[2]_i_7__30/I0 locDriven=> SLICE_X82Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/i___20/O locDriver=> SLICE_X83Y339
delay=> 208
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_2_output/control/i___12_i_1/I0 locDriven=> SLICE_X78Y340
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_2_output/control/planned_f_reg/Q locDriver=> SLICE_X82Y339
delay=> 330
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_2_output/control/planned_f_i_2__31/I0 locDriven=> SLICE_X83Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_2_output/control/planned_f_i_6__31/O locDriver=> SLICE_X82Y339
delay=> 172
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_2_output/space/is_two_or_more_f_reg/D locDriven=> SLICE_X83Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_2_output/space/is_two_or_more_f_i_1__46/O locDriver=> SLICE_X83Y341
delay=> 246
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_input/NIB/head_ptr_f_reg[0]/D locDriven=> SLICE_X78Y327
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_input/NIB/head_ptr_f[0]_i_1/O locDriver=> SLICE_X78Y327
delay=> 20
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_input/NIB/tail_last_f_i_2__16/I1 locDriven=> SLICE_X75Y328
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_input/NIB/storage_data_f_reg_0_3_14_27/RAME_D1/O locDriver=> SLICE_X80Y326
delay=> 286
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_output/control/FSM_sequential_current_route_f[0]_i_1__32/I1 locDriven=> SLICE_X66Y340
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_output/control/FSM_sequential_current_route_f[0]_i_2__31/O locDriver=> SLICE_X66Y340
delay=> 48
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_output/control/FSM_sequential_current_route_f_reg[3]/C locDriven=> SLICE_X66Y340
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1589
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_output/control/planned_f_i_1__32/I0 locDriven=> SLICE_X66Y340
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_output/control/planned_f_i_2__32/O locDriver=> SLICE_X66Y340
delay=> 79
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_output/space/is_one_f_reg/R locDriven=> SLICE_X67Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X72Y345
delay=> 696
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_4_input/NIB/head_ptr_f_reg[0]/CE locDriven=> SLICE_X72Y338
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_output/control/head_ptr_f[1]_i_1__21/O locDriver=> SLICE_X74Y338
delay=> 232
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_4_input/NIB/i___88_i_2/I0 locDriven=> SLICE_X69Y337
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_4_input/NIB/i___26_i_3/O locDriver=> SLICE_X68Y337
delay=> 109
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_4_input/control/count_zero_f_reg/S locDriven=> SLICE_X67Y337
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X72Y345
delay=> 891
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_4_output/control/FSM_sequential_current_route_f[3]_i_5__3/I1 locDriven=> SLICE_X80Y342
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_4_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X81Y341
delay=> 171
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_4_output/control/i___149_i_1/I2 locDriven=> SLICE_X78Y340
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_4_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X81Y341
delay=> 181
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_4_output/space/is_one_f_i_1__42/I0 locDriven=> SLICE_X81Y343
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_4_output/space/count_f_reg[0]/Q locDriver=> SLICE_X82Y342
delay=> 288
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_input/NIB/head_ptr_f[0]_i_1/I0 locDriven=> SLICE_X63Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_input/NIB/head_ptr_f_reg[0]/Q locDriver=> SLICE_X63Y341
delay=> 55
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_input/NIB/i___34_i_1__0/I2 locDriven=> SLICE_X67Y339
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_input/NIB/i___32_i_3/O locDriver=> SLICE_X66Y338
delay=> 307
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_input/control/count_f_reg[5]/C locDriven=> SLICE_X65Y337
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1590
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_output/control/FSM_sequential_current_route_f[2]_i_7__31/I4 locDriven=> SLICE_X77Y336
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_3_input/NIB/i___24_i_3/O locDriver=> SLICE_X77Y338
delay=> 109
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_output/space/count_f[1]_i_1__97/I2 locDriven=> SLICE_X78Y341
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_5_output/space/count_f_reg[2]/Q locDriver=> SLICE_X78Y341
delay=> 195
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_input/NIB/count_zero_f_i_3__19/I4 locDriven=> SLICE_X64Y336
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_input/NIB/count_f[1]_i_1__89/O locDriver=> SLICE_X66Y335
delay=> 173
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_input/NIB/i___36_i_4/I1 locDriven=> SLICE_X66Y335
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_input/NIB/storage_data_f_reg_0_3_56_63/RAMD_D1/O locDriver=> SLICE_X62Y332
delay=> 274
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_input/control/count_f_reg[1]/C locDriven=> SLICE_X66Y335
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1583
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_output/control/FSM_sequential_current_route_f[1]_i_2__35/I5 locDriven=> SLICE_X81Y339
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_output/control/FSM_sequential_current_route_f[1]_i_6__31/O locDriver=> SLICE_X81Y339
delay=> 80
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_output/control/i___156_i_2/I3 locDriven=> SLICE_X81Y340
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X79Y339
delay=> 411
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_output/control/i__i_9__1/I4 locDriven=> SLICE_X78Y338
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_6_output/control/FSM_sequential_current_route_f_reg[0]/Q locDriver=> SLICE_X79Y339
delay=> 357
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_input/NIB/count_f[1]_i_1__90/I2 locDriven=> SLICE_X72Y336
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_input/control/count_f_reg[1]/Q locDriver=> SLICE_X72Y336
delay=> 49
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_input/NIB/i___40_i_1__0/I0 locDriven=> SLICE_X74Y335
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_input/NIB/count_zero_f_i_4__36/O locDriver=> SLICE_X76Y336
delay=> 295
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_input/NIB/yummy_out_f_reg/R locDriven=> SLICE_X75Y339
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/REG_reset_fin/q_reg[0]/Q locDriver=> SLICE_X72Y345
delay=> 643
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_output/control/FSM_sequential_current_route_f[0]_i_4__35/I4 locDriven=> SLICE_X68Y340
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_output/control/FSM_sequential_current_route_f_reg[1]/Q locDriver=> SLICE_X67Y340
delay=> 234
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_output/control/FSM_sequential_current_route_f_reg[2]/D locDriven=> SLICE_X67Y342
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_output/control/FSM_sequential_current_route_f[2]_i_1__41/O locDriver=> SLICE_X67Y342
delay=> 172
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_output/control/planned_f_i_2__34/I2 locDriven=> SLICE_X67Y342
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_input/NIB/i___179_i_1/O locDriver=> SLICE_X73Y339
delay=> 398
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_output/space/valid_f_reg/CE locDriven=> SLICE_X73Y340
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_7_output/space/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_8_input/NIB/i___100_i_3/I0 locDriven=> SLICE_X72Y338
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_8_input/NIB/i___46_i_3/O locDriver=> SLICE_X69Y338
delay=> 196
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_8_input/NIB/tail_last_f_i_1__45/I5 locDriven=> SLICE_X70Y338
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_8_input/NIB/count_zero_f_i_4__37/O locDriver=> SLICE_X72Y339
delay=> 406
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_8_output/control/FSM_sequential_current_route_f[0]_i_1__37/I3 locDriven=> SLICE_X74Y336
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_8_output/control/FSM_sequential_current_route_f_reg[3]/Q locDriver=> SLICE_X74Y336
delay=> 182
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_8_output/control/FSM_sequential_current_route_f_reg[2]/C locDriven=> SLICE_X73Y336
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1569
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_8_output/control/planned_f_i_1__35/I3 locDriven=> SLICE_X75Y336
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_1_input/NIB/planned_f_i_3__35/O locDriver=> SLICE_X74Y336
delay=> 176
pinDriven=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_8_output/space/is_two_or_more_f_i_1__52/I0 locDriven=> SLICE_X76Y337
driverPin=> chipset/chipset_impl/io_xbar_noc3/io_xbar_top/node_8_output/space/count_f_reg[0]/Q locDriver=> SLICE_X76Y336
delay=> 161
pinDriven=> chipset/chipset_impl/iob_packet_filter/flit_cnt[1]_i_2/I1 locDriven=> SLICE_X65Y349
driverPin=> chipset/chipset_impl/iob_packet_filter/FSM_sequential_state_reg_reg[0]/Q locDriver=> SLICE_X66Y349
delay=> 192
pinDriven=> chipset/chipset_impl/iob_packet_filter/num_flits_reg_reg[0]/C locDriven=> SLICE_X65Y350
driverPin=> chipset/clk_mmcm/inst/clkout1_buf/O locDriver=> BUFGCE_X0Y182
delay=> 1608
pinDriven=> chipset/chipset_impl/mc_top/delay_cnt[0]_i_6/I3 locDriven=> SLICE_X84Y343
driverPin=> chipset/chipset_impl/mc_top/delay_cnt_reg[3]/Q locDriver=> SLICE_X84Y344
delay=> 97
pinDriven=> chipset/chipset_impl/mc_top/delay_cnt_reg[17]/R locDriven=> SLICE_X84Y346
driverPin=> chipset/chipset_rst_n_ff_reg_bufg_place/O locDriver=> BUFGCE_X0Y123
delay=> 660
pinDriven=> chipset/chipset_impl/mc_top/delay_cnt_reg[7]/CE locDriven=> SLICE_X84Y344
driverPin=> chipset/chipset_impl/mc_top/delay_cnt[0]_i_1/O locDriver=> SLICE_X85Y345
delay=> 469
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/counter_div_rst_reg[2]/CE locDriven=> SLICE_X99Y340
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/counter_mb_rst[4]_i_2/I0 locDriven=> SLICE_X107Y375
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/counter_mb_rst_reg[2]/Q locDriver=> SLICE_X107Y375
delay=> 194
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/counter_riu_rst_reg[3]/CE locDriven=> SLICE_X105Y367
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_div_logic_r1_reg/C locDriven=> SLICE_X102Y343
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 988
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_logic_reg/C locDriven=> SLICE_X104Y368
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O locDriver=> BUFGCE_X1Y156
delay=> 958
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[5]/D locDriven=> SLICE_X108Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[4]/Q locDriver=> SLICE_X107Y395
delay=> 205
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_ub_hold_i_5/I3 locDriven=> SLICE_X108Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[6]/Q locDriver=> SLICE_X108Y394
delay=> 202
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/CE locDriven=> SLICE_X111Y392
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub[20]_i_1/I1 locDriven=> SLICE_X106Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q locDriver=> SLICE_X111Y393
delay=> 527
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub[7]_i_1/I1 locDriven=> SLICE_X104Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q locDriver=> SLICE_X111Y393
delay=> 582
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[28]/R locDriven=> SLICE_X108Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_ready_ub_i_7/I2 locDriven=> SLICE_X104Y392
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q locDriver=> SLICE_X111Y393
delay=> 433
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[29]/R locDriven=> SLICE_X107Y395
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/riu2clb_valid_r1_riuclk_reg[3]/R locDriven=> SLICE_X100Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/LMB_ReadDBus[14]_INST_0/I3 locDriven=> SLICE_X113Y403
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[17]/Q locDriver=> SLICE_X106Y395
delay=> 376
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/LMB_ReadDBus[2]_INST_0/I1 locDriven=> SLICE_X113Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/Sl_Ready_INST_0/O locDriver=> SLICE_X107Y402
delay=> 562
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_ReadDBus[10]_INST_0/I1 locDriven=> SLICE_X113Y406
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Ready_INST_0/O locDriver=> SLICE_X108Y402
delay=> 354
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_ReadDBus[4]_INST_0/I1 locDriven=> SLICE_X111Y402
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Ready_INST_0/O locDriver=> SLICE_X108Y402
delay=> 157
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[23]/CE locDriven=> SLICE_X111Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Addr_Strobe_i_2/O locDriver=> SLICE_X106Y400
delay=> 209
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[18]/CE locDriven=> SLICE_X112Y395
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Addr_Strobe_i_2/O locDriver=> SLICE_X106Y400
delay=> 496
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1/I1 locDriven=> SLICE_X105Y395
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_ready_ub_reg/Q locDriver=> SLICE_X104Y391
delay=> 316
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[31]/R locDriven=> SLICE_X110Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1/O locDriver=> SLICE_X105Y395
delay=> 368
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/CE locDriven=> SLICE_X104Y402
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[22]/R locDriven=> SLICE_X104Y403
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O locDriver=> SLICE_X113Y404
delay=> 497
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/S[2] locDriven=> SLICE_X111Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O locDriver=> SLICE_X111Y397
delay=> 1
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_i_1__50/I2 locDriven=> SLICE_X117Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sel_alu_i_reg/Q locDriver=> SLICE_X112Y399
delay=> 644
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2 locDriven=> SLICE_X111Y398
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[23]/Q locDriver=> SLICE_X120Y399
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[5].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3 locDriven=> SLICE_X111Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q locDriver=> SLICE_X112Y400
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[21].mem_Rd_reg[21]/R locDriven=> SLICE_X115Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q locDriver=> SLICE_X108Y405
delay=> 1036
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[22]/S locDriven=> SLICE_X118Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mask_reset_inferred_i_1/O locDriver=> SLICE_X117Y394
delay=> 566
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[16]/R locDriven=> SLICE_X117Y395
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mask_reset_inferred_i_1/O locDriver=> SLICE_X117Y394
delay=> 596
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[0]/R locDriven=> SLICE_X119Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_void_bit_i_1/O locDriver=> SLICE_X117Y394
delay=> 206
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[3]/R locDriven=> SLICE_X120Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_void_bit_i_1/O locDriver=> SLICE_X117Y394
delay=> 206
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Using_FPGA.Native_i_1__4/I3 locDriven=> SLICE_X119Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_shift16_8_reg[1]/Q locDriver=> SLICE_X117Y393
delay=> 233
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Using_FPGA.Native_i_2__8/I3 locDriven=> SLICE_X119Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_shift16_8_reg[0]/Q locDriver=> SLICE_X117Y393
delay=> 265
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6/Using_FPGA.Native/I5 locDriven=> SLICE_X118Y395
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[19]/Q locDriver=> SLICE_X118Y393
delay=> 175
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6/Using_FPGA.Native/I1 locDriven=> SLICE_X116Y395
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Using_FPGA.Native_i_2__11/O locDriver=> SLICE_X119Y391
delay=> 175
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/CE locDriven=> SLICE_X115Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[4] locDriver=> SLICE_X115Y403
delay=> 699
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Using_FPGA.Native_i_1__16/I3 locDriven=> SLICE_X115Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_4__5/O locDriver=> SLICE_X114Y402
delay=> 504
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[24]/C locDriven=> SLICE_X116Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O locDriver=> BUFGCE_X1Y156
delay=> 1015
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[16].MEM_EX_Result_Inst/Using_FPGA.Native/D locDriven=> SLICE_X117Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_i_1__50/O locDriver=> SLICE_X117Y396
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[15]/D locDriven=> SLICE_X115Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/DSP_OUTPUT_INST/P[16] locDriver=> DSP48E2_X3Y158
delay=> 348
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Data_Write[11]_INST_0/I1 locDriven=> SLICE_X113Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/Using_FPGA.Native/Q locDriver=> SLICE_X108Y397
delay=> 498
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[12]/D locDriven=> SLICE_X117Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__31/O locDriver=> SLICE_X118Y400
delay=> 311
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[6]/D locDriven=> SLICE_X114Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__37/O locDriver=> SLICE_X114Y400
delay=> 303
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/D locDriven=> SLICE_X113Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[29].MUXF7_I1/Using_FPGA.Native/O locDriver=> SLICE_X113Y397
delay=> 21
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[22]/D locDriven=> SLICE_X119Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/EX_Op2[22]_i_1/O locDriver=> SLICE_X119Y397
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/CE locDriven=> SLICE_X120Y399
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[4] locDriver=> SLICE_X115Y404
delay=> 781
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[6]/CE locDriven=> SLICE_X114Y399
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[4] locDriver=> SLICE_X115Y404
delay=> 602
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_HW_BS.Using_BitField.mem_mask0[21]_i_1/I2 locDriven=> SLICE_X117Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[28]/Q locDriver=> SLICE_X110Y396
delay=> 592
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_HW_BS.Using_BitField.mem_mask0[5]_i_1/I4 locDriven=> SLICE_X117Y391
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q locDriver=> SLICE_X119Y397
delay=> 730
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_HW_BS.Using_BitField.mem_mask1[1]_i_1/I3 locDriven=> SLICE_X116Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q locDriver=> SLICE_X116Y396
delay=> 361
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_HW_BS.Using_BitField.mem_mask1[7]_i_1/I1 locDriven=> SLICE_X119Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q locDriver=> SLICE_X115Y396
delay=> 449
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_I1_i_1__23/I2 locDriven=> SLICE_X121Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[0]/Q locDriver=> SLICE_X117Y403
delay=> 314
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_4__6/I2 locDriven=> SLICE_X113Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[18]/Q locDriver=> SLICE_X120Y398
delay=> 444
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[13].MUXF7_I1/Using_FPGA.Native/S locDriven=> SLICE_X118Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_i_1__176/O locDriver=> SLICE_X111Y403
delay=> 872
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[26].MUXF7_I1/Using_FPGA.Native/I1 locDriven=> SLICE_X112Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_i_2__55/O locDriver=> SLICE_X112Y397
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/EX_Op3[30]_i_6/I1 locDriven=> SLICE_X111Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/EX_Op3[30]_i_11/O locDriver=> SLICE_X111Y396
delay=> 50
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Using_FPGA.Native/S locDriven=> SLICE_X113Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_i_1__176/O locDriver=> SLICE_X111Y403
delay=> 463
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[17]/CE locDriven=> SLICE_X121Y398
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_2__68/O locDriver=> SLICE_X119Y402
delay=> 675
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_By_Zero_reg/CE locDriven=> SLICE_X120Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[4] locDriver=> SLICE_X115Y403
delay=> 761
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[2]/R locDriven=> SLICE_X117Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/Q[0]_i_1/O locDriver=> SLICE_X119Y401
delay=> 318
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_8/I2 locDriven=> SLICE_X121Y402
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[24]/Q locDriver=> SLICE_X121Y401
delay=> 99
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[26]/D locDriven=> SLICE_X121Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[5] locDriver=> SLICE_X121Y401
delay=> 19
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/WB_MEM_Result[18]_i_1/I3 locDriven=> SLICE_X118Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6/Using_FPGA.Native/O locDriver=> SLICE_X117Y394
delay=> 157
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/last_cycle_reg/R locDriven=> SLICE_X120Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/last_cycle_i_1/O locDriver=> SLICE_X120Y400
delay=> 201
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4/Using_FPGA.Native/I1 locDriven=> SLICE_X117Y399
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[10]/Q locDriver=> SLICE_X118Y400
delay=> 216
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4/Using_FPGA.Native/I1 locDriven=> SLICE_X117Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q locDriver=> SLICE_X116Y396
delay=> 198
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/I0 locDriven=> SLICE_X116Y403
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[29]/Q locDriver=> SLICE_X115Y399
delay=> 236
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[30].Using_FDR.MSR_I/WB_MEM_Result[30]_i_1/I3 locDriven=> SLICE_X114Y395
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native/Q locDriver=> SLICE_X112Y396
delay=> 219
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op3[30]_i_2/I4 locDriven=> SLICE_X112Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Pattern_Cmp_Sel_reg/Q locDriver=> SLICE_X113Y398
delay=> 239
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_New_Reg_Value[18]_INST_0/I4 locDriven=> SLICE_X115Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.WB_Mul_Result_reg[18]/Q locDriver=> SLICE_X115Y397
delay=> 184
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_mux3[0]_i_5/I2 locDriven=> SLICE_X119Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Left_Shift_reg/Q locDriver=> SLICE_X118Y398
delay=> 187
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_mux3[15]_i_2/I4 locDriven=> SLICE_X121Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_mux3[12]_i_3/O locDriver=> SLICE_X121Y396
delay=> 138
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_mux3[20]_i_3/I3 locDriven=> SLICE_X119Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Bit_Insert_reg/Q locDriver=> SLICE_X115Y397
delay=> 206
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_mux3[2]_i_3/I5 locDriven=> SLICE_X120Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_mux3[0]_i_5/O locDriver=> SLICE_X119Y396
delay=> 154
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_mux3[8]_i_3/I4 locDriven=> SLICE_X120Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[16]/Q locDriver=> SLICE_X116Y397
delay=> 171
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__62/I5 locDriven=> SLICE_X113Y399
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sel_alu_i_reg/Q locDriver=> SLICE_X112Y399
delay=> 123
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_2__6/I2 locDriven=> SLICE_X113Y399
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__6/O locDriver=> SLICE_X110Y396
delay=> 348
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]/CE locDriven=> SLICE_X114Y402
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[4] locDriver=> SLICE_X115Y404
delay=> 504
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_MSR_instr_reg/D locDriven=> SLICE_X112Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/ex_move_to_MSR_instr_i_1/O locDriver=> SLICE_X112Y400
delay=> 23
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[3]/CE locDriven=> SLICE_X115Y404
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[4] locDriver=> SLICE_X115Y403
delay=> 400
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/D locDriven=> SLICE_X106Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O locDriver=> SLICE_X106Y400
delay=> 201
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[9]/D locDriven=> SLICE_X110Y399
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[9]_INST_0/O locDriver=> SLICE_X110Y399
delay=> 504
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native_i_1__134/I1 locDriven=> SLICE_X106Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native/Q locDriver=> SLICE_X111Y404
delay=> 456
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C locDriven=> SLICE_X108Y399
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O locDriver=> BUFGCE_X1Y156
delay=> 970
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native_i_1__146/I3 locDriven=> SLICE_X106Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/O locDriver=> SLICE_X108Y404
delay=> 466
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_i_1__122/I4 locDriven=> SLICE_X108Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/Q locDriver=> SLICE_X108Y401
delay=> 49
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[15].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/DI[6] locDriven=> SLICE_X107Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[9].MUXCY_XOR_I/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[3].Gen_Sel_DFF/Using_FPGA.Native/CE locDriven=> SLICE_X110Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[3].Gen_Sel_DFF/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__131/I1 locDriven=> SLICE_X113Y403
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native/Q locDriver=> SLICE_X110Y402
delay=> 480
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/of_read_imm_reg_ii_i_2/I4 locDriven=> SLICE_X113Y402
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/Q locDriver=> SLICE_X111Y402
delay=> 188
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/ex_mfsmsr_i_i_2/I5 locDriven=> SLICE_X112Y402
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q locDriver=> SLICE_X109Y397
delay=> 369
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C locDriven=> SLICE_X106Y397
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O locDriver=> BUFGCE_X1Y156
delay=> 967
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_i_2__51/I1 locDriven=> SLICE_X118Y398
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/Q locDriver=> SLICE_X108Y397
delay=> 355
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/CE locDriven=> SLICE_X114Y405
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__42/I1 locDriven=> SLICE_X119Y402
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/O locDriver=> SLICE_X116Y400
delay=> 263
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/EX_Op2[29]_i_2/I0 locDriven=> SLICE_X109Y398
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Trace_New_Reg_Value[29]_INST_0/O locDriver=> SLICE_X114Y397
delay=> 488
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/EX_Op2[0]_i_13/I3 locDriven=> SLICE_X114Y403
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q locDriver=> SLICE_X115Y402
delay=> 359
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/EX_Op2[15]_i_2/I1 locDriven=> SLICE_X119Y404
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_i_3__12/O locDriver=> SLICE_X113Y402
delay=> 448
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/EX_Op2[23]_i_2/I1 locDriven=> SLICE_X119Y398
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/EX_Op2[0]_i_10/O locDriver=> SLICE_X114Y401
delay=> 346
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/EX_Op2[3]_i_2/I4 locDriven=> SLICE_X115Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/Q locDriver=> SLICE_X112Y402
delay=> 252
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_i_2__147/I5 locDriven=> SLICE_X111Y402
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/Q locDriver=> SLICE_X110Y399
delay=> 217
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/ex_mbar_is_sleep_cmb_inferred_i_1/I3 locDriven=> SLICE_X117Y404
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_is_sleep_reg/Q locDriver=> SLICE_X117Y404
delay=> 161
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/EX_Op3[19]_i_2/I3 locDriven=> SLICE_X117Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/EX_Op3[24]_i_9/O locDriver=> SLICE_X115Y400
delay=> 247
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/EX_Op3[26]_i_1/I0 locDriven=> SLICE_X111Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/EX_Op3[24]_i_4/O locDriver=> SLICE_X115Y399
delay=> 410
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/EX_Op3[6]_i_1/I1 locDriven=> SLICE_X114Y399
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__60/O locDriver=> SLICE_X113Y400
delay=> 477
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__106/I2 locDriven=> SLICE_X106Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/Q locDriver=> SLICE_X108Y402
delay=> 175
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__83/I1 locDriven=> SLICE_X109Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native/Q locDriver=> SLICE_X111Y404
delay=> 460
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__164/I0 locDriven=> SLICE_X115Y403
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native/Q locDriver=> SLICE_X112Y404
delay=> 250
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native/C locDriven=> SLICE_X112Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O locDriver=> BUFGCE_X1Y156
delay=> 978
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op1_conflict_INST2/Using_FPGA.Native_i_1__172/I0 locDriven=> SLICE_X115Y403
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op1_conflict_INST2/Using_FPGA.Native/O locDriver=> SLICE_X114Y404
delay=> 157
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[5]_INST_0/I2 locDriven=> SLICE_X110Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[7].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2] locDriver=> SLICE_X107Y401
delay=> 183
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[2]/R locDriven=> SLICE_X111Y406
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q locDriver=> SLICE_X108Y405
delay=> 403
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/bsr_dec[0]_i_1/I0 locDriven=> SLICE_X107Y404
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/from_sys_reg/Q locDriver=> SLICE_X106Y406
delay=> 339
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R locDriven=> SLICE_X106Y405
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr_reg/Q locDriver=> SLICE_X107Y403
delay=> 279
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/D locDriven=> SLICE_X104Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DMIn_n_reg[28]/C locDriven=> SLICE_X86Y423
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 944
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DMIn_n_reg[50]/C locDriven=> SLICE_X87Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 908
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mc_ADR7_reg[14]/D locDriven=> SLICE_X97Y344
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/mc_ADR7[14]_i_1/O locDriver=> SLICE_X111Y347
delay=> 586
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][112]/D locDriven=> SLICE_X96Y343
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][112]_i_1/O locDriver=> SLICE_X96Y343
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/D locDriven=> SLICE_X90Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][14]_i_1/O locDriver=> SLICE_X90Y352
delay=> 23
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][52]/D locDriven=> SLICE_X91Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][52]_i_1/O locDriver=> SLICE_X91Y348
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][88]/D locDriven=> SLICE_X89Y346
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][88]_i_1/O locDriver=> SLICE_X89Y346
delay=> 256
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[0][1]/D locDriven=> SLICE_X91Y343
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/mcal_CS_n_dly[0][1]_i_1/O locDriver=> SLICE_X91Y343
delay=> 24
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[24]/D locDriven=> SLICE_X86Y432
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/Q locDriver=> SLICE_X96Y339
delay=> 1842
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[54]/D locDriven=> SLICE_X86Y466
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/Q locDriver=> SLICE_X96Y339
delay=> 2651
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[83]/D locDriven=> SLICE_X86Y379
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/Q locDriver=> SLICE_X96Y339
delay=> 1141
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[0]/D locDriven=> SLICE_X85Y342
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[0] locDriver=> BITSLICE_RX_TX_X1Y262
delay=> 1070
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[122]/D locDriven=> SLICE_X86Y404
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[7] locDriver=> BITSLICE_RX_TX_X1Y368
delay=> 660
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[145]/D locDriven=> SLICE_X87Y427
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[2] locDriver=> BITSLICE_RX_TX_X1Y380
delay=> 502
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[168]/D locDriven=> SLICE_X86Y433
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[5] locDriver=> BITSLICE_RX_TX_X1Y379
delay=> 1035
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[190]/D locDriven=> SLICE_X85Y432
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[7] locDriver=> BITSLICE_RX_TX_X1Y387
delay=> 818
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[212]/D locDriven=> SLICE_X87Y449
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[2] locDriver=> BITSLICE_RX_TX_X1Y398
delay=> 564
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[235]/D locDriven=> SLICE_X82Y427
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[5] locDriver=> BITSLICE_RX_TX_X1Y395
delay=> 963
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[258]/D locDriven=> SLICE_X89Y438
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[0] locDriver=> BITSLICE_RX_TX_X1Y407
delay=> 766
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[280]/D locDriven=> SLICE_X90Y436
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[3] locDriver=> BITSLICE_RX_TX_X1Y405
delay=> 776
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[302]/D locDriven=> SLICE_X86Y442
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[5] locDriver=> BITSLICE_RX_TX_X1Y413
delay=> 675
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[325]/D locDriven=> SLICE_X91Y370
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[0] locDriver=> BITSLICE_RX_TX_X1Y321
delay=> 478
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[348]/D locDriven=> SLICE_X91Y369
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[3] locDriver=> BITSLICE_RX_TX_X1Y320
delay=> 406
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[370]/D locDriven=> SLICE_X84Y366
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[6] locDriver=> BITSLICE_RX_TX_X1Y316
delay=> 622
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[393]/D locDriven=> SLICE_X91Y377
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[1] locDriver=> BITSLICE_RX_TX_X1Y328
delay=> 521
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[415]/D locDriven=> SLICE_X87Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[3] locDriver=> BITSLICE_RX_TX_X1Y336
delay=> 415
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[438]/D locDriven=> SLICE_X83Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[6] locDriver=> BITSLICE_RX_TX_X1Y335
delay=> 709
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[460]/D locDriven=> SLICE_X87Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[1] locDriver=> BITSLICE_RX_TX_X1Y346
delay=> 406
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[483]/D locDriven=> SLICE_X85Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[4] locDriver=> BITSLICE_RX_TX_X1Y343
delay=> 584
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[505]/D locDriven=> SLICE_X84Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[7] locDriver=> BITSLICE_RX_TX_X1Y341
delay=> 688
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[67]/D locDriven=> SLICE_X87Y421
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[0] locDriver=> BITSLICE_RX_TX_X1Y369
delay=> 348
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[8]/D locDriven=> SLICE_X87Y342
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[1] locDriver=> BITSLICE_RX_TX_X1Y262
delay=> 884
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calSt[3]_i_2/I0 locDriven=> SLICE_X97Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/retSt_reg[3]/Q locDriver=> SLICE_X97Y354
delay=> 145
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cntr[10]_i_1/I0 locDriven=> SLICE_X97Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cntr[10]_i_2/O locDriver=> SLICE_X97Y352
delay=> 135
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cntr[9]_i_1/I1 locDriven=> SLICE_X97Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calSt_reg[0]/Q locDriver=> SLICE_X97Y354
delay=> 358
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cntr_reg[6]/R locDriven=> SLICE_X97Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_ADR[39]_i_1/I2 locDriven=> SLICE_X96Y355
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_ADR[39]_i_2/O locDriver=> SLICE_X96Y355
delay=> 78
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_ADR_reg[31]/D locDriven=> SLICE_X96Y355
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_ADR[31]_i_1/O locDriver=> SLICE_X96Y355
delay=> 236
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[15]/C locDriven=> SLICE_X100Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 985
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[7]/C locDriven=> SLICE_X107Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 1006
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[39]/C locDriven=> SLICE_X103Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 995
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[30]/C locDriven=> SLICE_X105Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 985
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[20]/C locDriven=> SLICE_X100Y356
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 987
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/max_rd_lat_reg[1]/C locDriven=> SLICE_X94Y341
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 958
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/mc_clb2phy_fifo_rden_nxt[103]_i_21/I4 locDriven=> SLICE_X95Y339
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/max_rd_lat_reg[1]/Q locDriver=> SLICE_X94Y341
delay=> 201
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[4][2]_i_1/I2 locDriven=> SLICE_X104Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[8]/Q locDriver=> SLICE_X104Y362
delay=> 168
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[6][3]_i_1/I3 locDriven=> SLICE_X101Y358
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[33]/Q locDriver=> SLICE_X103Y358
delay=> 334
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][11]_i_1__6/I1 locDriven=> SLICE_X106Y356
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[2]/Q locDriver=> SLICE_X107Y357
delay=> 150
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][2]_i_1__5/I1 locDriven=> SLICE_X106Y363
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[24]/Q locDriver=> SLICE_X105Y361
delay=> 295
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][9]_i_1__2/I1 locDriven=> SLICE_X103Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[42]/Q locDriver=> SLICE_X102Y352
delay=> 291
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][11]_i_1__5/I1 locDriven=> SLICE_X106Y361
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[24]/Q locDriver=> SLICE_X105Y361
delay=> 107
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][13]_i_1__5/I0 locDriven=> SLICE_X108Y347
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[44]/Q locDriver=> SLICE_X111Y348
delay=> 390
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][16]_i_1__14/I0 locDriven=> SLICE_X98Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[0]/Q locDriver=> SLICE_X99Y350
delay=> 228
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][18]_i_1__2/I1 locDriven=> SLICE_X105Y343
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[42]/Q locDriver=> SLICE_X102Y352
delay=> 491
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][2]_i_1__14/I1 locDriven=> SLICE_X99Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[0]/Q locDriver=> SLICE_X99Y350
delay=> 113
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][4]_i_1/I1 locDriven=> SLICE_X110Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[37]/Q locDriver=> SLICE_X107Y358
delay=> 227
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][5]_i_1__9/I1 locDriven=> SLICE_X105Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[18]/Q locDriver=> SLICE_X104Y353
delay=> 366
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[2][11]_i_1__12/I3 locDriven=> SLICE_X103Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[13]/Q locDriver=> SLICE_X101Y350
delay=> 264
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[2][2]_i_1__1/I3 locDriven=> SLICE_X100Y342
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[15]/Q locDriver=> SLICE_X102Y346
delay=> 440
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[2][3]_i_1__9/I3 locDriven=> SLICE_X104Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[21]/Q locDriver=> SLICE_X104Y353
delay=> 399
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][11]_i_1__1/I3 locDriven=> SLICE_X102Y342
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[15]/Q locDriver=> SLICE_X102Y346
delay=> 197
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][13]_i_1__1/I1 locDriven=> SLICE_X101Y342
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[13]/Q locDriver=> SLICE_X102Y343
delay=> 254
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][15]_i_1__8/I1 locDriven=> SLICE_X98Y344
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[25]/Q locDriver=> SLICE_X100Y347
delay=> 434
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][17]_i_1__9/I2 locDriven=> SLICE_X99Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[36]/Q locDriver=> SLICE_X103Y352
delay=> 513
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][2]_i_1/I3 locDriven=> SLICE_X107Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[39]/Q locDriver=> SLICE_X106Y358
delay=> 383
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][3]_i_1__3/I3 locDriven=> SLICE_X106Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]/Q locDriver=> SLICE_X106Y357
delay=> 176
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][5]_i_1__2/I3 locDriven=> SLICE_X104Y347
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[45]/Q locDriver=> SLICE_X103Y357
delay=> 371
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][9]_i_1__9/I0 locDriven=> SLICE_X106Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[18]/Q locDriver=> SLICE_X103Y352
delay=> 350
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[4][11]_i_2__5/I0 locDriven=> SLICE_X108Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[44]/Q locDriver=> SLICE_X111Y348
delay=> 391
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[4][3]_i_1__3/I1 locDriven=> SLICE_X105Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[42]/Q locDriver=> SLICE_X106Y350
delay=> 215
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][10]_i_1__2/I1 locDriven=> SLICE_X104Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[45]/Q locDriver=> SLICE_X109Y350
delay=> 300
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][12]_i_1__3/I2 locDriven=> SLICE_X102Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]/Q locDriver=> SLICE_X104Y362
delay=> 171
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][15]_i_1__12/I2 locDriven=> SLICE_X105Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[12]/Q locDriver=> SLICE_X102Y350
delay=> 364
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][17]_i_1__14/I0 locDriven=> SLICE_X99Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[2]/Q locDriver=> SLICE_X102Y352
delay=> 345
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][1]_i_1__2/I1 locDriven=> SLICE_X103Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[43]/Q locDriver=> SLICE_X104Y348
delay=> 480
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][3]_i_1__10/I1 locDriven=> SLICE_X105Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[30]/Q locDriver=> SLICE_X105Y350
delay=> 109
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][5]_i_1/I1 locDriven=> SLICE_X109Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[36]/Q locDriver=> SLICE_X106Y357
delay=> 354
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][9]_i_1__11/I1 locDriven=> SLICE_X111Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[7]/Q locDriver=> SLICE_X107Y351
delay=> 300
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[6][11]_i_2__1/I1 locDriven=> SLICE_X100Y340
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[13]/Q locDriver=> SLICE_X102Y343
delay=> 227
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[6][3]_i_1/I3 locDriven=> SLICE_X107Y358
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[39]/Q locDriver=> SLICE_X106Y357
delay=> 145
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[6][9]_i_1__7/I3 locDriven=> SLICE_X100Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[39]/Q locDriver=> SLICE_X102Y352
delay=> 162
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][12]_i_1__0/I0 locDriven=> SLICE_X102Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[19]/Q locDriver=> SLICE_X102Y345
delay=> 251
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][14]_i_1__14/I0 locDriven=> SLICE_X97Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[2]/Q locDriver=> SLICE_X102Y352
delay=> 330
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][16]_i_1__8/I1 locDriven=> SLICE_X96Y340
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[25]/Q locDriver=> SLICE_X100Y347
delay=> 472
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][18]_i_1__9/I2 locDriven=> SLICE_X100Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[37]/Q locDriver=> SLICE_X97Y353
delay=> 291
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][2]_i_1__6/I3 locDriven=> SLICE_X107Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]/Q locDriver=> SLICE_X106Y357
delay=> 150
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][4]_i_1__14/I2 locDriven=> SLICE_X95Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[0]/Q locDriver=> SLICE_X99Y350
delay=> 237
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][8]_i_1__3/I1 locDriven=> SLICE_X102Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[8]/Q locDriver=> SLICE_X104Y361
delay=> 357
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[20]/CE locDriven=> SLICE_X102Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[12]/CE locDriven=> SLICE_X102Y343
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[44]/CE locDriven=> SLICE_X104Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[36]/CE locDriven=> SLICE_X106Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[26]/CE locDriven=> SLICE_X104Y362
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/datab_pipe_reg[5]/CE locDriven=> SLICE_X72Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/DDR_XSDB_BRAM_i_2/O locDriver=> SLICE_X67Y384
delay=> 401
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/D locDriven=> SLICE_X56Y382
driverPin=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q locDriver=> SLICE_X62Y384
delay=> 410
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[6]_i_1/I2 locDriven=> SLICE_X60Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_drdy_reg/Q locDriver=> SLICE_X61Y387
delay=> 369
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[0]_i_3/I5 locDriven=> SLICE_X61Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[64]/Q locDriver=> SLICE_X61Y384
delay=> 98
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[14]_i_2/I4 locDriven=> SLICE_X59Y384
driverPin=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q locDriver=> SLICE_X60Y386
delay=> 345
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[3]_i_4/I0 locDriven=> SLICE_X62Y384
driverPin=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q locDriver=> SLICE_X60Y386
delay=> 924
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[7]_i_6/I5 locDriven=> SLICE_X61Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[71]/Q locDriver=> SLICE_X57Y385
delay=> 401
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[5]/D locDriven=> SLICE_X60Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[5]_i_1/O locDriver=> SLICE_X60Y385
delay=> 24
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[0]/R locDriven=> SLICE_X62Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[122]/R locDriven=> SLICE_X56Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[2]/R locDriven=> SLICE_X60Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[52]/R locDriven=> SLICE_X60Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[75]/R locDriven=> SLICE_X59Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[98]/R locDriven=> SLICE_X61Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data[10]_i_6/I2 locDriven=> SLICE_X104Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1_reg[44]_i_2/O locDriver=> SLICE_X104Y350
delay=> 228
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data[14]_i_5/I4 locDriven=> SLICE_X99Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[46]/Q locDriver=> SLICE_X99Y388
delay=> 100
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data[19]_i_17/I1 locDriven=> SLICE_X96Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]/Q locDriver=> SLICE_X106Y393
delay=> 608
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data[22]_i_8/I2 locDriven=> SLICE_X84Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[22]/Q locDriver=> SLICE_X83Y387
delay=> 194
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data[27]_i_8/I5 locDriven=> SLICE_X99Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cal_mode_reg/Q locDriver=> SLICE_X100Y385
delay=> 365
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data[30]_i_6/I0 locDriven=> SLICE_X99Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[30]/Q locDriver=> SLICE_X99Y390
delay=> 52
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data[4]_i_36/I4 locDriven=> SLICE_X98Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[4]/Q locDriver=> SLICE_X98Y383
delay=> 53
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data[7]_i_22/I1 locDriven=> SLICE_X98Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[39]/Q locDriver=> SLICE_X98Y388
delay=> 56
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data_reg[16]/R locDriven=> SLICE_X105Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/addr_dec_to_mb_data_reg[7]/R locDriven=> SLICE_X103Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre[7]_i_1/I0 locDriven=> SLICE_X96Y356
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_B_reg[7]/Q locDriver=> SLICE_X98Y357
delay=> 233
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ADR_A_reg[24]/CE locDriven=> SLICE_X104Y375
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_ADR_A[31]_i_1/O locDriver=> SLICE_X109Y380
delay=> 458
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ADR_B_reg[18]/CE locDriven=> SLICE_X109Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_ADR_B[31]_i_1/O locDriver=> SLICE_X109Y381
delay=> 234
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CAS_A_reg[2]/CE locDriven=> SLICE_X99Y355
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_WE_A[7]_i_1/O locDriver=> SLICE_X103Y377
delay=> 642
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CAS_pre_reg[5]/CE locDriven=> SLICE_X99Y356
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre[6]_i_1/I2 locDriven=> SLICE_X102Y377
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_B_reg[6]/Q locDriver=> SLICE_X103Y379
delay=> 157
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DMOut_n_A_reg[22]/R locDriven=> SLICE_X98Y377
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg_replica_1/Q locDriver=> SLICE_X103Y368
delay=> 729
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DMOut_n_reg[16]/R locDriven=> SLICE_X94Y378
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DMOut_n_reg[39]/R locDriven=> SLICE_X95Y379
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DMOut_n_reg[61]/R locDriven=> SLICE_X95Y378
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[26]/R locDriven=> SLICE_X100Y378
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[49]/R locDriven=> SLICE_X99Y377
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_post_reg[13]/R locDriven=> SLICE_X101Y378
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post[31]_i_1/O locDriver=> SLICE_X100Y379
delay=> 264
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_post_reg[36]/R locDriven=> SLICE_X99Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post[63]_i_1/O locDriver=> SLICE_X101Y376
delay=> 225
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_post_reg[59]/R locDriven=> SLICE_X101Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post[63]_i_1/O locDriver=> SLICE_X101Y376
delay=> 223
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_pre_reg[23]/C locDriven=> SLICE_X101Y378
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 969
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_pre_reg[46]/C locDriven=> SLICE_X101Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 971
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[100]/C locDriven=> SLICE_X84Y411
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 966
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[123]/C locDriven=> SLICE_X90Y414
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 941
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[146]/C locDriven=> SLICE_X88Y414
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 922
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[169]/C locDriven=> SLICE_X92Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 950
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[191]/C locDriven=> SLICE_X84Y414
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 967
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[213]/C locDriven=> SLICE_X81Y414
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 989
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[236]/C locDriven=> SLICE_X88Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 925
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[259]/C locDriven=> SLICE_X91Y417
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 945
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[281]/C locDriven=> SLICE_X87Y414
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 920
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[303]/C locDriven=> SLICE_X88Y417
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 926
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[326]/C locDriven=> SLICE_X94Y358
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 966
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[349]/C locDriven=> SLICE_X91Y363
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 940
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[371]/C locDriven=> SLICE_X93Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 939
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[394]/C locDriven=> SLICE_X100Y371
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 970
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[416]/C locDriven=> SLICE_X99Y374
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 965
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[439]/C locDriven=> SLICE_X96Y375
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 948
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[461]/C locDriven=> SLICE_X84Y377
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 960
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[484]/C locDriven=> SLICE_X84Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 947
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[506]/C locDriven=> SLICE_X99Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 949
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[68]/C locDriven=> SLICE_X83Y417
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 996
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[90]/C locDriven=> SLICE_X88Y411
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 921
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_A_reg[22]/C locDriven=> SLICE_X99Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 949
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_A_reg[45]/C locDriven=> SLICE_X99Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 950
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_B_reg[0]/C locDriven=> SLICE_X98Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 938
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_B_reg[32]/C locDriven=> SLICE_X99Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 946
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_B_reg[55]/C locDriven=> SLICE_X99Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 952
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[10]_i_1/I0 locDriven=> SLICE_X100Y362
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[0]/Q locDriver=> SLICE_X97Y376
delay=> 366
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[130]_i_1/I2 locDriven=> SLICE_X88Y412
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[450]_i_2/O locDriver=> SLICE_X97Y379
delay=> 756
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[153]_i_1/I2 locDriven=> SLICE_X90Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[473]_i_2/O locDriver=> SLICE_X99Y377
delay=> 1080
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[176]_i_1/I2 locDriven=> SLICE_X86Y413
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[496]_i_2/O locDriver=> SLICE_X99Y375
delay=> 875
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[197]_i_1/I0 locDriven=> SLICE_X83Y418
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[3]/Q locDriver=> SLICE_X98Y381
delay=> 1597
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[219]_i_1/I0 locDriven=> SLICE_X91Y418
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[3]/Q locDriver=> SLICE_X98Y381
delay=> 811
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[241]_i_1/I0 locDriven=> SLICE_X90Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[3]/Q locDriver=> SLICE_X98Y381
delay=> 929
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[261]_i_1/I2 locDriven=> SLICE_X82Y418
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[453]_i_2/O locDriver=> SLICE_X98Y378
delay=> 1269
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[284]_i_1/I2 locDriven=> SLICE_X81Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[476]_i_2/O locDriver=> SLICE_X99Y378
delay=> 1608
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[306]_i_1/I2 locDriven=> SLICE_X95Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[498]_i_2/O locDriver=> SLICE_X99Y376
delay=> 714
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[327]_i_1/I0 locDriven=> SLICE_X93Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[5]/Q locDriver=> SLICE_X98Y374
delay=> 843
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[34]_i_1/I0 locDriven=> SLICE_X100Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[0]/Q locDriver=> SLICE_X97Y376
delay=> 434
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[372]_i_1/I0 locDriven=> SLICE_X93Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[5]/Q locDriver=> SLICE_X98Y374
delay=> 877
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[393]_i_1/I2 locDriven=> SLICE_X102Y370
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[457]_i_2/O locDriver=> SLICE_X100Y378
delay=> 311
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[415]_i_1/I2 locDriven=> SLICE_X99Y374
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[479]_i_2/O locDriver=> SLICE_X99Y378
delay=> 219
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[438]_i_1/I2 locDriven=> SLICE_X96Y375
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[502]_i_2/O locDriver=> SLICE_X98Y376
delay=> 268
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[451]_i_1/I2 locDriven=> SLICE_X94Y381
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[511]_i_3/O locDriver=> SLICE_X97Y392
delay=> 683
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[458]_i_2/I0 locDriven=> SLICE_X99Y379
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/extended_write_mode_reg/Q locDriver=> SLICE_X102Y378
delay=> 305
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[465]_i_1/I2 locDriven=> SLICE_X91Y381
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[511]_i_3/O locDriver=> SLICE_X97Y392
delay=> 483
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[472]_i_1/I0 locDriven=> SLICE_X83Y382
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[7]/Q locDriver=> SLICE_X97Y380
delay=> 785
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[479]_i_1/I2 locDriven=> SLICE_X84Y381
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[511]_i_3/O locDriver=> SLICE_X97Y392
delay=> 1219
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[486]_i_1/I0 locDriven=> SLICE_X85Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[7]/Q locDriver=> SLICE_X97Y380
delay=> 1282
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[492]_i_3/I2 locDriven=> SLICE_X99Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][0]_rep/Q locDriver=> SLICE_X96Y357
delay=> 519
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[49]_i_1/I0 locDriven=> SLICE_X100Y364
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[0]/Q locDriver=> SLICE_X97Y376
delay=> 608
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[506]_i_2/I4 locDriven=> SLICE_X102Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[58]/Q locDriver=> SLICE_X102Y376
delay=> 96
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[53]_i_1/I0 locDriven=> SLICE_X101Y364
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[0]/Q locDriver=> SLICE_X97Y376
delay=> 666
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[74]_i_1/I2 locDriven=> SLICE_X89Y412
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[458]_i_2/O locDriver=> SLICE_X99Y379
delay=> 756
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[97]_i_1/I2 locDriven=> SLICE_X88Y411
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[481]_i_2/O locDriver=> SLICE_X99Y375
delay=> 1138
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[119]/D locDriven=> SLICE_X83Y412
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[119]_i_1/O locDriver=> SLICE_X83Y412
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[141]/D locDriven=> SLICE_X89Y417
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[141]_i_1/O locDriver=> SLICE_X89Y417
delay=> 24
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[164]/D locDriven=> SLICE_X89Y417
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[164]_i_1/O locDriver=> SLICE_X89Y417
delay=> 293
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[187]/D locDriven=> SLICE_X91Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[187]_i_1/O locDriver=> SLICE_X91Y416
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[209]/D locDriven=> SLICE_X90Y414
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[209]_i_1/O locDriver=> SLICE_X90Y414
delay=> 187
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[231]/D locDriven=> SLICE_X83Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[231]_i_1/O locDriver=> SLICE_X83Y416
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[254]/D locDriven=> SLICE_X90Y412
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[254]_i_1/O locDriver=> SLICE_X90Y412
delay=> 243
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[277]/D locDriven=> SLICE_X81Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[277]_i_1/O locDriver=> SLICE_X81Y415
delay=> 24
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[29]/D locDriven=> SLICE_X100Y366
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[29]_i_1/O locDriver=> SLICE_X100Y366
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[321]/D locDriven=> SLICE_X93Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[321]_i_1/O locDriver=> SLICE_X93Y360
delay=> 23
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[344]/D locDriven=> SLICE_X90Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[344]_i_1/O locDriver=> SLICE_X90Y359
delay=> 22
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[367]/D locDriven=> SLICE_X91Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[367]_i_1/O locDriver=> SLICE_X91Y360
delay=> 24
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[38]/D locDriven=> SLICE_X98Y358
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[38]_i_1/O locDriver=> SLICE_X98Y358
delay=> 314
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[411]/D locDriven=> SLICE_X103Y372
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[411]_i_1/O locDriver=> SLICE_X103Y372
delay=> 22
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[434]/D locDriven=> SLICE_X95Y374
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[434]_i_1/O locDriver=> SLICE_X95Y374
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[457]/D locDriven=> SLICE_X89Y379
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[457]_i_1/O locDriver=> SLICE_X89Y379
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[47]/D locDriven=> SLICE_X98Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[47]_i_1/O locDriver=> SLICE_X98Y360
delay=> 28
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[501]/D locDriven=> SLICE_X84Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[501]_i_1/O locDriver=> SLICE_X84Y394
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[63]/D locDriven=> SLICE_X101Y361
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[63]_i_1/O locDriver=> SLICE_X101Y361
delay=> 25
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[86]/D locDriven=> SLICE_X84Y410
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[86]_i_1/O locDriver=> SLICE_X84Y410
delay=> 243
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_RAS_B_reg[1]/D locDriven=> SLICE_X99Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[17].sync_reg_reg[1]/Q locDriver=> SLICE_X111Y388
delay=> 1741
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_RST_CKE_ODT_PAR_reg[12]/R locDriven=> SLICE_X103Y375
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_RST_CKE_ODT_PAR_reg[6]/R locDriven=> SLICE_X103Y382
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_WE_pre[7]_i_1/I2 locDriven=> SLICE_X102Y373
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/a_b_cmd_sel_reg/Q locDriver=> SLICE_X104Y378
delay=> 308
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_a_a_dly_reg[4]/C locDriven=> SLICE_X106Y379
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 966
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[14]_i_1/I0 locDriven=> SLICE_X107Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[14].sync_reg_reg[1]/Q locDriver=> SLICE_X101Y393
delay=> 631
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_2/I0 locDriven=> SLICE_X110Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[31].sync_reg_reg[1]/Q locDriver=> SLICE_X106Y394
delay=> 364
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt_reg[11]/R locDriven=> SLICE_X106Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt_reg[26]/R locDriven=> SLICE_X110Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[2]_i_1/I2 locDriven=> SLICE_X106Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt_reg[0]/Q locDriver=> SLICE_X106Y383
delay=> 159
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_reg[2]/R locDriven=> SLICE_X102Y378
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg_replica_1/Q locDriver=> SLICE_X103Y368
delay=> 654
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer_reg[21]/R locDriven=> SLICE_X100Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg_replica_1/Q locDriver=> SLICE_X103Y368
delay=> 1376
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clear_fifo_rden_reg/D locDriven=> SLICE_X100Y379
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clear_fifo_rden_i_1/O locDriver=> SLICE_X100Y379
delay=> 205
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_9/I3 locDriven=> SLICE_X109Y378
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_a_b_dly_reg[7]/Q locDriver=> SLICE_X110Y379
delay=> 103
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cplx_config_reg[11]/C locDriven=> SLICE_X105Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 962
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[10]_i_1__15/I0 locDriven=> SLICE_X85Y427
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_2__48/O locDriver=> SLICE_X91Y413
delay=> 758
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[10]_i_1__33/I0 locDriven=> SLICE_X88Y427
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_2__32/O locDriver=> SLICE_X90Y417
delay=> 375
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[10]_i_1__51/I0 locDriven=> SLICE_X90Y361
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_2__16/O locDriver=> SLICE_X91Y363
delay=> 331
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[10]_i_1__7/I0 locDriven=> SLICE_X85Y346
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_2__55/O locDriver=> SLICE_X84Y367
delay=> 331
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[11]_i_1__23/I0 locDriven=> SLICE_X85Y429
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_2__41/O locDriver=> SLICE_X85Y416
delay=> 390
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[11]_i_1__41/I0 locDriven=> SLICE_X87Y421
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_2__25/O locDriver=> SLICE_X93Y421
delay=> 236
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[11]_i_1__6/I0 locDriven=> SLICE_X87Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_2__56/O locDriver=> SLICE_X84Y358
delay=> 559
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[12]_i_2__13/I2 locDriven=> SLICE_X94Y371
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[396]/Q locDriver=> SLICE_X102Y370
delay=> 263
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[12]_i_2__44/I0 locDriven=> SLICE_X84Y414
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[162]/Q locDriver=> SLICE_X83Y411
delay=> 306
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[13]_i_2__0/I1 locDriven=> SLICE_X84Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q locDriver=> SLICE_X102Y379
delay=> 1339
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[13]_i_2__39/I2 locDriven=> SLICE_X83Y414
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[189]/Q locDriver=> SLICE_X83Y414
delay=> 173
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[13]_i_2__7/I0 locDriven=> SLICE_X89Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[431]/Q locDriver=> SLICE_X82Y376
delay=> 738
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[14]_i_1__35/I1 locDriven=> SLICE_X82Y418
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q locDriver=> SLICE_X102Y379
delay=> 1559
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[14]_i_1__65/I2 locDriven=> SLICE_X90Y377
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_replica/Q locDriver=> SLICE_X102Y379
delay=> 679
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[15]_i_1__34/I0 locDriven=> SLICE_X83Y419
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[316]/Q locDriver=> SLICE_X79Y419
delay=> 159
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[15]_i_1__67/I1 locDriven=> SLICE_X91Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_replica/Q locDriver=> SLICE_X102Y379
delay=> 497
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[4]_i_2__24/I2 locDriven=> SLICE_X84Y413
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[304]/Q locDriver=> SLICE_X84Y413
delay=> 51
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[4]_i_2__55/I0 locDriven=> SLICE_X86Y366
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[7]/Q locDriver=> SLICE_X85Y378
delay=> 566
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[5]_i_2__2/I1 locDriven=> SLICE_X89Y391
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q locDriver=> SLICE_X102Y379
delay=> 819
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[5]_i_2__5/I2 locDriven=> SLICE_X86Y379
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[457]/Q locDriver=> SLICE_X89Y379
delay=> 190
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_1__11/I0 locDriven=> SLICE_X87Y427
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_2__49/O locDriver=> SLICE_X87Y415
delay=> 335
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_1__26/I4 locDriven=> SLICE_X89Y424
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_replica_1/Q locDriver=> SLICE_X95Y420
delay=> 1320
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_1__41/I2 locDriven=> SLICE_X83Y425
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[14]_i_1__29/O locDriver=> SLICE_X82Y417
delay=> 326
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_1__57/I0 locDriven=> SLICE_X91Y374
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_2__10/O locDriver=> SLICE_X94Y373
delay=> 217
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_1__8/I4 locDriven=> SLICE_X90Y420
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_replica_1/Q locDriver=> SLICE_X95Y420
delay=> 251
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_2__35/I2 locDriven=> SLICE_X90Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[218]/Q locDriver=> SLICE_X91Y414
delay=> 145
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_2__66/I0 locDriven=> SLICE_X95Y379
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[546]/Q locDriver=> SLICE_X93Y378
delay=> 151
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_3__30/I1 locDriven=> SLICE_X82Y423
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/wosp_reg[2]_rep__4/Q locDriver=> SLICE_X90Y420
delay=> 938
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[8]_i_3__60/I2 locDriven=> SLICE_X86Y374
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[12]_i_2__8/O locDriver=> SLICE_X86Y374
delay=> 89
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_1__17/I0 locDriven=> SLICE_X90Y424
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_2__68/O locDriver=> SLICE_X93Y379
delay=> 558
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_1__31/I4 locDriven=> SLICE_X87Y424
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_replica_1/Q locDriver=> SLICE_X95Y420
delay=> 1019
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_1__47/I2 locDriven=> SLICE_X86Y363
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[15]_i_1__25/O locDriver=> SLICE_X86Y364
delay=> 137
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_1__62/I0 locDriven=> SLICE_X90Y379
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_2__63/O locDriver=> SLICE_X94Y378
delay=> 274
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_2__16/I1 locDriven=> SLICE_X91Y363
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_replica/Q locDriver=> SLICE_X102Y379
delay=> 1105
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_2__46/I2 locDriven=> SLICE_X88Y419
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[131]/Q locDriver=> SLICE_X92Y418
delay=> 254
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_3__11/I0 locDriven=> SLICE_X85Y420
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[5]_i_2__52/O locDriver=> SLICE_X90Y413
delay=> 697
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_3__41/I1 locDriven=> SLICE_X88Y419
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/wosp_reg[2]_rep__4/Q locDriver=> SLICE_X90Y420
delay=> 411
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[9]_i_3__8/I2 locDriven=> SLICE_X93Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dReg[13]_i_2__69/O locDriver=> SLICE_X95Y380
delay=> 413
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/extended_write_reg[2]/CE locDriven=> SLICE_X102Y372
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk10[3].cal_DMOut_n_A_r_reg[24]/CE locDriven=> SLICE_X97Y378
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/genblk10[0].cal_DMOut_n_A_r[7]_i_1/O locDriver=> SLICE_X97Y380
delay=> 309
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk10[6].cal_DMOut_n_A_r_reg[49]/CE locDriven=> SLICE_X97Y377
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/genblk10[4].cal_DMOut_n_A_r[39]_i_1/O locDriver=> SLICE_X97Y377
delay=> 136
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[10].mcal_DQ0In_lrdimm_and_r_reg[10]/CE locDriven=> SLICE_X94Y382
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg/Q locDriver=> SLICE_X97Y381
delay=> 300
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[13].mcal_DQ0In_lrdimm_or_r_reg[13]/R locDriven=> SLICE_X95Y382
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r[0]_i_1/O locDriver=> SLICE_X96Y382
delay=> 207
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[2].mcal_DQ0In_lrdimm_or_r[2]_i_1/I1 locDriven=> SLICE_X95Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[65]/Q locDriver=> SLICE_X91Y397
delay=> 344
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[6].mcal_DQ0In_lrdimm_and_r[6]_i_1/I3 locDriven=> SLICE_X95Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[192]/Q locDriver=> SLICE_X92Y390
delay=> 271
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[9].mcal_DQ0In_lrdimm_or_r[9]_i_1/I5 locDriven=> SLICE_X96Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[9].mcal_DQ0In_lrdimm_or_r_reg[9]/Q locDriver=> SLICE_X96Y390
delay=> 47
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/CE locDriven=> SLICE_X106Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready_reg/Q locDriver=> SLICE_X109Y384
delay=> 517
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0[43]_i_3/I0 locDriven=> SLICE_X102Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[19]/Q locDriver=> SLICE_X103Y351
delay=> 145
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[14]/D locDriven=> SLICE_X103Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0[42]_i_1/O locDriver=> SLICE_X102Y354
delay=> 297
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[37]/D locDriven=> SLICE_X103Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0[37]_i_1/O locDriver=> SLICE_X103Y354
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1[42]_i_3/I0 locDriven=> SLICE_X103Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1_reg[18]/Q locDriver=> SLICE_X103Y352
delay=> 100
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1_reg[10]/C locDriven=> SLICE_X106Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 1005
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1_reg[33]/C locDriven=> SLICE_X103Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 997
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1_reg[8]/D locDriven=> SLICE_X106Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1[44]_i_1/O locDriver=> SLICE_X104Y356
delay=> 412
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL2[47]_i_1/I1 locDriven=> SLICE_X103Y366
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]/Q locDriver=> SLICE_X106Y393
delay=> 1525
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL2_reg[29]/D locDriven=> SLICE_X104Y366
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL2[45]_i_1/O locDriver=> SLICE_X105Y367
delay=> 253
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL2_reg[4]/C locDriven=> SLICE_X103Y364
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 975
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL3[45]_i_4/I4 locDriven=> SLICE_X104Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]/Q locDriver=> SLICE_X111Y388
delay=> 832
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL3_reg[25]/C locDriven=> SLICE_X103Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 996
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL3_reg[45]/R locDriven=> SLICE_X104Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/Q locDriver=> SLICE_X100Y350
delay=> 505
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_CKE_dly[0][7]_i_1/I0 locDriven=> SLICE_X94Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_RST_CKE_ODT_PAR_reg[16]/Q locDriver=> SLICE_X104Y374
delay=> 585
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DMIn_bit_r1[7]_i_3/I5 locDriven=> SLICE_X87Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DMIn_n_r_reg[39]/Q locDriver=> SLICE_X87Y402
delay=> 1007
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DMIn_n_r_reg[19]/R locDriven=> SLICE_X86Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DMIn_n_r_reg[41]/R locDriven=> SLICE_X87Y362
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DMIn_n_r_reg[6]/R locDriven=> SLICE_X87Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[16]_i_2/I3 locDriven=> SLICE_X89Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[80]/Q locDriver=> SLICE_X89Y388
delay=> 171
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[23]_i_3/I1 locDriven=> SLICE_X83Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[407]/Q locDriver=> SLICE_X83Y384
delay=> 50
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[30]_i_3/I5 locDriven=> SLICE_X84Y391
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[286]/Q locDriver=> SLICE_X82Y392
delay=> 221
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[39]_i_2/I3 locDriven=> SLICE_X94Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[103]/Q locDriver=> SLICE_X94Y389
delay=> 50
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[46]_i_3/I1 locDriven=> SLICE_X84Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[430]/Q locDriver=> SLICE_X84Y387
delay=> 43
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[53]_i_3/I5 locDriven=> SLICE_X84Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[309]/Q locDriver=> SLICE_X85Y389
delay=> 102
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[61]_i_2/I3 locDriven=> SLICE_X83Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[125]/Q locDriver=> SLICE_X83Y390
delay=> 48
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[11]_i_1/I1 locDriven=> SLICE_X95Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[11]_i_3/O locDriver=> SLICE_X95Y384
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[25]/C locDriven=> SLICE_X92Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 920
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[38]/D locDriven=> SLICE_X94Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[38]_i_1/O locDriver=> SLICE_X94Y390
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[50]_i_1/I0 locDriven=> SLICE_X99Y391
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[50]_i_2/O locDriver=> SLICE_X99Y391
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[63]_i_1/S locDriven=> SLICE_X84Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[2]/Q locDriver=> SLICE_X95Y385
delay=> 1520
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[14]_i_3/I5 locDriven=> SLICE_X82Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[270]/Q locDriver=> SLICE_X81Y392
delay=> 252
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[22]_i_2/I3 locDriven=> SLICE_X83Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[86]/Q locDriver=> SLICE_X79Y395
delay=> 610
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[2]_i_3/I1 locDriven=> SLICE_X95Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[386]/Q locDriver=> SLICE_X93Y382
delay=> 264
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[37]_i_3/I5 locDriven=> SLICE_X95Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[293]/Q locDriver=> SLICE_X94Y391
delay=> 267
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[45]_i_2/I3 locDriven=> SLICE_X83Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[109]/Q locDriver=> SLICE_X83Y391
delay=> 206
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[52]_i_3/I1 locDriven=> SLICE_X84Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[436]/Q locDriver=> SLICE_X84Y384
delay=> 250
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[5]_i_3/I5 locDriven=> SLICE_X93Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[261]/Q locDriver=> SLICE_X88Y396
delay=> 414
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[0]/R locDriven=> SLICE_X95Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[22]_i_1/I1 locDriven=> SLICE_X83Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[22]_i_3/O locDriver=> SLICE_X83Y387
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[36]/C locDriven=> SLICE_X94Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 934
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[49]/D locDriven=> SLICE_X88Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[49]_i_1/O locDriver=> SLICE_X88Y387
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[61]_i_1/I0 locDriven=> SLICE_X83Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[61]_i_2/O locDriver=> SLICE_X83Y390
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[111]/R locDriven=> SLICE_X87Y395
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[134]/R locDriven=> SLICE_X88Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[157]/R locDriven=> SLICE_X82Y395
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[17]/R locDriven=> SLICE_X88Y379
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[201]/R locDriven=> SLICE_X95Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[224]/R locDriven=> SLICE_X88Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[247]/R locDriven=> SLICE_X86Y398
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[26]/R locDriven=> SLICE_X88Y373
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[292]/R locDriven=> SLICE_X90Y400
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[314]/R locDriven=> SLICE_X96Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[337]/R locDriven=> SLICE_X90Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[35]/R locDriven=> SLICE_X94Y381
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[382]/R locDriven=> SLICE_X82Y380
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[404]/R locDriven=> SLICE_X84Y377
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[427]/R locDriven=> SLICE_X94Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[44]/R locDriven=> SLICE_X86Y382
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[472]/R locDriven=> SLICE_X86Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[495]/R locDriven=> SLICE_X84Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[56]/R locDriven=> SLICE_X92Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[79]/R locDriven=> SLICE_X82Y395
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[100]/CE locDriven=> SLICE_X94Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 309
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[123]/CE locDriven=> SLICE_X97Y391
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 965
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[146]/CE locDriven=> SLICE_X90Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 741
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[169]/CE locDriven=> SLICE_X96Y392
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 869
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[191]/CE locDriven=> SLICE_X84Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 1180
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[213]/CE locDriven=> SLICE_X83Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 1275
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[236]/CE locDriven=> SLICE_X86Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 649
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[259]/CE locDriven=> SLICE_X97Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 766
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[281]/CE locDriven=> SLICE_X92Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 767
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[303]/CE locDriven=> SLICE_X85Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 1145
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[326]/CE locDriven=> SLICE_X93Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 479
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[349]/CE locDriven=> SLICE_X83Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 1311
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[371]/CE locDriven=> SLICE_X91Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 536
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[394]/CE locDriven=> SLICE_X91Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 480
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[416]/CE locDriven=> SLICE_X97Y382
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 374
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[439]/CE locDriven=> SLICE_X86Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 780
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[461]/CE locDriven=> SLICE_X83Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 1231
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[484]/CE locDriven=> SLICE_X95Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 361
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[506]/CE locDriven=> SLICE_X98Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 964
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[68]/CE locDriven=> SLICE_X93Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 422
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[90]/CE locDriven=> SLICE_X91Y391
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid[511]_i_1/O locDriver=> SLICE_X98Y384
delay=> 816
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[17]_i_1/I1 locDriven=> SLICE_X99Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/a_b_rd_sel_r_reg/Q locDriver=> SLICE_X102Y384
delay=> 279
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[31]_i_1/I5 locDriven=> SLICE_X99Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dqin_valid_shift_reg[2]/Q locDriver=> SLICE_X100Y384
delay=> 239
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[47]_i_1/I3 locDriven=> SLICE_X97Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_B_reg[47]/Q locDriver=> SLICE_X98Y390
delay=> 227
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[62]_i_1/I1 locDriven=> SLICE_X97Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/a_b_rd_sel_r_reg/Q locDriver=> SLICE_X102Y384
delay=> 513
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[23]/R locDriven=> SLICE_X98Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1/O locDriver=> SLICE_X99Y384
delay=> 544
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[46]/R locDriven=> SLICE_X99Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1/O locDriver=> SLICE_X99Y384
delay=> 355
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_1/I1 locDriven=> SLICE_X110Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_33/O locDriver=> SLICE_X111Y358
delay=> 141
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_2__2/I1 locDriven=> SLICE_X104Y344
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_33__1/O locDriver=> SLICE_X105Y344
delay=> 169
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rd_vref_value_reg[11]/S locDriven=> SLICE_X101Y380
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg_replica_1/Q locDriver=> SLICE_X103Y368
delay=> 714
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rd_vref_value_reg[34]/R locDriven=> SLICE_X100Y382
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg_replica_1/Q locDriver=> SLICE_X103Y368
delay=> 1243
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rd_vref_value_reg[6]/R locDriven=> SLICE_X99Y382
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg_replica_1/Q locDriver=> SLICE_X103Y368
delay=> 1231
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0[43]_i_3/I0 locDriven=> SLICE_X103Y361
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[19]/Q locDriver=> SLICE_X105Y357
delay=> 277
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[19]/C locDriven=> SLICE_X105Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 987
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[41]/C locDriven=> SLICE_X104Y363
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 978
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1[44]_i_4/I0 locDriven=> SLICE_X104Y356
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1_reg[44]/Q locDriver=> SLICE_X104Y354
delay=> 139
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1_reg[22]/D locDriven=> SLICE_X105Y356
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/uppCL1[46]_i_1/O locDriver=> SLICE_X105Y356
delay=> 315
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1_reg[44]/C locDriven=> SLICE_X104Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 997
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL2[46]_i_3/I0 locDriven=> SLICE_X105Y365
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL2_reg[22]/Q locDriver=> SLICE_X104Y365
delay=> 142
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL2_reg[27]/C locDriven=> SLICE_X106Y356
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 1004
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL2_reg[46]_i_2/I0 locDriven=> SLICE_X105Y365
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL2[46]_i_3/O locDriver=> SLICE_X105Y365
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3[47]_i_4/I0 locDriven=> SLICE_X106Y365
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[47]/Q locDriver=> SLICE_X104Y367
delay=> 312
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[30]/D locDriven=> SLICE_X104Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/uppCL3[42]_i_1/O locDriver=> SLICE_X104Y359
delay=> 255
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[6]/C locDriven=> SLICE_X114Y358
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 995
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[1]_i_3/I3 locDriven=> SLICE_X105Y373
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state_reg[2]/Q locDriver=> SLICE_X107Y370
delay=> 283
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[0]_i_1/I5 locDriven=> SLICE_X106Y372
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[0]_i_3/O locDriver=> SLICE_X106Y372
delay=> 153
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/addr_dec_to_mb_data[0]_i_16/I3 locDriven=> SLICE_X103Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]/Q locDriver=> SLICE_X106Y393
delay=> 563
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/burst_count[2]_i_2/I2 locDriven=> SLICE_X108Y373
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/burst_count_reg[3]/Q locDriver=> SLICE_X106Y372
delay=> 244
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/burst_index[1]_i_1/I0 locDriven=> SLICE_X106Y374
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/burst_index_reg[0]/Q locDriver=> SLICE_X108Y371
delay=> 233
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n[18]_i_1/I3 locDriven=> SLICE_X94Y378
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk10[2].cal_DMOut_n_A_r_reg[18]/Q locDriver=> SLICE_X97Y377
delay=> 209
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n[40]_i_1/I3 locDriven=> SLICE_X94Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk10[5].cal_DMOut_n_A_r_reg[40]/Q locDriver=> SLICE_X95Y377
delay=> 185
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n[63]_i_1/I3 locDriven=> SLICE_X95Y377
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk10[7].cal_DMOut_n_A_r_reg[63]/Q locDriver=> SLICE_X95Y378
delay=> 107
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[124]_i_1/I2 locDriven=> SLICE_X90Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[124]/Q locDriver=> SLICE_X91Y416
delay=> 235
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[155]_i_1/I0 locDriven=> SLICE_X89Y418
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[155]/Q locDriver=> SLICE_X89Y418
delay=> 46
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[185]_i_1/I1 locDriven=> SLICE_X89Y412
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_3/Q locDriver=> SLICE_X92Y410
delay=> 681
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[214]_i_1/I2 locDriven=> SLICE_X87Y417
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[214]/Q locDriver=> SLICE_X86Y416
delay=> 156
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[245]_i_1/I0 locDriven=> SLICE_X86Y409
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[245]/Q locDriver=> SLICE_X89Y413
delay=> 268
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[275]_i_1/I1 locDriven=> SLICE_X92Y417
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_3/Q locDriver=> SLICE_X92Y410
delay=> 473
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[304]_i_1/I2 locDriven=> SLICE_X84Y413
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[304]/Q locDriver=> SLICE_X87Y409
delay=> 447
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[335]_i_1/I0 locDriven=> SLICE_X94Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[335]/Q locDriver=> SLICE_X94Y359
delay=> 149
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[365]_i_1/I1 locDriven=> SLICE_X92Y364
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_4/Q locDriver=> SLICE_X94Y368
delay=> 240
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[395]_i_1/I2 locDriven=> SLICE_X101Y370
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[395]/Q locDriver=> SLICE_X100Y371
delay=> 111
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[425]_i_1/I0 locDriven=> SLICE_X97Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[425]/Q locDriver=> SLICE_X97Y375
delay=> 97
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[455]_i_1/I1 locDriven=> SLICE_X92Y381
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/Q locDriver=> SLICE_X100Y379
delay=> 857
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[485]_i_1/I2 locDriven=> SLICE_X84Y392
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[485]/Q locDriver=> SLICE_X84Y392
delay=> 842
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[54]_i_1/I0 locDriven=> SLICE_X97Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[54]/Q locDriver=> SLICE_X99Y359
delay=> 189
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[84]_i_1/I1 locDriven=> SLICE_X83Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_1/Q locDriver=> SLICE_X103Y376
delay=> 1773
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1/I3 locDriven=> SLICE_X104Y373
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state_reg[0]/Q locDriver=> SLICE_X106Y372
delay=> 307
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_reg[7]/CE locDriven=> SLICE_X104Y373
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[103]/D locDriven=> SLICE_X83Y414
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[103]_i_1/O locDriver=> SLICE_X83Y414
delay=> 198
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[126]/D locDriven=> SLICE_X86Y410
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[126]_i_1/O locDriver=> SLICE_X86Y410
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[149]/D locDriven=> SLICE_X77Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[149]_i_1/O locDriver=> SLICE_X77Y415
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[171]/D locDriven=> SLICE_X92Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[171]_i_1/O locDriver=> SLICE_X92Y416
delay=> 23
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[194]/D locDriven=> SLICE_X88Y410
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[194]_i_1/O locDriver=> SLICE_X88Y410
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[216]/D locDriven=> SLICE_X81Y412
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[216]_i_1/O locDriver=> SLICE_X81Y412
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[239]/D locDriven=> SLICE_X83Y411
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[239]_i_1/O locDriver=> SLICE_X83Y411
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[261]/D locDriven=> SLICE_X83Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[261]_i_1/O locDriver=> SLICE_X83Y416
delay=> 24
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[284]/D locDriven=> SLICE_X79Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[284]_i_1/O locDriver=> SLICE_X79Y416
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[306]/D locDriven=> SLICE_X92Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[306]_i_1/O locDriver=> SLICE_X92Y416
delay=> 304
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[329]/D locDriven=> SLICE_X102Y366
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[329]_i_1/O locDriver=> SLICE_X102Y366
delay=> 273
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[351]/D locDriven=> SLICE_X91Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[351]_i_1/O locDriver=> SLICE_X91Y359
delay=> 22
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[374]/D locDriven=> SLICE_X93Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[374]_i_1/O locDriver=> SLICE_X93Y359
delay=> 22
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[397]/D locDriven=> SLICE_X101Y370
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[397]_i_1/O locDriver=> SLICE_X101Y370
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[419]/D locDriven=> SLICE_X99Y374
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[419]_i_1/O locDriver=> SLICE_X99Y374
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[441]/D locDriven=> SLICE_X94Y375
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[441]_i_1/O locDriver=> SLICE_X94Y375
delay=> 24
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[464]/D locDriven=> SLICE_X84Y380
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[464]_i_1/O locDriver=> SLICE_X84Y380
delay=> 22
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[487]/D locDriven=> SLICE_X85Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[487]_i_1/O locDriver=> SLICE_X85Y394
delay=> 22
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[509]/D locDriven=> SLICE_X93Y392
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[509]_i_1/O locDriver=> SLICE_X93Y392
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[70]/D locDriven=> SLICE_X79Y418
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[70]_i_1/O locDriver=> SLICE_X79Y418
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[93]/D locDriven=> SLICE_X83Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[93]_i_1/O locDriver=> SLICE_X83Y415
delay=> 24
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_data_byte_103_reg[0]/C locDriven=> SLICE_X101Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 956
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_data_byte_103_reg[32]/C locDriven=> SLICE_X103Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 939
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_data_byte_103_reg[55]/C locDriven=> SLICE_X103Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 946
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[11]_i_3/I5 locDriven=> SLICE_X95Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[267]/Q locDriver=> SLICE_X95Y397
delay=> 389
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[18]_i_3/I0 locDriven=> SLICE_X89Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[466]/Q locDriver=> SLICE_X86Y389
delay=> 324
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[24]_i_2/I1 locDriven=> SLICE_X89Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[152]/Q locDriver=> SLICE_X88Y390
delay=> 185
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[2]_i_3/I5 locDriven=> SLICE_X95Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[258]/Q locDriver=> SLICE_X90Y394
delay=> 457
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[36]_i_3/I0 locDriven=> SLICE_X93Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[484]/Q locDriver=> SLICE_X89Y388
delay=> 409
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[42]_i_2/I1 locDriven=> SLICE_X90Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[170]/Q locDriver=> SLICE_X88Y397
delay=> 360
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[48]_i_3/I5 locDriven=> SLICE_X97Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[304]/Q locDriver=> SLICE_X94Y394
delay=> 237
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[54]_i_3/I0 locDriven=> SLICE_X83Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[502]/Q locDriver=> SLICE_X84Y388
delay=> 223
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[60]_i_2/I1 locDriven=> SLICE_X82Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[188]/Q locDriver=> SLICE_X83Y391
delay=> 229
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103[8]_i_3/I5 locDriven=> SLICE_X89Y383
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[264]/Q locDriver=> SLICE_X89Y399
delay=> 390
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103_reg[29]/C locDriven=> SLICE_X85Y391
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 943
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103_reg[51]/C locDriven=> SLICE_X91Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O locDriver=> BUFGCE_X1Y157
delay=> 922
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum[14]_i_1/I0 locDriven=> SLICE_X102Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103_reg[14]/Q locDriver=> SLICE_X84Y387
delay=> 795
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum[37]_i_1/I0 locDriven=> SLICE_X100Y391
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103_reg[37]/Q locDriver=> SLICE_X97Y388
delay=> 445
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum[5]_i_1/I0 locDriven=> SLICE_X102Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_dqin_byte_103_reg[5]/Q locDriver=> SLICE_X93Y389
delay=> 302
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum_reg[22]/R locDriven=> SLICE_X103Y389
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum[63]_i_1/O locDriver=> SLICE_X105Y375
delay=> 638
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum_reg[45]/R locDriven=> SLICE_X102Y385
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum[63]_i_1/O locDriver=> SLICE_X105Y375
delay=> 1018
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_issue_cas_rd_i_1/I3 locDriven=> SLICE_X104Y372
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state_reg[1]/Q locDriver=> SLICE_X107Y370
delay=> 411
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_status_reg[0]/D locDriven=> SLICE_X105Y375
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_status[0]_i_1/O locDriver=> SLICE_X105Y375
delay=> 199
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][118]_i_2/I3 locDriven=> SLICE_X99Y355
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_ADR_reg[135]/Q locDriver=> SLICE_X96Y353
delay=> 242
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][135]_i_2/I0 locDriven=> SLICE_X95Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica/Q locDriver=> SLICE_X102Y368
delay=> 882
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][47]_i_1/I1 locDriven=> SLICE_X90Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_replica/Q locDriver=> SLICE_X102Y379
delay=> 815
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][79]_i_2/I0 locDriven=> SLICE_X103Y372
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ADR_A_reg[9]/Q locDriver=> SLICE_X104Y373
delay=> 195
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_BA_dly[0][7]_i_2/I1 locDriven=> SLICE_X100Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_BA_reg[7]/Q locDriver=> SLICE_X100Y356
delay=> 101
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/outstanding_reads[3]_i_2/I1 locDriven=> SLICE_X111Y372
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_is_read_reg/Q locDriver=> SLICE_X106Y373
delay=> 294
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rdCAS_i_6/I5 locDriven=> SLICE_X97Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_reg[5]/Q locDriver=> SLICE_X96Y356
delay=> 146
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_col_reg[2]/D locDriven=> SLICE_X106Y373
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_col[2]_i_1/O locDriver=> SLICE_X106Y373
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer_reg[0]/D locDriven=> SLICE_X107Y371
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[0]_i_1/O locDriver=> SLICE_X107Y371
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[107]_i_1/I2 locDriven=> SLICE_X93Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[4] locDriver=> RAMB18_X13Y148
delay=> 1324
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[12]_i_1/I2 locDriven=> SLICE_X98Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[3] locDriver=> RAMB18_X13Y148
delay=> 644
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[152]_i_1/I2 locDriven=> SLICE_X81Y413
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[7] locDriver=> RAMB18_X13Y148
delay=> 2640
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[175]_i_1/I2 locDriven=> SLICE_X78Y414
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[0] locDriver=> RAMB18_X13Y148
delay=> 1853
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[198]_i_1/I2 locDriven=> SLICE_X83Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[1] locDriver=> RAMB18_X13Y148
delay=> 1837
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[21]_i_1/I2 locDriven=> SLICE_X101Y364
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[2] locDriver=> RAMB18_X13Y148
delay=> 512
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[242]_i_1/I2 locDriven=> SLICE_X91Y416
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[5] locDriver=> RAMB18_X13Y148
delay=> 1769
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[265]_i_1/I2 locDriven=> SLICE_X90Y415
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[6] locDriver=> RAMB18_X13Y148
delay=> 1635
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[288]_i_1/I2 locDriven=> SLICE_X83Y413
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[7] locDriver=> RAMB18_X13Y148
delay=> 1744
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[30]_i_1/I2 locDriven=> SLICE_X102Y361
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[1] locDriver=> RAMB18_X13Y148
delay=> 435
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[332]_i_1/I2 locDriven=> SLICE_X94Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[3] locDriver=> RAMB18_X13Y148
delay=> 812
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[355]_i_1/I2 locDriven=> SLICE_X88Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[4] locDriver=> RAMB18_X13Y148
delay=> 1000
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[378]_i_1/I2 locDriven=> SLICE_X99Y365
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[5] locDriver=> RAMB18_X13Y148
delay=> 442
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[3]_i_1/I2 locDriven=> SLICE_X98Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[4] locDriver=> RAMB18_X13Y148
delay=> 666
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[422]_i_1/I2 locDriven=> SLICE_X98Y375
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[1] locDriver=> RAMB18_X13Y148
delay=> 504
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[445]_i_1/I2 locDriven=> SLICE_X94Y375
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[2] locDriver=> RAMB18_X13Y148
delay=> 629
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[468]_i_1/I2 locDriven=> SLICE_X84Y380
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[3] locDriver=> RAMB18_X13Y148
delay=> 1613
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[490]_i_1/I2 locDriven=> SLICE_X92Y392
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[5] locDriver=> RAMB18_X13Y148
delay=> 1190
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[51]_i_1/I2 locDriven=> SLICE_X101Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[4] locDriver=> RAMB18_X13Y148
delay=> 522
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[74]_i_1/I2 locDriven=> SLICE_X90Y411
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[5] locDriver=> RAMB18_X13Y148
delay=> 1498
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[97]_i_1/I2 locDriven=> SLICE_X89Y412
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[6] locDriver=> RAMB18_X13Y148
delay=> 1403
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_data_byte_103[28]_i_1/I2 locDriven=> SLICE_X103Y391
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/victim_bit_decode_reg[3]/Q locDriver=> SLICE_X103Y392
delay=> 115
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_data_byte_103[4]_i_1/I2 locDriven=> SLICE_X102Y382
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[10] locDriver=> RAMB18_X13Y148
delay=> 542
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_data_byte_103[6]_i_1/I2 locDriven=> SLICE_X102Y388
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[8] locDriver=> RAMB18_X13Y148
delay=> 768
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg[6]/CE locDriven=> SLICE_X105Y371
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[14]_i_1/I1 locDriven=> SLICE_X92Y411
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row_reg[2]/Q locDriver=> SLICE_X103Y373
delay=> 1096
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[31]_i_1/I4 locDriven=> SLICE_X92Y412
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[31]_i_2/O locDriver=> SLICE_X101Y384
delay=> 697
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[4]_i_1/I2 locDriven=> SLICE_X102Y365
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_config_byte_select_reg[0]/Q locDriver=> SLICE_X103Y380
delay=> 438
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[9]_i_1/I3 locDriven=> SLICE_X92Y411
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_config_byte_select_reg[1]/Q locDriver=> SLICE_X102Y380
delay=> 729
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel_reg[31]/D locDriven=> SLICE_X92Y412
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[31]_i_1/O locDriver=> SLICE_X92Y412
delay=> 28
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel_reg[54]/D locDriven=> SLICE_X95Y376
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[54]_i_1/O locDriver=> SLICE_X95Y376
delay=> 20
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/victim_bit_decode_reg[4]/D locDriven=> SLICE_X104Y390
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/victim_bit_decode[4]_i_1/O locDriver=> SLICE_X104Y390
delay=> 23
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/bram_addr_reg[0]/CE locDriven=> SLICE_X68Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk_reg/Q locDriver=> SLICE_X66Y385
delay=> 329
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/bram_en_reg/CE locDriven=> SLICE_X67Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/VCC/P locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/R locDriven=> SLICE_X64Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/R locDriven=> SLICE_X62Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]/R locDriven=> SLICE_X92Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[8].sync_reg_reg[1]/R locDriven=> SLICE_X101Y387
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[1]/R locDriven=> SLICE_X92Y384
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_31__14/I1 locDriven=> SLICE_X91Y341
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg_replica/Q locDriver=> SLICE_X95Y351
delay=> 801
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_47__14/I4 locDriven=> SLICE_X97Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_57__1/O locDriver=> SLICE_X101Y354
delay=> 637
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[15]/R locDriven=> SLICE_X97Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[0][11]/R locDriven=> SLICE_X98Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][11]_i_1__14/O locDriver=> SLICE_X99Y350
delay=> 192
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[2][9]/R locDriven=> SLICE_X99Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[5][12]/R locDriven=> SLICE_X99Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][15]/R locDriven=> SLICE_X96Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[6][11]_i_1__14/O locDriver=> SLICE_X99Y350
delay=> 242
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_17__6/I1 locDriven=> SLICE_X107Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_51__6/O locDriver=> SLICE_X107Y354
delay=> 79
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_41__6/I0 locDriven=> SLICE_X109Y356
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][10]/Q locDriver=> SLICE_X109Y356
delay=> 304
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_7__6/I5 locDriven=> SLICE_X108Y355
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg_replica/Q locDriver=> SLICE_X95Y351
delay=> 996
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[29]/R locDriven=> SLICE_X108Y356
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[1][3]/R locDriven=> SLICE_X106Y355
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[3][6]/R locDriven=> SLICE_X108Y355
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][5]_i_1__4/O locDriver=> SLICE_X107Y355
delay=> 220
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[5][9]/R locDriven=> SLICE_X115Y356
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][5]_i_1__4/O locDriver=> SLICE_X108Y354
delay=> 365
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_11__13/I5 locDriven=> SLICE_X109Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg_replica/Q locDriver=> SLICE_X95Y351
delay=> 1252
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_36__13/I3 locDriven=> SLICE_X109Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[3][14]/Q locDriver=> SLICE_X108Y353
delay=> 198
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_51__13/I3 locDriven=> SLICE_X107Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[2][2]/Q locDriver=> SLICE_X108Y353
delay=> 149
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[21]/R locDriven=> SLICE_X109Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[1][13]/R locDriven=> SLICE_X113Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][11]_i_1__13/O locDriver=> SLICE_X112Y352
delay=> 205
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[3][16]/R locDriven=> SLICE_X111Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[2][11]_i_1__13/O locDriver=> SLICE_X111Y351
delay=> 283
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[5][1]/R locDriven=> SLICE_X110Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[4][11]_i_1__13/O locDriver=> SLICE_X109Y351
delay=> 222
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][4]/R locDriven=> SLICE_X109Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][5]_i_1__11/O locDriver=> SLICE_X112Y351
delay=> 269
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_29__3/I1 locDriven=> SLICE_X94Y427
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg_replica/Q locDriver=> SLICE_X95Y351
delay=> 772
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_51__4/I1 locDriven=> SLICE_X107Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[3][9]/Q locDriver=> SLICE_X107Y361
delay=> 108
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_66__0/I5 locDriven=> SLICE_X104Y362
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[6][2]/Q locDriver=> SLICE_X104Y362
delay=> 47
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[20]/R locDriven=> SLICE_X106Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[0][3]/R locDriven=> SLICE_X106Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[3][11]/R locDriven=> SLICE_X106Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[5][14]/R locDriven=> SLICE_X105Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[4][11]_i_1__3/O locDriver=> SLICE_X104Y359
delay=> 301
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[7][17]/R locDriven=> SLICE_X104Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[6][11]_i_1__3/O locDriver=> SLICE_X104Y359
delay=> 344
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_19__12/I5 locDriven=> SLICE_X100Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg_replica/Q locDriver=> SLICE_X95Y351
delay=> 575
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_43__12/I4 locDriven=> SLICE_X101Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_57__1/O locDriver=> SLICE_X101Y354
delay=> 274
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/R locDriven=> SLICE_X93Y426
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[4]/R locDriven=> SLICE_X95Y425
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[1][7]/R locDriven=> SLICE_X102Y347
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][5]_i_1__10/O locDriver=> SLICE_X100Y348
delay=> 263
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[4][11]/R locDriven=> SLICE_X100Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[4][11]_i_1__12/O locDriver=> SLICE_X101Y349
delay=> 259
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[6][9]/R locDriven=> SLICE_X103Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_14__1/I3 locDriven=> SLICE_X99Y342
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_47__1/O locDriver=> SLICE_X99Y342
delay=> 81
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_39__1/I1 locDriven=> SLICE_X100Y342
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[4][11]/Q locDriver=> SLICE_X101Y343
delay=> 338
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_5__1/I1 locDriven=> SLICE_X99Y342
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_34__0/O locDriver=> SLICE_X98Y342
delay=> 130
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[25]/R locDriven=> SLICE_X99Y341
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[1][17]/R locDriven=> SLICE_X101Y341
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][11]_i_1__1/O locDriver=> SLICE_X99Y342
delay=> 434
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[3][2]/R locDriven=> SLICE_X101Y341
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[5][5]/R locDriven=> SLICE_X100Y343
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][5]_i_1__1/O locDriver=> SLICE_X100Y343
delay=> 431
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[7][8]/R locDriven=> SLICE_X100Y343
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][5]_i_1__1/O locDriver=> SLICE_X100Y343
delay=> 204
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_33__9/I5 locDriven=> SLICE_X105Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[1][17]/Q locDriver=> SLICE_X109Y354
delay=> 260
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_49__11/I4 locDriven=> SLICE_X104Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_57__1/O locDriver=> SLICE_X101Y354
delay=> 242
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[18]/R locDriven=> SLICE_X105Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[0][9]/R locDriven=> SLICE_X106Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[3][12]/R locDriven=> SLICE_X106Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[5][15]/R locDriven=> SLICE_X105Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[4][11]_i_1__11/O locDriver=> SLICE_X107Y352
delay=> 679
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][18]/R locDriven=> SLICE_X105Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[6][11]_i_1__11/O locDriver=> SLICE_X104Y351
delay=> 259
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_21__0/I1 locDriven=> SLICE_X96Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg_replica/Q locDriver=> SLICE_X95Y351
delay=> 876
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_45__0/I2 locDriven=> SLICE_X100Y344
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_56__2/O locDriver=> SLICE_X102Y354
delay=> 376
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[10]/R locDriven=> SLICE_X96Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[5]/R locDriven=> SLICE_X92Y427
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[1][8]/R locDriven=> SLICE_X101Y340
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][5]_i_1__0/O locDriver=> SLICE_X101Y346
delay=> 333
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[4][2]/R locDriven=> SLICE_X102Y346
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[7][10]/R locDriven=> SLICE_X102Y344
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_15__8/I1 locDriven=> SLICE_X97Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_48__8/O locDriver=> SLICE_X97Y345
delay=> 143
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_41__8/I0 locDriven=> SLICE_X98Y346
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[6][11]/Q locDriver=> SLICE_X91Y342
delay=> 336
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_5__8/I5 locDriven=> SLICE_X97Y344
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg_replica/Q locDriver=> SLICE_X95Y351
delay=> 347
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[26]/R locDriven=> SLICE_X97Y344
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[1][18]/R locDriven=> SLICE_X98Y344
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][11]_i_1__8/O locDriver=> SLICE_X100Y347
delay=> 434
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[3][3]/R locDriven=> SLICE_X98Y347
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[5][6]/R locDriven=> SLICE_X92Y343
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][5]_i_1__6/O locDriver=> SLICE_X99Y347
delay=> 413
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][9]/R locDriven=> SLICE_X97Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][5]_i_1__6/O locDriver=> SLICE_X96Y346
delay=> 213
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_34__6/I3 locDriven=> SLICE_X108Y361
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[3][16]/Q locDriver=> SLICE_X108Y364
delay=> 145
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_4__7/I2 locDriven=> SLICE_X111Y364
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_33__14/O locDriver=> SLICE_X101Y355
delay=> 684
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[19]/R locDriven=> SLICE_X108Y363
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[1][10]/R locDriven=> SLICE_X107Y363
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[3][13]/R locDriven=> SLICE_X108Y365
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[2][11]_i_1__7/O locDriver=> SLICE_X106Y362
delay=> 354
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[5][16]/R locDriven=> SLICE_X109Y365
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[4][11]_i_1__7/O locDriver=> SLICE_X107Y362
delay=> 286
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[7][1]/R locDriven=> SLICE_X108Y365
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[6][11]_i_1__7/O locDriver=> SLICE_X109Y361
delay=> 338
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_23__10/I1 locDriven=> SLICE_X96Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg_replica/Q locDriver=> SLICE_X95Y351
delay=> 172
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_45__10/I0 locDriven=> SLICE_X108Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][7]/Q locDriver=> SLICE_X108Y350
delay=> 45
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[11]/R locDriven=> SLICE_X95Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[6]/R locDriven=> SLICE_X93Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[1][9]/R locDriven=> SLICE_X110Y350
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][5]_i_1__8/O locDriver=> SLICE_X110Y350
delay=> 338
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[4][3]/R locDriven=> SLICE_X106Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][11]/R locDriven=> SLICE_X107Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_15__3/I5 locDriven=> SLICE_X101Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_35__14/O locDriver=> SLICE_X103Y361
delay=> 214
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_41__3/I4 locDriven=> SLICE_X101Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[5][15]/Q locDriver=> SLICE_X101Y357
delay=> 55
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_57/I3 locDriven=> SLICE_X101Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_71/O locDriver=> SLICE_X99Y361
delay=> 262
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[10]/R locDriven=> SLICE_X100Y358
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[5]/R locDriven=> SLICE_X99Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[1][4]/R locDriven=> SLICE_X103Y355
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[1][5]_i_1/O locDriver=> SLICE_X103Y355
delay=> 204
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[3][7]/R locDriven=> SLICE_X102Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[3][5]_i_1/O locDriver=> SLICE_X99Y355
delay=> 335
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[6][11]/R locDriven=> SLICE_X103Y361
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[6][11]_i_1__4/O locDriver=> SLICE_X103Y358
delay=> 357
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_12__9/I3 locDriven=> SLICE_X101Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_45__9/O locDriver=> SLICE_X101Y351
delay=> 96
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_37__9/I1 locDriven=> SLICE_X101Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[5][13]/Q locDriver=> SLICE_X101Y354
delay=> 177
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_52__9/I1 locDriven=> SLICE_X100Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[5][2]/Q locDriver=> SLICE_X100Y351
delay=> 163
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[22]/R locDriven=> SLICE_X100Y352
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[1][14]/R locDriven=> SLICE_X103Y354
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][11]_i_1__9/O locDriver=> SLICE_X98Y352
delay=> 339
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[3][17]/R locDriven=> SLICE_X99Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[2][11]_i_1__9/O locDriver=> SLICE_X103Y352
delay=> 510
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[5][2]/R locDriven=> SLICE_X100Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[7][5]/R locDriven=> SLICE_X98Y353
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][5]_i_1__7/O locDriver=> SLICE_X103Y353
delay=> 267
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_3/I3 locDriven=> SLICE_X110Y358
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_33/O locDriver=> SLICE_X111Y358
delay=> 94
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_48/I5 locDriven=> SLICE_X110Y359
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[1][6]/Q locDriver=> SLICE_X112Y359
delay=> 106
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[15]/R locDriven=> SLICE_X107Y358
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[0][11]/R locDriven=> SLICE_X109Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][11]_i_1/O locDriver=> SLICE_X109Y360
delay=> 305
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[2][9]/R locDriven=> SLICE_X108Y358
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[5][12]/R locDriven=> SLICE_X108Y360
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[7][15]/R locDriven=> SLICE_X110Y357
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[6][11]_i_1/O locDriver=> SLICE_X109Y360
delay=> 281
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_18__5/I3 locDriven=> SLICE_X104Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_54__3/O locDriver=> SLICE_X105Y347
delay=> 201
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_43__5/I2 locDriven=> SLICE_X106Y348
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_35__14/O locDriver=> SLICE_X103Y361
delay=> 860
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_9__5/I1 locDriven=> SLICE_X107Y347
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_39__5/O locDriver=> SLICE_X106Y346
delay=> 262
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[30]/R locDriven=> SLICE_X107Y347
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[1][5]/R locDriven=> SLICE_X108Y347
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][5]_i_1__3/O locDriver=> SLICE_X108Y347
delay=> 200
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[3][8]/R locDriven=> SLICE_X109Y347
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][5]_i_1__3/O locDriver=> SLICE_X106Y349
delay=> 503
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[6][2]/R locDriven=> SLICE_X105Y349
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_13__2/I1 locDriven=> SLICE_X104Y346
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_44__2/O locDriver=> SLICE_X105Y345
delay=> 184
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_37__2/I5 locDriven=> SLICE_X106Y344
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[1][13]/Q locDriver=> SLICE_X104Y347
delay=> 258
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_52__2/I5 locDriven=> SLICE_X104Y347
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[1][2]/Q locDriver=> SLICE_X104Y346
delay=> 165
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[23]/R locDriven=> SLICE_X104Y344
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[1][15]/R locDriven=> SLICE_X104Y347
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][11]_i_1__2/O locDriver=> SLICE_X104Y347
delay=> 171
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[3][18]/R locDriven=> SLICE_X104Y346
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[2][11]_i_1__2/O locDriver=> SLICE_X104Y347
delay=> 209
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[5][3]/R locDriven=> SLICE_X103Y346
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/GND/G locDriver=> 
delay=> 0
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[7][6]/R locDriven=> SLICE_X105Y345
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][5]_i_1__2/O locDriver=> SLICE_X104Y347
delay=> 428
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[113]_i_2/I4 locDriven=> SLICE_X72Y404
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/rdDataAddr_reg[4]_rep/Q locDriver=> SLICE_X93Y350
delay=> 1614
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[136]_i_1/I2 locDriven=> SLICE_X95Y399
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0/RAMA/O locDriver=> SLICE_X92Y398
delay=> 292
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[15]_i_1/I0 locDriven=> SLICE_X80Y358
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[15]/Q locDriver=> SLICE_X86Y339
delay=> 1241
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[180]_i_1/I1 locDriven=> SLICE_X82Y393
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[185]_i_2/O locDriver=> SLICE_X79Y392
delay=> 187
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[203]_i_2/I2 locDriven=> SLICE_X91Y405
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/rdDataAddr_reg[3]_rep/Q locDriver=> SLICE_X92Y350
delay=> 1156
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[227]_i_2/I0 locDriven=> SLICE_X73Y403
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf_we_r1_i_1/O locDriver=> SLICE_X96Y351
delay=> 1266
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[249]_i_1/I1 locDriven=> SLICE_X72Y401
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[251]_i_2/O locDriver=> SLICE_X72Y401
delay=> 51
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[271]_i_1/I2 locDriven=> SLICE_X79Y396
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMC_D1/O locDriver=> SLICE_X80Y396
delay=> 147
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[295]_i_1/I0 locDriven=> SLICE_X78Y408
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[295]/Q locDriver=> SLICE_X85Y435
delay=> 513
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[317]_i_1/I1 locDriven=> SLICE_X72Y394
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[317]_i_2/O locDriver=> SLICE_X73Y397
delay=> 203
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[33]_i_1/I2 locDriven=> SLICE_X86Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0/RAMB_D1/O locDriver=> SLICE_X85Y352
delay=> 379
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[361]_i_1/I0 locDriven=> SLICE_X70Y377
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[361]/Q locDriver=> SLICE_X85Y355
delay=> 656
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[384]_i_1/I1 locDriven=> SLICE_X85Y371
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[389]_i_2/O locDriver=> SLICE_X87Y371
delay=> 379
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[407]_i_2/I2 locDriven=> SLICE_X87Y370
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/rdDataAddr_reg[3]_rep__0/Q locDriver=> SLICE_X93Y350
delay=> 741
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[42]_i_1/I0 locDriven=> SLICE_X84Y351
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[42]/Q locDriver=> SLICE_X85Y343
delay=> 358
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[452]_i_1/I1 locDriven=> SLICE_X76Y386
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[455]_i_2/O locDriver=> SLICE_X75Y388
delay=> 155
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[475]_i_1/I2 locDriven=> SLICE_X82Y374
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0/RAMC_D1/O locDriver=> SLICE_X80Y375
delay=> 151
pinDriven=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns[497]_i_2/I3 locDriven=> SLICE_X82Y374
driverPin=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[82][3]/Q locDriver=> SLICE_X81Y374
delay=> 169