|test
clk => clk~0.IN2
rst => rst~0.IN2
seg_c[0] <= display:u1.port2
seg_c[1] <= display:u1.port2
seg_c[2] <= display:u1.port2
seg_c[3] <= display:u1.port2
seg_c[4] <= display:u1.port2
seg_c[5] <= display:u1.port2
seg_c[6] <= display:u1.port2
seg_sel[0] <= display:u1.port3
seg_sel[1] <= display:u1.port3
seg_sel[2] <= display:u1.port3
seg_sel[3] <= display:u1.port3
seg_sel[4] <= display:u1.port3
seg_sel[5] <= display:u1.port3
seg_sel[6] <= display:u1.port3
seg_sel[7] <= display:u1.port3
sw10[0] => sw10[0]~7.IN1
sw10[1] => sw10[1]~6.IN1
sw10[2] => sw10[2]~5.IN1
sw10[3] => sw10[3]~4.IN1
sw10[4] => sw10[4]~3.IN1
sw10[5] => sw10[5]~2.IN1
sw10[6] => sw10[6]~1.IN1
sw10[7] => sw10[7]~0.IN1
sw1[0] => sw1[0]~7.IN1
sw1[1] => sw1[1]~6.IN1
sw1[2] => sw1[2]~5.IN1
sw1[3] => sw1[3]~4.IN1
sw1[4] => sw1[4]~3.IN1
sw1[5] => sw1[5]~2.IN1
sw1[6] => sw1[6]~1.IN1
sw1[7] => sw1[7]~0.IN1
piezo_out <= piezo_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|random:u0
ran[0] <= ran[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran[1] <= ran[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran[2] <= ran[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran[3] <= ran[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => ranreg[14].ACLR
rst => ranreg[13].PRESET
rst => ranreg[12].ACLR
rst => ranreg[11].PRESET
rst => ranreg[10].PRESET
rst => ranreg[9].PRESET
rst => ranreg[8].ACLR
rst => ranreg[7].PRESET
rst => ranreg[6].ACLR
rst => ranreg[5].PRESET
rst => ranreg[4].PRESET
rst => ranreg[3].ACLR
rst => ranreg[2].PRESET
rst => ranreg[1].ACLR
rst => clk3.ACLR
rst => ranreg[15].ACLR
rst => ran[3]~reg0.ENA
rst => ran[2]~reg0.ENA
rst => ran[1]~reg0.ENA
rst => ran[0]~reg0.ENA
rst => clk_count5[50].ENA
rst => clk_count5[49].ENA
rst => clk_count5[48].ENA
rst => clk_count5[47].ENA
rst => clk_count5[46].ENA
rst => clk_count5[45].ENA
rst => clk_count5[44].ENA
rst => clk_count5[43].ENA
rst => clk_count5[42].ENA
rst => clk_count5[41].ENA
rst => clk_count5[40].ENA
rst => clk_count5[39].ENA
rst => clk_count5[38].ENA
rst => clk_count5[37].ENA
rst => clk_count5[36].ENA
rst => clk_count5[35].ENA
rst => clk_count5[34].ENA
rst => clk_count5[33].ENA
rst => clk_count5[32].ENA
rst => clk_count5[31].ENA
rst => clk_count5[30].ENA
rst => clk_count5[29].ENA
rst => clk_count5[28].ENA
rst => clk_count5[27].ENA
rst => clk_count5[26].ENA
rst => clk_count5[25].ENA
rst => clk_count5[24].ENA
rst => clk_count5[23].ENA
rst => clk_count5[22].ENA
rst => clk_count5[21].ENA
rst => clk_count5[20].ENA
rst => clk_count5[19].ENA
rst => clk_count5[18].ENA
rst => clk_count5[17].ENA
rst => clk_count5[16].ENA
rst => clk_count5[15].ENA
rst => clk_count5[14].ENA
rst => clk_count5[13].ENA
rst => clk_count5[12].ENA
rst => clk_count5[11].ENA
rst => clk_count5[10].ENA
rst => clk_count5[9].ENA
rst => clk_count5[8].ENA
rst => clk_count5[7].ENA
rst => clk_count5[6].ENA
rst => clk_count5[5].ENA
rst => clk_count5[4].ENA
rst => clk_count5[3].ENA
rst => clk_count5[2].ENA
rst => clk_count5[1].ENA
rst => clk_count5[0].ENA
clk => clk_count5[50].CLK
clk => clk_count5[49].CLK
clk => clk_count5[48].CLK
clk => clk_count5[47].CLK
clk => clk_count5[46].CLK
clk => clk_count5[45].CLK
clk => clk_count5[44].CLK
clk => clk_count5[43].CLK
clk => clk_count5[42].CLK
clk => clk_count5[41].CLK
clk => clk_count5[40].CLK
clk => clk_count5[39].CLK
clk => clk_count5[38].CLK
clk => clk_count5[37].CLK
clk => clk_count5[36].CLK
clk => clk_count5[35].CLK
clk => clk_count5[34].CLK
clk => clk_count5[33].CLK
clk => clk_count5[32].CLK
clk => clk_count5[31].CLK
clk => clk_count5[30].CLK
clk => clk_count5[29].CLK
clk => clk_count5[28].CLK
clk => clk_count5[27].CLK
clk => clk_count5[26].CLK
clk => clk_count5[25].CLK
clk => clk_count5[24].CLK
clk => clk_count5[23].CLK
clk => clk_count5[22].CLK
clk => clk_count5[21].CLK
clk => clk_count5[20].CLK
clk => clk_count5[19].CLK
clk => clk_count5[18].CLK
clk => clk_count5[17].CLK
clk => clk_count5[16].CLK
clk => clk_count5[15].CLK
clk => clk_count5[14].CLK
clk => clk_count5[13].CLK
clk => clk_count5[12].CLK
clk => clk_count5[11].CLK
clk => clk_count5[10].CLK
clk => clk_count5[9].CLK
clk => clk_count5[8].CLK
clk => clk_count5[7].CLK
clk => clk_count5[6].CLK
clk => clk_count5[5].CLK
clk => clk_count5[4].CLK
clk => clk_count5[3].CLK
clk => clk_count5[2].CLK
clk => clk_count5[1].CLK
clk => clk_count5[0].CLK
clk => clk3.CLK


|test|display:u1
CLK => counts[12].CLK
CLK => counts[11].CLK
CLK => counts[10].CLK
CLK => counts[9].CLK
CLK => counts[8].CLK
CLK => counts[7].CLK
CLK => counts[6].CLK
CLK => counts[5].CLK
CLK => counts[4].CLK
CLK => counts[3].CLK
CLK => counts[2].CLK
CLK => counts[1].CLK
CLK => counts[0].CLK
CLK => CLK1.CLK
CLK => counts[13].CLK
RESET => counts[12].ACLR
RESET => counts[11].ACLR
RESET => counts[10].ACLR
RESET => counts[9].ACLR
RESET => counts[8].ACLR
RESET => counts[7].ACLR
RESET => counts[6].ACLR
RESET => counts[5].ACLR
RESET => counts[4].ACLR
RESET => counts[3].ACLR
RESET => counts[2].ACLR
RESET => counts[1].ACLR
RESET => counts[0].ACLR
RESET => CLK1.PRESET
RESET => counts[13].ACLR
SEG_C[0] <= SEG_DEC:k2.port1
SEG_C[1] <= SEG_DEC:k2.port1
SEG_C[2] <= SEG_DEC:k2.port1
SEG_C[3] <= SEG_DEC:k2.port1
SEG_C[4] <= SEG_DEC:k2.port1
SEG_C[5] <= SEG_DEC:k2.port1
SEG_C[6] <= SEG_DEC:k2.port1
SEG_SEL[0] <= SEG_SEL~3.DB_MAX_OUTPUT_PORT_TYPE
SEG_SEL[1] <= SEG_SEL~2.DB_MAX_OUTPUT_PORT_TYPE
SEG_SEL[2] <= <VCC>
SEG_SEL[3] <= <VCC>
SEG_SEL[4] <= <VCC>
SEG_SEL[5] <= SEG_SEL~1.DB_MAX_OUTPUT_PORT_TYPE
SEG_SEL[6] <= <VCC>
SEG_SEL[7] <= SEG_SEL~0.DB_MAX_OUTPUT_PORT_TYPE
RAND[0] => mod~0.IN2
RAND[1] => Select~3.IN0
RAND[1] => mod~0.IN5
RAND[1] => RAND1[0].DATAIN
RAND[2] => Select~2.IN0
RAND[2] => mod~0.IN4
RAND[2] => RAND1[1].DATAIN
RAND[3] => Select~1.IN0
RAND[3] => mod~0.IN3
RAND[3] => RAND1[2].DATAIN
sw10[0] => sw10[0]~7.IN1
sw10[1] => sw10[1]~6.IN1
sw10[2] => sw10[2]~5.IN1
sw10[3] => sw10[3]~4.IN1
sw10[4] => sw10[4]~3.IN1
sw10[5] => sw10[5]~2.IN1
sw10[6] => sw10[6]~1.IN1
sw10[7] => sw10[7]~0.IN1
sw1[0] => sw1[0]~7.IN1
sw1[1] => sw1[1]~6.IN1
sw1[2] => sw1[2]~5.IN1
sw1[3] => sw1[3]~4.IN1
sw1[4] => sw1[4]~3.IN1
sw1[5] => sw1[5]~2.IN1
sw1[6] => sw1[6]~1.IN1
sw1[7] => sw1[7]~0.IN1
RAND1[0] <= RAND[1].DB_MAX_OUTPUT_PORT_TYPE
RAND1[1] <= RAND[2].DB_MAX_OUTPUT_PORT_TYPE
RAND1[2] <= RAND[3].DB_MAX_OUTPUT_PORT_TYPE
RAND1[3] <= DEC_TMP[4].DB_MAX_OUTPUT_PORT_TYPE
RAND2[0] <= mod~0.DB_MAX_OUTPUT_PORT_TYPE
RAND2[1] <= mod~0.DB_MAX_OUTPUT_PORT_TYPE
RAND2[2] <= mod~0.DB_MAX_OUTPUT_PORT_TYPE
RAND2[3] <= mod~0.DB_MAX_OUTPUT_PORT_TYPE
ANS10[0] <= change:u2.port0
ANS10[1] <= change:u2.port0
ANS10[2] <= change:u2.port0
ANS10[3] <= change:u2.port0
ANS1[0] <= change:u3.port0
ANS1[1] <= change:u3.port0
ANS1[2] <= change:u3.port0
ANS1[3] <= change:u3.port0


|test|display:u1|change:u2
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
in[0] => reduce_nor~8.IN0
in[0] => reduce_nor~9.IN0
in[0] => reduce_nor~0.IN0
in[0] => reduce_nor~2.IN0
in[0] => reduce_nor~3.IN0
in[0] => reduce_nor~4.IN0
in[0] => reduce_nor~5.IN0
in[0] => reduce_nor~6.IN0
in[0] => reduce_nor~7.IN0
in[0] => reduce_nor~1.IN0
in[1] => reduce_nor~7.IN1
in[1] => reduce_nor~0.IN1
in[1] => reduce_nor~2.IN1
in[1] => reduce_nor~3.IN1
in[1] => reduce_nor~4.IN1
in[1] => reduce_nor~5.IN1
in[1] => reduce_nor~6.IN1
in[1] => reduce_nor~8.IN1
in[1] => reduce_nor~1.IN1
in[1] => reduce_nor~9.IN1
in[2] => reduce_nor~6.IN2
in[2] => reduce_nor~0.IN2
in[2] => reduce_nor~2.IN2
in[2] => reduce_nor~3.IN2
in[2] => reduce_nor~4.IN2
in[2] => reduce_nor~5.IN2
in[2] => reduce_nor~7.IN2
in[2] => reduce_nor~8.IN2
in[2] => reduce_nor~1.IN2
in[2] => reduce_nor~9.IN2
in[3] => reduce_nor~5.IN3
in[3] => reduce_nor~0.IN3
in[3] => reduce_nor~2.IN3
in[3] => reduce_nor~3.IN3
in[3] => reduce_nor~4.IN3
in[3] => reduce_nor~6.IN3
in[3] => reduce_nor~7.IN3
in[3] => reduce_nor~8.IN3
in[3] => reduce_nor~1.IN3
in[3] => reduce_nor~9.IN3
in[4] => reduce_nor~4.IN4
in[4] => reduce_nor~0.IN4
in[4] => reduce_nor~2.IN4
in[4] => reduce_nor~3.IN4
in[4] => reduce_nor~5.IN4
in[4] => reduce_nor~6.IN4
in[4] => reduce_nor~7.IN4
in[4] => reduce_nor~8.IN4
in[4] => reduce_nor~1.IN4
in[4] => reduce_nor~9.IN4
in[5] => reduce_nor~3.IN5
in[5] => reduce_nor~0.IN5
in[5] => reduce_nor~2.IN5
in[5] => reduce_nor~4.IN5
in[5] => reduce_nor~5.IN5
in[5] => reduce_nor~6.IN5
in[5] => reduce_nor~7.IN5
in[5] => reduce_nor~8.IN5
in[5] => reduce_nor~1.IN5
in[5] => reduce_nor~9.IN5
in[6] => reduce_nor~2.IN6
in[6] => reduce_nor~0.IN6
in[6] => reduce_nor~3.IN6
in[6] => reduce_nor~4.IN6
in[6] => reduce_nor~5.IN6
in[6] => reduce_nor~6.IN6
in[6] => reduce_nor~7.IN6
in[6] => reduce_nor~8.IN6
in[6] => reduce_nor~1.IN6
in[6] => reduce_nor~9.IN6
in[7] => reduce_nor~1.IN7
in[7] => reduce_nor~9.IN7
in[7] => reduce_nor~0.IN7
in[7] => reduce_nor~2.IN7
in[7] => reduce_nor~3.IN7
in[7] => reduce_nor~4.IN7
in[7] => reduce_nor~5.IN7
in[7] => reduce_nor~6.IN7
in[7] => reduce_nor~7.IN7
in[7] => reduce_nor~8.IN7


|test|display:u1|change:u3
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
in[0] => reduce_nor~8.IN0
in[0] => reduce_nor~9.IN0
in[0] => reduce_nor~0.IN0
in[0] => reduce_nor~2.IN0
in[0] => reduce_nor~3.IN0
in[0] => reduce_nor~4.IN0
in[0] => reduce_nor~5.IN0
in[0] => reduce_nor~6.IN0
in[0] => reduce_nor~7.IN0
in[0] => reduce_nor~1.IN0
in[1] => reduce_nor~7.IN1
in[1] => reduce_nor~0.IN1
in[1] => reduce_nor~2.IN1
in[1] => reduce_nor~3.IN1
in[1] => reduce_nor~4.IN1
in[1] => reduce_nor~5.IN1
in[1] => reduce_nor~6.IN1
in[1] => reduce_nor~8.IN1
in[1] => reduce_nor~1.IN1
in[1] => reduce_nor~9.IN1
in[2] => reduce_nor~6.IN2
in[2] => reduce_nor~0.IN2
in[2] => reduce_nor~2.IN2
in[2] => reduce_nor~3.IN2
in[2] => reduce_nor~4.IN2
in[2] => reduce_nor~5.IN2
in[2] => reduce_nor~7.IN2
in[2] => reduce_nor~8.IN2
in[2] => reduce_nor~1.IN2
in[2] => reduce_nor~9.IN2
in[3] => reduce_nor~5.IN3
in[3] => reduce_nor~0.IN3
in[3] => reduce_nor~2.IN3
in[3] => reduce_nor~3.IN3
in[3] => reduce_nor~4.IN3
in[3] => reduce_nor~6.IN3
in[3] => reduce_nor~7.IN3
in[3] => reduce_nor~8.IN3
in[3] => reduce_nor~1.IN3
in[3] => reduce_nor~9.IN3
in[4] => reduce_nor~4.IN4
in[4] => reduce_nor~0.IN4
in[4] => reduce_nor~2.IN4
in[4] => reduce_nor~3.IN4
in[4] => reduce_nor~5.IN4
in[4] => reduce_nor~6.IN4
in[4] => reduce_nor~7.IN4
in[4] => reduce_nor~8.IN4
in[4] => reduce_nor~1.IN4
in[4] => reduce_nor~9.IN4
in[5] => reduce_nor~3.IN5
in[5] => reduce_nor~0.IN5
in[5] => reduce_nor~2.IN5
in[5] => reduce_nor~4.IN5
in[5] => reduce_nor~5.IN5
in[5] => reduce_nor~6.IN5
in[5] => reduce_nor~7.IN5
in[5] => reduce_nor~8.IN5
in[5] => reduce_nor~1.IN5
in[5] => reduce_nor~9.IN5
in[6] => reduce_nor~2.IN6
in[6] => reduce_nor~0.IN6
in[6] => reduce_nor~3.IN6
in[6] => reduce_nor~4.IN6
in[6] => reduce_nor~5.IN6
in[6] => reduce_nor~6.IN6
in[6] => reduce_nor~7.IN6
in[6] => reduce_nor~8.IN6
in[6] => reduce_nor~1.IN6
in[6] => reduce_nor~9.IN6
in[7] => reduce_nor~1.IN7
in[7] => reduce_nor~9.IN7
in[7] => reduce_nor~0.IN7
in[7] => reduce_nor~2.IN7
in[7] => reduce_nor~3.IN7
in[7] => reduce_nor~4.IN7
in[7] => reduce_nor~5.IN7
in[7] => reduce_nor~6.IN7
in[7] => reduce_nor~7.IN7
in[7] => reduce_nor~8.IN7


|test|display:u1|SEG_DEC:k2
DIGIT[0] => reduce_nor~0.IN11
DIGIT[0] => reduce_nor~2.IN11
DIGIT[0] => reduce_nor~4.IN11
DIGIT[0] => reduce_nor~6.IN11
DIGIT[0] => reduce_nor~8.IN11
DIGIT[0] => reduce_nor~1.IN11
DIGIT[0] => reduce_nor~7.IN11
DIGIT[0] => reduce_nor~3.IN11
DIGIT[0] => reduce_nor~5.IN11
DIGIT[0] => reduce_nor~9.IN11
DIGIT[1] => reduce_nor~0.IN10
DIGIT[1] => reduce_nor~1.IN10
DIGIT[1] => reduce_nor~4.IN10
DIGIT[1] => reduce_nor~5.IN10
DIGIT[1] => reduce_nor~8.IN10
DIGIT[1] => reduce_nor~9.IN10
DIGIT[1] => reduce_nor~7.IN10
DIGIT[1] => reduce_nor~2.IN10
DIGIT[1] => reduce_nor~3.IN10
DIGIT[1] => reduce_nor~6.IN10
DIGIT[2] => reduce_nor~0.IN9
DIGIT[2] => reduce_nor~1.IN9
DIGIT[2] => reduce_nor~2.IN9
DIGIT[2] => reduce_nor~3.IN9
DIGIT[2] => reduce_nor~8.IN9
DIGIT[2] => reduce_nor~9.IN9
DIGIT[2] => reduce_nor~7.IN9
DIGIT[2] => reduce_nor~4.IN9
DIGIT[2] => reduce_nor~5.IN9
DIGIT[2] => reduce_nor~6.IN9
DIGIT[3] => reduce_nor~0.IN8
DIGIT[3] => reduce_nor~1.IN8
DIGIT[3] => reduce_nor~2.IN8
DIGIT[3] => reduce_nor~3.IN8
DIGIT[3] => reduce_nor~4.IN8
DIGIT[3] => reduce_nor~5.IN8
DIGIT[3] => reduce_nor~6.IN8
DIGIT[3] => reduce_nor~7.IN8
DIGIT[3] => reduce_nor~8.IN8
DIGIT[3] => reduce_nor~9.IN8
DIGIT[4] => reduce_nor~0.IN7
DIGIT[4] => reduce_nor~1.IN7
DIGIT[4] => reduce_nor~2.IN7
DIGIT[4] => reduce_nor~3.IN7
DIGIT[4] => reduce_nor~4.IN7
DIGIT[4] => reduce_nor~5.IN7
DIGIT[4] => reduce_nor~6.IN7
DIGIT[4] => reduce_nor~7.IN7
DIGIT[4] => reduce_nor~8.IN7
DIGIT[4] => reduce_nor~9.IN7
DIGIT[5] => reduce_nor~0.IN6
DIGIT[5] => reduce_nor~1.IN6
DIGIT[5] => reduce_nor~2.IN6
DIGIT[5] => reduce_nor~3.IN6
DIGIT[5] => reduce_nor~4.IN6
DIGIT[5] => reduce_nor~5.IN6
DIGIT[5] => reduce_nor~6.IN6
DIGIT[5] => reduce_nor~7.IN6
DIGIT[5] => reduce_nor~8.IN6
DIGIT[5] => reduce_nor~9.IN6
DIGIT[6] => reduce_nor~0.IN5
DIGIT[6] => reduce_nor~1.IN5
DIGIT[6] => reduce_nor~2.IN5
DIGIT[6] => reduce_nor~3.IN5
DIGIT[6] => reduce_nor~4.IN5
DIGIT[6] => reduce_nor~5.IN5
DIGIT[6] => reduce_nor~6.IN5
DIGIT[6] => reduce_nor~7.IN5
DIGIT[6] => reduce_nor~8.IN5
DIGIT[6] => reduce_nor~9.IN5
DIGIT[7] => reduce_nor~0.IN4
DIGIT[7] => reduce_nor~1.IN4
DIGIT[7] => reduce_nor~2.IN4
DIGIT[7] => reduce_nor~3.IN4
DIGIT[7] => reduce_nor~4.IN4
DIGIT[7] => reduce_nor~5.IN4
DIGIT[7] => reduce_nor~6.IN4
DIGIT[7] => reduce_nor~7.IN4
DIGIT[7] => reduce_nor~8.IN4
DIGIT[7] => reduce_nor~9.IN4
DIGIT[8] => reduce_nor~0.IN3
DIGIT[8] => reduce_nor~1.IN3
DIGIT[8] => reduce_nor~2.IN3
DIGIT[8] => reduce_nor~3.IN3
DIGIT[8] => reduce_nor~4.IN3
DIGIT[8] => reduce_nor~5.IN3
DIGIT[8] => reduce_nor~6.IN3
DIGIT[8] => reduce_nor~7.IN3
DIGIT[8] => reduce_nor~8.IN3
DIGIT[8] => reduce_nor~9.IN3
DIGIT[9] => reduce_nor~0.IN2
DIGIT[9] => reduce_nor~1.IN2
DIGIT[9] => reduce_nor~2.IN2
DIGIT[9] => reduce_nor~3.IN2
DIGIT[9] => reduce_nor~4.IN2
DIGIT[9] => reduce_nor~5.IN2
DIGIT[9] => reduce_nor~6.IN2
DIGIT[9] => reduce_nor~7.IN2
DIGIT[9] => reduce_nor~8.IN2
DIGIT[9] => reduce_nor~9.IN2
DIGIT[10] => reduce_nor~0.IN1
DIGIT[10] => reduce_nor~1.IN1
DIGIT[10] => reduce_nor~2.IN1
DIGIT[10] => reduce_nor~3.IN1
DIGIT[10] => reduce_nor~4.IN1
DIGIT[10] => reduce_nor~5.IN1
DIGIT[10] => reduce_nor~6.IN1
DIGIT[10] => reduce_nor~7.IN1
DIGIT[10] => reduce_nor~8.IN1
DIGIT[10] => reduce_nor~9.IN1
DIGIT[11] => reduce_nor~0.IN0
DIGIT[11] => reduce_nor~1.IN0
DIGIT[11] => reduce_nor~2.IN0
DIGIT[11] => reduce_nor~3.IN0
DIGIT[11] => reduce_nor~4.IN0
DIGIT[11] => reduce_nor~5.IN0
DIGIT[11] => reduce_nor~6.IN0
DIGIT[11] => reduce_nor~7.IN0
DIGIT[11] => reduce_nor~8.IN0
DIGIT[11] => reduce_nor~9.IN0
SEG_DEC[0] <= SEG_DEC[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SEG_DEC[1] <= SEG_DEC[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SEG_DEC[2] <= SEG_DEC[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SEG_DEC[3] <= SEG_DEC[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SEG_DEC[4] <= SEG_DEC[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SEG_DEC[5] <= SEG_DEC[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SEG_DEC[6] <= SEG_DEC[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


