{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619288350758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619288350761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 12:19:10 2021 " "Processing started: Sat Apr 24 12:19:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619288350761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288350761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off em_project_final -c em_project_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off em_project_final -c em_project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288350761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619288352932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619288352933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/em_project_final_pd.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/em_project_final_pd.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd " "Found entity 1: em_project_final_pd" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "em_project_final_pd/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0 " "Found entity 1: em_project_final_pd_mm_interconnect_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_mux " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376937 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_demux_001 " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_demux_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_demux " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_demux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288376978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288376978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_cmd_mux " "Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_cmd_demux " "Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_demux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377096 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377096 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377096 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377096 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377283 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_003_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_003_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377295 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router_003 " "Found entity 2: em_project_final_pd_mm_interconnect_0_router_003" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_001_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_001_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377301 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router_001 " "Found entity 2: em_project_final_pd_mm_interconnect_0_router_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377322 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router " "Found entity 2: em_project_final_pd_mm_interconnect_0_router" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_sdram_controller_0_input_efifo_module " "Found entity 1: em_project_final_pd_sdram_controller_0_input_efifo_module" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377429 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_sdram_controller_0 " "Found entity 2: em_project_final_pd_sdram_controller_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619288377469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377471 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377471 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377471 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377471 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377471 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377471 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1619288377479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_pll_0 " "Found entity 1: em_project_final_pd_pll_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_pio_0 " "Found entity 1: em_project_final_pd_pio_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0 " "Found entity 1: em_project_final_pd_master_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0_p2b_adapter " "Found entity 1: em_project_final_pd_master_0_p2b_adapter" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0_b2p_adapter " "Found entity 1: em_project_final_pd_master_0_b2p_adapter" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377582 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377582 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377582 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377582 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377582 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377582 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0_timing_adt " "Found entity 1: em_project_final_pd_master_0_timing_adt" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377685 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377685 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project_final/src/em_project_final.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project_final/src/em_project_final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final " "Found entity 1: em_project_final" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288377770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288377770 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619288377816 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619288377816 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619288377816 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619288377818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "em_project_final " "Elaborating entity \"em_project_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619288379601 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B em_project_final.sv(35) " "Output port \"VGA_B\" at em_project_final.sv(35) has no driver" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288379602 "|em_project_final"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G em_project_final.sv(37) " "Output port \"VGA_G\" at em_project_final.sv(37) has no driver" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288379602 "|em_project_final"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R em_project_final.sv(39) " "Output port \"VGA_R\" at em_project_final.sv(39) has no driver" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288379602 "|em_project_final"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N em_project_final.sv(34) " "Output port \"VGA_BLANK_N\" at em_project_final.sv(34) has no driver" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288379602 "|em_project_final"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK em_project_final.sv(36) " "Output port \"VGA_CLK\" at em_project_final.sv(36) has no driver" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288379603 "|em_project_final"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS em_project_final.sv(38) " "Output port \"VGA_HS\" at em_project_final.sv(38) has no driver" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288379603 "|em_project_final"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N em_project_final.sv(40) " "Output port \"VGA_SYNC_N\" at em_project_final.sv(40) has no driver" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288379603 "|em_project_final"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS em_project_final.sv(42) " "Output port \"VGA_VS\" at em_project_final.sv(42) has no driver" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288379603 "|em_project_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd em_project_final_pd:PD " "Elaborating entity \"em_project_final_pd\" for hierarchy \"em_project_final_pd:PD\"" {  } { { "../src/em_project_final.sv" "PD" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288379634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_master_0 em_project_final_pd:PD\|em_project_final_pd_master_0:master_0 " "Elaborating entity \"em_project_final_pd_master_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "master_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288379695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288379736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288379765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288379875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288379899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288379899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288379899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288379899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288379899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288379899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288379899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288379899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288379899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288379899 ""}  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619288379899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288379910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288379930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_master_0_timing_adt em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_timing_adt:timing_adt " "Elaborating entity \"em_project_final_pd_master_0_timing_adt\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_timing_adt:timing_adt\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "timing_adt" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready em_project_final_pd_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at em_project_final_pd_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619288381874 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "b2p" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "p2b" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "transacto" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288381994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_master_0_b2p_adapter em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"em_project_final_pd_master_0_b2p_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_b2p_adapter:b2p_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "b2p_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel em_project_final_pd_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at em_project_final_pd_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619288382108 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 em_project_final_pd_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at em_project_final_pd_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619288382108 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_master_0_p2b_adapter em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"em_project_final_pd_master_0_p2b_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_p2b_adapter:p2b_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "p2b_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "rst_controller" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_pio_0 em_project_final_pd:PD\|em_project_final_pd_pio_0:pio_0 " "Elaborating entity \"em_project_final_pd_pio_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pio_0:pio_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "pio_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_pll_0 em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0 " "Elaborating entity \"em_project_final_pd_pll_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "pll_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "altera_pll_i" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382413 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288382433 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288382435 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288382435 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1619288382440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 -2972 ps " "Parameter \"phase_shift0\" = \"-2972 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 143.000000 MHz " "Parameter \"output_clock_frequency2\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 72 " "Parameter \"m_cnt_hi_div\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 71 " "Parameter \"m_cnt_lo_div\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 5 " "Parameter \"n_cnt_hi_div\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 5 " "Parameter \"n_cnt_lo_div\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en false " "Parameter \"n_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 3 " "Parameter \"c_cnt_hi_div0\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 3 " "Parameter \"c_cnt_prst0\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 7 " "Parameter \"c_cnt_ph_mux_prst0\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 3 " "Parameter \"c_cnt_hi_div1\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 2 " "Parameter \"c_cnt_lo_div1\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 true " "Parameter \"c_cnt_odd_div_duty_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 3 " "Parameter \"c_cnt_hi_div2\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 2 " "Parameter \"c_cnt_lo_div2\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 true " "Parameter \"c_cnt_odd_div_duty_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 1 " "Parameter \"pll_vco_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 12000 " "Parameter \"pll_bwctrl\" = \"12000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 715.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"715.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288382466 ""}  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619288382466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382518 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382708 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382802 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288382829 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288382831 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288382831 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619288382831 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0 " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "pll_reconfig_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288382983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619288382988 "|em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1619288383145 "|em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1619288383145 "|em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_sdram_controller_0 em_project_final_pd:PD\|em_project_final_pd_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"em_project_final_pd_sdram_controller_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_sdram_controller_0:sdram_controller_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "sdram_controller_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_sdram_controller_0_input_efifo_module em_project_final_pd:PD\|em_project_final_pd_sdram_controller_0:sdram_controller_0\|em_project_final_pd_sdram_controller_0_input_efifo_module:the_em_project_final_pd_sdram_controller_0_input_efifo_module " "Elaborating entity \"em_project_final_pd_sdram_controller_0_input_efifo_module\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_sdram_controller_0:sdram_controller_0\|em_project_final_pd_sdram_controller_0_input_efifo_module:the_em_project_final_pd_sdram_controller_0_input_efifo_module\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "the_em_project_final_pd_sdram_controller_0_input_efifo_module" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "mm_interconnect_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288383978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_agent" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_agent" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router:router " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router:router\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "router" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_default_decode em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router:router\|em_project_final_pd_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_default_decode\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router:router\|em_project_final_pd_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_001 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_001\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_001:router_001\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "router_001" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_001_default_decode em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_001:router_001\|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_001_default_decode\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_001:router_001\|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_003 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_003\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_003:router_003\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "router_003" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288384992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_003_default_decode em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_003:router_003\|em_project_final_pd_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_003_default_decode\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_003:router_003\|em_project_final_pd_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_burst_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_cmd_demux em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_cmd_demux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_cmd_mux em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_cmd_mux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_rsp_demux em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_rsp_demux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_rsp_demux_001 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_rsp_demux_001\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_rsp_mux em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_rsp_mux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_rsp_width_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619288385443 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619288385446 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619288385447 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "crosser" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_avalon_st_adapter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller em_project_final_pd:PD\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"em_project_final_pd:PD\|altera_reset_controller:rst_controller_002\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "rst_controller_002" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288385917 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1619288387080 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619288387605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.24.12:19:57 Progress: Loading sldebe8bc21/alt_sld_fab_wrapper_hw.tcl " "2021.04.24.12:19:57 Progress: Loading sldebe8bc21/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288397939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288404184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288404442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288412121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288412323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288412501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288412713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288412740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288412747 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619288413610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldebe8bc21/alt_sld_fab.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288413965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288413965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288414096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288414096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288414120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288414120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288414218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288414218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288414373 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288414373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288414373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288414475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288414475 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 98 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288416851 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 98 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288416851 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 98 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288416851 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 98 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288416851 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 98 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288416851 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_0:pll_0\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 98 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288416851 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1619288416851 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1619288416851 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619288429226 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1619288429226 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619288429226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288429527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429527 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619288429527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288429624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288429624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288429709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619288429710 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619288429710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619288429800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288429800 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619288431066 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619288443488 "|em_project_final|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619288443488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288443831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "388 " "388 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619288449318 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288449359 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288449359 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288449359 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288449359 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288449359 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288449359 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288449359 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288449359 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288449359 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "phase_done" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288449359 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1619288449359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288449782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.map.smsg " "Generated suppressed messages file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288450963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "20 0 0 0 0 " "Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619288452906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619288452906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619288453912 "|em_project_final|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619288453912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3766 " "Implemented 3766 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619288453937 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619288453937 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1619288453937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3639 " "Implemented 3639 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619288453937 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619288453937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619288453937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619288454129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 12:20:54 2021 " "Processing ended: Sat Apr 24 12:20:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619288454129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619288454129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619288454129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619288454129 ""}
