<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="axi4_register_interface.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AXI4_REGISTER_INTERFACE.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AXI4_REGISTER_INTERFACE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AXI4_REGISTER_INTERFACE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AXI4_REGISTER_INTERFACE.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AXI4_REGISTER_INTERFACE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="AXI4_REGISTER_INTERFACE.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AXI4_REGISTER_INTERFACE.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="AXI4_REGISTER_INTERFACE.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="AXI4_REGISTER_INTERFACE.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="AXI4_REGISTER_INTERFACE.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AXI4_REGISTER_INTERFACE.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="AXI4_REGISTER_INTERFACE.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AXI4_REGISTER_INTERFACE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AXI4_REGISTER_INTERFACE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="AXI4_REGISTER_INTERFACE.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="AXI4_REGISTER_INTERFACE.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="AXI4_REGISTER_INTERFACE.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="AXI4_REGISTER_INTERFACE.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AXI4_REGISTER_INTERFACE.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AXI4_REGISTER_INTERFACE_TEST_BENCH_32_32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AXI4_REGISTER_INTERFACE_TEST_BENCH_32_32_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AXI4_REGISTER_INTERFACE_TEST_BENCH_32_64_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AXI4_REGISTER_INTERFACE_TEST_BENCH_32_64_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AXI4_REGISTER_INTERFACE_TEST_BENCH_32_64_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AXI4_REGISTER_INTERFACE_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="AXI4_REGISTER_INTERFACE_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AXI4_REGISTER_INTERFACE_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AXI4_REGISTER_INTERFACE_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AXI4_REGISTER_INTERFACE_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="AXI4_REGISTER_INTERFACE_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AXI4_REGISTER_INTERFACE_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AXI4_REGISTER_INTERFACE_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="AXI4_REGISTER_INTERFACE_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="AXI4_REGISTER_INTERFACE_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AXI4_REGISTER_INTERFACE_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AXI4_REGISTER_INTERFACE_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="AXI4_REGISTER_INTERFACE_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="AXI4_REGISTER_INTERFACE_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AXI4_REGISTER_INTERFACE_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1356848605" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1356848604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357061595" xil_pn:in_ck="-7895734104798549095" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1357061594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_channel_player.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_core.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_master_player.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_models.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_signal_printer.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_slave_player.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_types.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/core.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/marchal.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/reader.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/sync.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/util.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/vocal.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_components.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_register_interface.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_register_read_interface.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_register_write_interface.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_types.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/chopper.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/components.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/queue_arbiter.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/queue_arbiter_integer_arch.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/reducer.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/sdpram.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/sdpram_model.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4_register_interface/axi4_register_interface_test_bench.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4_register_interface/axi4_register_interface_test_bench_32_32.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4_register_interface/axi4_register_interface_test_bench_32_64.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4_register_interface/axi4_register_interface_test_bench_64_32.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1357061595" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4681455359079106420" xil_pn:start_ts="1357061595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357061595" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4838914730400504566" xil_pn:start_ts="1357061595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356868471" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6313532682865436725" xil_pn:start_ts="1356868471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357061595" xil_pn:in_ck="-7895734104798549095" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1357061595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_channel_player.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_core.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_master_player.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_models.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_signal_printer.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_slave_player.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/axi4/axi4_types.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/core.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/marchal.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/reader.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/sync.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/util.vhd"/>
      <outfile xil_pn:name="../../../Dummy_Plug/src/main/vhdl/core/vocal.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_components.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_register_interface.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_register_read_interface.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_register_write_interface.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/axi4/axi4_types.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/chopper.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/components.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/queue_arbiter.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/queue_arbiter_integer_arch.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/reducer.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/sdpram.vhd"/>
      <outfile xil_pn:name="../../../src/main/vhdl/components/sdpram_model.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4_register_interface/axi4_register_interface_test_bench.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4_register_interface/axi4_register_interface_test_bench_32_32.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4_register_interface/axi4_register_interface_test_bench_32_64.vhd"/>
      <outfile xil_pn:name="../../../src/test/vhdl/axi4_register_interface/axi4_register_interface_test_bench_64_32.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1357061620" xil_pn:in_ck="-7895734104798549095" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2997412613787958018" xil_pn:start_ts="1357061595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_TEST_BENCH_32_64_beh.prj"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_TEST_BENCH_32_64_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1357061622" xil_pn:in_ck="6421135297265042019" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4892608755493903356" xil_pn:start_ts="1357061620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_TEST_BENCH_32_64_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1356867925" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1356867925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356867925" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="884543159924266080" xil_pn:start_ts="1356867925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356867925" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6313532682865436725" xil_pn:start_ts="1356867925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356867925" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1356867925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356867925" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2686061415373786142" xil_pn:start_ts="1356867925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356867925" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6952878091411930106" xil_pn:start_ts="1356867925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356867925" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2184159515784939329" xil_pn:start_ts="1356867925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356868053" xil_pn:in_ck="2243920746139936245" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2559502729528368242" xil_pn:start_ts="1356867998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.lso"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.ngc"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.ngr"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.prj"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.stx"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.syr"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.xst"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1356868058" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1700423257735358935" xil_pn:start_ts="1356868058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1356868076" xil_pn:in_ck="6636533895911673296" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7763276367981698592" xil_pn:start_ts="1356868058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.bld"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.ngd"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1356868252" xil_pn:in_ck="6636533895911673297" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6094698697723550085" xil_pn:start_ts="1356868076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.pcf"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_map.map"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_map.mrp"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_map.ncd"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_map.ngm"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_map.xrpt"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_summary.xml"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1356868348" xil_pn:in_ck="-9125137068152791702" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="832869163894192598" xil_pn:start_ts="1356868252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.ncd"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.pad"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.par"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.ptwx"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.unroutes"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.xpi"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_pad.csv"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_pad.txt"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1356868348" xil_pn:in_ck="6636533895911673165" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1356868325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.twr"/>
      <outfile xil_pn:name="AXI4_REGISTER_INTERFACE.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
