

================================================================
== Vitis HLS Report for 'read_input'
================================================================
* Date:           Fri Dec  8 11:43:54 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Final_Optimization
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65608|  13.334 ns|  0.437 ms|    2|  65608|     none|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- mem_rd  |        0|    65606|        73|          1|          1|  0 ~ 65535|       yes|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    389|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    110|    -|
|Register         |        -|    -|     469|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     469|    563|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln174_1_fu_166_p2               |         +|   0|  0|   71|          64|          64|
    |add_ln174_2_fu_186_p2               |         +|   0|  0|    4|           3|           3|
    |add_ln174_3_fu_181_p2               |         +|   0|  0|    4|           3|           3|
    |add_ln174_fu_157_p2                 |         +|   0|  0|   40|          33|          33|
    |add_ln46_fu_138_p2                  |         +|   0|  0|   23|          16|           1|
    |add_ln51_fu_222_p2                  |         +|   0|  0|   39|          32|          32|
    |ap_block_state3_io                  |       and|   0|  0|    2|           1|           1|
    |ap_block_state73_pp0_stage0_iter71  |       and|   0|  0|    2|           1|           1|
    |ap_block_state74_pp0_stage0_iter72  |       and|   0|  0|    2|           1|           1|
    |icmp_ln46_fu_144_p2                 |      icmp|   0|  0|   13|          16|          16|
    |lshr_ln174_fu_212_p2                |      lshr|   0|  0|  179|          64|          64|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |ap_block_state1                     |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|    2|           2|           1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  389|         240|         225|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter72  |   9|          2|    1|          2|
    |aximm0_blk_n_AR           |   9|          2|    1|          2|
    |aximm0_blk_n_R            |   9|          2|    1|          2|
    |i_reg_107                 |   9|          2|   16|         32|
    |inStream_in_blk_n         |   9|          2|    1|          2|
    |input_offset_constprop_o  |   9|          2|   32|         64|
    |input_r_blk_n             |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 110|         24|   57|        116|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln174_2_reg_279       |   3|   0|    3|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |aximm0_addr_read_reg_290  |  64|   0|   64|          0|
    |conv_i_i_i_reg_242        |  16|   0|   32|         16|
    |i_reg_107                 |  16|   0|   16|          0|
    |icmp_ln46_reg_270         |   1|   0|    1|          0|
    |input_read_reg_232        |  64|   0|   64|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |trunc_ln174_1_reg_274     |  61|   0|   61|          0|
    |trunc_ln46_1_reg_260      |   3|   0|    3|          0|
    |trunc_ln46_reg_255        |   3|   0|    3|          0|
    |zext_ln46_reg_250         |  32|   0|   33|          1|
    |add_ln174_2_reg_279       |  64|  32|    3|          0|
    |icmp_ln46_reg_270         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 469|  64|  362|         17|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|              read_input|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|              read_input|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|              read_input|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|              read_input|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|              read_input|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|              read_input|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|              read_input|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|              read_input|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|              read_input|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|              read_input|  return value|
|m_axi_aximm0_AWVALID             |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWREADY             |   in|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWADDR              |  out|   64|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWID                |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWLEN               |  out|   32|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWSIZE              |  out|    3|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWBURST             |  out|    2|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWLOCK              |  out|    2|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWCACHE             |  out|    4|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWPROT              |  out|    3|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWQOS               |  out|    4|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWREGION            |  out|    4|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_AWUSER              |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_WVALID              |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_WREADY              |   in|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_WDATA               |  out|   64|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_WSTRB               |  out|    8|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_WLAST               |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_WID                 |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_WUSER               |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARVALID             |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARREADY             |   in|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARADDR              |  out|   64|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARID                |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARLEN               |  out|   32|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARSIZE              |  out|    3|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARBURST             |  out|    2|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARLOCK              |  out|    2|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARCACHE             |  out|    4|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARPROT              |  out|    3|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARQOS               |  out|    4|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARREGION            |  out|    4|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_ARUSER              |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_RVALID              |   in|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_RREADY              |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_RDATA               |   in|   64|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_RLAST               |   in|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_RID                 |   in|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_RUSER               |   in|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_RRESP               |   in|    2|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_BVALID              |   in|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_BREADY              |  out|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_BRESP               |   in|    2|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_BID                 |   in|    1|       m_axi|                  aximm0|       pointer|
|m_axi_aximm0_BUSER               |   in|    1|       m_axi|                  aximm0|       pointer|
|input_r_dout                     |   in|   64|     ap_fifo|                 input_r|       pointer|
|input_r_empty_n                  |   in|    1|     ap_fifo|                 input_r|       pointer|
|input_r_read                     |  out|    1|     ap_fifo|                 input_r|       pointer|
|empty                            |   in|   16|     ap_none|                   empty|       pointer|
|input_offset_constprop_i         |   in|   32|     ap_ovld|  input_offset_constprop|       pointer|
|input_offset_constprop_o         |  out|   32|     ap_ovld|  input_offset_constprop|       pointer|
|input_offset_constprop_o_ap_vld  |  out|    1|     ap_ovld|  input_offset_constprop|       pointer|
|inStream_in_din                  |  out|    8|     ap_fifo|             inStream_in|       pointer|
|inStream_in_full_n               |   in|    1|     ap_fifo|             inStream_in|       pointer|
|inStream_in_write                |  out|    1|     ap_fifo|             inStream_in|       pointer|
+---------------------------------+-----+-----+------------+------------------------+--------------+

