// Seed: 2000397560
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    input  wire id_4
);
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output tri1 id_2,
    input supply0 id_3,
    output wire id_4,
    input supply1 id_5,
    output uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wire id_9,
    input wor id_10,
    input wire id_11,
    input tri id_12,
    output supply1 id_13,
    output wand id_14,
    output tri0 id_15,
    input tri1 id_16,
    output tri1 id_17,
    output wand id_18,
    input tri1 id_19,
    input uwire id_20,
    output wire id_21,
    inout uwire id_22,
    input wand id_23,
    output wor id_24,
    output uwire id_25,
    input tri id_26,
    input wand id_27
);
  wire id_29;
  assign id_24 = 1'b0;
  module_0(
      id_8, id_5, id_26, id_20, id_26
  );
  wire id_30;
endmodule
