// Seed: 2082899878
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  supply1 id_8 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    input  wire id_1,
    input  tri  id_2,
    output wand id_3
);
  genvar id_5;
  assign id_3 = 1;
  wire id_6;
  tri1 id_7 = id_6;
  initial begin
    @(negedge id_7 + 1) id_7 = 1;
  end
  module_0(
      id_5, id_6, id_7, id_5, id_6
  );
  wire id_8;
  assign id_7 = 1;
endmodule
