{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd " "Source file: C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1463073512536 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1463073512536 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd " "Source file: C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1463073512547 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1463073512547 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd " "Source file: C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1463073512557 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1463073512557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463073516005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463073516009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 14:18:35 2016 " "Processing started: Thu May 12 14:18:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463073516009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073516009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SintetizadorFrec -c SintetizadorFrec " "Command: quartus_map --read_settings_files=on --write_settings_files=off SintetizadorFrec -c SintetizadorFrec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073516009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1463073516262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/tb_sintetizadorfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/tb_sintetizadorfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_SintetizadorFrec-arc_tb_sintetizadorFrec " "Found design unit 1: tb_SintetizadorFrec-arc_tb_sintetizadorFrec" {  } { { "testbench/tb_SintetizadorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/testbench/tb_SintetizadorFrec.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073525438 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_sintetizadorFrec " "Found entity 1: tb_sintetizadorFrec" {  } { { "testbench/tb_SintetizadorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/testbench/tb_SintetizadorFrec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073525438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073525438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/sintetizadorfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/sintetizadorfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SintetizadorFrec-arc_SintetizadorFrec " "Found design unit 1: SintetizadorFrec-arc_SintetizadorFrec" {  } { { "rtl_src/SintetizadorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/SintetizadorFrec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073525439 ""} { "Info" "ISGN_ENTITY_NAME" "1 SintetizadorFrec " "Found entity 1: SintetizadorFrec" {  } { { "rtl_src/SintetizadorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/SintetizadorFrec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073525439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073525439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/divisorfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/divisorfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorFrec-arc_DivisorFrec " "Found design unit 1: DivisorFrec-arc_DivisorFrec" {  } { { "rtl_src/DivisorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073525441 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrec " "Found entity 1: DivisorFrec" {  } { { "rtl_src/DivisorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073525441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073525441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deco7Seg-arc_ssa_Deco7Seg " "Found design unit 1: Deco7Seg-arc_ssa_Deco7Seg" {  } { { "rtl_src/Deco7Seg.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/Deco7Seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073525442 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deco7Seg " "Found entity 1: Deco7Seg" {  } { { "rtl_src/Deco7Seg.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/Deco7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073525442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073525442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-arc_registro " "Found design unit 1: registro-arc_registro" {  } { { "rtl_src/registro.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/registro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073525443 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "rtl_src/registro.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/registro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073525443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073525443 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \">=\" DivisorFrec.vhd(46) " "VHDL error at DivisorFrec.vhd(46): can't determine definition of operator \"\">=\"\" -- found 0 possible definitions" {  } { { "rtl_src/DivisorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd" 46 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1463073525445 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463073525538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 12 14:18:45 2016 " "Processing ended: Thu May 12 14:18:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463073525538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463073525538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463073525538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073525538 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073526115 ""}
