# CPET‑561 – Embedded Systems Design I  
Rochester Institute of Technology (RIT)

## Overview
Hands‑on projects that introduce hardware/software co‑design on the Intel Cyclone V‑SoC DE1‑SoC board.  
Topics include Quartus‑based HDL design, Avalon bus arbitration, custom IP, ARM‑A9 bare‑metal C, audio processing, timing analysis, and signal‑tap debugging.

## Repository layout
* DE1_SoC_Lab1 - Quartus starter design (LEDs / switches)
* DE1_SoC_Lab2 - Custom component & bus mapping
* DE1_SoC_Lab3 - Assembly‑language I/O demo
* DE1_SoC_Lab4 - Interrupt controller demo
* DE1_SoC_Lab5 - DMA / audio pass‑through
* DE1_SoC_Lab6 - Timer + ISR latency test
* DE1_SoC_Lab7 - Signal‑Tap capture
* DE1_SoC_Lab8 - FIR/IIR audio filters
* DE1_SoC_Lab9 - Cache & memory‑map experiments
* DE1_SoC_Lab10 - Real‑time audio equalizer
* Arbitration_Demo, custom_component_demo, TimeQuest_Demo, Signal Tap Demo, Audio_Demo, int_demo, Assembly_Demo – in‑class demos and reference designs
* DE1_SoC.qsf – top‑level Quartus project file
## Getting started
1. **Hardware:** Terasic DE1‑SoC board, USB‑Blaster II.  
2. **Software:**  
   * Intel Quartus Prime 17.0 Lite
   * ModelSim‑Intel Starter
