// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1979\sampleModel1979_3_sub\Mysubsystem_38.v
// Created: 2024-08-16 07:04:13
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_38
// Source Path: sampleModel1979_3_sub/Subsystem/Mysubsystem_38
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_38
          (In1,
           In2,
           In3,
           In4,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  output  [15:0] Out1;  // uint16


  wire [7:0] cfblk37_out1;  // uint8
  wire [15:0] cfblk138_out1;  // uint16
  wire signed [31:0] cfblk114_sub_temp;  // sfix32
  wire signed [31:0] cfblk114_1;  // sfix32
  wire signed [31:0] cfblk114_2;  // sfix32
  wire [15:0] cfblk114_out1;  // uint16


  assign cfblk37_out1 = In1 + In3;



  DotProduct u_cfblk138_inst (.in1(In4),  // uint8
                              .in2(cfblk37_out1),  // uint8
                              .out1(cfblk138_out1)  // uint16
                              );

  assign cfblk114_1 = {24'b0, In2};
  assign cfblk114_2 = {16'b0, cfblk138_out1};
  assign cfblk114_sub_temp = cfblk114_1 - cfblk114_2;
  assign cfblk114_out1 = cfblk114_sub_temp[15:0];



  assign Out1 = cfblk114_out1;

endmodule  // Mysubsystem_38

