#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001e0f10d1c90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e0f10d1e20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_000001e0f10a9cf0 .functor NOT 1, L_000001e0f10ab4d0, C4<0>, C4<0>, C4<0>;
L_000001e0f10aa3f0 .functor XOR 8, L_000001e0f10ab610, L_000001e0f10ab890, C4<00000000>, C4<00000000>;
L_000001e0f10aa230 .functor XOR 8, L_000001e0f10aa3f0, L_000001e0f10aacb0, C4<00000000>, C4<00000000>;
v000001e0f10b1e60_0 .net *"_ivl_11", 7 0, L_000001e0f10ab890;  1 drivers
v000001e0f10b2040_0 .net *"_ivl_13", 7 0, L_000001e0f10aa3f0;  1 drivers
v000001e0f10b1780_0 .net *"_ivl_15", 7 0, L_000001e0f10aacb0;  1 drivers
v000001e0f10b20e0_0 .net *"_ivl_17", 7 0, L_000001e0f10aa230;  1 drivers
L_000001e0f1123158 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e0f10b2d60_0 .net *"_ivl_5", 6 0, L_000001e0f1123158;  1 drivers
v000001e0f10b1820_0 .net *"_ivl_7", 7 0, L_000001e0f10ab750;  1 drivers
v000001e0f10b2860_0 .net *"_ivl_9", 7 0, L_000001e0f10ab610;  1 drivers
v000001e0f10b2220_0 .net "a", 7 0, v000001e0f10b11e0_0;  1 drivers
v000001e0f10b15a0_0 .net "b", 7 0, v000001e0f10b1fa0_0;  1 drivers
v000001e0f10b2360_0 .var "clk", 0 0;
v000001e0f10b27c0_0 .net "out_dut", 7 0, L_000001e0f10b1320;  1 drivers
v000001e0f10b2400_0 .net "out_ref", 7 0, L_000001e0f10b10a0;  1 drivers
v000001e0f10b24a0_0 .net "sel", 0 0, v000001e0f10b1a00_0;  1 drivers
v000001e0f10b2ea0_0 .var/2u "stats1", 159 0;
v000001e0f10b2680_0 .var/2u "strobe", 0 0;
v000001e0f10b13c0_0 .net "tb_match", 0 0, L_000001e0f10ab4d0;  1 drivers
v000001e0f10b1000_0 .net "tb_mismatch", 0 0, L_000001e0f10a9cf0;  1 drivers
v000001e0f10b2a40_0 .net "wavedrom_enable", 0 0, v000001e0f10b1b40_0;  1 drivers
v000001e0f10b1460_0 .net "wavedrom_title", 511 0, v000001e0f10b29a0_0;  1 drivers
L_000001e0f10b1320 .concat [ 1 7 0 0], L_000001e0f10b1140, L_000001e0f1123158;
L_000001e0f10ab750 .concat [ 8 0 0 0], L_000001e0f10b10a0;
L_000001e0f10ab610 .concat [ 8 0 0 0], L_000001e0f10b10a0;
L_000001e0f10ab890 .concat [ 8 0 0 0], L_000001e0f10b1320;
L_000001e0f10aacb0 .concat [ 8 0 0 0], L_000001e0f10b10a0;
L_000001e0f10ab4d0 .cmp/eeq 8, L_000001e0f10ab750, L_000001e0f10aa230;
S_000001e0f10cbfa0 .scope module, "good1" "RefModule" 3 95, 4 2 0, S_000001e0f10d1e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v000001e0f10b2ae0_0 .net "a", 7 0, v000001e0f10b11e0_0;  alias, 1 drivers
v000001e0f10b22c0_0 .net "b", 7 0, v000001e0f10b1fa0_0;  alias, 1 drivers
v000001e0f10b1dc0_0 .net "out", 7 0, L_000001e0f10b10a0;  alias, 1 drivers
v000001e0f10b2e00_0 .net "sel", 0 0, v000001e0f10b1a00_0;  alias, 1 drivers
L_000001e0f10b10a0 .functor MUXZ 8, v000001e0f10b1fa0_0, v000001e0f10b11e0_0, v000001e0f10b1a00_0, C4<>;
S_000001e0f10cc130 .scope module, "stim1" "stimulus_gen" 3 89, 3 5 0, S_000001e0f10d1e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "sel";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v000001e0f10b11e0_0 .var "a", 7 0;
v000001e0f10b1fa0_0 .var "b", 7 0;
v000001e0f10b1280_0 .net "clk", 0 0, v000001e0f10b2360_0;  1 drivers
v000001e0f10b1a00_0 .var "sel", 0 0;
v000001e0f10b1b40_0 .var "wavedrom_enable", 0 0;
v000001e0f10b29a0_0 .var "wavedrom_title", 511 0;
E_000001e0f10cd890/0 .event negedge, v000001e0f10b1280_0;
E_000001e0f10cd890/1 .event posedge, v000001e0f10b1280_0;
E_000001e0f10cd890 .event/or E_000001e0f10cd890/0, E_000001e0f10cd890/1;
E_000001e0f10cd650 .event negedge, v000001e0f10b1280_0;
S_000001e0f10b5a80 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001e0f10cc130;
 .timescale -12 -12;
v000001e0f10b1be0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001e0f10b5c10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001e0f10cc130;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001e0f10b5da0 .scope module, "top_module1" "TopModule" 3 101, 5 2 0, S_000001e0f10d1e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 1 "out";
L_000001e0f10a9dd0 .functor NOT 8, L_000001e0f10b2b80, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e0f10aa380 .functor AND 8, L_000001e0f10a9dd0, v000001e0f10b11e0_0, C4<11111111>, C4<11111111>;
L_000001e0f10aa070 .functor AND 8, L_000001e0f10b2c20, v000001e0f10b1fa0_0, C4<11111111>, C4<11111111>;
L_000001e0f10aa0e0 .functor OR 8, L_000001e0f10aa380, L_000001e0f10aa070, C4<00000000>, C4<00000000>;
v000001e0f10b2cc0_0 .net *"_ivl_0", 7 0, L_000001e0f10b2b80;  1 drivers
L_000001e0f1123110 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e0f10b1960_0 .net *"_ivl_11", 6 0, L_000001e0f1123110;  1 drivers
v000001e0f10b1500_0 .net *"_ivl_12", 7 0, L_000001e0f10aa070;  1 drivers
v000001e0f10b2720_0 .net *"_ivl_14", 7 0, L_000001e0f10aa0e0;  1 drivers
L_000001e0f11230c8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e0f10b16e0_0 .net *"_ivl_3", 6 0, L_000001e0f11230c8;  1 drivers
v000001e0f10b25e0_0 .net *"_ivl_4", 7 0, L_000001e0f10a9dd0;  1 drivers
v000001e0f10b2900_0 .net *"_ivl_6", 7 0, L_000001e0f10aa380;  1 drivers
v000001e0f10b2180_0 .net *"_ivl_8", 7 0, L_000001e0f10b2c20;  1 drivers
v000001e0f10b2540_0 .net "a", 7 0, v000001e0f10b11e0_0;  alias, 1 drivers
v000001e0f10b1c80_0 .net "b", 7 0, v000001e0f10b1fa0_0;  alias, 1 drivers
v000001e0f10b18c0_0 .net "out", 0 0, L_000001e0f10b1140;  1 drivers
v000001e0f10b1aa0_0 .net "sel", 0 0, v000001e0f10b1a00_0;  alias, 1 drivers
L_000001e0f10b2b80 .concat [ 1 7 0 0], v000001e0f10b1a00_0, L_000001e0f11230c8;
L_000001e0f10b2c20 .concat [ 1 7 0 0], v000001e0f10b1a00_0, L_000001e0f1123110;
L_000001e0f10b1140 .part L_000001e0f10aa0e0, 0, 1;
S_000001e0f10c81a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_000001e0f10d1e20;
 .timescale -12 -12;
E_000001e0f10cd810 .event edge, v000001e0f10b2680_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001e0f10b2680_0;
    %nor/r;
    %assign/vec4 v000001e0f10b2680_0, 0;
    %wait E_000001e0f10cd810;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001e0f10cc130;
T_3 ;
    %pushi/vec4 0, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001e0f10b1fa0_0, 0;
    %assign/vec4 v000001e0f10b11e0_0, 0;
    %wait E_000001e0f10cd650;
    %wait E_000001e0f10cd890;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001e0f10b1fa0_0, 0;
    %assign/vec4 v000001e0f10b11e0_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001e0f10b1fa0_0, 0;
    %assign/vec4 v000001e0f10b11e0_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001e0f10b1fa0_0, 0;
    %assign/vec4 v000001e0f10b11e0_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001e0f10b1fa0_0, 0;
    %assign/vec4 v000001e0f10b11e0_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001e0f10b1fa0_0, 0;
    %assign/vec4 v000001e0f10b11e0_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001e0f10b1fa0_0, 0;
    %assign/vec4 v000001e0f10b11e0_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 65280, 0, 16;
    %split/vec4 8;
    %assign/vec4 v000001e0f10b1fa0_0, 0;
    %assign/vec4 v000001e0f10b11e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %wait E_000001e0f10cd890;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001e0f10b5c10;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e0f10cd890;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v000001e0f10b1a00_0, 0;
    %split/vec4 8;
    %assign/vec4 v000001e0f10b1fa0_0, 0;
    %assign/vec4 v000001e0f10b11e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001e0f10d1e20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0f10b2360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0f10b2680_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001e0f10d1e20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001e0f10b2360_0;
    %inv;
    %store/vec4 v000001e0f10b2360_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001e0f10d1e20;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v000001e0f10b1280_0, v000001e0f10b1000_0, v000001e0f10b24a0_0, v000001e0f10b2220_0, v000001e0f10b15a0_0, v000001e0f10b2400_0, v000001e0f10b27c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001e0f10d1e20;
T_7 ;
    %load/vec4 v000001e0f10b2ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001e0f10b2ea0_0, 64, 32>, &PV<v000001e0f10b2ea0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001e0f10b2ea0_0, 128, 32>, &PV<v000001e0f10b2ea0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", &PV<v000001e0f10b2ea0_0, 128, 32>, &PV<v000001e0f10b2ea0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001e0f10d1e20;
T_8 ;
    %wait E_000001e0f10cd890;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e0f10b2ea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e0f10b2ea0_0, 4, 32;
    %load/vec4 v000001e0f10b13c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001e0f10b2ea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e0f10b2ea0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e0f10b2ea0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e0f10b2ea0_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001e0f10b2400_0;
    %load/vec4 v000001e0f10b2400_0;
    %load/vec4 v000001e0f10b27c0_0;
    %xor;
    %load/vec4 v000001e0f10b2400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001e0f10b2ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e0f10b2ea0_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001e0f10b2ea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e0f10b2ea0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e0f10d1e20;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 146 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 147 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob062_bugs_mux2_test.sv";
    "dataset_code-complete-iccad2023/Prob062_bugs_mux2_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob062_bugs_mux2/Prob062_bugs_mux2_sample01.sv";
