
TrabajoFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025f4  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080027a0  080027a0  000127a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002840  08002840  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  08002840  08002840  00012840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002848  08002848  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002848  08002848  00012848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800284c  0800284c  0001284c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08002850  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a4  2**0
                  CONTENTS
 10 .bss          000000f8  200000a4  200000a4  000200a4  2**2
                  ALLOC
 11 .noinit       00000001  2000019c  2000019c  000200a4  2**0
                  ALLOC
 12 ._user_heap_stack 00000603  2000019d  2000019d  000200a4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000b714  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001e83  00000000  00000000  0002b7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000870  00000000  00000000  0002d670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000798  00000000  00000000  0002dee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002571b  00000000  00000000  0002e678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000cbb9  00000000  00000000  00053d93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e1bf2  00000000  00000000  0006094c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  0014253e  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00001fe0  00000000  00000000  00142594  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200000a4 	.word	0x200000a4
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08002788 	.word	0x08002788

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200000a8 	.word	0x200000a8
 80001e8:	08002788 	.word	0x08002788

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000200:	f000 b96e 	b.w	80004e0 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	468c      	mov	ip, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	f040 8083 	bne.w	8000332 <__udivmoddi4+0x116>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d947      	bls.n	80002c2 <__udivmoddi4+0xa6>
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	b142      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000238:	f1c2 0020 	rsb	r0, r2, #32
 800023c:	fa24 f000 	lsr.w	r0, r4, r0
 8000240:	4091      	lsls	r1, r2
 8000242:	4097      	lsls	r7, r2
 8000244:	ea40 0c01 	orr.w	ip, r0, r1
 8000248:	4094      	lsls	r4, r2
 800024a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800024e:	0c23      	lsrs	r3, r4, #16
 8000250:	fbbc f6f8 	udiv	r6, ip, r8
 8000254:	fa1f fe87 	uxth.w	lr, r7
 8000258:	fb08 c116 	mls	r1, r8, r6, ip
 800025c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000260:	fb06 f10e 	mul.w	r1, r6, lr
 8000264:	4299      	cmp	r1, r3
 8000266:	d909      	bls.n	800027c <__udivmoddi4+0x60>
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800026e:	f080 8119 	bcs.w	80004a4 <__udivmoddi4+0x288>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 8116 	bls.w	80004a4 <__udivmoddi4+0x288>
 8000278:	3e02      	subs	r6, #2
 800027a:	443b      	add	r3, r7
 800027c:	1a5b      	subs	r3, r3, r1
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb3 f0f8 	udiv	r0, r3, r8
 8000284:	fb08 3310 	mls	r3, r8, r0, r3
 8000288:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800028c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000290:	45a6      	cmp	lr, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x8c>
 8000294:	193c      	adds	r4, r7, r4
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800029a:	f080 8105 	bcs.w	80004a8 <__udivmoddi4+0x28c>
 800029e:	45a6      	cmp	lr, r4
 80002a0:	f240 8102 	bls.w	80004a8 <__udivmoddi4+0x28c>
 80002a4:	3802      	subs	r0, #2
 80002a6:	443c      	add	r4, r7
 80002a8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ac:	eba4 040e 	sub.w	r4, r4, lr
 80002b0:	2600      	movs	r6, #0
 80002b2:	b11d      	cbz	r5, 80002bc <__udivmoddi4+0xa0>
 80002b4:	40d4      	lsrs	r4, r2
 80002b6:	2300      	movs	r3, #0
 80002b8:	e9c5 4300 	strd	r4, r3, [r5]
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	b902      	cbnz	r2, 80002c6 <__udivmoddi4+0xaa>
 80002c4:	deff      	udf	#255	; 0xff
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	2a00      	cmp	r2, #0
 80002cc:	d150      	bne.n	8000370 <__udivmoddi4+0x154>
 80002ce:	1bcb      	subs	r3, r1, r7
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f f887 	uxth.w	r8, r7
 80002d8:	2601      	movs	r6, #1
 80002da:	fbb3 fcfe 	udiv	ip, r3, lr
 80002de:	0c21      	lsrs	r1, r4, #16
 80002e0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002e8:	fb08 f30c 	mul.w	r3, r8, ip
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d907      	bls.n	8000300 <__udivmoddi4+0xe4>
 80002f0:	1879      	adds	r1, r7, r1
 80002f2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002f6:	d202      	bcs.n	80002fe <__udivmoddi4+0xe2>
 80002f8:	428b      	cmp	r3, r1
 80002fa:	f200 80e9 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 80002fe:	4684      	mov	ip, r0
 8000300:	1ac9      	subs	r1, r1, r3
 8000302:	b2a3      	uxth	r3, r4
 8000304:	fbb1 f0fe 	udiv	r0, r1, lr
 8000308:	fb0e 1110 	mls	r1, lr, r0, r1
 800030c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000310:	fb08 f800 	mul.w	r8, r8, r0
 8000314:	45a0      	cmp	r8, r4
 8000316:	d907      	bls.n	8000328 <__udivmoddi4+0x10c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x10a>
 8000320:	45a0      	cmp	r8, r4
 8000322:	f200 80d9 	bhi.w	80004d8 <__udivmoddi4+0x2bc>
 8000326:	4618      	mov	r0, r3
 8000328:	eba4 0408 	sub.w	r4, r4, r8
 800032c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000330:	e7bf      	b.n	80002b2 <__udivmoddi4+0x96>
 8000332:	428b      	cmp	r3, r1
 8000334:	d909      	bls.n	800034a <__udivmoddi4+0x12e>
 8000336:	2d00      	cmp	r5, #0
 8000338:	f000 80b1 	beq.w	800049e <__udivmoddi4+0x282>
 800033c:	2600      	movs	r6, #0
 800033e:	e9c5 0100 	strd	r0, r1, [r5]
 8000342:	4630      	mov	r0, r6
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	fab3 f683 	clz	r6, r3
 800034e:	2e00      	cmp	r6, #0
 8000350:	d14a      	bne.n	80003e8 <__udivmoddi4+0x1cc>
 8000352:	428b      	cmp	r3, r1
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0x140>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 80b8 	bhi.w	80004cc <__udivmoddi4+0x2b0>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb61 0103 	sbc.w	r1, r1, r3
 8000362:	2001      	movs	r0, #1
 8000364:	468c      	mov	ip, r1
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0a8      	beq.n	80002bc <__udivmoddi4+0xa0>
 800036a:	e9c5 4c00 	strd	r4, ip, [r5]
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0xa0>
 8000370:	f1c2 0320 	rsb	r3, r2, #32
 8000374:	fa20 f603 	lsr.w	r6, r0, r3
 8000378:	4097      	lsls	r7, r2
 800037a:	fa01 f002 	lsl.w	r0, r1, r2
 800037e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000382:	40d9      	lsrs	r1, r3
 8000384:	4330      	orrs	r0, r6
 8000386:	0c03      	lsrs	r3, r0, #16
 8000388:	fbb1 f6fe 	udiv	r6, r1, lr
 800038c:	fa1f f887 	uxth.w	r8, r7
 8000390:	fb0e 1116 	mls	r1, lr, r6, r1
 8000394:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000398:	fb06 f108 	mul.w	r1, r6, r8
 800039c:	4299      	cmp	r1, r3
 800039e:	fa04 f402 	lsl.w	r4, r4, r2
 80003a2:	d909      	bls.n	80003b8 <__udivmoddi4+0x19c>
 80003a4:	18fb      	adds	r3, r7, r3
 80003a6:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80003aa:	f080 808d 	bcs.w	80004c8 <__udivmoddi4+0x2ac>
 80003ae:	4299      	cmp	r1, r3
 80003b0:	f240 808a 	bls.w	80004c8 <__udivmoddi4+0x2ac>
 80003b4:	3e02      	subs	r6, #2
 80003b6:	443b      	add	r3, r7
 80003b8:	1a5b      	subs	r3, r3, r1
 80003ba:	b281      	uxth	r1, r0
 80003bc:	fbb3 f0fe 	udiv	r0, r3, lr
 80003c0:	fb0e 3310 	mls	r3, lr, r0, r3
 80003c4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003c8:	fb00 f308 	mul.w	r3, r0, r8
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d907      	bls.n	80003e0 <__udivmoddi4+0x1c4>
 80003d0:	1879      	adds	r1, r7, r1
 80003d2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003d6:	d273      	bcs.n	80004c0 <__udivmoddi4+0x2a4>
 80003d8:	428b      	cmp	r3, r1
 80003da:	d971      	bls.n	80004c0 <__udivmoddi4+0x2a4>
 80003dc:	3802      	subs	r0, #2
 80003de:	4439      	add	r1, r7
 80003e0:	1acb      	subs	r3, r1, r3
 80003e2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003e6:	e778      	b.n	80002da <__udivmoddi4+0xbe>
 80003e8:	f1c6 0c20 	rsb	ip, r6, #32
 80003ec:	fa03 f406 	lsl.w	r4, r3, r6
 80003f0:	fa22 f30c 	lsr.w	r3, r2, ip
 80003f4:	431c      	orrs	r4, r3
 80003f6:	fa20 f70c 	lsr.w	r7, r0, ip
 80003fa:	fa01 f306 	lsl.w	r3, r1, r6
 80003fe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000402:	fa21 f10c 	lsr.w	r1, r1, ip
 8000406:	431f      	orrs	r7, r3
 8000408:	0c3b      	lsrs	r3, r7, #16
 800040a:	fbb1 f9fe 	udiv	r9, r1, lr
 800040e:	fa1f f884 	uxth.w	r8, r4
 8000412:	fb0e 1119 	mls	r1, lr, r9, r1
 8000416:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800041a:	fb09 fa08 	mul.w	sl, r9, r8
 800041e:	458a      	cmp	sl, r1
 8000420:	fa02 f206 	lsl.w	r2, r2, r6
 8000424:	fa00 f306 	lsl.w	r3, r0, r6
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x220>
 800042a:	1861      	adds	r1, r4, r1
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000430:	d248      	bcs.n	80004c4 <__udivmoddi4+0x2a8>
 8000432:	458a      	cmp	sl, r1
 8000434:	d946      	bls.n	80004c4 <__udivmoddi4+0x2a8>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	4421      	add	r1, r4
 800043c:	eba1 010a 	sub.w	r1, r1, sl
 8000440:	b2bf      	uxth	r7, r7
 8000442:	fbb1 f0fe 	udiv	r0, r1, lr
 8000446:	fb0e 1110 	mls	r1, lr, r0, r1
 800044a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45b8      	cmp	r8, r7
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x24a>
 8000456:	19e7      	adds	r7, r4, r7
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d22e      	bcs.n	80004bc <__udivmoddi4+0x2a0>
 800045e:	45b8      	cmp	r8, r7
 8000460:	d92c      	bls.n	80004bc <__udivmoddi4+0x2a0>
 8000462:	3802      	subs	r0, #2
 8000464:	4427      	add	r7, r4
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba7 0708 	sub.w	r7, r7, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454f      	cmp	r7, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	4649      	mov	r1, r9
 8000478:	d31a      	bcc.n	80004b0 <__udivmoddi4+0x294>
 800047a:	d017      	beq.n	80004ac <__udivmoddi4+0x290>
 800047c:	b15d      	cbz	r5, 8000496 <__udivmoddi4+0x27a>
 800047e:	ebb3 020e 	subs.w	r2, r3, lr
 8000482:	eb67 0701 	sbc.w	r7, r7, r1
 8000486:	fa07 fc0c 	lsl.w	ip, r7, ip
 800048a:	40f2      	lsrs	r2, r6
 800048c:	ea4c 0202 	orr.w	r2, ip, r2
 8000490:	40f7      	lsrs	r7, r6
 8000492:	e9c5 2700 	strd	r2, r7, [r5]
 8000496:	2600      	movs	r6, #0
 8000498:	4631      	mov	r1, r6
 800049a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049e:	462e      	mov	r6, r5
 80004a0:	4628      	mov	r0, r5
 80004a2:	e70b      	b.n	80002bc <__udivmoddi4+0xa0>
 80004a4:	4606      	mov	r6, r0
 80004a6:	e6e9      	b.n	800027c <__udivmoddi4+0x60>
 80004a8:	4618      	mov	r0, r3
 80004aa:	e6fd      	b.n	80002a8 <__udivmoddi4+0x8c>
 80004ac:	4543      	cmp	r3, r8
 80004ae:	d2e5      	bcs.n	800047c <__udivmoddi4+0x260>
 80004b0:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b4:	eb69 0104 	sbc.w	r1, r9, r4
 80004b8:	3801      	subs	r0, #1
 80004ba:	e7df      	b.n	800047c <__udivmoddi4+0x260>
 80004bc:	4608      	mov	r0, r1
 80004be:	e7d2      	b.n	8000466 <__udivmoddi4+0x24a>
 80004c0:	4660      	mov	r0, ip
 80004c2:	e78d      	b.n	80003e0 <__udivmoddi4+0x1c4>
 80004c4:	4681      	mov	r9, r0
 80004c6:	e7b9      	b.n	800043c <__udivmoddi4+0x220>
 80004c8:	4666      	mov	r6, ip
 80004ca:	e775      	b.n	80003b8 <__udivmoddi4+0x19c>
 80004cc:	4630      	mov	r0, r6
 80004ce:	e74a      	b.n	8000366 <__udivmoddi4+0x14a>
 80004d0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d4:	4439      	add	r1, r7
 80004d6:	e713      	b.n	8000300 <__udivmoddi4+0xe4>
 80004d8:	3802      	subs	r0, #2
 80004da:	443c      	add	r4, r7
 80004dc:	e724      	b.n	8000328 <__udivmoddi4+0x10c>
 80004de:	bf00      	nop

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <BtlCore_Init>:
static void BtlCoreReset(void);
static void BtlCoreError(void);

/*----------------------- ROUTINES -----------------------*/
void BtlCore_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
    btlcore_runtimedata = btlcore_runtimedata_default;
 80004e8:	4a0a      	ldr	r2, [pc, #40]	; (8000514 <BtlCore_Init+0x30>)
 80004ea:	4b0b      	ldr	r3, [pc, #44]	; (8000518 <BtlCore_Init+0x34>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	6013      	str	r3, [r2, #0]

    /* Initialize API delay for LED1, LED2 and LED3 */
    delayInit(&erase_delay, BTLCORE_DELAY_ERASE);
 80004f0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80004f4:	4809      	ldr	r0, [pc, #36]	; (800051c <BtlCore_Init+0x38>)
 80004f6:	f000 fa93 	bl	8000a20 <delayInit>
    delayInit(&download_delay, BTLCORE_DELAY_DOWNLOAD);
 80004fa:	f241 3188 	movw	r1, #5000	; 0x1388
 80004fe:	4808      	ldr	r0, [pc, #32]	; (8000520 <BtlCore_Init+0x3c>)
 8000500:	f000 fa8e 	bl	8000a20 <delayInit>
    delayInit(&update_delay, BTLCORE_DELAY_UPDATE);
 8000504:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000508:	4806      	ldr	r0, [pc, #24]	; (8000524 <BtlCore_Init+0x40>)
 800050a:	f000 fa89 	bl	8000a20 <delayInit>
}
 800050e:	bf00      	nop
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	200000c4 	.word	0x200000c4
 8000518:	200000c0 	.word	0x200000c0
 800051c:	200000c8 	.word	0x200000c8
 8000520:	200000d4 	.word	0x200000d4
 8000524:	200000e0 	.word	0x200000e0

08000528 <BtlCore_Task>:

void BtlCore_Task(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
    CmdMng_Read(&btlcore_runtimedata.event);
 800052c:	4818      	ldr	r0, [pc, #96]	; (8000590 <BtlCore_Task+0x68>)
 800052e:	f000 f923 	bl	8000778 <CmdMng_Read>

    switch(btlcore_runtimedata.state)
 8000532:	4b18      	ldr	r3, [pc, #96]	; (8000594 <BtlCore_Task+0x6c>)
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	2b06      	cmp	r3, #6
 8000538:	d825      	bhi.n	8000586 <BtlCore_Task+0x5e>
 800053a:	a201      	add	r2, pc, #4	; (adr r2, 8000540 <BtlCore_Task+0x18>)
 800053c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000540:	0800055d 	.word	0x0800055d
 8000544:	08000563 	.word	0x08000563
 8000548:	08000569 	.word	0x08000569
 800054c:	0800056f 	.word	0x0800056f
 8000550:	08000575 	.word	0x08000575
 8000554:	0800057b 	.word	0x0800057b
 8000558:	08000581 	.word	0x08000581
    {
        case BTLCORE_STATE_0:
            BtlCoreState0();
 800055c:	f000 f828 	bl	80005b0 <BtlCoreState0>
            break;
 8000560:	e014      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_IDLE:
            BtlCoreIdle();
 8000562:	f000 f845 	bl	80005f0 <BtlCoreIdle>
            break;
 8000566:	e011      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_ERASE:
            BtlCoreErase();
 8000568:	f000 f852 	bl	8000610 <BtlCoreErase>
            break;
 800056c:	e00e      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_DOWNLOAD:
            BtlCoreDownload();
 800056e:	f000 f86b 	bl	8000648 <BtlCoreDownload>
            break;
 8000572:	e00b      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_UPDATE:
            BtlCoreUpdate();
 8000574:	f000 f880 	bl	8000678 <BtlCoreUpdate>
            break;
 8000578:	e008      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_SELFCHECK:
            BtlCoreSelfCheck();
 800057a:	f000 f895 	bl	80006a8 <BtlCoreSelfCheck>
            break;
 800057e:	e005      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_RESET:
            BtlCoreReset();
 8000580:	f000 f8a2 	bl	80006c8 <BtlCoreReset>
            break;
 8000584:	e002      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_ERROR:
        default:
            BtlCoreError();
 8000586:	f000 f8b3 	bl	80006f0 <BtlCoreError>
            break;
 800058a:	bf00      	nop
    }
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}
 8000590:	200000c6 	.word	0x200000c6
 8000594:	200000c4 	.word	0x200000c4

08000598 <BtlCore_ResetRequested>:
{
    return btlcore_runtimedata.fault;
}

btlcore_boolean_t BtlCore_ResetRequested(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
    return btlcore_runtimedata.reset_flag;
 800059c:	4b03      	ldr	r3, [pc, #12]	; (80005ac <BtlCore_ResetRequested+0x14>)
 800059e:	78db      	ldrb	r3, [r3, #3]
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	200000c4 	.word	0x200000c4

080005b0 <BtlCoreState0>:

static void BtlCoreState0(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
    if(CMDMNG_EVENT_TRIGGER_BTL == btlcore_runtimedata.event) {
 80005b4:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <BtlCoreState0+0x34>)
 80005b6:	789b      	ldrb	r3, [r3, #2]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d109      	bne.n	80005d0 <BtlCoreState0+0x20>
        uartSendString("JUMP TO BOOTLOADER\r\n", sizeof("JUMP TO BOOTLOADER\r\n"));
 80005bc:	2115      	movs	r1, #21
 80005be:	480a      	ldr	r0, [pc, #40]	; (80005e8 <BtlCoreState0+0x38>)
 80005c0:	f000 fb28 	bl	8000c14 <uartSendString>
        btlcore_boot_target = BTLCORE_TARGET_BTL;
 80005c4:	4b09      	ldr	r3, [pc, #36]	; (80005ec <BtlCoreState0+0x3c>)
 80005c6:	2201      	movs	r2, #1
 80005c8:	701a      	strb	r2, [r3, #0]
        btlcore_runtimedata.reset_flag = BTLCORE_BOOLEAN_TRUE;
 80005ca:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <BtlCoreState0+0x34>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	70da      	strb	r2, [r3, #3]
    }

    if(BTLCORE_TARGET_BTL == btlcore_boot_target) {
 80005d0:	4b06      	ldr	r3, [pc, #24]	; (80005ec <BtlCoreState0+0x3c>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d102      	bne.n	80005de <BtlCoreState0+0x2e>
        btlcore_runtimedata.state = BTLCORE_STATE_IDLE;
 80005d8:	4b02      	ldr	r3, [pc, #8]	; (80005e4 <BtlCoreState0+0x34>)
 80005da:	2201      	movs	r2, #1
 80005dc:	701a      	strb	r2, [r3, #0]
    }
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	200000c4 	.word	0x200000c4
 80005e8:	080027a0 	.word	0x080027a0
 80005ec:	2000019c 	.word	0x2000019c

080005f0 <BtlCoreIdle>:

static void BtlCoreIdle(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
    if(CMDMNG_EVENT_REQUEST_ERASE == btlcore_runtimedata.event) {
 80005f4:	4b05      	ldr	r3, [pc, #20]	; (800060c <BtlCoreIdle+0x1c>)
 80005f6:	789b      	ldrb	r3, [r3, #2]
 80005f8:	2b02      	cmp	r3, #2
 80005fa:	d102      	bne.n	8000602 <BtlCoreIdle+0x12>
        btlcore_runtimedata.state = BTLCORE_STATE_ERASE;
 80005fc:	4b03      	ldr	r3, [pc, #12]	; (800060c <BtlCoreIdle+0x1c>)
 80005fe:	2202      	movs	r2, #2
 8000600:	701a      	strb	r2, [r3, #0]
    }
}
 8000602:	bf00      	nop
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	200000c4 	.word	0x200000c4

08000610 <BtlCoreErase>:

static void BtlCoreErase(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
    if(delayRead(&erase_delay))
 8000614:	4809      	ldr	r0, [pc, #36]	; (800063c <BtlCoreErase+0x2c>)
 8000616:	f000 fa24 	bl	8000a62 <delayRead>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d00a      	beq.n	8000636 <BtlCoreErase+0x26>
    {
        if(CMDMNG_EVENT_REQUEST_DOWNLOAD == btlcore_runtimedata.event) {
 8000620:	4b07      	ldr	r3, [pc, #28]	; (8000640 <BtlCoreErase+0x30>)
 8000622:	789b      	ldrb	r3, [r3, #2]
 8000624:	2b03      	cmp	r3, #3
 8000626:	d106      	bne.n	8000636 <BtlCoreErase+0x26>
            uartSendString("ERASE OK\r\n", sizeof("ERASE OK\r\n"));
 8000628:	210b      	movs	r1, #11
 800062a:	4806      	ldr	r0, [pc, #24]	; (8000644 <BtlCoreErase+0x34>)
 800062c:	f000 faf2 	bl	8000c14 <uartSendString>
            btlcore_runtimedata.state = BTLCORE_STATE_DOWNLOAD;
 8000630:	4b03      	ldr	r3, [pc, #12]	; (8000640 <BtlCoreErase+0x30>)
 8000632:	2203      	movs	r2, #3
 8000634:	701a      	strb	r2, [r3, #0]
        }
//        else {
//            btlcore_runtimedata.state = BTLCORE_STATE_ERROR;
//        }
    }
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	200000c8 	.word	0x200000c8
 8000640:	200000c4 	.word	0x200000c4
 8000644:	080027b8 	.word	0x080027b8

08000648 <BtlCoreDownload>:

static void BtlCoreDownload(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
    if(delayRead(&download_delay))
 800064c:	4807      	ldr	r0, [pc, #28]	; (800066c <BtlCoreDownload+0x24>)
 800064e:	f000 fa08 	bl	8000a62 <delayRead>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d006      	beq.n	8000666 <BtlCoreDownload+0x1e>
    {
        uartSendString("DOWNLOAD OK\r\n", sizeof("DOWNLOAD OK\r\n"));
 8000658:	210e      	movs	r1, #14
 800065a:	4805      	ldr	r0, [pc, #20]	; (8000670 <BtlCoreDownload+0x28>)
 800065c:	f000 fada 	bl	8000c14 <uartSendString>
        btlcore_runtimedata.state = BTLCORE_STATE_UPDATE;
 8000660:	4b04      	ldr	r3, [pc, #16]	; (8000674 <BtlCoreDownload+0x2c>)
 8000662:	2204      	movs	r2, #4
 8000664:	701a      	strb	r2, [r3, #0]
    }
//    else {
//        btlcore_runtimedata.state = BTLCORE_STATE_ERROR;
//    }
}
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	200000d4 	.word	0x200000d4
 8000670:	080027c4 	.word	0x080027c4
 8000674:	200000c4 	.word	0x200000c4

08000678 <BtlCoreUpdate>:

static void BtlCoreUpdate(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
    if(delayRead(&update_delay))
 800067c:	4807      	ldr	r0, [pc, #28]	; (800069c <BtlCoreUpdate+0x24>)
 800067e:	f000 f9f0 	bl	8000a62 <delayRead>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d006      	beq.n	8000696 <BtlCoreUpdate+0x1e>
    {
        uartSendString("UPDATE OK\r\n", sizeof("UPDATE OK\r\n"));
 8000688:	210c      	movs	r1, #12
 800068a:	4805      	ldr	r0, [pc, #20]	; (80006a0 <BtlCoreUpdate+0x28>)
 800068c:	f000 fac2 	bl	8000c14 <uartSendString>
        btlcore_runtimedata.state = BTLCORE_STATE_SELFCHECK;
 8000690:	4b04      	ldr	r3, [pc, #16]	; (80006a4 <BtlCoreUpdate+0x2c>)
 8000692:	2205      	movs	r2, #5
 8000694:	701a      	strb	r2, [r3, #0]
    }
}
 8000696:	bf00      	nop
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	200000e0 	.word	0x200000e0
 80006a0:	080027d4 	.word	0x080027d4
 80006a4:	200000c4 	.word	0x200000c4

080006a8 <BtlCoreSelfCheck>:

static void BtlCoreSelfCheck(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
    uartSendString("SELF CHECK OK\r\n", sizeof("SELF CHECK OK\r\n"));
 80006ac:	2110      	movs	r1, #16
 80006ae:	4804      	ldr	r0, [pc, #16]	; (80006c0 <BtlCoreSelfCheck+0x18>)
 80006b0:	f000 fab0 	bl	8000c14 <uartSendString>
    btlcore_runtimedata.state = BTLCORE_STATE_RESET;
 80006b4:	4b03      	ldr	r3, [pc, #12]	; (80006c4 <BtlCoreSelfCheck+0x1c>)
 80006b6:	2206      	movs	r2, #6
 80006b8:	701a      	strb	r2, [r3, #0]
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	080027e0 	.word	0x080027e0
 80006c4:	200000c4 	.word	0x200000c4

080006c8 <BtlCoreReset>:

static void BtlCoreReset(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
    uartSendString("JUMP TO APP\r\n", sizeof("JUMP TO APP\r\n"));
 80006cc:	210e      	movs	r1, #14
 80006ce:	4805      	ldr	r0, [pc, #20]	; (80006e4 <BtlCoreReset+0x1c>)
 80006d0:	f000 faa0 	bl	8000c14 <uartSendString>
    btlcore_boot_target = BTLCORE_TARGET_APP;
 80006d4:	4b04      	ldr	r3, [pc, #16]	; (80006e8 <BtlCoreReset+0x20>)
 80006d6:	2202      	movs	r2, #2
 80006d8:	701a      	strb	r2, [r3, #0]
    btlcore_runtimedata.reset_flag = BTLCORE_BOOLEAN_TRUE;
 80006da:	4b04      	ldr	r3, [pc, #16]	; (80006ec <BtlCoreReset+0x24>)
 80006dc:	2201      	movs	r2, #1
 80006de:	70da      	strb	r2, [r3, #3]
}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	080027f0 	.word	0x080027f0
 80006e8:	2000019c 	.word	0x2000019c
 80006ec:	200000c4 	.word	0x200000c4

080006f0 <BtlCoreError>:

static void BtlCoreError(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
    btlcore_runtimedata.fault = BTLCORE_BOOLEAN_TRUE;
 80006f4:	4b03      	ldr	r3, [pc, #12]	; (8000704 <BtlCoreError+0x14>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	705a      	strb	r2, [r3, #1]
}
 80006fa:	bf00      	nop
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	200000c4 	.word	0x200000c4

08000708 <CmdMng_Init>:
static void CmdMngParse(void);
static void CmdMngEvent(void);

/*----------------------- ROUTINES -----------------------*/
void CmdMng_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
    cmdmng_runtimedata = cmdmng_runtimedata_default;
 800070c:	4a04      	ldr	r2, [pc, #16]	; (8000720 <CmdMng_Init+0x18>)
 800070e:	4b05      	ldr	r3, [pc, #20]	; (8000724 <CmdMng_Init+0x1c>)
 8000710:	4610      	mov	r0, r2
 8000712:	4619      	mov	r1, r3
 8000714:	2356      	movs	r3, #86	; 0x56
 8000716:	461a      	mov	r2, r3
 8000718:	f002 f820 	bl	800275c <memcpy>
}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	200000ec 	.word	0x200000ec
 8000724:	20000010 	.word	0x20000010

08000728 <CmdMng_Task>:

void CmdMng_Task(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
    uartReceive(cmdmng_rx_buffer, CMDMNG_BUFFER_SIZE);
 800072c:	2110      	movs	r1, #16
 800072e:	4810      	ldr	r0, [pc, #64]	; (8000770 <CmdMng_Task+0x48>)
 8000730:	f000 fa84 	bl	8000c3c <uartReceive>

    switch(cmdmng_runtimedata.state)
 8000734:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <CmdMng_Task+0x4c>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	2b03      	cmp	r3, #3
 800073a:	d816      	bhi.n	800076a <CmdMng_Task+0x42>
 800073c:	a201      	add	r2, pc, #4	; (adr r2, 8000744 <CmdMng_Task+0x1c>)
 800073e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000742:	bf00      	nop
 8000744:	08000755 	.word	0x08000755
 8000748:	0800075b 	.word	0x0800075b
 800074c:	08000761 	.word	0x08000761
 8000750:	08000767 	.word	0x08000767
    {
        case CMDMNG_STATE_0:
            CmdMngState0();
 8000754:	f000 f81c 	bl	8000790 <CmdMngState0>
            break;
 8000758:	e008      	b.n	800076c <CmdMng_Task+0x44>
        case CMDMNG_STATE_IDLE:
            CmdMngIdle();
 800075a:	f000 f825 	bl	80007a8 <CmdMngIdle>
            break;
 800075e:	e005      	b.n	800076c <CmdMng_Task+0x44>
        case CMDMNG_STATE_PARSE:
            CmdMngParse();
 8000760:	f000 f862 	bl	8000828 <CmdMngParse>
            break;
 8000764:	e002      	b.n	800076c <CmdMng_Task+0x44>
        case CMDMNG_STATE_EVENT:
            CmdMngEvent();
 8000766:	f000 f871 	bl	800084c <CmdMngEvent>
        default:
            break;
 800076a:	bf00      	nop
    }
}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	20000144 	.word	0x20000144
 8000774:	200000ec 	.word	0x200000ec

08000778 <CmdMng_Read>:

void CmdMng_Read(cmdmng_event_t *event)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
    CmdMngGetEvent(event);
 8000780:	6878      	ldr	r0, [r7, #4]
 8000782:	f000 f93d 	bl	8000a00 <CmdMngGetEvent>
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <CmdMngState0>:

static void CmdMngState0(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
    cmdmng_runtimedata.state = CMDMNG_STATE_IDLE;
 8000794:	4b03      	ldr	r3, [pc, #12]	; (80007a4 <CmdMngState0+0x14>)
 8000796:	2201      	movs	r2, #1
 8000798:	701a      	strb	r2, [r3, #0]
}
 800079a:	bf00      	nop
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	200000ec 	.word	0x200000ec

080007a8 <CmdMngIdle>:

static void CmdMngIdle(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
    if(CMDMNG_QUEUE_SIZE != cmdmng_runtimedata.queue.size) {
 80007ae:	4b1c      	ldr	r3, [pc, #112]	; (8000820 <CmdMngIdle+0x78>)
 80007b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80007b4:	2b40      	cmp	r3, #64	; 0x40
 80007b6:	d01d      	beq.n	80007f4 <CmdMngIdle+0x4c>
        for(uint8_t i = 0u; i < CMDMNG_BUFFER_SIZE; i++)
 80007b8:	2300      	movs	r3, #0
 80007ba:	71fb      	strb	r3, [r7, #7]
 80007bc:	e017      	b.n	80007ee <CmdMngIdle+0x46>
        {
            if(CMDMNG_LF == cmdmng_rx_buffer[i]) {
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	4a18      	ldr	r2, [pc, #96]	; (8000824 <CmdMngIdle+0x7c>)
 80007c2:	5cd3      	ldrb	r3, [r2, r3]
 80007c4:	2b0a      	cmp	r3, #10
 80007c6:	d104      	bne.n	80007d2 <CmdMngIdle+0x2a>
                cmdmng_runtimedata.msg_received =  CMDMNG_BOOLEAN_TRUE;
 80007c8:	4b15      	ldr	r3, [pc, #84]	; (8000820 <CmdMngIdle+0x78>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                break;
 80007d0:	e010      	b.n	80007f4 <CmdMngIdle+0x4c>
            }
            else if(0u == cmdmng_rx_buffer[i]) {
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	4a13      	ldr	r2, [pc, #76]	; (8000824 <CmdMngIdle+0x7c>)
 80007d6:	5cd3      	ldrb	r3, [r2, r3]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d005      	beq.n	80007e8 <CmdMngIdle+0x40>
                /* Buffer empty, do nothing */
            }
            else {
                CmdMngQueueWrite(cmdmng_rx_buffer[i]);
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	4a11      	ldr	r2, [pc, #68]	; (8000824 <CmdMngIdle+0x7c>)
 80007e0:	5cd3      	ldrb	r3, [r2, r3]
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 f864 	bl	80008b0 <CmdMngQueueWrite>
        for(uint8_t i = 0u; i < CMDMNG_BUFFER_SIZE; i++)
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	3301      	adds	r3, #1
 80007ec:	71fb      	strb	r3, [r7, #7]
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	2b0f      	cmp	r3, #15
 80007f2:	d9e4      	bls.n	80007be <CmdMngIdle+0x16>
            }
        }
    }

    if(CMDMNG_BOOLEAN_TRUE == cmdmng_runtimedata.msg_received) {
 80007f4:	4b0a      	ldr	r3, [pc, #40]	; (8000820 <CmdMngIdle+0x78>)
 80007f6:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d10b      	bne.n	8000816 <CmdMngIdle+0x6e>
        memset(cmdmng_rx_buffer, 0u, CMDMNG_BUFFER_SIZE);
 80007fe:	2210      	movs	r2, #16
 8000800:	2100      	movs	r1, #0
 8000802:	4808      	ldr	r0, [pc, #32]	; (8000824 <CmdMngIdle+0x7c>)
 8000804:	f001 ffb8 	bl	8002778 <memset>
        cmdmng_runtimedata.msg_received = CMDMNG_BOOLEAN_FALSE;
 8000808:	4b05      	ldr	r3, [pc, #20]	; (8000820 <CmdMngIdle+0x78>)
 800080a:	2200      	movs	r2, #0
 800080c:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
        cmdmng_runtimedata.state = CMDMNG_STATE_PARSE;
 8000810:	4b03      	ldr	r3, [pc, #12]	; (8000820 <CmdMngIdle+0x78>)
 8000812:	2202      	movs	r2, #2
 8000814:	701a      	strb	r2, [r3, #0]
    }
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	200000ec 	.word	0x200000ec
 8000824:	20000144 	.word	0x20000144

08000828 <CmdMngParse>:

static void CmdMngParse(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
    if(CMDMNG_BOOLEAN_TRUE == CmdMngParseMsg()) {
 800082c:	f000 f8aa 	bl	8000984 <CmdMngParseMsg>
 8000830:	4603      	mov	r3, r0
 8000832:	2b01      	cmp	r3, #1
 8000834:	d103      	bne.n	800083e <CmdMngParse+0x16>
        cmdmng_runtimedata.state = CMDMNG_STATE_EVENT;
 8000836:	4b04      	ldr	r3, [pc, #16]	; (8000848 <CmdMngParse+0x20>)
 8000838:	2203      	movs	r2, #3
 800083a:	701a      	strb	r2, [r3, #0]
    }
    else {
        cmdmng_runtimedata.state = CMDMNG_STATE_IDLE;
    }
}
 800083c:	e002      	b.n	8000844 <CmdMngParse+0x1c>
        cmdmng_runtimedata.state = CMDMNG_STATE_IDLE;
 800083e:	4b02      	ldr	r3, [pc, #8]	; (8000848 <CmdMngParse+0x20>)
 8000840:	2201      	movs	r2, #1
 8000842:	701a      	strb	r2, [r3, #0]
}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	200000ec 	.word	0x200000ec

0800084c <CmdMngEvent>:

static void CmdMngEvent(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
    cmdmng_boolean_t event_detected = CMDMNG_BOOLEAN_FALSE;
 8000852:	2300      	movs	r3, #0
 8000854:	71fb      	strb	r3, [r7, #7]
    cmdmng_event_t event;

    for(event = CMDMNG_EVENT_NO_REQUEST; event < CMDMNG_EVENT_MAX_NUMBER; event++) {
 8000856:	2300      	movs	r3, #0
 8000858:	71bb      	strb	r3, [r7, #6]
 800085a:	e011      	b.n	8000880 <CmdMngEvent+0x34>
        if(CMDMNG_EVENT_RAISED == memcmp(cmdmng_parser_table[event], cmdmng_runtimedata.msg_buffer, CMDMNG_EVENT_LENGTH)) {
 800085c:	79bb      	ldrb	r3, [r7, #6]
 800085e:	4a11      	ldr	r2, [pc, #68]	; (80008a4 <CmdMngEvent+0x58>)
 8000860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000864:	2204      	movs	r2, #4
 8000866:	4910      	ldr	r1, [pc, #64]	; (80008a8 <CmdMngEvent+0x5c>)
 8000868:	4618      	mov	r0, r3
 800086a:	f001 ff69 	bl	8002740 <memcmp>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d102      	bne.n	800087a <CmdMngEvent+0x2e>
            event_detected = CMDMNG_BOOLEAN_TRUE;
 8000874:	2301      	movs	r3, #1
 8000876:	71fb      	strb	r3, [r7, #7]
            break;
 8000878:	e005      	b.n	8000886 <CmdMngEvent+0x3a>
    for(event = CMDMNG_EVENT_NO_REQUEST; event < CMDMNG_EVENT_MAX_NUMBER; event++) {
 800087a:	79bb      	ldrb	r3, [r7, #6]
 800087c:	3301      	adds	r3, #1
 800087e:	71bb      	strb	r3, [r7, #6]
 8000880:	79bb      	ldrb	r3, [r7, #6]
 8000882:	2b03      	cmp	r3, #3
 8000884:	d9ea      	bls.n	800085c <CmdMngEvent+0x10>
        }
    }

    if(CMDMNG_BOOLEAN_TRUE == event_detected) {
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	2b01      	cmp	r3, #1
 800088a:	d103      	bne.n	8000894 <CmdMngEvent+0x48>
        CmdMngSetEvent(event);
 800088c:	79bb      	ldrb	r3, [r7, #6]
 800088e:	4618      	mov	r0, r3
 8000890:	f000 f8a6 	bl	80009e0 <CmdMngSetEvent>
    }

    cmdmng_runtimedata.state = CMDMNG_STATE_IDLE;
 8000894:	4b05      	ldr	r3, [pc, #20]	; (80008ac <CmdMngEvent+0x60>)
 8000896:	2201      	movs	r2, #1
 8000898:	701a      	strb	r2, [r3, #0]
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000000 	.word	0x20000000
 80008a8:	20000131 	.word	0x20000131
 80008ac:	200000ec 	.word	0x200000ec

080008b0 <CmdMngQueueWrite>:

static void CmdMngQueueWrite(uint8_t data)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	71fb      	strb	r3, [r7, #7]
    if(CMDMNG_QUEUE_SIZE != cmdmng_runtimedata.queue.size) {
 80008ba:	4b17      	ldr	r3, [pc, #92]	; (8000918 <CmdMngQueueWrite+0x68>)
 80008bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80008c0:	2b40      	cmp	r3, #64	; 0x40
 80008c2:	d022      	beq.n	800090a <CmdMngQueueWrite+0x5a>

        if((CMDMNG_QUEUE_SIZE - 1) == cmdmng_runtimedata.queue.tail) {
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <CmdMngQueueWrite+0x68>)
 80008c6:	f993 3043 	ldrsb.w	r3, [r3, #67]	; 0x43
 80008ca:	2b3f      	cmp	r3, #63	; 0x3f
 80008cc:	d103      	bne.n	80008d6 <CmdMngQueueWrite+0x26>
            cmdmng_runtimedata.queue.tail = -1;
 80008ce:	4b12      	ldr	r3, [pc, #72]	; (8000918 <CmdMngQueueWrite+0x68>)
 80008d0:	22ff      	movs	r2, #255	; 0xff
 80008d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
        }

        cmdmng_runtimedata.queue.buffer[++cmdmng_runtimedata.queue.tail] = data;
 80008d6:	4b10      	ldr	r3, [pc, #64]	; (8000918 <CmdMngQueueWrite+0x68>)
 80008d8:	f993 3043 	ldrsb.w	r3, [r3, #67]	; 0x43
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	3301      	adds	r3, #1
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	b25a      	sxtb	r2, r3
 80008e4:	4b0c      	ldr	r3, [pc, #48]	; (8000918 <CmdMngQueueWrite+0x68>)
 80008e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80008ea:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <CmdMngQueueWrite+0x68>)
 80008ec:	f993 3043 	ldrsb.w	r3, [r3, #67]	; 0x43
 80008f0:	461a      	mov	r2, r3
 80008f2:	4b09      	ldr	r3, [pc, #36]	; (8000918 <CmdMngQueueWrite+0x68>)
 80008f4:	4413      	add	r3, r2
 80008f6:	79fa      	ldrb	r2, [r7, #7]
 80008f8:	709a      	strb	r2, [r3, #2]
        cmdmng_runtimedata.queue.size++;
 80008fa:	4b07      	ldr	r3, [pc, #28]	; (8000918 <CmdMngQueueWrite+0x68>)
 80008fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000900:	3301      	adds	r3, #1
 8000902:	b2da      	uxtb	r2, r3
 8000904:	4b04      	ldr	r3, [pc, #16]	; (8000918 <CmdMngQueueWrite+0x68>)
 8000906:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	200000ec 	.word	0x200000ec

0800091c <CmdMngQueueRead>:

static uint8_t CmdMngQueueRead(void)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
    uint8_t data = cmdmng_runtimedata.queue.buffer[cmdmng_runtimedata.queue.head];
 8000922:	4b17      	ldr	r3, [pc, #92]	; (8000980 <CmdMngQueueRead+0x64>)
 8000924:	f993 3042 	ldrsb.w	r3, [r3, #66]	; 0x42
 8000928:	461a      	mov	r2, r3
 800092a:	4b15      	ldr	r3, [pc, #84]	; (8000980 <CmdMngQueueRead+0x64>)
 800092c:	4413      	add	r3, r2
 800092e:	789b      	ldrb	r3, [r3, #2]
 8000930:	71fb      	strb	r3, [r7, #7]
    cmdmng_runtimedata.queue.buffer[cmdmng_runtimedata.queue.head++] = 0u;
 8000932:	4b13      	ldr	r3, [pc, #76]	; (8000980 <CmdMngQueueRead+0x64>)
 8000934:	f993 2042 	ldrsb.w	r2, [r3, #66]	; 0x42
 8000938:	b2d3      	uxtb	r3, r2
 800093a:	3301      	adds	r3, #1
 800093c:	b2db      	uxtb	r3, r3
 800093e:	b259      	sxtb	r1, r3
 8000940:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <CmdMngQueueRead+0x64>)
 8000942:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
 8000946:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <CmdMngQueueRead+0x64>)
 8000948:	4413      	add	r3, r2
 800094a:	2200      	movs	r2, #0
 800094c:	709a      	strb	r2, [r3, #2]

    if(CMDMNG_QUEUE_SIZE == cmdmng_runtimedata.queue.head) {
 800094e:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <CmdMngQueueRead+0x64>)
 8000950:	f993 3042 	ldrsb.w	r3, [r3, #66]	; 0x42
 8000954:	2b40      	cmp	r3, #64	; 0x40
 8000956:	d103      	bne.n	8000960 <CmdMngQueueRead+0x44>
        cmdmng_runtimedata.queue.head = 0;
 8000958:	4b09      	ldr	r3, [pc, #36]	; (8000980 <CmdMngQueueRead+0x64>)
 800095a:	2200      	movs	r2, #0
 800095c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    }

    cmdmng_runtimedata.queue.size--;
 8000960:	4b07      	ldr	r3, [pc, #28]	; (8000980 <CmdMngQueueRead+0x64>)
 8000962:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000966:	3b01      	subs	r3, #1
 8000968:	b2da      	uxtb	r2, r3
 800096a:	4b05      	ldr	r3, [pc, #20]	; (8000980 <CmdMngQueueRead+0x64>)
 800096c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    return data;
 8000970:	79fb      	ldrb	r3, [r7, #7]
}
 8000972:	4618      	mov	r0, r3
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	200000ec 	.word	0x200000ec

08000984 <CmdMngParseMsg>:

static cmdmng_boolean_t CmdMngParseMsg(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
    cmdmng_boolean_t result;

    if(cmdmng_runtimedata.queue.size != 0u) {
 800098a:	4b14      	ldr	r3, [pc, #80]	; (80009dc <CmdMngParseMsg+0x58>)
 800098c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000990:	2b00      	cmp	r3, #0
 8000992:	d01b      	beq.n	80009cc <CmdMngParseMsg+0x48>
        for(uint8_t i = 0u; i < CMDMNG_QUEUE_SIZE; i++)
 8000994:	2300      	movs	r3, #0
 8000996:	71bb      	strb	r3, [r7, #6]
 8000998:	e012      	b.n	80009c0 <CmdMngParseMsg+0x3c>
        {
            uint8_t data = CmdMngQueueRead();
 800099a:	f7ff ffbf 	bl	800091c <CmdMngQueueRead>
 800099e:	4603      	mov	r3, r0
 80009a0:	717b      	strb	r3, [r7, #5]

            if((CMDMNG_CR == data) || (i > CMDMNG_BUFFER_SIZE)) {
 80009a2:	797b      	ldrb	r3, [r7, #5]
 80009a4:	2b0d      	cmp	r3, #13
 80009a6:	d00e      	beq.n	80009c6 <CmdMngParseMsg+0x42>
 80009a8:	79bb      	ldrb	r3, [r7, #6]
 80009aa:	2b10      	cmp	r3, #16
 80009ac:	d80b      	bhi.n	80009c6 <CmdMngParseMsg+0x42>
                break;
            }
            else {
                cmdmng_runtimedata.msg_buffer[i] = data;
 80009ae:	79bb      	ldrb	r3, [r7, #6]
 80009b0:	4a0a      	ldr	r2, [pc, #40]	; (80009dc <CmdMngParseMsg+0x58>)
 80009b2:	4413      	add	r3, r2
 80009b4:	797a      	ldrb	r2, [r7, #5]
 80009b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        for(uint8_t i = 0u; i < CMDMNG_QUEUE_SIZE; i++)
 80009ba:	79bb      	ldrb	r3, [r7, #6]
 80009bc:	3301      	adds	r3, #1
 80009be:	71bb      	strb	r3, [r7, #6]
 80009c0:	79bb      	ldrb	r3, [r7, #6]
 80009c2:	2b3f      	cmp	r3, #63	; 0x3f
 80009c4:	d9e9      	bls.n	800099a <CmdMngParseMsg+0x16>
            }
        }

        result = CMDMNG_BOOLEAN_TRUE;
 80009c6:	2301      	movs	r3, #1
 80009c8:	71fb      	strb	r3, [r7, #7]
 80009ca:	e001      	b.n	80009d0 <CmdMngParseMsg+0x4c>
    }
    else {
        result = CMDMNG_BOOLEAN_FALSE;
 80009cc:	2300      	movs	r3, #0
 80009ce:	71fb      	strb	r3, [r7, #7]
    }

    return result;
 80009d0:	79fb      	ldrb	r3, [r7, #7]
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	200000ec 	.word	0x200000ec

080009e0 <CmdMngSetEvent>:

static void CmdMngSetEvent(cmdmng_event_t event)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	71fb      	strb	r3, [r7, #7]
    cmdmng_runtimedata.event = event;
 80009ea:	4a04      	ldr	r2, [pc, #16]	; (80009fc <CmdMngSetEvent+0x1c>)
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	7053      	strb	r3, [r2, #1]
}
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	200000ec 	.word	0x200000ec

08000a00 <CmdMngGetEvent>:

static void CmdMngGetEvent(cmdmng_event_t *event)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
    *event = cmdmng_runtimedata.event;
 8000a08:	4b04      	ldr	r3, [pc, #16]	; (8000a1c <CmdMngGetEvent+0x1c>)
 8000a0a:	785a      	ldrb	r2, [r3, #1]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	701a      	strb	r2, [r3, #0]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	200000ec 	.word	0x200000ec

08000a20 <delayInit>:
#include <stdlib.h>
#include "API_delay.h"
#include "stm32f4xx_hal.h"

bool delayInit(delay_t * delay, tick_t duration)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
	bool result = false;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	73fb      	strb	r3, [r7, #15]

	if((delay != NULL) && (duration <= MAX_DELAY))
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d00f      	beq.n	8000a54 <delayInit+0x34>
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	f242 7210 	movw	r2, #10000	; 0x2710
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d80a      	bhi.n	8000a54 <delayInit+0x34>
	{
		delay->startTime = 0U;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
		delay->duration = duration;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	683a      	ldr	r2, [r7, #0]
 8000a48:	605a      	str	r2, [r3, #4]
		delay->running = false;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	721a      	strb	r2, [r3, #8]

		result = true;
 8000a50:	2301      	movs	r3, #1
 8000a52:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8000a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3714      	adds	r7, #20
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <delayRead>:

bool delayRead(delay_t * delay)
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	b084      	sub	sp, #16
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	6078      	str	r0, [r7, #4]
	bool result = false;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	73fb      	strb	r3, [r7, #15]

	if(delay != NULL)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d01d      	beq.n	8000ab0 <delayRead+0x4e>
	{
		if(true != delay->running)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	7a1b      	ldrb	r3, [r3, #8]
 8000a78:	f083 0301 	eor.w	r3, r3, #1
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d007      	beq.n	8000a92 <delayRead+0x30>
		{
			delay->running = true;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2201      	movs	r2, #1
 8000a86:	721a      	strb	r2, [r3, #8]
			delay->startTime = (tick_t)HAL_GetTick();
 8000a88:	f000 f9ca 	bl	8000e20 <HAL_GetTick>
 8000a8c:	4602      	mov	r2, r0
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	601a      	str	r2, [r3, #0]
		}

		if(((tick_t)HAL_GetTick() - delay->startTime) >= delay->duration)
 8000a92:	f000 f9c5 	bl	8000e20 <HAL_GetTick>
 8000a96:	4602      	mov	r2, r0
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	1ad2      	subs	r2, r2, r3
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d304      	bcc.n	8000ab0 <delayRead+0x4e>
		{
			delay->running = false;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	721a      	strb	r2, [r3, #8]
			result = true;
 8000aac:	2301      	movs	r3, #1
 8000aae:	73fb      	strb	r3, [r7, #15]
		}
	}

	return result;
 8000ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3710      	adds	r7, #16
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <configIsCorrect>:
uint8_t rx_buffer[RX_BUFFER_SIZE] = {0u};

/* Funciones ------------------------------------------------------------*/

static bool configIsCorrect(uint32_t bauds, word_length_t word_bits, stop_bits_t stop_bits, parity_t parity)
{
 8000aba:	b480      	push	{r7}
 8000abc:	b085      	sub	sp, #20
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
 8000ac2:	4608      	mov	r0, r1
 8000ac4:	4611      	mov	r1, r2
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	4603      	mov	r3, r0
 8000aca:	70fb      	strb	r3, [r7, #3]
 8000acc:	460b      	mov	r3, r1
 8000ace:	70bb      	strb	r3, [r7, #2]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	707b      	strb	r3, [r7, #1]
	bool baud_rate_ok = (bauds >= 50u && bauds <= 921600u) ? true : false;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b31      	cmp	r3, #49	; 0x31
 8000ad8:	d905      	bls.n	8000ae6 <configIsCorrect+0x2c>
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
 8000ae0:	d801      	bhi.n	8000ae6 <configIsCorrect+0x2c>
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	e000      	b.n	8000ae8 <configIsCorrect+0x2e>
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	73fb      	strb	r3, [r7, #15]
 8000aea:	7bfb      	ldrb	r3, [r7, #15]
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	73fb      	strb	r3, [r7, #15]
	bool word_length_ok = (word_bits >= 0u && word_bits <= 2u) ? true : false;
 8000af2:	78fb      	ldrb	r3, [r7, #3]
 8000af4:	2b02      	cmp	r3, #2
 8000af6:	bf94      	ite	ls
 8000af8:	2301      	movls	r3, #1
 8000afa:	2300      	movhi	r3, #0
 8000afc:	73bb      	strb	r3, [r7, #14]
	bool stop_bits_ok = (stop_bits >= 0u && stop_bits <= 2u) ? true : false;
 8000afe:	78bb      	ldrb	r3, [r7, #2]
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	bf94      	ite	ls
 8000b04:	2301      	movls	r3, #1
 8000b06:	2300      	movhi	r3, #0
 8000b08:	737b      	strb	r3, [r7, #13]
	bool parity_ok = (parity >= 0u && parity <= 3u) ? true : false;
 8000b0a:	787b      	ldrb	r3, [r7, #1]
 8000b0c:	2b03      	cmp	r3, #3
 8000b0e:	bf94      	ite	ls
 8000b10:	2301      	movls	r3, #1
 8000b12:	2300      	movhi	r3, #0
 8000b14:	733b      	strb	r3, [r7, #12]

	return (baud_rate_ok && word_length_ok && stop_bits_ok && parity_ok) ? true : false;
 8000b16:	7bfb      	ldrb	r3, [r7, #15]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d00a      	beq.n	8000b32 <configIsCorrect+0x78>
 8000b1c:	7bbb      	ldrb	r3, [r7, #14]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d007      	beq.n	8000b32 <configIsCorrect+0x78>
 8000b22:	7b7b      	ldrb	r3, [r7, #13]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d004      	beq.n	8000b32 <configIsCorrect+0x78>
 8000b28:	7b3b      	ldrb	r3, [r7, #12]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <configIsCorrect+0x78>
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e000      	b.n	8000b34 <configIsCorrect+0x7a>
 8000b32:	2300      	movs	r3, #0
 8000b34:	f003 0301 	and.w	r3, r3, #1
 8000b38:	b2db      	uxtb	r3, r3
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3714      	adds	r7, #20
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
	...

08000b48 <uartInit>:

bool uartInit(uint32_t bauds, word_length_t word_bits, stop_bits_t stop_bits, parity_t parity)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	4608      	mov	r0, r1
 8000b52:	4611      	mov	r1, r2
 8000b54:	461a      	mov	r2, r3
 8000b56:	4603      	mov	r3, r0
 8000b58:	70fb      	strb	r3, [r7, #3]
 8000b5a:	460b      	mov	r3, r1
 8000b5c:	70bb      	strb	r3, [r7, #2]
 8000b5e:	4613      	mov	r3, r2
 8000b60:	707b      	strb	r3, [r7, #1]
	bool result = true;
 8000b62:	2301      	movs	r3, #1
 8000b64:	73fb      	strb	r3, [r7, #15]

	uart_handler.Instance        = USART3;
 8000b66:	4b25      	ldr	r3, [pc, #148]	; (8000bfc <uartInit+0xb4>)
 8000b68:	4a25      	ldr	r2, [pc, #148]	; (8000c00 <uartInit+0xb8>)
 8000b6a:	601a      	str	r2, [r3, #0]

	if(true == configIsCorrect(bauds, word_bits, stop_bits, parity)){
 8000b6c:	787b      	ldrb	r3, [r7, #1]
 8000b6e:	78ba      	ldrb	r2, [r7, #2]
 8000b70:	78f9      	ldrb	r1, [r7, #3]
 8000b72:	6878      	ldr	r0, [r7, #4]
 8000b74:	f7ff ffa1 	bl	8000aba <configIsCorrect>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d015      	beq.n	8000baa <uartInit+0x62>
		uart_handler.Init.BaudRate   = bauds;
 8000b7e:	4a1f      	ldr	r2, [pc, #124]	; (8000bfc <uartInit+0xb4>)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6053      	str	r3, [r2, #4]
		uart_handler.Init.WordLength = parser_word_length[word_bits];
 8000b84:	78fb      	ldrb	r3, [r7, #3]
 8000b86:	4a1f      	ldr	r2, [pc, #124]	; (8000c04 <uartInit+0xbc>)
 8000b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b8c:	4a1b      	ldr	r2, [pc, #108]	; (8000bfc <uartInit+0xb4>)
 8000b8e:	6093      	str	r3, [r2, #8]
		uart_handler.Init.StopBits   = parser_stop_bits[stop_bits];
 8000b90:	78bb      	ldrb	r3, [r7, #2]
 8000b92:	4a1d      	ldr	r2, [pc, #116]	; (8000c08 <uartInit+0xc0>)
 8000b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b98:	4a18      	ldr	r2, [pc, #96]	; (8000bfc <uartInit+0xb4>)
 8000b9a:	60d3      	str	r3, [r2, #12]
		uart_handler.Init.Parity     = parser_parity[parity];
 8000b9c:	787b      	ldrb	r3, [r7, #1]
 8000b9e:	4a1b      	ldr	r2, [pc, #108]	; (8000c0c <uartInit+0xc4>)
 8000ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ba4:	4a15      	ldr	r2, [pc, #84]	; (8000bfc <uartInit+0xb4>)
 8000ba6:	6113      	str	r3, [r2, #16]
 8000ba8:	e012      	b.n	8000bd0 <uartInit+0x88>
	}
	else{
		uart_handler.Init.BaudRate   = uart_handler_default.baud_rate;
 8000baa:	4b19      	ldr	r3, [pc, #100]	; (8000c10 <uartInit+0xc8>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a13      	ldr	r2, [pc, #76]	; (8000bfc <uartInit+0xb4>)
 8000bb0:	6053      	str	r3, [r2, #4]
		uart_handler.Init.WordLength = uart_handler_default.word_length;
 8000bb2:	4b17      	ldr	r3, [pc, #92]	; (8000c10 <uartInit+0xc8>)
 8000bb4:	791b      	ldrb	r3, [r3, #4]
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	4b10      	ldr	r3, [pc, #64]	; (8000bfc <uartInit+0xb4>)
 8000bba:	609a      	str	r2, [r3, #8]
		uart_handler.Init.StopBits   = uart_handler_default.stop_bits;
 8000bbc:	4b14      	ldr	r3, [pc, #80]	; (8000c10 <uartInit+0xc8>)
 8000bbe:	795b      	ldrb	r3, [r3, #5]
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	4b0e      	ldr	r3, [pc, #56]	; (8000bfc <uartInit+0xb4>)
 8000bc4:	60da      	str	r2, [r3, #12]
		uart_handler.Init.Parity     = uart_handler_default.parity;
 8000bc6:	4b12      	ldr	r3, [pc, #72]	; (8000c10 <uartInit+0xc8>)
 8000bc8:	799b      	ldrb	r3, [r3, #6]
 8000bca:	461a      	mov	r2, r3
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <uartInit+0xb4>)
 8000bce:	611a      	str	r2, [r3, #16]
	}

	uart_handler.Init.HwFlowCtl  	= UART_HWCONTROL_NONE;
 8000bd0:	4b0a      	ldr	r3, [pc, #40]	; (8000bfc <uartInit+0xb4>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	619a      	str	r2, [r3, #24]
	uart_handler.Init.Mode       	= UART_MODE_TX_RX;
 8000bd6:	4b09      	ldr	r3, [pc, #36]	; (8000bfc <uartInit+0xb4>)
 8000bd8:	220c      	movs	r2, #12
 8000bda:	615a      	str	r2, [r3, #20]
	uart_handler.Init.OverSampling 	= UART_OVERSAMPLING_16;
 8000bdc:	4b07      	ldr	r3, [pc, #28]	; (8000bfc <uartInit+0xb4>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	61da      	str	r2, [r3, #28]

	if (HAL_UART_Init(&uart_handler) != HAL_OK){
 8000be2:	4806      	ldr	r0, [pc, #24]	; (8000bfc <uartInit+0xb4>)
 8000be4:	f001 f90c 	bl	8001e00 <HAL_UART_Init>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <uartInit+0xaa>
		result = false;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8000bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3710      	adds	r7, #16
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000154 	.word	0x20000154
 8000c00:	40004800 	.word	0x40004800
 8000c04:	20000068 	.word	0x20000068
 8000c08:	20000070 	.word	0x20000070
 8000c0c:	20000078 	.word	0x20000078
 8000c10:	20000084 	.word	0x20000084

08000c14 <uartSendString>:

void uartSendString(uint8_t *pstring, uint16_t size)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&uart_handler, pstring, size, 0xFFFF);
 8000c20:	887a      	ldrh	r2, [r7, #2]
 8000c22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c26:	6879      	ldr	r1, [r7, #4]
 8000c28:	4803      	ldr	r0, [pc, #12]	; (8000c38 <uartSendString+0x24>)
 8000c2a:	f001 f936 	bl	8001e9a <HAL_UART_Transmit>
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	20000154 	.word	0x20000154

08000c3c <uartReceive>:

void uartReceive(uint8_t *pstring, uint16_t size)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	460b      	mov	r3, r1
 8000c46:	807b      	strh	r3, [r7, #2]
    HAL_UART_Receive(&uart_handler, pstring, size, 1000u);
 8000c48:	887a      	ldrh	r2, [r7, #2]
 8000c4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c4e:	6879      	ldr	r1, [r7, #4]
 8000c50:	4803      	ldr	r0, [pc, #12]	; (8000c60 <uartReceive+0x24>)
 8000c52:	f001 f9b4 	bl	8001fbe <HAL_UART_Receive>
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	20000154 	.word	0x20000154

08000c64 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	4a07      	ldr	r2, [pc, #28]	; (8000c90 <BSP_LED_On+0x2c>)
 8000c72:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	4a06      	ldr	r2, [pc, #24]	; (8000c94 <BSP_LED_On+0x30>)
 8000c7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c7e:	2201      	movs	r2, #1
 8000c80:	4619      	mov	r1, r3
 8000c82:	f000 fb85 	bl	8001390 <HAL_GPIO_WritePin>
}
 8000c86:	bf00      	nop
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	2000008c 	.word	0x2000008c
 8000c94:	08002820 	.word	0x08002820

08000c98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c9c:	4b16      	ldr	r3, [pc, #88]	; (8000cf8 <SystemInit+0x60>)
 8000c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ca2:	4a15      	ldr	r2, [pc, #84]	; (8000cf8 <SystemInit+0x60>)
 8000ca4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ca8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000cac:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <SystemInit+0x64>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a12      	ldr	r2, [pc, #72]	; (8000cfc <SystemInit+0x64>)
 8000cb2:	f043 0301 	orr.w	r3, r3, #1
 8000cb6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000cb8:	4b10      	ldr	r3, [pc, #64]	; (8000cfc <SystemInit+0x64>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000cbe:	4b0f      	ldr	r3, [pc, #60]	; (8000cfc <SystemInit+0x64>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a0e      	ldr	r2, [pc, #56]	; (8000cfc <SystemInit+0x64>)
 8000cc4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000cc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ccc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000cce:	4b0b      	ldr	r3, [pc, #44]	; (8000cfc <SystemInit+0x64>)
 8000cd0:	4a0b      	ldr	r2, [pc, #44]	; (8000d00 <SystemInit+0x68>)
 8000cd2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000cd4:	4b09      	ldr	r3, [pc, #36]	; (8000cfc <SystemInit+0x64>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a08      	ldr	r2, [pc, #32]	; (8000cfc <SystemInit+0x64>)
 8000cda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cde:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <SystemInit+0x64>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ce6:	4b04      	ldr	r3, [pc, #16]	; (8000cf8 <SystemInit+0x60>)
 8000ce8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cec:	609a      	str	r2, [r3, #8]
#endif
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	e000ed00 	.word	0xe000ed00
 8000cfc:	40023800 	.word	0x40023800
 8000d00:	24003010 	.word	0x24003010

08000d04 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000d16:	e7fe      	b.n	8000d16 <HardFault_Handler+0x4>

08000d18 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000d1c:	e7fe      	b.n	8000d1c <MemManage_Handler+0x4>

08000d1e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000d22:	e7fe      	b.n	8000d22 <BusFault_Handler+0x4>

08000d24 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000d28:	e7fe      	b.n	8000d28 <UsageFault_Handler+0x4>

08000d2a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	af00      	add	r7, sp, #0
}
 8000d2e:	bf00      	nop
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000d46:	b480      	push	{r7}
 8000d48:	af00      	add	r7, sp, #0
}
 8000d4a:	bf00      	nop
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr

08000d54 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000d58:	f000 f84e 	bl	8000df8 <HAL_IncTick>
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d64:	4b0b      	ldr	r3, [pc, #44]	; (8000d94 <HAL_Init+0x34>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a0a      	ldr	r2, [pc, #40]	; (8000d94 <HAL_Init+0x34>)
 8000d6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d6e:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d70:	4b08      	ldr	r3, [pc, #32]	; (8000d94 <HAL_Init+0x34>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a07      	ldr	r2, [pc, #28]	; (8000d94 <HAL_Init+0x34>)
 8000d76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d7c:	2003      	movs	r0, #3
 8000d7e:	f000 f923 	bl	8000fc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d82:	200f      	movs	r0, #15
 8000d84:	f000 f808 	bl	8000d98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d88:	f000 fb6e 	bl	8001468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40023c00 	.word	0x40023c00

08000d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da0:	4b12      	ldr	r3, [pc, #72]	; (8000dec <HAL_InitTick+0x54>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4b12      	ldr	r3, [pc, #72]	; (8000df0 <HAL_InitTick+0x58>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	4619      	mov	r1, r3
 8000daa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dae:	fbb3 f3f1 	udiv	r3, r3, r1
 8000db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 f931 	bl	800101e <HAL_SYSTICK_Config>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e00e      	b.n	8000de4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2b0f      	cmp	r3, #15
 8000dca:	d80a      	bhi.n	8000de2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	6879      	ldr	r1, [r7, #4]
 8000dd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dd4:	f000 f903 	bl	8000fde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dd8:	4a06      	ldr	r2, [pc, #24]	; (8000df4 <HAL_InitTick+0x5c>)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dde:	2300      	movs	r3, #0
 8000de0:	e000      	b.n	8000de4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000098 	.word	0x20000098
 8000df0:	200000a0 	.word	0x200000a0
 8000df4:	2000009c 	.word	0x2000009c

08000df8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <HAL_IncTick+0x20>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	461a      	mov	r2, r3
 8000e02:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <HAL_IncTick+0x24>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4413      	add	r3, r2
 8000e08:	4a04      	ldr	r2, [pc, #16]	; (8000e1c <HAL_IncTick+0x24>)
 8000e0a:	6013      	str	r3, [r2, #0]
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	200000a0 	.word	0x200000a0
 8000e1c:	20000198 	.word	0x20000198

08000e20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  return uwTick;
 8000e24:	4b03      	ldr	r3, [pc, #12]	; (8000e34 <HAL_GetTick+0x14>)
 8000e26:	681b      	ldr	r3, [r3, #0]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	20000198 	.word	0x20000198

08000e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e48:	4b0c      	ldr	r3, [pc, #48]	; (8000e7c <__NVIC_SetPriorityGrouping+0x44>)
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e4e:	68ba      	ldr	r2, [r7, #8]
 8000e50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e54:	4013      	ands	r3, r2
 8000e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e6a:	4a04      	ldr	r2, [pc, #16]	; (8000e7c <__NVIC_SetPriorityGrouping+0x44>)
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	60d3      	str	r3, [r2, #12]
}
 8000e70:	bf00      	nop
 8000e72:	3714      	adds	r7, #20
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e84:	4b04      	ldr	r3, [pc, #16]	; (8000e98 <__NVIC_GetPriorityGrouping+0x18>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	0a1b      	lsrs	r3, r3, #8
 8000e8a:	f003 0307 	and.w	r3, r3, #7
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	e000ed00 	.word	0xe000ed00

08000e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	6039      	str	r1, [r7, #0]
 8000ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	db0a      	blt.n	8000ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	b2da      	uxtb	r2, r3
 8000eb4:	490c      	ldr	r1, [pc, #48]	; (8000ee8 <__NVIC_SetPriority+0x4c>)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	0112      	lsls	r2, r2, #4
 8000ebc:	b2d2      	uxtb	r2, r2
 8000ebe:	440b      	add	r3, r1
 8000ec0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ec4:	e00a      	b.n	8000edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	4908      	ldr	r1, [pc, #32]	; (8000eec <__NVIC_SetPriority+0x50>)
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	f003 030f 	and.w	r3, r3, #15
 8000ed2:	3b04      	subs	r3, #4
 8000ed4:	0112      	lsls	r2, r2, #4
 8000ed6:	b2d2      	uxtb	r2, r2
 8000ed8:	440b      	add	r3, r1
 8000eda:	761a      	strb	r2, [r3, #24]
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	e000e100 	.word	0xe000e100
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b089      	sub	sp, #36	; 0x24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	f003 0307 	and.w	r3, r3, #7
 8000f02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	f1c3 0307 	rsb	r3, r3, #7
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	bf28      	it	cs
 8000f0e:	2304      	movcs	r3, #4
 8000f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	3304      	adds	r3, #4
 8000f16:	2b06      	cmp	r3, #6
 8000f18:	d902      	bls.n	8000f20 <NVIC_EncodePriority+0x30>
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	3b03      	subs	r3, #3
 8000f1e:	e000      	b.n	8000f22 <NVIC_EncodePriority+0x32>
 8000f20:	2300      	movs	r3, #0
 8000f22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	43da      	mvns	r2, r3
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	401a      	ands	r2, r3
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f42:	43d9      	mvns	r1, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f48:	4313      	orrs	r3, r2
         );
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3724      	adds	r7, #36	; 0x24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
	...

08000f58 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f5c:	f3bf 8f4f 	dsb	sy
}
 8000f60:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000f62:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <__NVIC_SystemReset+0x24>)
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000f6a:	4904      	ldr	r1, [pc, #16]	; (8000f7c <__NVIC_SystemReset+0x24>)
 8000f6c:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <__NVIC_SystemReset+0x28>)
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f72:	f3bf 8f4f 	dsb	sy
}
 8000f76:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000f78:	bf00      	nop
 8000f7a:	e7fd      	b.n	8000f78 <__NVIC_SystemReset+0x20>
 8000f7c:	e000ed00 	.word	0xe000ed00
 8000f80:	05fa0004 	.word	0x05fa0004

08000f84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f94:	d301      	bcc.n	8000f9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f96:	2301      	movs	r3, #1
 8000f98:	e00f      	b.n	8000fba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f9a:	4a0a      	ldr	r2, [pc, #40]	; (8000fc4 <SysTick_Config+0x40>)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fa2:	210f      	movs	r1, #15
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fa8:	f7ff ff78 	bl	8000e9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fac:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <SysTick_Config+0x40>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fb2:	4b04      	ldr	r3, [pc, #16]	; (8000fc4 <SysTick_Config+0x40>)
 8000fb4:	2207      	movs	r2, #7
 8000fb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	e000e010 	.word	0xe000e010

08000fc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff ff31 	bl	8000e38 <__NVIC_SetPriorityGrouping>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	60b9      	str	r1, [r7, #8]
 8000fe8:	607a      	str	r2, [r7, #4]
 8000fea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff0:	f7ff ff46 	bl	8000e80 <__NVIC_GetPriorityGrouping>
 8000ff4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	68b9      	ldr	r1, [r7, #8]
 8000ffa:	6978      	ldr	r0, [r7, #20]
 8000ffc:	f7ff ff78 	bl	8000ef0 <NVIC_EncodePriority>
 8001000:	4602      	mov	r2, r0
 8001002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001006:	4611      	mov	r1, r2
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff ff47 	bl	8000e9c <__NVIC_SetPriority>
}
 800100e:	bf00      	nop
 8001010:	3718      	adds	r7, #24
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800101a:	f7ff ff9d 	bl	8000f58 <__NVIC_SystemReset>

0800101e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff ffac 	bl	8000f84 <SysTick_Config>
 800102c:	4603      	mov	r3, r0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001038:	b480      	push	{r7}
 800103a:	b089      	sub	sp, #36	; 0x24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800104a:	2300      	movs	r3, #0
 800104c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800104e:	2300      	movs	r3, #0
 8001050:	61fb      	str	r3, [r7, #28]
 8001052:	e177      	b.n	8001344 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001054:	2201      	movs	r2, #1
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	697a      	ldr	r2, [r7, #20]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	429a      	cmp	r2, r3
 800106e:	f040 8166 	bne.w	800133e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f003 0303 	and.w	r3, r3, #3
 800107a:	2b01      	cmp	r3, #1
 800107c:	d005      	beq.n	800108a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001086:	2b02      	cmp	r3, #2
 8001088:	d130      	bne.n	80010ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	2203      	movs	r2, #3
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43db      	mvns	r3, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4013      	ands	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	68da      	ldr	r2, [r3, #12]
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010c0:	2201      	movs	r2, #1
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4013      	ands	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	091b      	lsrs	r3, r3, #4
 80010d6:	f003 0201 	and.w	r2, r3, #1
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f003 0303 	and.w	r3, r3, #3
 80010f4:	2b03      	cmp	r3, #3
 80010f6:	d017      	beq.n	8001128 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	2203      	movs	r2, #3
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	4013      	ands	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	689a      	ldr	r2, [r3, #8]
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	4313      	orrs	r3, r2
 8001120:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f003 0303 	and.w	r3, r3, #3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d123      	bne.n	800117c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	08da      	lsrs	r2, r3, #3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3208      	adds	r2, #8
 800113c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001140:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	f003 0307 	and.w	r3, r3, #7
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	220f      	movs	r2, #15
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4013      	ands	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	691a      	ldr	r2, [r3, #16]
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	f003 0307 	and.w	r3, r3, #7
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	08da      	lsrs	r2, r3, #3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	3208      	adds	r2, #8
 8001176:	69b9      	ldr	r1, [r7, #24]
 8001178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	2203      	movs	r2, #3
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 0203 	and.w	r2, r3, #3
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	f000 80c0 	beq.w	800133e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	4b66      	ldr	r3, [pc, #408]	; (800135c <HAL_GPIO_Init+0x324>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c6:	4a65      	ldr	r2, [pc, #404]	; (800135c <HAL_GPIO_Init+0x324>)
 80011c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011cc:	6453      	str	r3, [r2, #68]	; 0x44
 80011ce:	4b63      	ldr	r3, [pc, #396]	; (800135c <HAL_GPIO_Init+0x324>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011da:	4a61      	ldr	r2, [pc, #388]	; (8001360 <HAL_GPIO_Init+0x328>)
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	089b      	lsrs	r3, r3, #2
 80011e0:	3302      	adds	r3, #2
 80011e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	f003 0303 	and.w	r3, r3, #3
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	220f      	movs	r2, #15
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	43db      	mvns	r3, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4013      	ands	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a58      	ldr	r2, [pc, #352]	; (8001364 <HAL_GPIO_Init+0x32c>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d037      	beq.n	8001276 <HAL_GPIO_Init+0x23e>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a57      	ldr	r2, [pc, #348]	; (8001368 <HAL_GPIO_Init+0x330>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d031      	beq.n	8001272 <HAL_GPIO_Init+0x23a>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a56      	ldr	r2, [pc, #344]	; (800136c <HAL_GPIO_Init+0x334>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d02b      	beq.n	800126e <HAL_GPIO_Init+0x236>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a55      	ldr	r2, [pc, #340]	; (8001370 <HAL_GPIO_Init+0x338>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d025      	beq.n	800126a <HAL_GPIO_Init+0x232>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a54      	ldr	r2, [pc, #336]	; (8001374 <HAL_GPIO_Init+0x33c>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d01f      	beq.n	8001266 <HAL_GPIO_Init+0x22e>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a53      	ldr	r2, [pc, #332]	; (8001378 <HAL_GPIO_Init+0x340>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d019      	beq.n	8001262 <HAL_GPIO_Init+0x22a>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a52      	ldr	r2, [pc, #328]	; (800137c <HAL_GPIO_Init+0x344>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d013      	beq.n	800125e <HAL_GPIO_Init+0x226>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a51      	ldr	r2, [pc, #324]	; (8001380 <HAL_GPIO_Init+0x348>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d00d      	beq.n	800125a <HAL_GPIO_Init+0x222>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a50      	ldr	r2, [pc, #320]	; (8001384 <HAL_GPIO_Init+0x34c>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d007      	beq.n	8001256 <HAL_GPIO_Init+0x21e>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a4f      	ldr	r2, [pc, #316]	; (8001388 <HAL_GPIO_Init+0x350>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d101      	bne.n	8001252 <HAL_GPIO_Init+0x21a>
 800124e:	2309      	movs	r3, #9
 8001250:	e012      	b.n	8001278 <HAL_GPIO_Init+0x240>
 8001252:	230a      	movs	r3, #10
 8001254:	e010      	b.n	8001278 <HAL_GPIO_Init+0x240>
 8001256:	2308      	movs	r3, #8
 8001258:	e00e      	b.n	8001278 <HAL_GPIO_Init+0x240>
 800125a:	2307      	movs	r3, #7
 800125c:	e00c      	b.n	8001278 <HAL_GPIO_Init+0x240>
 800125e:	2306      	movs	r3, #6
 8001260:	e00a      	b.n	8001278 <HAL_GPIO_Init+0x240>
 8001262:	2305      	movs	r3, #5
 8001264:	e008      	b.n	8001278 <HAL_GPIO_Init+0x240>
 8001266:	2304      	movs	r3, #4
 8001268:	e006      	b.n	8001278 <HAL_GPIO_Init+0x240>
 800126a:	2303      	movs	r3, #3
 800126c:	e004      	b.n	8001278 <HAL_GPIO_Init+0x240>
 800126e:	2302      	movs	r3, #2
 8001270:	e002      	b.n	8001278 <HAL_GPIO_Init+0x240>
 8001272:	2301      	movs	r3, #1
 8001274:	e000      	b.n	8001278 <HAL_GPIO_Init+0x240>
 8001276:	2300      	movs	r3, #0
 8001278:	69fa      	ldr	r2, [r7, #28]
 800127a:	f002 0203 	and.w	r2, r2, #3
 800127e:	0092      	lsls	r2, r2, #2
 8001280:	4093      	lsls	r3, r2
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	4313      	orrs	r3, r2
 8001286:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001288:	4935      	ldr	r1, [pc, #212]	; (8001360 <HAL_GPIO_Init+0x328>)
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	089b      	lsrs	r3, r3, #2
 800128e:	3302      	adds	r3, #2
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001296:	4b3d      	ldr	r3, [pc, #244]	; (800138c <HAL_GPIO_Init+0x354>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	43db      	mvns	r3, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4013      	ands	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012ba:	4a34      	ldr	r2, [pc, #208]	; (800138c <HAL_GPIO_Init+0x354>)
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012c0:	4b32      	ldr	r3, [pc, #200]	; (800138c <HAL_GPIO_Init+0x354>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	43db      	mvns	r3, r3
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	4013      	ands	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d003      	beq.n	80012e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012e4:	4a29      	ldr	r2, [pc, #164]	; (800138c <HAL_GPIO_Init+0x354>)
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ea:	4b28      	ldr	r3, [pc, #160]	; (800138c <HAL_GPIO_Init+0x354>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	4013      	ands	r3, r2
 80012f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800130e:	4a1f      	ldr	r2, [pc, #124]	; (800138c <HAL_GPIO_Init+0x354>)
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001314:	4b1d      	ldr	r3, [pc, #116]	; (800138c <HAL_GPIO_Init+0x354>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001338:	4a14      	ldr	r2, [pc, #80]	; (800138c <HAL_GPIO_Init+0x354>)
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	3301      	adds	r3, #1
 8001342:	61fb      	str	r3, [r7, #28]
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	2b0f      	cmp	r3, #15
 8001348:	f67f ae84 	bls.w	8001054 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800134c:	bf00      	nop
 800134e:	bf00      	nop
 8001350:	3724      	adds	r7, #36	; 0x24
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	40023800 	.word	0x40023800
 8001360:	40013800 	.word	0x40013800
 8001364:	40020000 	.word	0x40020000
 8001368:	40020400 	.word	0x40020400
 800136c:	40020800 	.word	0x40020800
 8001370:	40020c00 	.word	0x40020c00
 8001374:	40021000 	.word	0x40021000
 8001378:	40021400 	.word	0x40021400
 800137c:	40021800 	.word	0x40021800
 8001380:	40021c00 	.word	0x40021c00
 8001384:	40022000 	.word	0x40022000
 8001388:	40022400 	.word	0x40022400
 800138c:	40013c00 	.word	0x40013c00

08001390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	460b      	mov	r3, r1
 800139a:	807b      	strh	r3, [r7, #2]
 800139c:	4613      	mov	r3, r2
 800139e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013a0:	787b      	ldrb	r3, [r7, #1]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013a6:	887a      	ldrh	r2, [r7, #2]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013ac:	e003      	b.n	80013b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013ae:	887b      	ldrh	r3, [r7, #2]
 80013b0:	041a      	lsls	r2, r3, #16
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	619a      	str	r2, [r3, #24]
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
	...

080013c4 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08a      	sub	sp, #40	; 0x28
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 80013cc:	2300      	movs	r3, #0
 80013ce:	613b      	str	r3, [r7, #16]
 80013d0:	4b23      	ldr	r3, [pc, #140]	; (8001460 <HAL_UART_MspInit+0x9c>)
 80013d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d4:	4a22      	ldr	r2, [pc, #136]	; (8001460 <HAL_UART_MspInit+0x9c>)
 80013d6:	f043 0308 	orr.w	r3, r3, #8
 80013da:	6313      	str	r3, [r2, #48]	; 0x30
 80013dc:	4b20      	ldr	r3, [pc, #128]	; (8001460 <HAL_UART_MspInit+0x9c>)
 80013de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e0:	f003 0308 	and.w	r3, r3, #8
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <HAL_UART_MspInit+0x9c>)
 80013ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f0:	4a1b      	ldr	r2, [pc, #108]	; (8001460 <HAL_UART_MspInit+0x9c>)
 80013f2:	f043 0308 	orr.w	r3, r3, #8
 80013f6:	6313      	str	r3, [r2, #48]	; 0x30
 80013f8:	4b19      	ldr	r3, [pc, #100]	; (8001460 <HAL_UART_MspInit+0x9c>)
 80013fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fc:	f003 0308 	and.w	r3, r3, #8
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8001404:	2300      	movs	r3, #0
 8001406:	60bb      	str	r3, [r7, #8]
 8001408:	4b15      	ldr	r3, [pc, #84]	; (8001460 <HAL_UART_MspInit+0x9c>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140c:	4a14      	ldr	r2, [pc, #80]	; (8001460 <HAL_UART_MspInit+0x9c>)
 800140e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001412:	6413      	str	r3, [r2, #64]	; 0x40
 8001414:	4b12      	ldr	r3, [pc, #72]	; (8001460 <HAL_UART_MspInit+0x9c>)
 8001416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001418:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8001420:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001424:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800142a:	2301      	movs	r3, #1
 800142c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800142e:	2303      	movs	r3, #3
 8001430:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8001432:	2307      	movs	r3, #7
 8001434:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	4619      	mov	r1, r3
 800143c:	4809      	ldr	r0, [pc, #36]	; (8001464 <HAL_UART_MspInit+0xa0>)
 800143e:	f7ff fdfb 	bl	8001038 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8001442:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001446:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8001448:	2307      	movs	r3, #7
 800144a:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 800144c:	f107 0314 	add.w	r3, r7, #20
 8001450:	4619      	mov	r1, r3
 8001452:	4804      	ldr	r0, [pc, #16]	; (8001464 <HAL_UART_MspInit+0xa0>)
 8001454:	f7ff fdf0 	bl	8001038 <HAL_GPIO_Init>
}
 8001458:	bf00      	nop
 800145a:	3728      	adds	r7, #40	; 0x28
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40023800 	.word	0x40023800
 8001464:	40020c00 	.word	0x40020c00

08001468 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0

}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
	...

08001478 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800147e:	2300      	movs	r3, #0
 8001480:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	603b      	str	r3, [r7, #0]
 8001486:	4b20      	ldr	r3, [pc, #128]	; (8001508 <HAL_PWREx_EnableOverDrive+0x90>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148a:	4a1f      	ldr	r2, [pc, #124]	; (8001508 <HAL_PWREx_EnableOverDrive+0x90>)
 800148c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001490:	6413      	str	r3, [r2, #64]	; 0x40
 8001492:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <HAL_PWREx_EnableOverDrive+0x90>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149a:	603b      	str	r3, [r7, #0]
 800149c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800149e:	4b1b      	ldr	r3, [pc, #108]	; (800150c <HAL_PWREx_EnableOverDrive+0x94>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014a4:	f7ff fcbc 	bl	8000e20 <HAL_GetTick>
 80014a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014aa:	e009      	b.n	80014c0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80014ac:	f7ff fcb8 	bl	8000e20 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014ba:	d901      	bls.n	80014c0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e01f      	b.n	8001500 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014c0:	4b13      	ldr	r3, [pc, #76]	; (8001510 <HAL_PWREx_EnableOverDrive+0x98>)
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014cc:	d1ee      	bne.n	80014ac <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80014ce:	4b11      	ldr	r3, [pc, #68]	; (8001514 <HAL_PWREx_EnableOverDrive+0x9c>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014d4:	f7ff fca4 	bl	8000e20 <HAL_GetTick>
 80014d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80014da:	e009      	b.n	80014f0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80014dc:	f7ff fca0 	bl	8000e20 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014ea:	d901      	bls.n	80014f0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e007      	b.n	8001500 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80014f0:	4b07      	ldr	r3, [pc, #28]	; (8001510 <HAL_PWREx_EnableOverDrive+0x98>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80014fc:	d1ee      	bne.n	80014dc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
}
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40023800 	.word	0x40023800
 800150c:	420e0040 	.word	0x420e0040
 8001510:	40007000 	.word	0x40007000
 8001514:	420e0044 	.word	0x420e0044

08001518 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e264      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b00      	cmp	r3, #0
 8001534:	d075      	beq.n	8001622 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001536:	4ba3      	ldr	r3, [pc, #652]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f003 030c 	and.w	r3, r3, #12
 800153e:	2b04      	cmp	r3, #4
 8001540:	d00c      	beq.n	800155c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001542:	4ba0      	ldr	r3, [pc, #640]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800154a:	2b08      	cmp	r3, #8
 800154c:	d112      	bne.n	8001574 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800154e:	4b9d      	ldr	r3, [pc, #628]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001556:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800155a:	d10b      	bne.n	8001574 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800155c:	4b99      	ldr	r3, [pc, #612]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d05b      	beq.n	8001620 <HAL_RCC_OscConfig+0x108>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d157      	bne.n	8001620 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e23f      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800157c:	d106      	bne.n	800158c <HAL_RCC_OscConfig+0x74>
 800157e:	4b91      	ldr	r3, [pc, #580]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a90      	ldr	r2, [pc, #576]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001584:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001588:	6013      	str	r3, [r2, #0]
 800158a:	e01d      	b.n	80015c8 <HAL_RCC_OscConfig+0xb0>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001594:	d10c      	bne.n	80015b0 <HAL_RCC_OscConfig+0x98>
 8001596:	4b8b      	ldr	r3, [pc, #556]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a8a      	ldr	r2, [pc, #552]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800159c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015a0:	6013      	str	r3, [r2, #0]
 80015a2:	4b88      	ldr	r3, [pc, #544]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a87      	ldr	r2, [pc, #540]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ac:	6013      	str	r3, [r2, #0]
 80015ae:	e00b      	b.n	80015c8 <HAL_RCC_OscConfig+0xb0>
 80015b0:	4b84      	ldr	r3, [pc, #528]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a83      	ldr	r2, [pc, #524]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015ba:	6013      	str	r3, [r2, #0]
 80015bc:	4b81      	ldr	r3, [pc, #516]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a80      	ldr	r2, [pc, #512]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d013      	beq.n	80015f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d0:	f7ff fc26 	bl	8000e20 <HAL_GetTick>
 80015d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015d8:	f7ff fc22 	bl	8000e20 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b64      	cmp	r3, #100	; 0x64
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e204      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ea:	4b76      	ldr	r3, [pc, #472]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d0f0      	beq.n	80015d8 <HAL_RCC_OscConfig+0xc0>
 80015f6:	e014      	b.n	8001622 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f8:	f7ff fc12 	bl	8000e20 <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001600:	f7ff fc0e 	bl	8000e20 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b64      	cmp	r3, #100	; 0x64
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e1f0      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001612:	4b6c      	ldr	r3, [pc, #432]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1f0      	bne.n	8001600 <HAL_RCC_OscConfig+0xe8>
 800161e:	e000      	b.n	8001622 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d063      	beq.n	80016f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800162e:	4b65      	ldr	r3, [pc, #404]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f003 030c 	and.w	r3, r3, #12
 8001636:	2b00      	cmp	r3, #0
 8001638:	d00b      	beq.n	8001652 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800163a:	4b62      	ldr	r3, [pc, #392]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001642:	2b08      	cmp	r3, #8
 8001644:	d11c      	bne.n	8001680 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001646:	4b5f      	ldr	r3, [pc, #380]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d116      	bne.n	8001680 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001652:	4b5c      	ldr	r3, [pc, #368]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d005      	beq.n	800166a <HAL_RCC_OscConfig+0x152>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d001      	beq.n	800166a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e1c4      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800166a:	4b56      	ldr	r3, [pc, #344]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	4952      	ldr	r1, [pc, #328]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800167a:	4313      	orrs	r3, r2
 800167c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167e:	e03a      	b.n	80016f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d020      	beq.n	80016ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001688:	4b4f      	ldr	r3, [pc, #316]	; (80017c8 <HAL_RCC_OscConfig+0x2b0>)
 800168a:	2201      	movs	r2, #1
 800168c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168e:	f7ff fbc7 	bl	8000e20 <HAL_GetTick>
 8001692:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001694:	e008      	b.n	80016a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001696:	f7ff fbc3 	bl	8000e20 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e1a5      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a8:	4b46      	ldr	r3, [pc, #280]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0302 	and.w	r3, r3, #2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d0f0      	beq.n	8001696 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b4:	4b43      	ldr	r3, [pc, #268]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	691b      	ldr	r3, [r3, #16]
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	4940      	ldr	r1, [pc, #256]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80016c4:	4313      	orrs	r3, r2
 80016c6:	600b      	str	r3, [r1, #0]
 80016c8:	e015      	b.n	80016f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016ca:	4b3f      	ldr	r3, [pc, #252]	; (80017c8 <HAL_RCC_OscConfig+0x2b0>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d0:	f7ff fba6 	bl	8000e20 <HAL_GetTick>
 80016d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016d6:	e008      	b.n	80016ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d8:	f7ff fba2 	bl	8000e20 <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e184      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ea:	4b36      	ldr	r3, [pc, #216]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f0      	bne.n	80016d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0308 	and.w	r3, r3, #8
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d030      	beq.n	8001764 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d016      	beq.n	8001738 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800170a:	4b30      	ldr	r3, [pc, #192]	; (80017cc <HAL_RCC_OscConfig+0x2b4>)
 800170c:	2201      	movs	r2, #1
 800170e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001710:	f7ff fb86 	bl	8000e20 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001718:	f7ff fb82 	bl	8000e20 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e164      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800172a:	4b26      	ldr	r3, [pc, #152]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800172c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d0f0      	beq.n	8001718 <HAL_RCC_OscConfig+0x200>
 8001736:	e015      	b.n	8001764 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001738:	4b24      	ldr	r3, [pc, #144]	; (80017cc <HAL_RCC_OscConfig+0x2b4>)
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800173e:	f7ff fb6f 	bl	8000e20 <HAL_GetTick>
 8001742:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001744:	e008      	b.n	8001758 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001746:	f7ff fb6b 	bl	8000e20 <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e14d      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001758:	4b1a      	ldr	r3, [pc, #104]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800175a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800175c:	f003 0302 	and.w	r3, r3, #2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d1f0      	bne.n	8001746 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	2b00      	cmp	r3, #0
 800176e:	f000 80a0 	beq.w	80018b2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001772:	2300      	movs	r3, #0
 8001774:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001776:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d10f      	bne.n	80017a2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	4b0f      	ldr	r3, [pc, #60]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178a:	4a0e      	ldr	r2, [pc, #56]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800178c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001790:	6413      	str	r3, [r2, #64]	; 0x40
 8001792:	4b0c      	ldr	r3, [pc, #48]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179a:	60bb      	str	r3, [r7, #8]
 800179c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800179e:	2301      	movs	r3, #1
 80017a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <HAL_RCC_OscConfig+0x2b8>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d121      	bne.n	80017f2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <HAL_RCC_OscConfig+0x2b8>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a07      	ldr	r2, [pc, #28]	; (80017d0 <HAL_RCC_OscConfig+0x2b8>)
 80017b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017ba:	f7ff fb31 	bl	8000e20 <HAL_GetTick>
 80017be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c0:	e011      	b.n	80017e6 <HAL_RCC_OscConfig+0x2ce>
 80017c2:	bf00      	nop
 80017c4:	40023800 	.word	0x40023800
 80017c8:	42470000 	.word	0x42470000
 80017cc:	42470e80 	.word	0x42470e80
 80017d0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017d4:	f7ff fb24 	bl	8000e20 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e106      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e6:	4b85      	ldr	r3, [pc, #532]	; (80019fc <HAL_RCC_OscConfig+0x4e4>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d0f0      	beq.n	80017d4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d106      	bne.n	8001808 <HAL_RCC_OscConfig+0x2f0>
 80017fa:	4b81      	ldr	r3, [pc, #516]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 80017fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017fe:	4a80      	ldr	r2, [pc, #512]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6713      	str	r3, [r2, #112]	; 0x70
 8001806:	e01c      	b.n	8001842 <HAL_RCC_OscConfig+0x32a>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	2b05      	cmp	r3, #5
 800180e:	d10c      	bne.n	800182a <HAL_RCC_OscConfig+0x312>
 8001810:	4b7b      	ldr	r3, [pc, #492]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001814:	4a7a      	ldr	r2, [pc, #488]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001816:	f043 0304 	orr.w	r3, r3, #4
 800181a:	6713      	str	r3, [r2, #112]	; 0x70
 800181c:	4b78      	ldr	r3, [pc, #480]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 800181e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001820:	4a77      	ldr	r2, [pc, #476]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001822:	f043 0301 	orr.w	r3, r3, #1
 8001826:	6713      	str	r3, [r2, #112]	; 0x70
 8001828:	e00b      	b.n	8001842 <HAL_RCC_OscConfig+0x32a>
 800182a:	4b75      	ldr	r3, [pc, #468]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 800182c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800182e:	4a74      	ldr	r2, [pc, #464]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001830:	f023 0301 	bic.w	r3, r3, #1
 8001834:	6713      	str	r3, [r2, #112]	; 0x70
 8001836:	4b72      	ldr	r3, [pc, #456]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800183a:	4a71      	ldr	r2, [pc, #452]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 800183c:	f023 0304 	bic.w	r3, r3, #4
 8001840:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d015      	beq.n	8001876 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800184a:	f7ff fae9 	bl	8000e20 <HAL_GetTick>
 800184e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001850:	e00a      	b.n	8001868 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001852:	f7ff fae5 	bl	8000e20 <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001860:	4293      	cmp	r3, r2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e0c5      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001868:	4b65      	ldr	r3, [pc, #404]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 800186a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d0ee      	beq.n	8001852 <HAL_RCC_OscConfig+0x33a>
 8001874:	e014      	b.n	80018a0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001876:	f7ff fad3 	bl	8000e20 <HAL_GetTick>
 800187a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800187c:	e00a      	b.n	8001894 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800187e:	f7ff facf 	bl	8000e20 <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	f241 3288 	movw	r2, #5000	; 0x1388
 800188c:	4293      	cmp	r3, r2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e0af      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001894:	4b5a      	ldr	r3, [pc, #360]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d1ee      	bne.n	800187e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018a0:	7dfb      	ldrb	r3, [r7, #23]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d105      	bne.n	80018b2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018a6:	4b56      	ldr	r3, [pc, #344]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	4a55      	ldr	r2, [pc, #340]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 80018ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 809b 	beq.w	80019f2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018bc:	4b50      	ldr	r3, [pc, #320]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 030c 	and.w	r3, r3, #12
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	d05c      	beq.n	8001982 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d141      	bne.n	8001954 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d0:	4b4c      	ldr	r3, [pc, #304]	; (8001a04 <HAL_RCC_OscConfig+0x4ec>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d6:	f7ff faa3 	bl	8000e20 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018de:	f7ff fa9f 	bl	8000e20 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e081      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018f0:	4b43      	ldr	r3, [pc, #268]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d1f0      	bne.n	80018de <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69da      	ldr	r2, [r3, #28]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a1b      	ldr	r3, [r3, #32]
 8001904:	431a      	orrs	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190a:	019b      	lsls	r3, r3, #6
 800190c:	431a      	orrs	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001912:	085b      	lsrs	r3, r3, #1
 8001914:	3b01      	subs	r3, #1
 8001916:	041b      	lsls	r3, r3, #16
 8001918:	431a      	orrs	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191e:	061b      	lsls	r3, r3, #24
 8001920:	4937      	ldr	r1, [pc, #220]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001922:	4313      	orrs	r3, r2
 8001924:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001926:	4b37      	ldr	r3, [pc, #220]	; (8001a04 <HAL_RCC_OscConfig+0x4ec>)
 8001928:	2201      	movs	r2, #1
 800192a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192c:	f7ff fa78 	bl	8000e20 <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001932:	e008      	b.n	8001946 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001934:	f7ff fa74 	bl	8000e20 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b02      	cmp	r3, #2
 8001940:	d901      	bls.n	8001946 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e056      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001946:	4b2e      	ldr	r3, [pc, #184]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0f0      	beq.n	8001934 <HAL_RCC_OscConfig+0x41c>
 8001952:	e04e      	b.n	80019f2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001954:	4b2b      	ldr	r3, [pc, #172]	; (8001a04 <HAL_RCC_OscConfig+0x4ec>)
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195a:	f7ff fa61 	bl	8000e20 <HAL_GetTick>
 800195e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001960:	e008      	b.n	8001974 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001962:	f7ff fa5d 	bl	8000e20 <HAL_GetTick>
 8001966:	4602      	mov	r2, r0
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d901      	bls.n	8001974 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001970:	2303      	movs	r3, #3
 8001972:	e03f      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001974:	4b22      	ldr	r3, [pc, #136]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d1f0      	bne.n	8001962 <HAL_RCC_OscConfig+0x44a>
 8001980:	e037      	b.n	80019f2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	2b01      	cmp	r3, #1
 8001988:	d101      	bne.n	800198e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e032      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800198e:	4b1c      	ldr	r3, [pc, #112]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d028      	beq.n	80019ee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d121      	bne.n	80019ee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d11a      	bne.n	80019ee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019b8:	68fa      	ldr	r2, [r7, #12]
 80019ba:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80019be:	4013      	ands	r3, r2
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019c4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d111      	bne.n	80019ee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d4:	085b      	lsrs	r3, r3, #1
 80019d6:	3b01      	subs	r3, #1
 80019d8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019da:	429a      	cmp	r2, r3
 80019dc:	d107      	bne.n	80019ee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d001      	beq.n	80019f2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e000      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3718      	adds	r7, #24
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40007000 	.word	0x40007000
 8001a00:	40023800 	.word	0x40023800
 8001a04:	42470060 	.word	0x42470060

08001a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d101      	bne.n	8001a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e0cc      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a1c:	4b68      	ldr	r3, [pc, #416]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 030f 	and.w	r3, r3, #15
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d90c      	bls.n	8001a44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2a:	4b65      	ldr	r3, [pc, #404]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a32:	4b63      	ldr	r3, [pc, #396]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 030f 	and.w	r3, r3, #15
 8001a3a:	683a      	ldr	r2, [r7, #0]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d001      	beq.n	8001a44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e0b8      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0302 	and.w	r3, r3, #2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d020      	beq.n	8001a92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d005      	beq.n	8001a68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a5c:	4b59      	ldr	r3, [pc, #356]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	4a58      	ldr	r2, [pc, #352]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0308 	and.w	r3, r3, #8
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a74:	4b53      	ldr	r3, [pc, #332]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	4a52      	ldr	r2, [pc, #328]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a80:	4b50      	ldr	r3, [pc, #320]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	494d      	ldr	r1, [pc, #308]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d044      	beq.n	8001b28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d107      	bne.n	8001ab6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa6:	4b47      	ldr	r3, [pc, #284]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d119      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e07f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d107      	bne.n	8001ad6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ac6:	4b3f      	ldr	r3, [pc, #252]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d109      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e06f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad6:	4b3b      	ldr	r3, [pc, #236]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e067      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ae6:	4b37      	ldr	r3, [pc, #220]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f023 0203 	bic.w	r2, r3, #3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	4934      	ldr	r1, [pc, #208]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001af8:	f7ff f992 	bl	8000e20 <HAL_GetTick>
 8001afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001afe:	e00a      	b.n	8001b16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b00:	f7ff f98e 	bl	8000e20 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e04f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b16:	4b2b      	ldr	r3, [pc, #172]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f003 020c 	and.w	r2, r3, #12
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d1eb      	bne.n	8001b00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b28:	4b25      	ldr	r3, [pc, #148]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 030f 	and.w	r3, r3, #15
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d20c      	bcs.n	8001b50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b36:	4b22      	ldr	r3, [pc, #136]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	b2d2      	uxtb	r2, r2
 8001b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3e:	4b20      	ldr	r3, [pc, #128]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d001      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e032      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d008      	beq.n	8001b6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b5c:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	4916      	ldr	r1, [pc, #88]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0308 	and.w	r3, r3, #8
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d009      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b7a:	4b12      	ldr	r3, [pc, #72]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	00db      	lsls	r3, r3, #3
 8001b88:	490e      	ldr	r1, [pc, #56]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b8e:	f000 f821 	bl	8001bd4 <HAL_RCC_GetSysClockFreq>
 8001b92:	4602      	mov	r2, r0
 8001b94:	4b0b      	ldr	r3, [pc, #44]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	490a      	ldr	r1, [pc, #40]	; (8001bc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ba0:	5ccb      	ldrb	r3, [r1, r3]
 8001ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba6:	4a09      	ldr	r2, [pc, #36]	; (8001bcc <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001baa:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c8>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff f8f2 	bl	8000d98 <HAL_InitTick>

  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023c00 	.word	0x40023c00
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	08002828 	.word	0x08002828
 8001bcc:	20000098 	.word	0x20000098
 8001bd0:	2000009c 	.word	0x2000009c

08001bd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bd4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bd8:	b084      	sub	sp, #16
 8001bda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	607b      	str	r3, [r7, #4]
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	2300      	movs	r3, #0
 8001be6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001be8:	2300      	movs	r3, #0
 8001bea:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bec:	4b67      	ldr	r3, [pc, #412]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f003 030c 	and.w	r3, r3, #12
 8001bf4:	2b08      	cmp	r3, #8
 8001bf6:	d00d      	beq.n	8001c14 <HAL_RCC_GetSysClockFreq+0x40>
 8001bf8:	2b08      	cmp	r3, #8
 8001bfa:	f200 80bd 	bhi.w	8001d78 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d002      	beq.n	8001c08 <HAL_RCC_GetSysClockFreq+0x34>
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d003      	beq.n	8001c0e <HAL_RCC_GetSysClockFreq+0x3a>
 8001c06:	e0b7      	b.n	8001d78 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c08:	4b61      	ldr	r3, [pc, #388]	; (8001d90 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001c0a:	60bb      	str	r3, [r7, #8]
       break;
 8001c0c:	e0b7      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c0e:	4b61      	ldr	r3, [pc, #388]	; (8001d94 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001c10:	60bb      	str	r3, [r7, #8]
      break;
 8001c12:	e0b4      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c14:	4b5d      	ldr	r3, [pc, #372]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c1c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c1e:	4b5b      	ldr	r3, [pc, #364]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d04d      	beq.n	8001cc6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c2a:	4b58      	ldr	r3, [pc, #352]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	099b      	lsrs	r3, r3, #6
 8001c30:	461a      	mov	r2, r3
 8001c32:	f04f 0300 	mov.w	r3, #0
 8001c36:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001c3a:	f04f 0100 	mov.w	r1, #0
 8001c3e:	ea02 0800 	and.w	r8, r2, r0
 8001c42:	ea03 0901 	and.w	r9, r3, r1
 8001c46:	4640      	mov	r0, r8
 8001c48:	4649      	mov	r1, r9
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	014b      	lsls	r3, r1, #5
 8001c54:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001c58:	0142      	lsls	r2, r0, #5
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	ebb0 0008 	subs.w	r0, r0, r8
 8001c62:	eb61 0109 	sbc.w	r1, r1, r9
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	f04f 0300 	mov.w	r3, #0
 8001c6e:	018b      	lsls	r3, r1, #6
 8001c70:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c74:	0182      	lsls	r2, r0, #6
 8001c76:	1a12      	subs	r2, r2, r0
 8001c78:	eb63 0301 	sbc.w	r3, r3, r1
 8001c7c:	f04f 0000 	mov.w	r0, #0
 8001c80:	f04f 0100 	mov.w	r1, #0
 8001c84:	00d9      	lsls	r1, r3, #3
 8001c86:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c8a:	00d0      	lsls	r0, r2, #3
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	eb12 0208 	adds.w	r2, r2, r8
 8001c94:	eb43 0309 	adc.w	r3, r3, r9
 8001c98:	f04f 0000 	mov.w	r0, #0
 8001c9c:	f04f 0100 	mov.w	r1, #0
 8001ca0:	0259      	lsls	r1, r3, #9
 8001ca2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001ca6:	0250      	lsls	r0, r2, #9
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
 8001cac:	4610      	mov	r0, r2
 8001cae:	4619      	mov	r1, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	f04f 0300 	mov.w	r3, #0
 8001cb8:	f7fe fa98 	bl	80001ec <__aeabi_uldivmod>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	e04a      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cc6:	4b31      	ldr	r3, [pc, #196]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	099b      	lsrs	r3, r3, #6
 8001ccc:	461a      	mov	r2, r3
 8001cce:	f04f 0300 	mov.w	r3, #0
 8001cd2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001cd6:	f04f 0100 	mov.w	r1, #0
 8001cda:	ea02 0400 	and.w	r4, r2, r0
 8001cde:	ea03 0501 	and.w	r5, r3, r1
 8001ce2:	4620      	mov	r0, r4
 8001ce4:	4629      	mov	r1, r5
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	014b      	lsls	r3, r1, #5
 8001cf0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001cf4:	0142      	lsls	r2, r0, #5
 8001cf6:	4610      	mov	r0, r2
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	1b00      	subs	r0, r0, r4
 8001cfc:	eb61 0105 	sbc.w	r1, r1, r5
 8001d00:	f04f 0200 	mov.w	r2, #0
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	018b      	lsls	r3, r1, #6
 8001d0a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001d0e:	0182      	lsls	r2, r0, #6
 8001d10:	1a12      	subs	r2, r2, r0
 8001d12:	eb63 0301 	sbc.w	r3, r3, r1
 8001d16:	f04f 0000 	mov.w	r0, #0
 8001d1a:	f04f 0100 	mov.w	r1, #0
 8001d1e:	00d9      	lsls	r1, r3, #3
 8001d20:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d24:	00d0      	lsls	r0, r2, #3
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	1912      	adds	r2, r2, r4
 8001d2c:	eb45 0303 	adc.w	r3, r5, r3
 8001d30:	f04f 0000 	mov.w	r0, #0
 8001d34:	f04f 0100 	mov.w	r1, #0
 8001d38:	0299      	lsls	r1, r3, #10
 8001d3a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001d3e:	0290      	lsls	r0, r2, #10
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4610      	mov	r0, r2
 8001d46:	4619      	mov	r1, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	f04f 0300 	mov.w	r3, #0
 8001d50:	f7fe fa4c 	bl	80001ec <__aeabi_uldivmod>
 8001d54:	4602      	mov	r2, r0
 8001d56:	460b      	mov	r3, r1
 8001d58:	4613      	mov	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	0c1b      	lsrs	r3, r3, #16
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	3301      	adds	r3, #1
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d74:	60bb      	str	r3, [r7, #8]
      break;
 8001d76:	e002      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d78:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001d7a:	60bb      	str	r3, [r7, #8]
      break;
 8001d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d7e:	68bb      	ldr	r3, [r7, #8]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	00f42400 	.word	0x00f42400
 8001d94:	007a1200 	.word	0x007a1200

08001d98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d9c:	4b03      	ldr	r3, [pc, #12]	; (8001dac <HAL_RCC_GetHCLKFreq+0x14>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	20000098 	.word	0x20000098

08001db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001db4:	f7ff fff0 	bl	8001d98 <HAL_RCC_GetHCLKFreq>
 8001db8:	4602      	mov	r2, r0
 8001dba:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	0a9b      	lsrs	r3, r3, #10
 8001dc0:	f003 0307 	and.w	r3, r3, #7
 8001dc4:	4903      	ldr	r1, [pc, #12]	; (8001dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dc6:	5ccb      	ldrb	r3, [r1, r3]
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	08002838 	.word	0x08002838

08001dd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ddc:	f7ff ffdc 	bl	8001d98 <HAL_RCC_GetHCLKFreq>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	0b5b      	lsrs	r3, r3, #13
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	4903      	ldr	r1, [pc, #12]	; (8001dfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dee:	5ccb      	ldrb	r3, [r1, r3]
 8001df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	08002838 	.word	0x08002838

08001e00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e03f      	b.n	8001e92 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d106      	bne.n	8001e2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff facc 	bl	80013c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2224      	movs	r2, #36	; 0x24
 8001e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 f9cb 	bl	80021e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	691a      	ldr	r2, [r3, #16]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	695a      	ldr	r2, [r3, #20]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	68da      	ldr	r2, [r3, #12]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2220      	movs	r2, #32
 8001e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b08a      	sub	sp, #40	; 0x28
 8001e9e:	af02      	add	r7, sp, #8
 8001ea0:	60f8      	str	r0, [r7, #12]
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	603b      	str	r3, [r7, #0]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2b20      	cmp	r3, #32
 8001eb8:	d17c      	bne.n	8001fb4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d002      	beq.n	8001ec6 <HAL_UART_Transmit+0x2c>
 8001ec0:	88fb      	ldrh	r3, [r7, #6]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d101      	bne.n	8001eca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e075      	b.n	8001fb6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d101      	bne.n	8001ed8 <HAL_UART_Transmit+0x3e>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	e06e      	b.n	8001fb6 <HAL_UART_Transmit+0x11c>
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2221      	movs	r2, #33	; 0x21
 8001eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001eee:	f7fe ff97 	bl	8000e20 <HAL_GetTick>
 8001ef2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	88fa      	ldrh	r2, [r7, #6]
 8001ef8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	88fa      	ldrh	r2, [r7, #6]
 8001efe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f08:	d108      	bne.n	8001f1c <HAL_UART_Transmit+0x82>
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d104      	bne.n	8001f1c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	61bb      	str	r3, [r7, #24]
 8001f1a:	e003      	b.n	8001f24 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001f2c:	e02a      	b.n	8001f84 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	2200      	movs	r2, #0
 8001f36:	2180      	movs	r1, #128	; 0x80
 8001f38:	68f8      	ldr	r0, [r7, #12]
 8001f3a:	f000 f8e2 	bl	8002102 <UART_WaitOnFlagUntilTimeout>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e036      	b.n	8001fb6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d10b      	bne.n	8001f66 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	881b      	ldrh	r3, [r3, #0]
 8001f52:	461a      	mov	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	3302      	adds	r3, #2
 8001f62:	61bb      	str	r3, [r7, #24]
 8001f64:	e007      	b.n	8001f76 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	781a      	ldrb	r2, [r3, #0]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	3301      	adds	r3, #1
 8001f74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1cf      	bne.n	8001f2e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	9300      	str	r3, [sp, #0]
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	2200      	movs	r2, #0
 8001f96:	2140      	movs	r1, #64	; 0x40
 8001f98:	68f8      	ldr	r0, [r7, #12]
 8001f9a:	f000 f8b2 	bl	8002102 <UART_WaitOnFlagUntilTimeout>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e006      	b.n	8001fb6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2220      	movs	r2, #32
 8001fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	e000      	b.n	8001fb6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001fb4:	2302      	movs	r3, #2
  }
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3720      	adds	r7, #32
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b08a      	sub	sp, #40	; 0x28
 8001fc2:	af02      	add	r7, sp, #8
 8001fc4:	60f8      	str	r0, [r7, #12]
 8001fc6:	60b9      	str	r1, [r7, #8]
 8001fc8:	603b      	str	r3, [r7, #0]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	2b20      	cmp	r3, #32
 8001fdc:	f040 808c 	bne.w	80020f8 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d002      	beq.n	8001fec <HAL_UART_Receive+0x2e>
 8001fe6:	88fb      	ldrh	r3, [r7, #6]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d101      	bne.n	8001ff0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e084      	b.n	80020fa <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d101      	bne.n	8001ffe <HAL_UART_Receive+0x40>
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	e07d      	b.n	80020fa <HAL_UART_Receive+0x13c>
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2222      	movs	r2, #34	; 0x22
 8002010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2200      	movs	r2, #0
 8002018:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800201a:	f7fe ff01 	bl	8000e20 <HAL_GetTick>
 800201e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	88fa      	ldrh	r2, [r7, #6]
 8002024:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	88fa      	ldrh	r2, [r7, #6]
 800202a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002034:	d108      	bne.n	8002048 <HAL_UART_Receive+0x8a>
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d104      	bne.n	8002048 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800203e:	2300      	movs	r3, #0
 8002040:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	61bb      	str	r3, [r7, #24]
 8002046:	e003      	b.n	8002050 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800204c:	2300      	movs	r3, #0
 800204e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2200      	movs	r2, #0
 8002054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002058:	e043      	b.n	80020e2 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	2200      	movs	r2, #0
 8002062:	2120      	movs	r1, #32
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f000 f84c 	bl	8002102 <UART_WaitOnFlagUntilTimeout>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e042      	b.n	80020fa <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d10c      	bne.n	8002094 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	b29b      	uxth	r3, r3
 8002082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002086:	b29a      	uxth	r2, r3
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	3302      	adds	r3, #2
 8002090:	61bb      	str	r3, [r7, #24]
 8002092:	e01f      	b.n	80020d4 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800209c:	d007      	beq.n	80020ae <HAL_UART_Receive+0xf0>
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10a      	bne.n	80020bc <HAL_UART_Receive+0xfe>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d106      	bne.n	80020bc <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	701a      	strb	r2, [r3, #0]
 80020ba:	e008      	b.n	80020ce <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3301      	adds	r3, #1
 80020d2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80020d8:	b29b      	uxth	r3, r3
 80020da:	3b01      	subs	r3, #1
 80020dc:	b29a      	uxth	r2, r3
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1b6      	bne.n	800205a <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2220      	movs	r2, #32
 80020f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80020f4:	2300      	movs	r3, #0
 80020f6:	e000      	b.n	80020fa <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80020f8:	2302      	movs	r3, #2
  }
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3720      	adds	r7, #32
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	b090      	sub	sp, #64	; 0x40
 8002106:	af00      	add	r7, sp, #0
 8002108:	60f8      	str	r0, [r7, #12]
 800210a:	60b9      	str	r1, [r7, #8]
 800210c:	603b      	str	r3, [r7, #0]
 800210e:	4613      	mov	r3, r2
 8002110:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002112:	e050      	b.n	80021b6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002114:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002116:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800211a:	d04c      	beq.n	80021b6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800211c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800211e:	2b00      	cmp	r3, #0
 8002120:	d007      	beq.n	8002132 <UART_WaitOnFlagUntilTimeout+0x30>
 8002122:	f7fe fe7d 	bl	8000e20 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800212e:	429a      	cmp	r2, r3
 8002130:	d241      	bcs.n	80021b6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	330c      	adds	r3, #12
 8002138:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800213a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800213c:	e853 3f00 	ldrex	r3, [r3]
 8002140:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002144:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002148:	63fb      	str	r3, [r7, #60]	; 0x3c
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	330c      	adds	r3, #12
 8002150:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002152:	637a      	str	r2, [r7, #52]	; 0x34
 8002154:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002156:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002158:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800215a:	e841 2300 	strex	r3, r2, [r1]
 800215e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002162:	2b00      	cmp	r3, #0
 8002164:	d1e5      	bne.n	8002132 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	3314      	adds	r3, #20
 800216c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	e853 3f00 	ldrex	r3, [r3]
 8002174:	613b      	str	r3, [r7, #16]
   return(result);
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	f023 0301 	bic.w	r3, r3, #1
 800217c:	63bb      	str	r3, [r7, #56]	; 0x38
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	3314      	adds	r3, #20
 8002184:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002186:	623a      	str	r2, [r7, #32]
 8002188:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800218a:	69f9      	ldr	r1, [r7, #28]
 800218c:	6a3a      	ldr	r2, [r7, #32]
 800218e:	e841 2300 	strex	r3, r2, [r1]
 8002192:	61bb      	str	r3, [r7, #24]
   return(result);
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1e5      	bne.n	8002166 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2220      	movs	r2, #32
 800219e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2220      	movs	r2, #32
 80021a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e00f      	b.n	80021d6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	4013      	ands	r3, r2
 80021c0:	68ba      	ldr	r2, [r7, #8]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	bf0c      	ite	eq
 80021c6:	2301      	moveq	r3, #1
 80021c8:	2300      	movne	r3, #0
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	461a      	mov	r2, r3
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d09f      	beq.n	8002114 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3740      	adds	r7, #64	; 0x40
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
	...

080021e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021e4:	b09f      	sub	sp, #124	; 0x7c
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	691b      	ldr	r3, [r3, #16]
 80021f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80021f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021f6:	68d9      	ldr	r1, [r3, #12]
 80021f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	ea40 0301 	orr.w	r3, r0, r1
 8002200:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002202:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002204:	689a      	ldr	r2, [r3, #8]
 8002206:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	431a      	orrs	r2, r3
 800220c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800220e:	695b      	ldr	r3, [r3, #20]
 8002210:	431a      	orrs	r2, r3
 8002212:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002214:	69db      	ldr	r3, [r3, #28]
 8002216:	4313      	orrs	r3, r2
 8002218:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800221a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002224:	f021 010c 	bic.w	r1, r1, #12
 8002228:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800222e:	430b      	orrs	r3, r1
 8002230:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	695b      	ldr	r3, [r3, #20]
 8002238:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800223c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800223e:	6999      	ldr	r1, [r3, #24]
 8002240:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	ea40 0301 	orr.w	r3, r0, r1
 8002248:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800224a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	4bc5      	ldr	r3, [pc, #788]	; (8002564 <UART_SetConfig+0x384>)
 8002250:	429a      	cmp	r2, r3
 8002252:	d004      	beq.n	800225e <UART_SetConfig+0x7e>
 8002254:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	4bc3      	ldr	r3, [pc, #780]	; (8002568 <UART_SetConfig+0x388>)
 800225a:	429a      	cmp	r2, r3
 800225c:	d103      	bne.n	8002266 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800225e:	f7ff fdbb 	bl	8001dd8 <HAL_RCC_GetPCLK2Freq>
 8002262:	6778      	str	r0, [r7, #116]	; 0x74
 8002264:	e002      	b.n	800226c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002266:	f7ff fda3 	bl	8001db0 <HAL_RCC_GetPCLK1Freq>
 800226a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800226c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002274:	f040 80b6 	bne.w	80023e4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002278:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800227a:	461c      	mov	r4, r3
 800227c:	f04f 0500 	mov.w	r5, #0
 8002280:	4622      	mov	r2, r4
 8002282:	462b      	mov	r3, r5
 8002284:	1891      	adds	r1, r2, r2
 8002286:	6439      	str	r1, [r7, #64]	; 0x40
 8002288:	415b      	adcs	r3, r3
 800228a:	647b      	str	r3, [r7, #68]	; 0x44
 800228c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002290:	1912      	adds	r2, r2, r4
 8002292:	eb45 0303 	adc.w	r3, r5, r3
 8002296:	f04f 0000 	mov.w	r0, #0
 800229a:	f04f 0100 	mov.w	r1, #0
 800229e:	00d9      	lsls	r1, r3, #3
 80022a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80022a4:	00d0      	lsls	r0, r2, #3
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	1911      	adds	r1, r2, r4
 80022ac:	6639      	str	r1, [r7, #96]	; 0x60
 80022ae:	416b      	adcs	r3, r5
 80022b0:	667b      	str	r3, [r7, #100]	; 0x64
 80022b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	461a      	mov	r2, r3
 80022b8:	f04f 0300 	mov.w	r3, #0
 80022bc:	1891      	adds	r1, r2, r2
 80022be:	63b9      	str	r1, [r7, #56]	; 0x38
 80022c0:	415b      	adcs	r3, r3
 80022c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80022c8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80022cc:	f7fd ff8e 	bl	80001ec <__aeabi_uldivmod>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4ba5      	ldr	r3, [pc, #660]	; (800256c <UART_SetConfig+0x38c>)
 80022d6:	fba3 2302 	umull	r2, r3, r3, r2
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	011e      	lsls	r6, r3, #4
 80022de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022e0:	461c      	mov	r4, r3
 80022e2:	f04f 0500 	mov.w	r5, #0
 80022e6:	4622      	mov	r2, r4
 80022e8:	462b      	mov	r3, r5
 80022ea:	1891      	adds	r1, r2, r2
 80022ec:	6339      	str	r1, [r7, #48]	; 0x30
 80022ee:	415b      	adcs	r3, r3
 80022f0:	637b      	str	r3, [r7, #52]	; 0x34
 80022f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80022f6:	1912      	adds	r2, r2, r4
 80022f8:	eb45 0303 	adc.w	r3, r5, r3
 80022fc:	f04f 0000 	mov.w	r0, #0
 8002300:	f04f 0100 	mov.w	r1, #0
 8002304:	00d9      	lsls	r1, r3, #3
 8002306:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800230a:	00d0      	lsls	r0, r2, #3
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	1911      	adds	r1, r2, r4
 8002312:	65b9      	str	r1, [r7, #88]	; 0x58
 8002314:	416b      	adcs	r3, r5
 8002316:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002318:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	461a      	mov	r2, r3
 800231e:	f04f 0300 	mov.w	r3, #0
 8002322:	1891      	adds	r1, r2, r2
 8002324:	62b9      	str	r1, [r7, #40]	; 0x28
 8002326:	415b      	adcs	r3, r3
 8002328:	62fb      	str	r3, [r7, #44]	; 0x2c
 800232a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800232e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002332:	f7fd ff5b 	bl	80001ec <__aeabi_uldivmod>
 8002336:	4602      	mov	r2, r0
 8002338:	460b      	mov	r3, r1
 800233a:	4b8c      	ldr	r3, [pc, #560]	; (800256c <UART_SetConfig+0x38c>)
 800233c:	fba3 1302 	umull	r1, r3, r3, r2
 8002340:	095b      	lsrs	r3, r3, #5
 8002342:	2164      	movs	r1, #100	; 0x64
 8002344:	fb01 f303 	mul.w	r3, r1, r3
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	3332      	adds	r3, #50	; 0x32
 800234e:	4a87      	ldr	r2, [pc, #540]	; (800256c <UART_SetConfig+0x38c>)
 8002350:	fba2 2303 	umull	r2, r3, r2, r3
 8002354:	095b      	lsrs	r3, r3, #5
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800235c:	441e      	add	r6, r3
 800235e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002360:	4618      	mov	r0, r3
 8002362:	f04f 0100 	mov.w	r1, #0
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	1894      	adds	r4, r2, r2
 800236c:	623c      	str	r4, [r7, #32]
 800236e:	415b      	adcs	r3, r3
 8002370:	627b      	str	r3, [r7, #36]	; 0x24
 8002372:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002376:	1812      	adds	r2, r2, r0
 8002378:	eb41 0303 	adc.w	r3, r1, r3
 800237c:	f04f 0400 	mov.w	r4, #0
 8002380:	f04f 0500 	mov.w	r5, #0
 8002384:	00dd      	lsls	r5, r3, #3
 8002386:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800238a:	00d4      	lsls	r4, r2, #3
 800238c:	4622      	mov	r2, r4
 800238e:	462b      	mov	r3, r5
 8002390:	1814      	adds	r4, r2, r0
 8002392:	653c      	str	r4, [r7, #80]	; 0x50
 8002394:	414b      	adcs	r3, r1
 8002396:	657b      	str	r3, [r7, #84]	; 0x54
 8002398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	461a      	mov	r2, r3
 800239e:	f04f 0300 	mov.w	r3, #0
 80023a2:	1891      	adds	r1, r2, r2
 80023a4:	61b9      	str	r1, [r7, #24]
 80023a6:	415b      	adcs	r3, r3
 80023a8:	61fb      	str	r3, [r7, #28]
 80023aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023ae:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80023b2:	f7fd ff1b 	bl	80001ec <__aeabi_uldivmod>
 80023b6:	4602      	mov	r2, r0
 80023b8:	460b      	mov	r3, r1
 80023ba:	4b6c      	ldr	r3, [pc, #432]	; (800256c <UART_SetConfig+0x38c>)
 80023bc:	fba3 1302 	umull	r1, r3, r3, r2
 80023c0:	095b      	lsrs	r3, r3, #5
 80023c2:	2164      	movs	r1, #100	; 0x64
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	3332      	adds	r3, #50	; 0x32
 80023ce:	4a67      	ldr	r2, [pc, #412]	; (800256c <UART_SetConfig+0x38c>)
 80023d0:	fba2 2303 	umull	r2, r3, r2, r3
 80023d4:	095b      	lsrs	r3, r3, #5
 80023d6:	f003 0207 	and.w	r2, r3, #7
 80023da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4432      	add	r2, r6
 80023e0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80023e2:	e0b9      	b.n	8002558 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023e6:	461c      	mov	r4, r3
 80023e8:	f04f 0500 	mov.w	r5, #0
 80023ec:	4622      	mov	r2, r4
 80023ee:	462b      	mov	r3, r5
 80023f0:	1891      	adds	r1, r2, r2
 80023f2:	6139      	str	r1, [r7, #16]
 80023f4:	415b      	adcs	r3, r3
 80023f6:	617b      	str	r3, [r7, #20]
 80023f8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80023fc:	1912      	adds	r2, r2, r4
 80023fe:	eb45 0303 	adc.w	r3, r5, r3
 8002402:	f04f 0000 	mov.w	r0, #0
 8002406:	f04f 0100 	mov.w	r1, #0
 800240a:	00d9      	lsls	r1, r3, #3
 800240c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002410:	00d0      	lsls	r0, r2, #3
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	eb12 0804 	adds.w	r8, r2, r4
 800241a:	eb43 0905 	adc.w	r9, r3, r5
 800241e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	4618      	mov	r0, r3
 8002424:	f04f 0100 	mov.w	r1, #0
 8002428:	f04f 0200 	mov.w	r2, #0
 800242c:	f04f 0300 	mov.w	r3, #0
 8002430:	008b      	lsls	r3, r1, #2
 8002432:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002436:	0082      	lsls	r2, r0, #2
 8002438:	4640      	mov	r0, r8
 800243a:	4649      	mov	r1, r9
 800243c:	f7fd fed6 	bl	80001ec <__aeabi_uldivmod>
 8002440:	4602      	mov	r2, r0
 8002442:	460b      	mov	r3, r1
 8002444:	4b49      	ldr	r3, [pc, #292]	; (800256c <UART_SetConfig+0x38c>)
 8002446:	fba3 2302 	umull	r2, r3, r3, r2
 800244a:	095b      	lsrs	r3, r3, #5
 800244c:	011e      	lsls	r6, r3, #4
 800244e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002450:	4618      	mov	r0, r3
 8002452:	f04f 0100 	mov.w	r1, #0
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	1894      	adds	r4, r2, r2
 800245c:	60bc      	str	r4, [r7, #8]
 800245e:	415b      	adcs	r3, r3
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002466:	1812      	adds	r2, r2, r0
 8002468:	eb41 0303 	adc.w	r3, r1, r3
 800246c:	f04f 0400 	mov.w	r4, #0
 8002470:	f04f 0500 	mov.w	r5, #0
 8002474:	00dd      	lsls	r5, r3, #3
 8002476:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800247a:	00d4      	lsls	r4, r2, #3
 800247c:	4622      	mov	r2, r4
 800247e:	462b      	mov	r3, r5
 8002480:	1814      	adds	r4, r2, r0
 8002482:	64bc      	str	r4, [r7, #72]	; 0x48
 8002484:	414b      	adcs	r3, r1
 8002486:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002488:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	4618      	mov	r0, r3
 800248e:	f04f 0100 	mov.w	r1, #0
 8002492:	f04f 0200 	mov.w	r2, #0
 8002496:	f04f 0300 	mov.w	r3, #0
 800249a:	008b      	lsls	r3, r1, #2
 800249c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80024a0:	0082      	lsls	r2, r0, #2
 80024a2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80024a6:	f7fd fea1 	bl	80001ec <__aeabi_uldivmod>
 80024aa:	4602      	mov	r2, r0
 80024ac:	460b      	mov	r3, r1
 80024ae:	4b2f      	ldr	r3, [pc, #188]	; (800256c <UART_SetConfig+0x38c>)
 80024b0:	fba3 1302 	umull	r1, r3, r3, r2
 80024b4:	095b      	lsrs	r3, r3, #5
 80024b6:	2164      	movs	r1, #100	; 0x64
 80024b8:	fb01 f303 	mul.w	r3, r1, r3
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	011b      	lsls	r3, r3, #4
 80024c0:	3332      	adds	r3, #50	; 0x32
 80024c2:	4a2a      	ldr	r2, [pc, #168]	; (800256c <UART_SetConfig+0x38c>)
 80024c4:	fba2 2303 	umull	r2, r3, r2, r3
 80024c8:	095b      	lsrs	r3, r3, #5
 80024ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024ce:	441e      	add	r6, r3
 80024d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024d2:	4618      	mov	r0, r3
 80024d4:	f04f 0100 	mov.w	r1, #0
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	1894      	adds	r4, r2, r2
 80024de:	603c      	str	r4, [r7, #0]
 80024e0:	415b      	adcs	r3, r3
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024e8:	1812      	adds	r2, r2, r0
 80024ea:	eb41 0303 	adc.w	r3, r1, r3
 80024ee:	f04f 0400 	mov.w	r4, #0
 80024f2:	f04f 0500 	mov.w	r5, #0
 80024f6:	00dd      	lsls	r5, r3, #3
 80024f8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80024fc:	00d4      	lsls	r4, r2, #3
 80024fe:	4622      	mov	r2, r4
 8002500:	462b      	mov	r3, r5
 8002502:	eb12 0a00 	adds.w	sl, r2, r0
 8002506:	eb43 0b01 	adc.w	fp, r3, r1
 800250a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	4618      	mov	r0, r3
 8002510:	f04f 0100 	mov.w	r1, #0
 8002514:	f04f 0200 	mov.w	r2, #0
 8002518:	f04f 0300 	mov.w	r3, #0
 800251c:	008b      	lsls	r3, r1, #2
 800251e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002522:	0082      	lsls	r2, r0, #2
 8002524:	4650      	mov	r0, sl
 8002526:	4659      	mov	r1, fp
 8002528:	f7fd fe60 	bl	80001ec <__aeabi_uldivmod>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	4b0e      	ldr	r3, [pc, #56]	; (800256c <UART_SetConfig+0x38c>)
 8002532:	fba3 1302 	umull	r1, r3, r3, r2
 8002536:	095b      	lsrs	r3, r3, #5
 8002538:	2164      	movs	r1, #100	; 0x64
 800253a:	fb01 f303 	mul.w	r3, r1, r3
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	011b      	lsls	r3, r3, #4
 8002542:	3332      	adds	r3, #50	; 0x32
 8002544:	4a09      	ldr	r2, [pc, #36]	; (800256c <UART_SetConfig+0x38c>)
 8002546:	fba2 2303 	umull	r2, r3, r2, r3
 800254a:	095b      	lsrs	r3, r3, #5
 800254c:	f003 020f 	and.w	r2, r3, #15
 8002550:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4432      	add	r2, r6
 8002556:	609a      	str	r2, [r3, #8]
}
 8002558:	bf00      	nop
 800255a:	377c      	adds	r7, #124	; 0x7c
 800255c:	46bd      	mov	sp, r7
 800255e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002562:	bf00      	nop
 8002564:	40011000 	.word	0x40011000
 8002568:	40011400 	.word	0x40011400
 800256c:	51eb851f 	.word	0x51eb851f

08002570 <main>:
static void Error_Handler(void);
static void Reset(void);

/*----------------------- ROUTINES -----------------------*/
int main()
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
    Init();
 8002574:	f000 f80c 	bl	8002590 <Init>

    for(;;)
    {
        if(BTLCORE_BOOLEAN_TRUE == BtlCore_ResetRequested()) {
 8002578:	f7fe f80e 	bl	8000598 <BtlCore_ResetRequested>
 800257c:	4603      	mov	r3, r0
 800257e:	2b01      	cmp	r3, #1
 8002580:	d101      	bne.n	8002586 <main+0x16>
            Reset();
 8002582:	f000 f889 	bl	8002698 <Reset>
        }

        CmdMng_Task();
 8002586:	f7fe f8cf 	bl	8000728 <CmdMng_Task>
        BtlCore_Task();
 800258a:	f7fd ffcd 	bl	8000528 <BtlCore_Task>
        if(BTLCORE_BOOLEAN_TRUE == BtlCore_ResetRequested()) {
 800258e:	e7f3      	b.n	8002578 <main+0x8>

08002590 <Init>:
    }
}

static void Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
    duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and
    handled in milliseconds basis.
    - Set NVIC Group Priority to 4
    - Low Level Initialization
    */
    HAL_Init();
 8002594:	f7fe fbe4 	bl	8000d60 <HAL_Init>

    /* Configure the system clock to 180 MHz */
    SystemClock_Config();
 8002598:	f000 f816 	bl	80025c8 <SystemClock_Config>

    /* Initialize API UART */
    /* Check API for input parameters, wrong inputs will trigger the default configuration */
    if(true != uartInit(921600u, 0u, 0u, 0u)){
 800259c:	2300      	movs	r3, #0
 800259e:	2200      	movs	r2, #0
 80025a0:	2100      	movs	r1, #0
 80025a2:	f44f 2061 	mov.w	r0, #921600	; 0xe1000
 80025a6:	f7fe facf 	bl	8000b48 <uartInit>
 80025aa:	4603      	mov	r3, r0
 80025ac:	f083 0301 	eor.w	r3, r3, #1
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <Init+0x2a>
        /* Initialization Error */
        Error_Handler();
 80025b6:	f000 f869 	bl	800268c <Error_Handler>
    }

    CmdMng_Init();
 80025ba:	f7fe f8a5 	bl	8000708 <CmdMng_Init>
    BtlCore_Init();
 80025be:	f7fd ff91 	bl	80004e4 <BtlCore_Init>
//
//    if (HAL_WWDG_Init (&WwdgHandle) != HAL_OK) {
//        /* Initialization Error */
//        Error_Handler ();
//    }
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
	...

080025c8 <SystemClock_Config>:

static void SystemClock_Config(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b094      	sub	sp, #80	; 0x50
 80025cc:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef RCC_ClkInitStruct;
    RCC_OscInitTypeDef RCC_OscInitStruct;

    /* Enable Power Control clock */
    __HAL_RCC_PWR_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	60bb      	str	r3, [r7, #8]
 80025d2:	4b2c      	ldr	r3, [pc, #176]	; (8002684 <SystemClock_Config+0xbc>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	4a2b      	ldr	r2, [pc, #172]	; (8002684 <SystemClock_Config+0xbc>)
 80025d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025dc:	6413      	str	r3, [r2, #64]	; 0x40
 80025de:	4b29      	ldr	r3, [pc, #164]	; (8002684 <SystemClock_Config+0xbc>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	68bb      	ldr	r3, [r7, #8]

    /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025ea:	2300      	movs	r3, #0
 80025ec:	607b      	str	r3, [r7, #4]
 80025ee:	4b26      	ldr	r3, [pc, #152]	; (8002688 <SystemClock_Config+0xc0>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a25      	ldr	r2, [pc, #148]	; (8002688 <SystemClock_Config+0xc0>)
 80025f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	4b23      	ldr	r3, [pc, #140]	; (8002688 <SystemClock_Config+0xc0>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002602:	607b      	str	r3, [r7, #4]
 8002604:	687b      	ldr	r3, [r7, #4]

    /* Enable HSE Oscillator and activate PLL with HSE as source */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002606:	2301      	movs	r3, #1
 8002608:	60fb      	str	r3, [r7, #12]
    RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800260a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800260e:	613b      	str	r3, [r7, #16]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002610:	2302      	movs	r3, #2
 8002612:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002614:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002618:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.PLL.PLLM = 8;
 800261a:	2308      	movs	r3, #8
 800261c:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLN = 360;
 800261e:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002622:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002624:	2302      	movs	r3, #2
 8002626:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLQ = 7;
 8002628:	2307      	movs	r3, #7
 800262a:	63bb      	str	r3, [r7, #56]	; 0x38
    if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800262c:	f107 030c 	add.w	r3, r7, #12
 8002630:	4618      	mov	r0, r3
 8002632:	f7fe ff71 	bl	8001518 <HAL_RCC_OscConfig>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <SystemClock_Config+0x78>
    {
        /* Initialization Error */
        Error_Handler();
 800263c:	f000 f826 	bl	800268c <Error_Handler>
    }

    if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002640:	f7fe ff1a 	bl	8001478 <HAL_PWREx_EnableOverDrive>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <SystemClock_Config+0x86>
    {
        /* Initialization Error */
        Error_Handler();
 800264a:	f000 f81f 	bl	800268c <Error_Handler>
    }

    /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800264e:	230f      	movs	r3, #15
 8002650:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002652:	2302      	movs	r3, #2
 8002654:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002656:	2300      	movs	r3, #0
 8002658:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800265a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800265e:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002660:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002664:	64fb      	str	r3, [r7, #76]	; 0x4c
    if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002666:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800266a:	2105      	movs	r1, #5
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff f9cb 	bl	8001a08 <HAL_RCC_ClockConfig>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <SystemClock_Config+0xb4>
    {
        /* Initialization Error */
        Error_Handler();
 8002678:	f000 f808 	bl	800268c <Error_Handler>
    }
}
 800267c:	bf00      	nop
 800267e:	3750      	adds	r7, #80	; 0x50
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	40023800 	.word	0x40023800
 8002688:	40007000 	.word	0x40007000

0800268c <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
    /* Turn LED2 on */
    BSP_LED_On(LED2);
 8002690:	2001      	movs	r0, #1
 8002692:	f7fe fae7 	bl	8000c64 <BSP_LED_On>
    while (1)
 8002696:	e7fe      	b.n	8002696 <Error_Handler+0xa>

08002698 <Reset>:
    {
    }
}

static void Reset(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
    HAL_NVIC_SystemReset();
 800269c:	f7fe fcbb 	bl	8001016 <HAL_NVIC_SystemReset>
}
 80026a0:	bf00      	nop
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80026a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026dc <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80026a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80026aa:	e003      	b.n	80026b4 <LoopCopyDataInit>

080026ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80026ac:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80026ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80026b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80026b2:	3104      	adds	r1, #4

080026b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80026b4:	480b      	ldr	r0, [pc, #44]	; (80026e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80026b6:	4b0c      	ldr	r3, [pc, #48]	; (80026e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80026b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80026ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80026bc:	d3f6      	bcc.n	80026ac <CopyDataInit>
  ldr  r2, =_sbss
 80026be:	4a0b      	ldr	r2, [pc, #44]	; (80026ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80026c0:	e002      	b.n	80026c8 <LoopFillZerobss>

080026c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80026c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80026c4:	f842 3b04 	str.w	r3, [r2], #4

080026c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80026c8:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80026ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80026cc:	d3f9      	bcc.n	80026c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80026ce:	f7fe fae3 	bl	8000c98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026d2:	f000 f811 	bl	80026f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026d6:	f7ff ff4b 	bl	8002570 <main>
  bx  lr    
 80026da:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80026dc:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80026e0:	08002850 	.word	0x08002850
  ldr  r0, =_sdata
 80026e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80026e8:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 80026ec:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 80026f0:	2000019c 	.word	0x2000019c

080026f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026f4:	e7fe      	b.n	80026f4 <ADC_IRQHandler>
	...

080026f8 <__libc_init_array>:
 80026f8:	b570      	push	{r4, r5, r6, lr}
 80026fa:	4d0d      	ldr	r5, [pc, #52]	; (8002730 <__libc_init_array+0x38>)
 80026fc:	4c0d      	ldr	r4, [pc, #52]	; (8002734 <__libc_init_array+0x3c>)
 80026fe:	1b64      	subs	r4, r4, r5
 8002700:	10a4      	asrs	r4, r4, #2
 8002702:	2600      	movs	r6, #0
 8002704:	42a6      	cmp	r6, r4
 8002706:	d109      	bne.n	800271c <__libc_init_array+0x24>
 8002708:	4d0b      	ldr	r5, [pc, #44]	; (8002738 <__libc_init_array+0x40>)
 800270a:	4c0c      	ldr	r4, [pc, #48]	; (800273c <__libc_init_array+0x44>)
 800270c:	f000 f83c 	bl	8002788 <_init>
 8002710:	1b64      	subs	r4, r4, r5
 8002712:	10a4      	asrs	r4, r4, #2
 8002714:	2600      	movs	r6, #0
 8002716:	42a6      	cmp	r6, r4
 8002718:	d105      	bne.n	8002726 <__libc_init_array+0x2e>
 800271a:	bd70      	pop	{r4, r5, r6, pc}
 800271c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002720:	4798      	blx	r3
 8002722:	3601      	adds	r6, #1
 8002724:	e7ee      	b.n	8002704 <__libc_init_array+0xc>
 8002726:	f855 3b04 	ldr.w	r3, [r5], #4
 800272a:	4798      	blx	r3
 800272c:	3601      	adds	r6, #1
 800272e:	e7f2      	b.n	8002716 <__libc_init_array+0x1e>
 8002730:	08002848 	.word	0x08002848
 8002734:	08002848 	.word	0x08002848
 8002738:	08002848 	.word	0x08002848
 800273c:	0800284c 	.word	0x0800284c

08002740 <memcmp>:
 8002740:	b530      	push	{r4, r5, lr}
 8002742:	3901      	subs	r1, #1
 8002744:	2400      	movs	r4, #0
 8002746:	42a2      	cmp	r2, r4
 8002748:	d101      	bne.n	800274e <memcmp+0xe>
 800274a:	2000      	movs	r0, #0
 800274c:	e005      	b.n	800275a <memcmp+0x1a>
 800274e:	5d03      	ldrb	r3, [r0, r4]
 8002750:	3401      	adds	r4, #1
 8002752:	5d0d      	ldrb	r5, [r1, r4]
 8002754:	42ab      	cmp	r3, r5
 8002756:	d0f6      	beq.n	8002746 <memcmp+0x6>
 8002758:	1b58      	subs	r0, r3, r5
 800275a:	bd30      	pop	{r4, r5, pc}

0800275c <memcpy>:
 800275c:	440a      	add	r2, r1
 800275e:	4291      	cmp	r1, r2
 8002760:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002764:	d100      	bne.n	8002768 <memcpy+0xc>
 8002766:	4770      	bx	lr
 8002768:	b510      	push	{r4, lr}
 800276a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800276e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002772:	4291      	cmp	r1, r2
 8002774:	d1f9      	bne.n	800276a <memcpy+0xe>
 8002776:	bd10      	pop	{r4, pc}

08002778 <memset>:
 8002778:	4402      	add	r2, r0
 800277a:	4603      	mov	r3, r0
 800277c:	4293      	cmp	r3, r2
 800277e:	d100      	bne.n	8002782 <memset+0xa>
 8002780:	4770      	bx	lr
 8002782:	f803 1b01 	strb.w	r1, [r3], #1
 8002786:	e7f9      	b.n	800277c <memset+0x4>

08002788 <_init>:
 8002788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278a:	bf00      	nop
 800278c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800278e:	bc08      	pop	{r3}
 8002790:	469e      	mov	lr, r3
 8002792:	4770      	bx	lr

08002794 <_fini>:
 8002794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002796:	bf00      	nop
 8002798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800279a:	bc08      	pop	{r3}
 800279c:	469e      	mov	lr, r3
 800279e:	4770      	bx	lr
