vhdl-make-target is a variable defined in `vhdl-mode.el'.<br/>Its value is "all"<br/><br/>Documentation:<br/>Default target for `vhdl-make' command.