{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759531612406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759531612406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  3 16:46:52 2025 " "Processing started: Fri Oct  3 16:46:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759531612406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759531612406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759531612406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759531612735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759531612735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759531618917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759531618917 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "seg7_dec.v " "Can't analyze file -- file seg7_dec.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618920 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_2_1_1bit.v " "Can't analyze file -- file mux_2_1_1bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618923 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator.v " "Can't analyze file -- file comparator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618926 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "circuit_A.v " "Can't analyze file -- file circuit_A.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618928 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "circuit_B.v " "Can't analyze file -- file circuit_B.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618932 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bin_to_dec.v " "Can't analyze file -- file bin_to_dec.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618935 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FA.v " "Can't analyze file -- file FA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618938 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "adder_4bit.v " "Can't analyze file -- file adder_4bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618941 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "circuit_A_v2.v " "Can't analyze file -- file circuit_A_v2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618944 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bin_to_dec_v2.v " "Can't analyze file -- file bin_to_dec_v2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618947 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "checkBCD.v " "Can't analyze file -- file checkBCD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618950 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bin_to_dec_v3.v " "Can't analyze file -- file bin_to_dec_v3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618952 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BCD_Adder_1bit.v " "Can't analyze file -- file BCD_Adder_1bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618955 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BCD_Adder_2Dig.v " "Can't analyze file -- file BCD_Adder_2Dig.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618958 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "convert_6bit_to_BCD.v " "Can't analyze file -- file convert_6bit_to_BCD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618961 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bin6_to_bcd.v " "Can't analyze file -- file bin6_to_bcd.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618964 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd7seg.v " "Can't analyze file -- file bcd7seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618967 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part1.v " "Can't analyze file -- file part1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618969 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part2.v " "Can't analyze file -- file part2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618972 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part3.v " "Can't analyze file -- file part3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618975 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "D_Latch.v " "Can't analyze file -- file D_Latch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618978 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pos_Edge_Trigger.v " "Can't analyze file -- file Pos_Edge_Trigger.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618981 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memory_element.v " "Can't analyze file -- file memory_element.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618984 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TFF_Counter_8bit.v " "Can't analyze file -- file TFF_Counter_8bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618987 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DecaDecoder.v " "Can't analyze file -- file DecaDecoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618989 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ShifRegister_16bit.v " "Can't analyze file -- file ShifRegister_16bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_LPM " "Found entity 1: Counter_LPM" {  } { { "Counter_LPM.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/Counter_LPM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759531618994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759531618994 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "counter_1sec.v " "Can't analyze file -- file counter_1sec.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531618997 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "displayPattern.v " "Can't analyze file -- file displayPattern.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531619000 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_updown.v " "Can't analyze file -- file count_updown.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531619003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFlipFlop_8bits " "Found entity 1: TFlipFlop_8bits" {  } { { "TFlipFlop_8bits.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/TFlipFlop_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759531619004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759531619004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFlipFlop_1bit " "Found entity 1: TFlipFlop_1bit" {  } { { "TFlipFlop_1bit.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/TFlipFlop_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759531619006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759531619006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1s " "Found entity 1: counter_1s" {  } { { "counter_1s.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/counter_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759531619007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759531619007 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shiftRegister_16bit.v " "Can't analyze file -- file shiftRegister_16bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759531619010 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 main.v(118) " "Verilog HDL Implicit Net warning at main.v(118): created implicit net for \"CLOCK_50\"" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759531619011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759531619052 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg.data_a 0 main.v(121) " "Net \"msg.data_a\" at main.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759531619054 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg.waddr_a 0 main.v(121) " "Net \"msg.waddr_a\" at main.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759531619054 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg.we_a 0 main.v(121) " "Net \"msg.we_a\" at main.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759531619054 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR main.v(5) " "Output port \"LEDR\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759531619054 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 main.v(8) " "Output port \"HEX2\" at main.v(8) has no driver" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759531619054 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 main.v(9) " "Output port \"HEX3\" at main.v(9) has no driver" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759531619054 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 main.v(10) " "Output port \"HEX4\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759531619054 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 main.v(12) " "Output port \"HEX5\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759531619054 "|main"}
{ "Warning" "WSGN_SEARCH_FILE" "tick_1hz.v 1 1 " "Using design file tick_1hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tick_1hz " "Found entity 1: tick_1hz" {  } { { "tick_1hz.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/tick_1hz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759531619081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1759531619081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_1hz tick_1hz:u_tick " "Elaborating entity \"tick_1hz\" for hierarchy \"tick_1hz:u_tick\"" {  } { { "main.v" "u_tick" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759531619082 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "L seg7_letter " "Node instance \"L\" instantiates undefined entity \"seg7_letter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "main.v" "L" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 135 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1759531619107 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R seg7_letter " "Node instance \"R\" instantiates undefined entity \"seg7_letter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "main.v" "R" { Text "C:/Users/S0l1d/OneDrive/Desktop/Lab_4_inclass_work/main.v" 136 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1759531619107 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759531619202 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct  3 16:46:59 2025 " "Processing ended: Fri Oct  3 16:46:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759531619202 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759531619202 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759531619202 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759531619202 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 41 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 41 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759531619818 ""}
