circuit Top :
  module Control :
    input clock : Clock
    input reset : UInt<1>
    input io_opcode : UInt<7>
    output io_aluop : UInt<3>
    output io_controltransferop : UInt<2>
    output io_memop : UInt<2>
    output io_op1_src : UInt<1>
    output io_op2_src : UInt<2>
    output io_writeback_valid : UInt<1>
    output io_writeback_src : UInt<2>
    output io_validinst : UInt<1>
  
    node _T = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_1 = eq(UInt<6>("h33"), _T) @[Lookup.scala 31:38]
    node _T_2 = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_3 = eq(UInt<5>("h13"), _T_2) @[Lookup.scala 31:38]
    node _T_4 = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_5 = eq(UInt<6>("h3b"), _T_4) @[Lookup.scala 31:38]
    node _T_6 = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<5>("h1b"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<2>("h3"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<6>("h23"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<7>("h63"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<6>("h37"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<5>("h17"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<7>("h6f"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = and(io_opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _T_21 = eq(UInt<7>("h67"), _T_20) @[Lookup.scala 31:38]
    node _T_22 = mux(_T_21, UInt<3>("h5"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_23 = mux(_T_19, UInt<3>("h5"), _T_22) @[Lookup.scala 33:37]
    node _T_24 = mux(_T_17, UInt<3>("h5"), _T_23) @[Lookup.scala 33:37]
    node _T_25 = mux(_T_15, UInt<1>("h0"), _T_24) @[Lookup.scala 33:37]
    node _T_26 = mux(_T_13, UInt<1>("h0"), _T_25) @[Lookup.scala 33:37]
    node _T_27 = mux(_T_11, UInt<3>("h5"), _T_26) @[Lookup.scala 33:37]
    node _T_28 = mux(_T_9, UInt<3>("h5"), _T_27) @[Lookup.scala 33:37]
    node _T_29 = mux(_T_7, UInt<3>("h4"), _T_28) @[Lookup.scala 33:37]
    node _T_30 = mux(_T_5, UInt<2>("h3"), _T_29) @[Lookup.scala 33:37]
    node _T_31 = mux(_T_3, UInt<2>("h2"), _T_30) @[Lookup.scala 33:37]
    node signals_0 = mux(_T_1, UInt<1>("h1"), _T_31) @[Lookup.scala 33:37]
    node _T_32 = mux(_T_21, UInt<2>("h2"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_33 = mux(_T_19, UInt<1>("h1"), _T_32) @[Lookup.scala 33:37]
    node _T_34 = mux(_T_17, UInt<1>("h0"), _T_33) @[Lookup.scala 33:37]
    node _T_35 = mux(_T_15, UInt<1>("h0"), _T_34) @[Lookup.scala 33:37]
    node _T_36 = mux(_T_13, UInt<2>("h3"), _T_35) @[Lookup.scala 33:37]
    node _T_37 = mux(_T_11, UInt<1>("h0"), _T_36) @[Lookup.scala 33:37]
    node _T_38 = mux(_T_9, UInt<1>("h0"), _T_37) @[Lookup.scala 33:37]
    node _T_39 = mux(_T_7, UInt<1>("h0"), _T_38) @[Lookup.scala 33:37]
    node _T_40 = mux(_T_5, UInt<1>("h0"), _T_39) @[Lookup.scala 33:37]
    node _T_41 = mux(_T_3, UInt<1>("h0"), _T_40) @[Lookup.scala 33:37]
    node signals_1 = mux(_T_1, UInt<1>("h0"), _T_41) @[Lookup.scala 33:37]
    node _T_42 = mux(_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_43 = mux(_T_19, UInt<1>("h0"), _T_42) @[Lookup.scala 33:37]
    node _T_44 = mux(_T_17, UInt<1>("h0"), _T_43) @[Lookup.scala 33:37]
    node _T_45 = mux(_T_15, UInt<1>("h0"), _T_44) @[Lookup.scala 33:37]
    node _T_46 = mux(_T_13, UInt<1>("h0"), _T_45) @[Lookup.scala 33:37]
    node _T_47 = mux(_T_11, UInt<2>("h2"), _T_46) @[Lookup.scala 33:37]
    node _T_48 = mux(_T_9, UInt<1>("h1"), _T_47) @[Lookup.scala 33:37]
    node _T_49 = mux(_T_7, UInt<1>("h0"), _T_48) @[Lookup.scala 33:37]
    node _T_50 = mux(_T_5, UInt<1>("h0"), _T_49) @[Lookup.scala 33:37]
    node _T_51 = mux(_T_3, UInt<1>("h0"), _T_50) @[Lookup.scala 33:37]
    node signals_2 = mux(_T_1, UInt<1>("h0"), _T_51) @[Lookup.scala 33:37]
    node _T_52 = mux(_T_21, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_53 = mux(_T_19, UInt<1>("h1"), _T_52) @[Lookup.scala 33:37]
    node _T_54 = mux(_T_17, UInt<1>("h1"), _T_53) @[Lookup.scala 33:37]
    node _T_55 = mux(_T_15, UInt<1>("h0"), _T_54) @[Lookup.scala 33:37]
    node _T_56 = mux(_T_13, UInt<1>("h0"), _T_55) @[Lookup.scala 33:37]
    node _T_57 = mux(_T_11, UInt<1>("h0"), _T_56) @[Lookup.scala 33:37]
    node _T_58 = mux(_T_9, UInt<1>("h0"), _T_57) @[Lookup.scala 33:37]
    node _T_59 = mux(_T_7, UInt<1>("h0"), _T_58) @[Lookup.scala 33:37]
    node _T_60 = mux(_T_5, UInt<1>("h0"), _T_59) @[Lookup.scala 33:37]
    node _T_61 = mux(_T_3, UInt<1>("h0"), _T_60) @[Lookup.scala 33:37]
    node signals_3 = mux(_T_1, UInt<1>("h0"), _T_61) @[Lookup.scala 33:37]
    node _T_62 = mux(_T_21, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_63 = mux(_T_19, UInt<1>("h1"), _T_62) @[Lookup.scala 33:37]
    node _T_64 = mux(_T_17, UInt<2>("h2"), _T_63) @[Lookup.scala 33:37]
    node _T_65 = mux(_T_15, UInt<1>("h0"), _T_64) @[Lookup.scala 33:37]
    node _T_66 = mux(_T_13, UInt<1>("h0"), _T_65) @[Lookup.scala 33:37]
    node _T_67 = mux(_T_11, UInt<2>("h2"), _T_66) @[Lookup.scala 33:37]
    node _T_68 = mux(_T_9, UInt<2>("h2"), _T_67) @[Lookup.scala 33:37]
    node _T_69 = mux(_T_7, UInt<2>("h2"), _T_68) @[Lookup.scala 33:37]
    node _T_70 = mux(_T_5, UInt<1>("h0"), _T_69) @[Lookup.scala 33:37]
    node _T_71 = mux(_T_3, UInt<2>("h2"), _T_70) @[Lookup.scala 33:37]
    node signals_4 = mux(_T_1, UInt<1>("h0"), _T_71) @[Lookup.scala 33:37]
    node _T_72 = mux(_T_21, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_73 = mux(_T_19, UInt<1>("h1"), _T_72) @[Lookup.scala 33:37]
    node _T_74 = mux(_T_17, UInt<1>("h1"), _T_73) @[Lookup.scala 33:37]
    node _T_75 = mux(_T_15, UInt<1>("h1"), _T_74) @[Lookup.scala 33:37]
    node _T_76 = mux(_T_13, UInt<1>("h0"), _T_75) @[Lookup.scala 33:37]
    node _T_77 = mux(_T_11, UInt<1>("h0"), _T_76) @[Lookup.scala 33:37]
    node _T_78 = mux(_T_9, UInt<1>("h1"), _T_77) @[Lookup.scala 33:37]
    node _T_79 = mux(_T_7, UInt<1>("h1"), _T_78) @[Lookup.scala 33:37]
    node _T_80 = mux(_T_5, UInt<1>("h1"), _T_79) @[Lookup.scala 33:37]
    node _T_81 = mux(_T_3, UInt<1>("h1"), _T_80) @[Lookup.scala 33:37]
    node signals_5 = mux(_T_1, UInt<1>("h1"), _T_81) @[Lookup.scala 33:37]
    node _T_82 = mux(_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_83 = mux(_T_19, UInt<1>("h0"), _T_82) @[Lookup.scala 33:37]
    node _T_84 = mux(_T_17, UInt<1>("h0"), _T_83) @[Lookup.scala 33:37]
    node _T_85 = mux(_T_15, UInt<1>("h1"), _T_84) @[Lookup.scala 33:37]
    node _T_86 = mux(_T_13, UInt<1>("h0"), _T_85) @[Lookup.scala 33:37]
    node _T_87 = mux(_T_11, UInt<1>("h0"), _T_86) @[Lookup.scala 33:37]
    node _T_88 = mux(_T_9, UInt<2>("h2"), _T_87) @[Lookup.scala 33:37]
    node _T_89 = mux(_T_7, UInt<1>("h0"), _T_88) @[Lookup.scala 33:37]
    node _T_90 = mux(_T_5, UInt<1>("h0"), _T_89) @[Lookup.scala 33:37]
    node _T_91 = mux(_T_3, UInt<1>("h0"), _T_90) @[Lookup.scala 33:37]
    node signals_6 = mux(_T_1, UInt<1>("h0"), _T_91) @[Lookup.scala 33:37]
    node _T_92 = mux(_T_21, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 33:37]
    node _T_93 = mux(_T_19, UInt<1>("h1"), _T_92) @[Lookup.scala 33:37]
    node _T_94 = mux(_T_17, UInt<1>("h1"), _T_93) @[Lookup.scala 33:37]
    node _T_95 = mux(_T_15, UInt<1>("h1"), _T_94) @[Lookup.scala 33:37]
    node _T_96 = mux(_T_13, UInt<1>("h1"), _T_95) @[Lookup.scala 33:37]
    node _T_97 = mux(_T_11, UInt<1>("h1"), _T_96) @[Lookup.scala 33:37]
    node _T_98 = mux(_T_9, UInt<1>("h1"), _T_97) @[Lookup.scala 33:37]
    node _T_99 = mux(_T_7, UInt<1>("h1"), _T_98) @[Lookup.scala 33:37]
    node _T_100 = mux(_T_5, UInt<1>("h1"), _T_99) @[Lookup.scala 33:37]
    node _T_101 = mux(_T_3, UInt<1>("h1"), _T_100) @[Lookup.scala 33:37]
    node signals_7 = mux(_T_1, UInt<1>("h1"), _T_101) @[Lookup.scala 33:37]
    io_aluop <= signals_0 @[control.scala 90:24]
    io_controltransferop <= signals_1 @[control.scala 91:24]
    io_memop <= signals_2 @[control.scala 92:24]
    io_op1_src <= signals_3 @[control.scala 93:24]
    io_op2_src <= signals_4 @[control.scala 94:24]
    io_writeback_valid <= signals_5 @[control.scala 95:24]
    io_writeback_src <= signals_6 @[control.scala 96:24]
    io_validinst <= signals_7 @[control.scala 97:24]

  module RegisterFile :
    input clock : Clock
    input reset : UInt<1>
    input io_readreg1 : UInt<5>
    input io_readreg2 : UInt<5>
    input io_writereg : UInt<5>
    input io_writedata : UInt<64>
    input io_wen : UInt<1>
    output io_readdata1 : UInt<64>
    output io_readdata2 : UInt<64>
  
    reg regs_0 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_0) @[register-file.scala 53:17]
    reg regs_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_1) @[register-file.scala 53:17]
    reg regs_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_2) @[register-file.scala 53:17]
    reg regs_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_3) @[register-file.scala 53:17]
    reg regs_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_4) @[register-file.scala 53:17]
    reg regs_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_5) @[register-file.scala 53:17]
    reg regs_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_6) @[register-file.scala 53:17]
    reg regs_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_7) @[register-file.scala 53:17]
    reg regs_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_8) @[register-file.scala 53:17]
    reg regs_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_9) @[register-file.scala 53:17]
    reg regs_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_10) @[register-file.scala 53:17]
    reg regs_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_11) @[register-file.scala 53:17]
    reg regs_12 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_12) @[register-file.scala 53:17]
    reg regs_13 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_13) @[register-file.scala 53:17]
    reg regs_14 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_14) @[register-file.scala 53:17]
    reg regs_15 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_15) @[register-file.scala 53:17]
    reg regs_16 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_16) @[register-file.scala 53:17]
    reg regs_17 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_17) @[register-file.scala 53:17]
    reg regs_18 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_18) @[register-file.scala 53:17]
    reg regs_19 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_19) @[register-file.scala 53:17]
    reg regs_20 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_20) @[register-file.scala 53:17]
    reg regs_21 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_21) @[register-file.scala 53:17]
    reg regs_22 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_22) @[register-file.scala 53:17]
    reg regs_23 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_23) @[register-file.scala 53:17]
    reg regs_24 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_24) @[register-file.scala 53:17]
    reg regs_25 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_25) @[register-file.scala 53:17]
    reg regs_26 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_26) @[register-file.scala 53:17]
    reg regs_27 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_27) @[register-file.scala 53:17]
    reg regs_28 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_28) @[register-file.scala 53:17]
    reg regs_29 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_29) @[register-file.scala 53:17]
    reg regs_30 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_30) @[register-file.scala 53:17]
    reg regs_31 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), regs_31) @[register-file.scala 53:17]
    node _regs_io_writereg = io_writedata @[register-file.scala 57:23 register-file.scala 57:23]
    node _GEN_0 = mux(eq(UInt<1>("h0"), io_writereg), _regs_io_writereg, regs_0) @[register-file.scala 57:23]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_writereg), _regs_io_writereg, regs_1) @[register-file.scala 57:23]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_writereg), _regs_io_writereg, regs_2) @[register-file.scala 57:23]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_writereg), _regs_io_writereg, regs_3) @[register-file.scala 57:23]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_writereg), _regs_io_writereg, regs_4) @[register-file.scala 57:23]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_writereg), _regs_io_writereg, regs_5) @[register-file.scala 57:23]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_writereg), _regs_io_writereg, regs_6) @[register-file.scala 57:23]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_writereg), _regs_io_writereg, regs_7) @[register-file.scala 57:23]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_writereg), _regs_io_writereg, regs_8) @[register-file.scala 57:23]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_writereg), _regs_io_writereg, regs_9) @[register-file.scala 57:23]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_writereg), _regs_io_writereg, regs_10) @[register-file.scala 57:23]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_writereg), _regs_io_writereg, regs_11) @[register-file.scala 57:23]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_writereg), _regs_io_writereg, regs_12) @[register-file.scala 57:23]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_writereg), _regs_io_writereg, regs_13) @[register-file.scala 57:23]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_writereg), _regs_io_writereg, regs_14) @[register-file.scala 57:23]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_writereg), _regs_io_writereg, regs_15) @[register-file.scala 57:23]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_writereg), _regs_io_writereg, regs_16) @[register-file.scala 57:23]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_writereg), _regs_io_writereg, regs_17) @[register-file.scala 57:23]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_writereg), _regs_io_writereg, regs_18) @[register-file.scala 57:23]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_writereg), _regs_io_writereg, regs_19) @[register-file.scala 57:23]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_writereg), _regs_io_writereg, regs_20) @[register-file.scala 57:23]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_writereg), _regs_io_writereg, regs_21) @[register-file.scala 57:23]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_writereg), _regs_io_writereg, regs_22) @[register-file.scala 57:23]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_writereg), _regs_io_writereg, regs_23) @[register-file.scala 57:23]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_writereg), _regs_io_writereg, regs_24) @[register-file.scala 57:23]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_writereg), _regs_io_writereg, regs_25) @[register-file.scala 57:23]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_writereg), _regs_io_writereg, regs_26) @[register-file.scala 57:23]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_writereg), _regs_io_writereg, regs_27) @[register-file.scala 57:23]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_writereg), _regs_io_writereg, regs_28) @[register-file.scala 57:23]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_writereg), _regs_io_writereg, regs_29) @[register-file.scala 57:23]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_writereg), _regs_io_writereg, regs_30) @[register-file.scala 57:23]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_writereg), _regs_io_writereg, regs_31) @[register-file.scala 57:23]
    node _GEN_32 = mux(io_wen, _GEN_0, regs_0) @[register-file.scala 56:17]
    node _GEN_33 = mux(io_wen, _GEN_1, regs_1) @[register-file.scala 56:17]
    node _GEN_34 = mux(io_wen, _GEN_2, regs_2) @[register-file.scala 56:17]
    node _GEN_35 = mux(io_wen, _GEN_3, regs_3) @[register-file.scala 56:17]
    node _GEN_36 = mux(io_wen, _GEN_4, regs_4) @[register-file.scala 56:17]
    node _GEN_37 = mux(io_wen, _GEN_5, regs_5) @[register-file.scala 56:17]
    node _GEN_38 = mux(io_wen, _GEN_6, regs_6) @[register-file.scala 56:17]
    node _GEN_39 = mux(io_wen, _GEN_7, regs_7) @[register-file.scala 56:17]
    node _GEN_40 = mux(io_wen, _GEN_8, regs_8) @[register-file.scala 56:17]
    node _GEN_41 = mux(io_wen, _GEN_9, regs_9) @[register-file.scala 56:17]
    node _GEN_42 = mux(io_wen, _GEN_10, regs_10) @[register-file.scala 56:17]
    node _GEN_43 = mux(io_wen, _GEN_11, regs_11) @[register-file.scala 56:17]
    node _GEN_44 = mux(io_wen, _GEN_12, regs_12) @[register-file.scala 56:17]
    node _GEN_45 = mux(io_wen, _GEN_13, regs_13) @[register-file.scala 56:17]
    node _GEN_46 = mux(io_wen, _GEN_14, regs_14) @[register-file.scala 56:17]
    node _GEN_47 = mux(io_wen, _GEN_15, regs_15) @[register-file.scala 56:17]
    node _GEN_48 = mux(io_wen, _GEN_16, regs_16) @[register-file.scala 56:17]
    node _GEN_49 = mux(io_wen, _GEN_17, regs_17) @[register-file.scala 56:17]
    node _GEN_50 = mux(io_wen, _GEN_18, regs_18) @[register-file.scala 56:17]
    node _GEN_51 = mux(io_wen, _GEN_19, regs_19) @[register-file.scala 56:17]
    node _GEN_52 = mux(io_wen, _GEN_20, regs_20) @[register-file.scala 56:17]
    node _GEN_53 = mux(io_wen, _GEN_21, regs_21) @[register-file.scala 56:17]
    node _GEN_54 = mux(io_wen, _GEN_22, regs_22) @[register-file.scala 56:17]
    node _GEN_55 = mux(io_wen, _GEN_23, regs_23) @[register-file.scala 56:17]
    node _GEN_56 = mux(io_wen, _GEN_24, regs_24) @[register-file.scala 56:17]
    node _GEN_57 = mux(io_wen, _GEN_25, regs_25) @[register-file.scala 56:17]
    node _GEN_58 = mux(io_wen, _GEN_26, regs_26) @[register-file.scala 56:17]
    node _GEN_59 = mux(io_wen, _GEN_27, regs_27) @[register-file.scala 56:17]
    node _GEN_60 = mux(io_wen, _GEN_28, regs_28) @[register-file.scala 56:17]
    node _GEN_61 = mux(io_wen, _GEN_29, regs_29) @[register-file.scala 56:17]
    node _GEN_62 = mux(io_wen, _GEN_30, regs_30) @[register-file.scala 56:17]
    node _GEN_63 = mux(io_wen, _GEN_31, regs_31) @[register-file.scala 56:17]
    node _GEN_64 = validif(eq(UInt<1>("h0"), io_readreg1), regs_0) @[register-file.scala 62:16]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_readreg1), regs_1, _GEN_64) @[register-file.scala 62:16]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_readreg1), regs_2, _GEN_65) @[register-file.scala 62:16]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_readreg1), regs_3, _GEN_66) @[register-file.scala 62:16]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_readreg1), regs_4, _GEN_67) @[register-file.scala 62:16]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_readreg1), regs_5, _GEN_68) @[register-file.scala 62:16]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_readreg1), regs_6, _GEN_69) @[register-file.scala 62:16]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_readreg1), regs_7, _GEN_70) @[register-file.scala 62:16]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_readreg1), regs_8, _GEN_71) @[register-file.scala 62:16]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_readreg1), regs_9, _GEN_72) @[register-file.scala 62:16]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_readreg1), regs_10, _GEN_73) @[register-file.scala 62:16]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_readreg1), regs_11, _GEN_74) @[register-file.scala 62:16]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_readreg1), regs_12, _GEN_75) @[register-file.scala 62:16]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_readreg1), regs_13, _GEN_76) @[register-file.scala 62:16]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_readreg1), regs_14, _GEN_77) @[register-file.scala 62:16]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_readreg1), regs_15, _GEN_78) @[register-file.scala 62:16]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_readreg1), regs_16, _GEN_79) @[register-file.scala 62:16]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_readreg1), regs_17, _GEN_80) @[register-file.scala 62:16]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_readreg1), regs_18, _GEN_81) @[register-file.scala 62:16]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_readreg1), regs_19, _GEN_82) @[register-file.scala 62:16]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_readreg1), regs_20, _GEN_83) @[register-file.scala 62:16]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_readreg1), regs_21, _GEN_84) @[register-file.scala 62:16]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_readreg1), regs_22, _GEN_85) @[register-file.scala 62:16]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_readreg1), regs_23, _GEN_86) @[register-file.scala 62:16]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_readreg1), regs_24, _GEN_87) @[register-file.scala 62:16]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_readreg1), regs_25, _GEN_88) @[register-file.scala 62:16]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_readreg1), regs_26, _GEN_89) @[register-file.scala 62:16]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_readreg1), regs_27, _GEN_90) @[register-file.scala 62:16]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_readreg1), regs_28, _GEN_91) @[register-file.scala 62:16]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_readreg1), regs_29, _GEN_92) @[register-file.scala 62:16]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_readreg1), regs_30, _GEN_93) @[register-file.scala 62:16]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_readreg1), regs_31, _GEN_94) @[register-file.scala 62:16]
    node _GEN_96 = validif(eq(UInt<1>("h0"), io_readreg2), regs_0) @[register-file.scala 63:16]
    node _GEN_97 = mux(eq(UInt<1>("h1"), io_readreg2), regs_1, _GEN_96) @[register-file.scala 63:16]
    node _GEN_98 = mux(eq(UInt<2>("h2"), io_readreg2), regs_2, _GEN_97) @[register-file.scala 63:16]
    node _GEN_99 = mux(eq(UInt<2>("h3"), io_readreg2), regs_3, _GEN_98) @[register-file.scala 63:16]
    node _GEN_100 = mux(eq(UInt<3>("h4"), io_readreg2), regs_4, _GEN_99) @[register-file.scala 63:16]
    node _GEN_101 = mux(eq(UInt<3>("h5"), io_readreg2), regs_5, _GEN_100) @[register-file.scala 63:16]
    node _GEN_102 = mux(eq(UInt<3>("h6"), io_readreg2), regs_6, _GEN_101) @[register-file.scala 63:16]
    node _GEN_103 = mux(eq(UInt<3>("h7"), io_readreg2), regs_7, _GEN_102) @[register-file.scala 63:16]
    node _GEN_104 = mux(eq(UInt<4>("h8"), io_readreg2), regs_8, _GEN_103) @[register-file.scala 63:16]
    node _GEN_105 = mux(eq(UInt<4>("h9"), io_readreg2), regs_9, _GEN_104) @[register-file.scala 63:16]
    node _GEN_106 = mux(eq(UInt<4>("ha"), io_readreg2), regs_10, _GEN_105) @[register-file.scala 63:16]
    node _GEN_107 = mux(eq(UInt<4>("hb"), io_readreg2), regs_11, _GEN_106) @[register-file.scala 63:16]
    node _GEN_108 = mux(eq(UInt<4>("hc"), io_readreg2), regs_12, _GEN_107) @[register-file.scala 63:16]
    node _GEN_109 = mux(eq(UInt<4>("hd"), io_readreg2), regs_13, _GEN_108) @[register-file.scala 63:16]
    node _GEN_110 = mux(eq(UInt<4>("he"), io_readreg2), regs_14, _GEN_109) @[register-file.scala 63:16]
    node _GEN_111 = mux(eq(UInt<4>("hf"), io_readreg2), regs_15, _GEN_110) @[register-file.scala 63:16]
    node _GEN_112 = mux(eq(UInt<5>("h10"), io_readreg2), regs_16, _GEN_111) @[register-file.scala 63:16]
    node _GEN_113 = mux(eq(UInt<5>("h11"), io_readreg2), regs_17, _GEN_112) @[register-file.scala 63:16]
    node _GEN_114 = mux(eq(UInt<5>("h12"), io_readreg2), regs_18, _GEN_113) @[register-file.scala 63:16]
    node _GEN_115 = mux(eq(UInt<5>("h13"), io_readreg2), regs_19, _GEN_114) @[register-file.scala 63:16]
    node _GEN_116 = mux(eq(UInt<5>("h14"), io_readreg2), regs_20, _GEN_115) @[register-file.scala 63:16]
    node _GEN_117 = mux(eq(UInt<5>("h15"), io_readreg2), regs_21, _GEN_116) @[register-file.scala 63:16]
    node _GEN_118 = mux(eq(UInt<5>("h16"), io_readreg2), regs_22, _GEN_117) @[register-file.scala 63:16]
    node _GEN_119 = mux(eq(UInt<5>("h17"), io_readreg2), regs_23, _GEN_118) @[register-file.scala 63:16]
    node _GEN_120 = mux(eq(UInt<5>("h18"), io_readreg2), regs_24, _GEN_119) @[register-file.scala 63:16]
    node _GEN_121 = mux(eq(UInt<5>("h19"), io_readreg2), regs_25, _GEN_120) @[register-file.scala 63:16]
    node _GEN_122 = mux(eq(UInt<5>("h1a"), io_readreg2), regs_26, _GEN_121) @[register-file.scala 63:16]
    node _GEN_123 = mux(eq(UInt<5>("h1b"), io_readreg2), regs_27, _GEN_122) @[register-file.scala 63:16]
    node _GEN_124 = mux(eq(UInt<5>("h1c"), io_readreg2), regs_28, _GEN_123) @[register-file.scala 63:16]
    node _GEN_125 = mux(eq(UInt<5>("h1d"), io_readreg2), regs_29, _GEN_124) @[register-file.scala 63:16]
    node _GEN_126 = mux(eq(UInt<5>("h1e"), io_readreg2), regs_30, _GEN_125) @[register-file.scala 63:16]
    node _GEN_127 = mux(eq(UInt<5>("h1f"), io_readreg2), regs_31, _GEN_126) @[register-file.scala 63:16]
    node _T = eq(io_readreg1, io_writereg) @[register-file.scala 67:23]
    node _T_1 = and(_T, io_wen) @[register-file.scala 67:39]
    node _regs_io_readreg1 = _GEN_95 @[register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16 register-file.scala 62:16]
    node _GEN_128 = mux(_T_1, io_writedata, _regs_io_readreg1) @[register-file.scala 67:50]
    node _T_2 = eq(io_readreg2, io_writereg) @[register-file.scala 70:23]
    node _T_3 = and(_T_2, io_wen) @[register-file.scala 70:39]
    node _regs_io_readreg2 = _GEN_127 @[register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16 register-file.scala 63:16]
    node _GEN_129 = mux(_T_3, io_writedata, _regs_io_readreg2) @[register-file.scala 70:50]
    io_readdata1 <= _GEN_128 @[register-file.scala 62:16 register-file.scala 68:20]
    io_readdata2 <= _GEN_129 @[register-file.scala 63:16 register-file.scala 71:20]
    regs_0 <= _GEN_32 @[register-file.scala 57:23]
    regs_1 <= _GEN_33 @[register-file.scala 57:23]
    regs_2 <= _GEN_34 @[register-file.scala 57:23]
    regs_3 <= _GEN_35 @[register-file.scala 57:23]
    regs_4 <= _GEN_36 @[register-file.scala 57:23]
    regs_5 <= _GEN_37 @[register-file.scala 57:23]
    regs_6 <= _GEN_38 @[register-file.scala 57:23]
    regs_7 <= _GEN_39 @[register-file.scala 57:23]
    regs_8 <= _GEN_40 @[register-file.scala 57:23]
    regs_9 <= _GEN_41 @[register-file.scala 57:23]
    regs_10 <= _GEN_42 @[register-file.scala 57:23]
    regs_11 <= _GEN_43 @[register-file.scala 57:23]
    regs_12 <= _GEN_44 @[register-file.scala 57:23]
    regs_13 <= _GEN_45 @[register-file.scala 57:23]
    regs_14 <= _GEN_46 @[register-file.scala 57:23]
    regs_15 <= _GEN_47 @[register-file.scala 57:23]
    regs_16 <= _GEN_48 @[register-file.scala 57:23]
    regs_17 <= _GEN_49 @[register-file.scala 57:23]
    regs_18 <= _GEN_50 @[register-file.scala 57:23]
    regs_19 <= _GEN_51 @[register-file.scala 57:23]
    regs_20 <= _GEN_52 @[register-file.scala 57:23]
    regs_21 <= _GEN_53 @[register-file.scala 57:23]
    regs_22 <= _GEN_54 @[register-file.scala 57:23]
    regs_23 <= _GEN_55 @[register-file.scala 57:23]
    regs_24 <= _GEN_56 @[register-file.scala 57:23]
    regs_25 <= _GEN_57 @[register-file.scala 57:23]
    regs_26 <= _GEN_58 @[register-file.scala 57:23]
    regs_27 <= _GEN_59 @[register-file.scala 57:23]
    regs_28 <= _GEN_60 @[register-file.scala 57:23]
    regs_29 <= _GEN_61 @[register-file.scala 57:23]
    regs_30 <= _GEN_62 @[register-file.scala 57:23]
    regs_31 <= _GEN_63 @[register-file.scala 57:23]

  module ALUControl :
    input clock : Clock
    input reset : UInt<1>
    input io_aluop : UInt<3>
    input io_funct7 : UInt<7>
    input io_funct3 : UInt<3>
    output io_operation : UInt<5>
  
    node _T = eq(io_aluop, UInt<1>("h1")) @[alucontrol.scala 38:18]
    node _T_1 = eq(io_funct3, UInt<3>("h7")) @[alucontrol.scala 42:21]
    node _T_2 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 42:48]
    node _T_3 = and(_T_1, _T_2) @[alucontrol.scala 42:35]
    node _T_4 = eq(io_funct3, UInt<1>("h0")) @[alucontrol.scala 43:21]
    node _T_5 = eq(io_funct7, UInt<6>("h20")) @[alucontrol.scala 43:48]
    node _T_6 = and(_T_4, _T_5) @[alucontrol.scala 43:35]
    node _T_7 = eq(io_funct3, UInt<1>("h0")) @[alucontrol.scala 44:21]
    node _T_8 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 44:48]
    node _T_9 = and(_T_7, _T_8) @[alucontrol.scala 44:35]
    node _T_10 = eq(io_funct3, UInt<1>("h1")) @[alucontrol.scala 45:21]
    node _T_11 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 45:48]
    node _T_12 = and(_T_10, _T_11) @[alucontrol.scala 45:35]
    node _T_13 = eq(io_funct3, UInt<1>("h1")) @[alucontrol.scala 46:21]
    node _T_14 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 46:48]
    node _T_15 = and(_T_13, _T_14) @[alucontrol.scala 46:35]
    node _T_16 = eq(io_funct3, UInt<2>("h2")) @[alucontrol.scala 47:21]
    node _T_17 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 47:48]
    node _T_18 = and(_T_16, _T_17) @[alucontrol.scala 47:35]
    node _T_19 = eq(io_funct3, UInt<2>("h2")) @[alucontrol.scala 48:21]
    node _T_20 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 48:48]
    node _T_21 = and(_T_19, _T_20) @[alucontrol.scala 48:35]
    node _T_22 = eq(io_funct3, UInt<2>("h3")) @[alucontrol.scala 49:21]
    node _T_23 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 49:48]
    node _T_24 = and(_T_22, _T_23) @[alucontrol.scala 49:35]
    node _T_25 = eq(io_funct3, UInt<2>("h3")) @[alucontrol.scala 50:21]
    node _T_26 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 50:48]
    node _T_27 = and(_T_25, _T_26) @[alucontrol.scala 50:35]
    node _T_28 = eq(io_funct3, UInt<3>("h4")) @[alucontrol.scala 51:21]
    node _T_29 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 51:48]
    node _T_30 = and(_T_28, _T_29) @[alucontrol.scala 51:35]
    node _T_31 = eq(io_funct3, UInt<3>("h4")) @[alucontrol.scala 52:21]
    node _T_32 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 52:48]
    node _T_33 = and(_T_31, _T_32) @[alucontrol.scala 52:35]
    node _T_34 = eq(io_funct3, UInt<3>("h5")) @[alucontrol.scala 53:21]
    node _T_35 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 53:48]
    node _T_36 = and(_T_34, _T_35) @[alucontrol.scala 53:35]
    node _T_37 = eq(io_funct3, UInt<3>("h5")) @[alucontrol.scala 54:21]
    node _T_38 = eq(io_funct7, UInt<6>("h20")) @[alucontrol.scala 54:48]
    node _T_39 = and(_T_37, _T_38) @[alucontrol.scala 54:35]
    node _T_40 = eq(io_funct3, UInt<3>("h5")) @[alucontrol.scala 55:21]
    node _T_41 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 55:48]
    node _T_42 = and(_T_40, _T_41) @[alucontrol.scala 55:35]
    node _T_43 = eq(io_funct3, UInt<3>("h6")) @[alucontrol.scala 56:21]
    node _T_44 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 56:48]
    node _T_45 = and(_T_43, _T_44) @[alucontrol.scala 56:35]
    node _T_46 = eq(io_funct3, UInt<3>("h6")) @[alucontrol.scala 57:21]
    node _T_47 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 57:48]
    node _T_48 = and(_T_46, _T_47) @[alucontrol.scala 57:35]
    node _T_49 = eq(io_funct3, UInt<1>("h0")) @[alucontrol.scala 58:21]
    node _T_50 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 58:48]
    node _T_51 = and(_T_49, _T_50) @[alucontrol.scala 58:35]
    node _T_52 = eq(io_funct3, UInt<3>("h7")) @[alucontrol.scala 59:21]
    node _T_53 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 59:48]
    node _T_54 = and(_T_52, _T_53) @[alucontrol.scala 59:35]
    node _T_55 = mux(_T_54, UInt<5>("h1b"), UInt<5>("h1f")) @[Mux.scala 87:16]
    node _T_56 = mux(_T_51, UInt<1>("h1"), _T_55) @[Mux.scala 87:16]
    node _T_57 = mux(_T_48, UInt<5>("h1c"), _T_56) @[Mux.scala 87:16]
    node _T_58 = mux(_T_45, UInt<4>("he"), _T_57) @[Mux.scala 87:16]
    node _T_59 = mux(_T_42, UInt<4>("ha"), _T_58) @[Mux.scala 87:16]
    node _T_60 = mux(_T_39, UInt<5>("h10"), _T_59) @[Mux.scala 87:16]
    node _T_61 = mux(_T_36, UInt<5>("h14"), _T_60) @[Mux.scala 87:16]
    node _T_62 = mux(_T_33, UInt<4>("hb"), _T_61) @[Mux.scala 87:16]
    node _T_63 = mux(_T_30, UInt<4>("hf"), _T_62) @[Mux.scala 87:16]
    node _T_64 = mux(_T_27, UInt<4>("h8"), _T_63) @[Mux.scala 87:16]
    node _T_65 = mux(_T_24, UInt<5>("h17"), _T_64) @[Mux.scala 87:16]
    node _T_66 = mux(_T_21, UInt<5>("h18"), _T_65) @[Mux.scala 87:16]
    node _T_67 = mux(_T_18, UInt<5>("h16"), _T_66) @[Mux.scala 87:16]
    node _T_68 = mux(_T_15, UInt<3>("h7"), _T_67) @[Mux.scala 87:16]
    node _T_69 = mux(_T_12, UInt<5>("h12"), _T_68) @[Mux.scala 87:16]
    node _T_70 = mux(_T_9, UInt<3>("h6"), _T_69) @[Mux.scala 87:16]
    node _T_71 = mux(_T_6, UInt<3>("h4"), _T_70) @[Mux.scala 87:16]
    node _T_72 = mux(_T_3, UInt<4>("hd"), _T_71) @[Mux.scala 87:16]
    node _T_73 = eq(io_aluop, UInt<2>("h3")) @[alucontrol.scala 63:23]
    node _T_74 = eq(io_funct3, UInt<1>("h0")) @[alucontrol.scala 67:21]
    node _T_75 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 67:48]
    node _T_76 = and(_T_74, _T_75) @[alucontrol.scala 67:35]
    node _T_77 = eq(io_funct3, UInt<1>("h0")) @[alucontrol.scala 68:21]
    node _T_78 = eq(io_funct7, UInt<6>("h20")) @[alucontrol.scala 68:48]
    node _T_79 = and(_T_77, _T_78) @[alucontrol.scala 68:35]
    node _T_80 = eq(io_funct3, UInt<1>("h0")) @[alucontrol.scala 69:21]
    node _T_81 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 69:48]
    node _T_82 = and(_T_80, _T_81) @[alucontrol.scala 69:35]
    node _T_83 = eq(io_funct3, UInt<1>("h1")) @[alucontrol.scala 70:21]
    node _T_84 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 70:48]
    node _T_85 = and(_T_83, _T_84) @[alucontrol.scala 70:35]
    node _T_86 = eq(io_funct3, UInt<3>("h4")) @[alucontrol.scala 71:21]
    node _T_87 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 71:48]
    node _T_88 = and(_T_86, _T_87) @[alucontrol.scala 71:35]
    node _T_89 = eq(io_funct3, UInt<3>("h5")) @[alucontrol.scala 72:21]
    node _T_90 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 72:48]
    node _T_91 = and(_T_89, _T_90) @[alucontrol.scala 72:35]
    node _T_92 = eq(io_funct3, UInt<3>("h5")) @[alucontrol.scala 73:21]
    node _T_93 = eq(io_funct7, UInt<6>("h20")) @[alucontrol.scala 73:48]
    node _T_94 = and(_T_92, _T_93) @[alucontrol.scala 73:35]
    node _T_95 = eq(io_funct3, UInt<3>("h5")) @[alucontrol.scala 74:21]
    node _T_96 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 74:48]
    node _T_97 = and(_T_95, _T_96) @[alucontrol.scala 74:35]
    node _T_98 = eq(io_funct3, UInt<3>("h6")) @[alucontrol.scala 75:21]
    node _T_99 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 75:48]
    node _T_100 = and(_T_98, _T_99) @[alucontrol.scala 75:35]
    node _T_101 = eq(io_funct3, UInt<3>("h7")) @[alucontrol.scala 76:21]
    node _T_102 = eq(io_funct7, UInt<1>("h1")) @[alucontrol.scala 76:48]
    node _T_103 = and(_T_101, _T_102) @[alucontrol.scala 76:35]
    node _T_104 = mux(_T_103, UInt<5>("h19"), UInt<5>("h1f")) @[Mux.scala 87:16]
    node _T_105 = mux(_T_100, UInt<5>("h1a"), _T_104) @[Mux.scala 87:16]
    node _T_106 = mux(_T_97, UInt<4>("hc"), _T_105) @[Mux.scala 87:16]
    node _T_107 = mux(_T_94, UInt<5>("h11"), _T_106) @[Mux.scala 87:16]
    node _T_108 = mux(_T_91, UInt<5>("h15"), _T_107) @[Mux.scala 87:16]
    node _T_109 = mux(_T_88, UInt<4>("h9"), _T_108) @[Mux.scala 87:16]
    node _T_110 = mux(_T_85, UInt<5>("h13"), _T_109) @[Mux.scala 87:16]
    node _T_111 = mux(_T_82, UInt<3>("h5"), _T_110) @[Mux.scala 87:16]
    node _T_112 = mux(_T_79, UInt<2>("h2"), _T_111) @[Mux.scala 87:16]
    node _T_113 = mux(_T_76, UInt<1>("h0"), _T_112) @[Mux.scala 87:16]
    node _T_114 = eq(io_aluop, UInt<2>("h2")) @[alucontrol.scala 80:23]
    node _T_115 = eq(io_funct3, UInt<1>("h1")) @[alucontrol.scala 84:20]
    node _T_116 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 85:21]
    node _T_117 = eq(io_funct3, UInt<3>("h5")) @[alucontrol.scala 85:52]
    node _T_118 = and(_T_116, _T_117) @[alucontrol.scala 85:39]
    node _T_119 = eq(io_funct7, UInt<6>("h20")) @[alucontrol.scala 86:21]
    node _T_120 = eq(io_funct3, UInt<3>("h5")) @[alucontrol.scala 86:52]
    node _T_121 = and(_T_119, _T_120) @[alucontrol.scala 86:39]
    node _T_122 = eq(io_funct3, UInt<1>("h0")) @[alucontrol.scala 87:20]
    node _T_123 = eq(io_funct3, UInt<2>("h2")) @[alucontrol.scala 88:20]
    node _T_124 = eq(io_funct3, UInt<2>("h3")) @[alucontrol.scala 89:20]
    node _T_125 = eq(io_funct3, UInt<3>("h4")) @[alucontrol.scala 90:20]
    node _T_126 = eq(io_funct3, UInt<3>("h6")) @[alucontrol.scala 91:20]
    node _T_127 = eq(io_funct3, UInt<3>("h7")) @[alucontrol.scala 92:20]
    node _T_128 = mux(_T_127, UInt<4>("hd"), UInt<5>("h1f")) @[Mux.scala 87:16]
    node _T_129 = mux(_T_126, UInt<4>("he"), _T_128) @[Mux.scala 87:16]
    node _T_130 = mux(_T_125, UInt<4>("hf"), _T_129) @[Mux.scala 87:16]
    node _T_131 = mux(_T_124, UInt<5>("h17"), _T_130) @[Mux.scala 87:16]
    node _T_132 = mux(_T_123, UInt<5>("h16"), _T_131) @[Mux.scala 87:16]
    node _T_133 = mux(_T_122, UInt<1>("h1"), _T_132) @[Mux.scala 87:16]
    node _T_134 = mux(_T_121, UInt<5>("h10"), _T_133) @[Mux.scala 87:16]
    node _T_135 = mux(_T_118, UInt<5>("h14"), _T_134) @[Mux.scala 87:16]
    node _T_136 = mux(_T_115, UInt<5>("h12"), _T_135) @[Mux.scala 87:16]
    node _T_137 = eq(io_aluop, UInt<3>("h4")) @[alucontrol.scala 96:23]
    node _T_138 = eq(io_funct3, UInt<1>("h1")) @[alucontrol.scala 100:20]
    node _T_139 = eq(io_funct7, UInt<1>("h0")) @[alucontrol.scala 101:21]
    node _T_140 = eq(io_funct3, UInt<3>("h5")) @[alucontrol.scala 101:52]
    node _T_141 = and(_T_139, _T_140) @[alucontrol.scala 101:39]
    node _T_142 = eq(io_funct7, UInt<6>("h20")) @[alucontrol.scala 102:21]
    node _T_143 = eq(io_funct3, UInt<3>("h5")) @[alucontrol.scala 102:52]
    node _T_144 = and(_T_142, _T_143) @[alucontrol.scala 102:39]
    node _T_145 = eq(io_funct3, UInt<1>("h0")) @[alucontrol.scala 103:20]
    node _T_146 = mux(_T_145, UInt<1>("h0"), UInt<5>("h1f")) @[Mux.scala 87:16]
    node _T_147 = mux(_T_144, UInt<5>("h11"), _T_146) @[Mux.scala 87:16]
    node _T_148 = mux(_T_141, UInt<5>("h15"), _T_147) @[Mux.scala 87:16]
    node _T_149 = mux(_T_138, UInt<5>("h13"), _T_148) @[Mux.scala 87:16]
    node _T_150 = eq(io_aluop, UInt<3>("h5")) @[alucontrol.scala 107:22]
    node _GEN_0 = mux(_T_150, UInt<1>("h1"), UInt<5>("h1f")) @[alucontrol.scala 107:31]
    node _GEN_1 = mux(_T_137, _T_149, _GEN_0) @[alucontrol.scala 96:32]
    node _GEN_2 = mux(_T_114, _T_136, _GEN_1) @[alucontrol.scala 80:32]
    node _GEN_3 = mux(_T_73, _T_113, _GEN_2) @[alucontrol.scala 63:32]
    node _GEN_4 = mux(_T, _T_72, _GEN_3) @[alucontrol.scala 38:27]
    io_operation <= _GEN_4 @[alucontrol.scala 35:16 alucontrol.scala 39:18 alucontrol.scala 64:18 alucontrol.scala 81:18 alucontrol.scala 97:18 alucontrol.scala 108:18]

  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_operation : UInt<5>
    input io_operand1 : UInt<64>
    input io_operand2 : UInt<64>
    output io_result : UInt<64>
  
    node operand1_32 = bits(io_operand1, 31, 0) @[alu.scala 47:32]
    node operand2_32 = bits(io_operand2, 31, 0) @[alu.scala 48:32]
    node _T = eq(io_operation, UInt<1>("h1")) @[alu.scala 52:22]
    node _T_1 = add(io_operand1, io_operand2) @[alu.scala 53:30]
    node _T_2 = tail(_T_1, 1) @[alu.scala 53:30]
    node _T_3 = eq(io_operation, UInt<1>("h0")) @[alu.scala 55:27]
    node _T_4 = add(operand1_32, operand2_32) @[alu.scala 56:47]
    node _T_5 = tail(_T_4, 1) @[alu.scala 56:47]
    node _T_6 = bits(_T_5, 31, 31) @[alu.scala 46:61]
    node _T_7 = bits(_T_6, 0, 0) @[Bitwise.scala 72:15]
    node _T_8 = mux(_T_7, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_9 = bits(_T_5, 31, 0) @[alu.scala 46:73]
    node _T_10 = cat(_T_8, _T_9) @[Cat.scala 30:58]
    node _T_11 = eq(io_operation, UInt<3>("h4")) @[alu.scala 58:27]
    node _T_12 = sub(io_operand1, io_operand2) @[alu.scala 59:30]
    node _T_13 = tail(_T_12, 1) @[alu.scala 59:30]
    node _T_14 = eq(io_operation, UInt<2>("h2")) @[alu.scala 61:27]
    node _T_15 = sub(operand1_32, operand2_32) @[alu.scala 62:47]
    node _T_16 = tail(_T_15, 1) @[alu.scala 62:47]
    node _T_17 = bits(_T_16, 31, 31) @[alu.scala 46:61]
    node _T_18 = bits(_T_17, 0, 0) @[Bitwise.scala 72:15]
    node _T_19 = mux(_T_18, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_20 = bits(_T_16, 31, 0) @[alu.scala 46:73]
    node _T_21 = cat(_T_19, _T_20) @[Cat.scala 30:58]
    node _T_22 = eq(io_operation, UInt<3>("h6")) @[alu.scala 64:27]
    node _T_23 = mul(io_operand1, io_operand2) @[alu.scala 65:30]
    node _T_24 = eq(io_operation, UInt<3>("h5")) @[alu.scala 67:27]
    node _T_26 = asSInt(operand1_32) @[alu.scala 69:31]
    node _T_27 = asSInt(operand2_32) @[alu.scala 69:52]
    node _T_28 = mul(_T_26, _T_27) @[alu.scala 69:38]
    node _T_25 = asSInt(bits(_T_28, 31, 0)) @[alu.scala 68:26 alu.scala 69:16]
    node _T_29 = asUInt(_T_25) @[alu.scala 70:46]
    node _T_30 = bits(_T_29, 31, 31) @[alu.scala 46:61]
    node _T_31 = bits(_T_30, 0, 0) @[Bitwise.scala 72:15]
    node _T_32 = mux(_T_31, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_33 = bits(_T_29, 31, 0) @[alu.scala 46:73]
    node _T_34 = cat(_T_32, _T_33) @[Cat.scala 30:58]
    node _T_35 = eq(io_operation, UInt<3>("h7")) @[alu.scala 72:27]
    node _T_36 = eq(io_operand1, UInt<1>("h0")) @[alu.scala 74:24]
    node _T_37 = eq(io_operand2, UInt<1>("h0")) @[alu.scala 74:49]
    node _T_38 = or(_T_36, _T_37) @[alu.scala 74:33]
    node _T_39 = asSInt(io_operand1) @[alu.scala 78:45]
    node _T_40 = lt(_T_39, asSInt(UInt<1>("h0"))) @[alu.scala 78:55]
    node _T_41 = sub(asSInt(UInt<1>("h0")), _T_39) @[alu.scala 78:55]
    node _T_42 = tail(_T_41, 1) @[alu.scala 78:55]
    node _T_43 = asSInt(_T_42) @[alu.scala 78:55]
    node _T_44 = mux(_T_40, _T_43, _T_39) @[alu.scala 78:55]
    node _T_45 = asUInt(_T_44) @[alu.scala 78:58]
    node _T_46 = asSInt(io_operand2) @[alu.scala 78:78]
    node _T_47 = lt(_T_46, asSInt(UInt<1>("h0"))) @[alu.scala 78:88]
    node _T_48 = sub(asSInt(UInt<1>("h0")), _T_46) @[alu.scala 78:88]
    node _T_49 = tail(_T_48, 1) @[alu.scala 78:88]
    node _T_50 = asSInt(_T_49) @[alu.scala 78:88]
    node _T_51 = mux(_T_47, _T_50, _T_46) @[alu.scala 78:88]
    node _T_52 = asUInt(_T_51) @[alu.scala 78:91]
    node _T_53 = bits(_T_45, 63, 32) @[alu.scala 32:16]
    node _T_54 = bits(_T_45, 31, 0) @[alu.scala 33:16]
    node _T_55 = bits(_T_52, 63, 32) @[alu.scala 34:16]
    node _T_56 = bits(_T_52, 31, 0) @[alu.scala 35:16]
    node _T_58 = mul(_T_53, _T_55) @[alu.scala 37:15]
    node _T_59 = mul(_T_53, _T_56) @[alu.scala 37:23]
    node _T_60 = shr(_T_59, 32) @[alu.scala 37:27]
    node _T_61 = add(_T_58, _T_60) @[alu.scala 37:18]
    node _T_62 = tail(_T_61, 1) @[alu.scala 37:18]
    node _T_63 = mul(_T_54, _T_55) @[alu.scala 37:39]
    node _T_64 = shr(_T_63, 32) @[alu.scala 37:43]
    node _T_65 = add(_T_62, _T_64) @[alu.scala 37:34]
    node _T_66 = tail(_T_65, 1) @[alu.scala 37:34]
    node _T_68 = mul(_T_53, _T_56) @[alu.scala 39:16]
    node _T_69 = shl(UInt<1>("h1"), 32) @[alu.scala 39:27]
    node _T_70 = rem(_T_68, _T_69) @[alu.scala 39:20]
    node _T_71 = mul(_T_54, _T_55) @[alu.scala 39:39]
    node _T_72 = shl(UInt<1>("h1"), 32) @[alu.scala 39:50]
    node _T_73 = rem(_T_71, _T_72) @[alu.scala 39:43]
    node _T_74 = add(_T_70, _T_73) @[alu.scala 39:35]
    node _T_75 = tail(_T_74, 1) @[alu.scala 39:35]
    node _T_76 = mul(_T_54, _T_56) @[alu.scala 39:62]
    node _T_77 = shr(_T_76, 32) @[alu.scala 39:66]
    node _T_78 = add(_T_75, _T_77) @[alu.scala 39:57]
    node _T_79 = tail(_T_78, 1) @[alu.scala 39:57]
    node _T_67 = pad(_T_79, 64) @[alu.scala 38:20 alu.scala 39:10]
    node _T_81 = shr(_T_67, 32) @[alu.scala 41:29]
    node _T_57 = _T_66 @[alu.scala 36:21 alu.scala 37:11]
    node _T_82 = add(_T_57, _T_81) @[alu.scala 41:21]
    node _T_83 = tail(_T_82, 1) @[alu.scala 41:21]
    node _T_84 = asSInt(io_operand1) @[alu.scala 79:27]
    node _T_85 = gt(_T_84, asSInt(UInt<1>("h0"))) @[alu.scala 79:34]
    node _T_86 = asSInt(io_operand2) @[alu.scala 79:57]
    node _T_87 = gt(_T_86, asSInt(UInt<1>("h0"))) @[alu.scala 79:64]
    node _T_88 = and(_T_85, _T_87) @[alu.scala 79:41]
    node _T_89 = asSInt(io_operand1) @[alu.scala 79:90]
    node _T_90 = leq(_T_89, asSInt(UInt<1>("h0"))) @[alu.scala 79:97]
    node _T_91 = asSInt(io_operand2) @[alu.scala 79:121]
    node _T_92 = leq(_T_91, asSInt(UInt<1>("h0"))) @[alu.scala 79:128]
    node _T_93 = and(_T_90, _T_92) @[alu.scala 79:105]
    node _T_94 = or(_T_88, _T_93) @[alu.scala 79:72]
    node _T_80 = _T_83 @[alu.scala 40:22 alu.scala 41:12]
    node _T_95 = add(_T_80, UInt<1>("h1")) @[alu.scala 83:32]
    node _T_96 = tail(_T_95, 1) @[alu.scala 83:32]
    node _T_97 = sub(UInt<1>("h0"), _T_96) @[alu.scala 83:23]
    node _T_98 = tail(_T_97, 1) @[alu.scala 83:23]
    node _GEN_0 = mux(_T_94, _T_80, _T_98) @[alu.scala 79:139]
    node _GEN_1 = mux(_T_38, UInt<1>("h0"), _GEN_0) @[alu.scala 74:59]
    node _T_99 = eq(io_operation, UInt<4>("h8")) @[alu.scala 91:27]
    node _T_100 = bits(io_operand1, 63, 32) @[alu.scala 32:16]
    node _T_101 = bits(io_operand1, 31, 0) @[alu.scala 33:16]
    node _T_102 = bits(io_operand2, 63, 32) @[alu.scala 34:16]
    node _T_103 = bits(io_operand2, 31, 0) @[alu.scala 35:16]
    node _T_105 = mul(_T_100, _T_102) @[alu.scala 37:15]
    node _T_106 = mul(_T_100, _T_103) @[alu.scala 37:23]
    node _T_107 = shr(_T_106, 32) @[alu.scala 37:27]
    node _T_108 = add(_T_105, _T_107) @[alu.scala 37:18]
    node _T_109 = tail(_T_108, 1) @[alu.scala 37:18]
    node _T_110 = mul(_T_101, _T_102) @[alu.scala 37:39]
    node _T_111 = shr(_T_110, 32) @[alu.scala 37:43]
    node _T_112 = add(_T_109, _T_111) @[alu.scala 37:34]
    node _T_113 = tail(_T_112, 1) @[alu.scala 37:34]
    node _T_115 = mul(_T_100, _T_103) @[alu.scala 39:16]
    node _T_116 = shl(UInt<1>("h1"), 32) @[alu.scala 39:27]
    node _T_117 = rem(_T_115, _T_116) @[alu.scala 39:20]
    node _T_118 = mul(_T_101, _T_102) @[alu.scala 39:39]
    node _T_119 = shl(UInt<1>("h1"), 32) @[alu.scala 39:50]
    node _T_120 = rem(_T_118, _T_119) @[alu.scala 39:43]
    node _T_121 = add(_T_117, _T_120) @[alu.scala 39:35]
    node _T_122 = tail(_T_121, 1) @[alu.scala 39:35]
    node _T_123 = mul(_T_101, _T_103) @[alu.scala 39:62]
    node _T_124 = shr(_T_123, 32) @[alu.scala 39:66]
    node _T_125 = add(_T_122, _T_124) @[alu.scala 39:57]
    node _T_126 = tail(_T_125, 1) @[alu.scala 39:57]
    node _T_114 = pad(_T_126, 64) @[alu.scala 38:20 alu.scala 39:10]
    node _T_128 = shr(_T_114, 32) @[alu.scala 41:29]
    node _T_104 = _T_113 @[alu.scala 36:21 alu.scala 37:11]
    node _T_129 = add(_T_104, _T_128) @[alu.scala 41:21]
    node _T_130 = tail(_T_129, 1) @[alu.scala 41:21]
    node _T_131 = eq(io_operation, UInt<4>("hb")) @[alu.scala 98:27]
    node _T_132 = eq(io_operand2, UInt<1>("h0")) @[alu.scala 99:23]
    node _T_133 = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[alu.scala 100:33]
    node _T_134 = asSInt(io_operand1) @[alu.scala 102:29]
    node _T_135 = shl(asSInt(UInt<64>("hffffffffffffffff")), 63) @[alu.scala 102:53]
    node _T_136 = eq(_T_134, _T_135) @[alu.scala 102:36]
    node _T_137 = asSInt(io_operand2) @[alu.scala 102:76]
    node _T_138 = eq(_T_137, asSInt(UInt<1>("h1"))) @[alu.scala 102:83]
    node _T_139 = and(_T_136, _T_138) @[alu.scala 102:60]
    node _T_140 = asSInt(io_operand1) @[alu.scala 107:33]
    node _T_141 = asSInt(io_operand2) @[alu.scala 107:54]
    node _T_142 = div(_T_140, _T_141) @[alu.scala 107:40]
    node _T_143 = asUInt(_T_142) @[alu.scala 107:62]
    node _GEN_2 = mux(_T_139, io_operand1, _T_143) @[alu.scala 102:94]
    node _GEN_3 = mux(_T_132, _T_133, _GEN_2) @[alu.scala 99:32]
    node _T_144 = eq(io_operation, UInt<4>("ha")) @[alu.scala 110:27]
    node _T_145 = eq(io_operand2, UInt<1>("h0")) @[alu.scala 111:23]
    node _T_146 = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[alu.scala 112:33]
    node _T_147 = div(io_operand1, io_operand2) @[alu.scala 115:32]
    node _GEN_4 = mux(_T_145, _T_146, _T_147) @[alu.scala 111:32]
    node _T_148 = eq(io_operation, UInt<4>("h9")) @[alu.scala 118:27]
    node _T_149 = eq(operand2_32, UInt<1>("h0")) @[alu.scala 119:23]
    node _T_150 = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[alu.scala 120:33]
    node _T_151 = asSInt(operand1_32) @[alu.scala 122:29]
    node _T_152 = shl(asSInt(UInt<32>("hffffffff")), 31) @[alu.scala 122:54]
    node _T_153 = eq(_T_151, _T_152) @[alu.scala 122:36]
    node _T_154 = asSInt(operand2_32) @[alu.scala 122:78]
    node _T_155 = eq(_T_154, asSInt(UInt<1>("h1"))) @[alu.scala 122:85]
    node _T_156 = and(_T_153, _T_155) @[alu.scala 122:62]
    node _T_157 = bits(operand1_32, 31, 31) @[alu.scala 46:61]
    node _T_158 = bits(_T_157, 0, 0) @[Bitwise.scala 72:15]
    node _T_159 = mux(_T_158, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_160 = bits(operand1_32, 31, 0) @[alu.scala 46:73]
    node _T_161 = cat(_T_159, _T_160) @[Cat.scala 30:58]
    node _T_162 = asSInt(operand1_32) @[alu.scala 126:50]
    node _T_163 = asSInt(operand2_32) @[alu.scala 126:71]
    node _T_164 = div(_T_162, _T_163) @[alu.scala 126:57]
    node _T_165 = asUInt(_T_164) @[alu.scala 126:79]
    node _T_166 = bits(_T_165, 31, 31) @[alu.scala 46:61]
    node _T_167 = bits(_T_166, 0, 0) @[Bitwise.scala 72:15]
    node _T_168 = mux(_T_167, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_169 = bits(_T_165, 31, 0) @[alu.scala 46:73]
    node _T_170 = cat(_T_168, _T_169) @[Cat.scala 30:58]
    node _GEN_5 = mux(_T_156, _T_161, _T_170) @[alu.scala 122:96]
    node _GEN_6 = mux(_T_149, _T_150, _GEN_5) @[alu.scala 119:32]
    node _T_171 = eq(io_operation, UInt<4>("hc")) @[alu.scala 129:27]
    node _T_172 = eq(operand2_32, UInt<1>("h0")) @[alu.scala 130:23]
    node _T_173 = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[alu.scala 131:33]
    node _T_174 = div(operand1_32, operand2_32) @[alu.scala 134:49]
    node _T_175 = bits(_T_174, 31, 31) @[alu.scala 46:61]
    node _T_176 = bits(_T_175, 0, 0) @[Bitwise.scala 72:15]
    node _T_177 = mux(_T_176, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_178 = bits(_T_174, 31, 0) @[alu.scala 46:73]
    node _T_179 = cat(_T_177, _T_178) @[Cat.scala 30:58]
    node _GEN_7 = mux(_T_172, _T_173, _T_179) @[alu.scala 130:32]
    node _T_180 = eq(io_operation, UInt<4>("hd")) @[alu.scala 137:27]
    node _T_181 = and(io_operand1, io_operand2) @[alu.scala 138:30]
    node _T_182 = eq(io_operation, UInt<4>("he")) @[alu.scala 140:27]
    node _T_183 = or(io_operand1, io_operand2) @[alu.scala 141:30]
    node _T_184 = eq(io_operation, UInt<4>("hf")) @[alu.scala 143:27]
    node _T_185 = xor(io_operand1, io_operand2) @[alu.scala 144:30]
    node _T_186 = eq(io_operation, UInt<5>("h10")) @[alu.scala 146:27]
    node _T_187 = asSInt(io_operand1) @[alu.scala 147:31]
    node _T_188 = bits(io_operand2, 5, 0) @[alu.scala 147:52]
    node _T_189 = dshr(_T_187, _T_188) @[alu.scala 147:38]
    node _T_190 = asUInt(_T_189) @[alu.scala 147:60]
    node _T_191 = eq(io_operation, UInt<5>("h11")) @[alu.scala 149:27]
    node _T_192 = asSInt(operand1_32) @[alu.scala 150:48]
    node _T_193 = bits(operand2_32, 4, 0) @[alu.scala 150:69]
    node _T_194 = dshr(_T_192, _T_193) @[alu.scala 150:55]
    node _T_195 = asUInt(_T_194) @[alu.scala 150:77]
    node _T_196 = bits(_T_195, 31, 31) @[alu.scala 46:61]
    node _T_197 = bits(_T_196, 0, 0) @[Bitwise.scala 72:15]
    node _T_198 = mux(_T_197, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_199 = bits(_T_195, 31, 0) @[alu.scala 46:73]
    node _T_200 = cat(_T_198, _T_199) @[Cat.scala 30:58]
    node _T_201 = eq(io_operation, UInt<5>("h12")) @[alu.scala 153:27]
    node _T_202 = bits(io_operand2, 5, 0) @[alu.scala 154:44]
    node _T_203 = dshl(io_operand1, _T_202) @[alu.scala 154:30]
    node _T_204 = eq(io_operation, UInt<5>("h13")) @[alu.scala 156:27]
    node _T_205 = bits(operand2_32, 4, 0) @[alu.scala 157:61]
    node _T_206 = dshl(operand1_32, _T_205) @[alu.scala 157:47]
    node _T_207 = bits(_T_206, 31, 31) @[alu.scala 46:61]
    node _T_208 = bits(_T_207, 0, 0) @[Bitwise.scala 72:15]
    node _T_209 = mux(_T_208, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_210 = bits(_T_206, 31, 0) @[alu.scala 46:73]
    node _T_211 = cat(_T_209, _T_210) @[Cat.scala 30:58]
    node _T_212 = eq(io_operation, UInt<5>("h14")) @[alu.scala 159:27]
    node _T_213 = bits(io_operand2, 5, 0) @[alu.scala 160:44]
    node _T_214 = dshr(io_operand1, _T_213) @[alu.scala 160:30]
    node _T_215 = eq(io_operation, UInt<5>("h15")) @[alu.scala 162:27]
    node _T_216 = bits(operand2_32, 4, 0) @[alu.scala 163:61]
    node _T_217 = dshr(operand1_32, _T_216) @[alu.scala 163:47]
    node _T_218 = bits(_T_217, 31, 31) @[alu.scala 46:61]
    node _T_219 = bits(_T_218, 0, 0) @[Bitwise.scala 72:15]
    node _T_220 = mux(_T_219, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_221 = bits(_T_217, 31, 0) @[alu.scala 46:73]
    node _T_222 = cat(_T_220, _T_221) @[Cat.scala 30:58]
    node _T_223 = eq(io_operation, UInt<5>("h16")) @[alu.scala 165:27]
    node _T_224 = asSInt(io_operand1) @[alu.scala 166:31]
    node _T_225 = asSInt(io_operand2) @[alu.scala 166:52]
    node _T_226 = lt(_T_224, _T_225) @[alu.scala 166:38]
    node _T_227 = eq(io_operation, UInt<5>("h17")) @[alu.scala 168:27]
    node _T_228 = lt(io_operand1, io_operand2) @[alu.scala 169:38]
    node _T_229 = eq(io_operation, UInt<5>("h18")) @[alu.scala 171:27]
    node _T_230 = eq(io_operand1, UInt<1>("h0")) @[alu.scala 173:24]
    node _T_231 = eq(io_operand2, UInt<1>("h0")) @[alu.scala 173:49]
    node _T_232 = or(_T_230, _T_231) @[alu.scala 173:33]
    node _T_233 = asSInt(io_operand1) @[alu.scala 177:45]
    node _T_234 = lt(_T_233, asSInt(UInt<1>("h0"))) @[alu.scala 177:55]
    node _T_235 = sub(asSInt(UInt<1>("h0")), _T_233) @[alu.scala 177:55]
    node _T_236 = tail(_T_235, 1) @[alu.scala 177:55]
    node _T_237 = asSInt(_T_236) @[alu.scala 177:55]
    node _T_238 = mux(_T_234, _T_237, _T_233) @[alu.scala 177:55]
    node _T_239 = asUInt(_T_238) @[alu.scala 177:58]
    node _T_240 = bits(_T_239, 63, 32) @[alu.scala 32:16]
    node _T_241 = bits(_T_239, 31, 0) @[alu.scala 33:16]
    node _T_242 = bits(io_operand2, 63, 32) @[alu.scala 34:16]
    node _T_243 = bits(io_operand2, 31, 0) @[alu.scala 35:16]
    node _T_245 = mul(_T_240, _T_242) @[alu.scala 37:15]
    node _T_246 = mul(_T_240, _T_243) @[alu.scala 37:23]
    node _T_247 = shr(_T_246, 32) @[alu.scala 37:27]
    node _T_248 = add(_T_245, _T_247) @[alu.scala 37:18]
    node _T_249 = tail(_T_248, 1) @[alu.scala 37:18]
    node _T_250 = mul(_T_241, _T_242) @[alu.scala 37:39]
    node _T_251 = shr(_T_250, 32) @[alu.scala 37:43]
    node _T_252 = add(_T_249, _T_251) @[alu.scala 37:34]
    node _T_253 = tail(_T_252, 1) @[alu.scala 37:34]
    node _T_255 = mul(_T_240, _T_243) @[alu.scala 39:16]
    node _T_256 = shl(UInt<1>("h1"), 32) @[alu.scala 39:27]
    node _T_257 = rem(_T_255, _T_256) @[alu.scala 39:20]
    node _T_258 = mul(_T_241, _T_242) @[alu.scala 39:39]
    node _T_259 = shl(UInt<1>("h1"), 32) @[alu.scala 39:50]
    node _T_260 = rem(_T_258, _T_259) @[alu.scala 39:43]
    node _T_261 = add(_T_257, _T_260) @[alu.scala 39:35]
    node _T_262 = tail(_T_261, 1) @[alu.scala 39:35]
    node _T_263 = mul(_T_241, _T_243) @[alu.scala 39:62]
    node _T_264 = shr(_T_263, 32) @[alu.scala 39:66]
    node _T_265 = add(_T_262, _T_264) @[alu.scala 39:57]
    node _T_266 = tail(_T_265, 1) @[alu.scala 39:57]
    node _T_254 = pad(_T_266, 64) @[alu.scala 38:20 alu.scala 39:10]
    node _T_268 = shr(_T_254, 32) @[alu.scala 41:29]
    node _T_244 = _T_253 @[alu.scala 36:21 alu.scala 37:11]
    node _T_269 = add(_T_244, _T_268) @[alu.scala 41:21]
    node _T_270 = tail(_T_269, 1) @[alu.scala 41:21]
    node _T_271 = asSInt(io_operand1) @[alu.scala 178:25]
    node _T_272 = geq(_T_271, asSInt(UInt<1>("h0"))) @[alu.scala 178:32]
    node _T_267 = _T_270 @[alu.scala 40:22 alu.scala 41:12]
    node _T_273 = add(_T_267, UInt<1>("h1")) @[alu.scala 182:32]
    node _T_274 = tail(_T_273, 1) @[alu.scala 182:32]
    node _T_275 = sub(UInt<1>("h0"), _T_274) @[alu.scala 182:23]
    node _T_276 = tail(_T_275, 1) @[alu.scala 182:23]
    node _GEN_8 = mux(_T_272, _T_267, _T_276) @[alu.scala 178:40]
    node _GEN_9 = mux(_T_232, UInt<1>("h0"), _GEN_8) @[alu.scala 173:59]
    node _T_277 = eq(io_operation, UInt<5>("h19")) @[alu.scala 190:27]
    node _T_278 = eq(io_operand2, UInt<1>("h0")) @[alu.scala 191:23]
    node _T_279 = bits(operand1_32, 31, 31) @[alu.scala 46:61]
    node _T_280 = bits(_T_279, 0, 0) @[Bitwise.scala 72:15]
    node _T_281 = mux(_T_280, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_282 = bits(operand1_32, 31, 0) @[alu.scala 46:73]
    node _T_283 = cat(_T_281, _T_282) @[Cat.scala 30:58]
    node _T_284 = rem(operand1_32, operand2_32) @[alu.scala 195:49]
    node _T_285 = bits(_T_284, 31, 31) @[alu.scala 46:61]
    node _T_286 = bits(_T_285, 0, 0) @[Bitwise.scala 72:15]
    node _T_287 = mux(_T_286, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_288 = bits(_T_284, 31, 0) @[alu.scala 46:73]
    node _T_289 = cat(_T_287, _T_288) @[Cat.scala 30:58]
    node _GEN_10 = mux(_T_278, _T_283, _T_289) @[alu.scala 191:32]
    node _T_290 = eq(io_operation, UInt<5>("h1a")) @[alu.scala 198:27]
    node _T_291 = eq(operand2_32, UInt<1>("h0")) @[alu.scala 199:23]
    node _T_292 = bits(operand1_32, 31, 31) @[alu.scala 46:61]
    node _T_293 = bits(_T_292, 0, 0) @[Bitwise.scala 72:15]
    node _T_294 = mux(_T_293, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_295 = bits(operand1_32, 31, 0) @[alu.scala 46:73]
    node _T_296 = cat(_T_294, _T_295) @[Cat.scala 30:58]
    node _T_297 = asSInt(operand1_32) @[alu.scala 202:29]
    node _T_298 = shl(asSInt(UInt<32>("hffffffff")), 31) @[alu.scala 202:56]
    node _T_299 = eq(_T_297, _T_298) @[alu.scala 202:36]
    node _T_300 = asSInt(operand2_32) @[alu.scala 202:80]
    node _T_301 = eq(_T_300, asSInt(UInt<1>("h1"))) @[alu.scala 202:87]
    node _T_302 = and(_T_299, _T_301) @[alu.scala 202:64]
    node _T_303 = asSInt(operand1_32) @[alu.scala 206:50]
    node _T_304 = asSInt(operand2_32) @[alu.scala 206:71]
    node _T_305 = rem(_T_303, _T_304) @[alu.scala 206:57]
    node _T_306 = asUInt(_T_305) @[alu.scala 206:79]
    node _T_307 = bits(_T_306, 31, 31) @[alu.scala 46:61]
    node _T_308 = bits(_T_307, 0, 0) @[Bitwise.scala 72:15]
    node _T_309 = mux(_T_308, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_310 = bits(_T_306, 31, 0) @[alu.scala 46:73]
    node _T_311 = cat(_T_309, _T_310) @[Cat.scala 30:58]
    node _GEN_11 = mux(_T_302, UInt<1>("h0"), _T_311) @[alu.scala 202:98]
    node _GEN_12 = mux(_T_291, _T_296, _GEN_11) @[alu.scala 199:32]
    node _T_312 = eq(io_operation, UInt<5>("h1b")) @[alu.scala 209:27]
    node _T_313 = eq(io_operand2, UInt<1>("h0")) @[alu.scala 210:23]
    node _T_314 = rem(io_operand1, io_operand2) @[alu.scala 214:32]
    node _GEN_13 = mux(_T_313, io_operand1, _T_314) @[alu.scala 210:32]
    node _T_315 = eq(io_operation, UInt<5>("h1c")) @[alu.scala 217:27]
    node _T_316 = eq(io_operand2, UInt<1>("h0")) @[alu.scala 218:23]
    node _T_317 = asSInt(io_operand1) @[alu.scala 221:29]
    node _T_318 = shl(asSInt(UInt<64>("hffffffffffffffff")), 63) @[alu.scala 221:56]
    node _T_319 = eq(_T_317, _T_318) @[alu.scala 221:36]
    node _T_320 = asSInt(io_operand2) @[alu.scala 221:80]
    node _T_321 = eq(_T_320, asSInt(UInt<1>("h1"))) @[alu.scala 221:87]
    node _T_322 = and(_T_319, _T_321) @[alu.scala 221:64]
    node _T_323 = asSInt(io_operand1) @[alu.scala 225:33]
    node _T_324 = asSInt(io_operand2) @[alu.scala 225:54]
    node _T_325 = rem(_T_323, _T_324) @[alu.scala 225:40]
    node _T_326 = asUInt(_T_325) @[alu.scala 225:62]
    node _GEN_14 = mux(_T_322, UInt<1>("h0"), _T_326) @[alu.scala 221:98]
    node _GEN_15 = mux(_T_316, io_operand1, _GEN_14) @[alu.scala 218:32]
    node _GEN_16 = mux(_T_315, _GEN_15, UInt<1>("h0")) @[alu.scala 217:43]
    node _GEN_17 = mux(_T_312, _GEN_13, _GEN_16) @[alu.scala 209:43]
    node _GEN_18 = mux(_T_290, _GEN_12, _GEN_17) @[alu.scala 198:43]
    node _GEN_19 = mux(_T_277, _GEN_10, _GEN_18) @[alu.scala 190:43]
    node _GEN_20 = mux(_T_229, _GEN_9, _GEN_19) @[alu.scala 171:43]
    node _GEN_21 = mux(_T_227, _T_228, _GEN_20) @[alu.scala 168:43]
    node _GEN_22 = mux(_T_223, _T_226, _GEN_21) @[alu.scala 165:43]
    node _GEN_23 = mux(_T_215, _T_222, _GEN_22) @[alu.scala 162:43]
    node _GEN_24 = mux(_T_212, _T_214, _GEN_23) @[alu.scala 159:43]
    node _GEN_25 = mux(_T_204, _T_211, _GEN_24) @[alu.scala 156:43]
    node _GEN_26 = mux(_T_201, _T_203, _GEN_25) @[alu.scala 153:43]
    node _GEN_27 = mux(_T_191, _T_200, _GEN_26) @[alu.scala 149:43]
    node _GEN_28 = mux(_T_186, _T_190, _GEN_27) @[alu.scala 146:43]
    node _GEN_29 = mux(_T_184, _T_185, _GEN_28) @[alu.scala 143:43]
    node _GEN_30 = mux(_T_182, _T_183, _GEN_29) @[alu.scala 140:43]
    node _GEN_31 = mux(_T_180, _T_181, _GEN_30) @[alu.scala 137:43]
    node _GEN_32 = mux(_T_171, _GEN_7, _GEN_31) @[alu.scala 129:43]
    node _GEN_33 = mux(_T_148, _GEN_6, _GEN_32) @[alu.scala 118:43]
    node _GEN_34 = mux(_T_144, _GEN_4, _GEN_33) @[alu.scala 110:43]
    node _GEN_35 = mux(_T_131, _GEN_3, _GEN_34) @[alu.scala 98:43]
    node _T_127 = _T_130 @[alu.scala 40:22 alu.scala 41:12]
    node _GEN_36 = mux(_T_99, _T_127, _GEN_35) @[alu.scala 91:43]
    node _GEN_37 = mux(_T_35, _GEN_1, _GEN_36) @[alu.scala 72:43]
    node _GEN_38 = mux(_T_24, _T_34, _GEN_37) @[alu.scala 67:43]
    node _GEN_39 = mux(_T_22, _T_23, _GEN_38) @[alu.scala 64:43]
    node _GEN_40 = mux(_T_14, _T_21, _GEN_39) @[alu.scala 61:43]
    node _GEN_41 = mux(_T_11, _T_13, _GEN_40) @[alu.scala 58:43]
    node _GEN_42 = mux(_T_3, _T_10, _GEN_41) @[alu.scala 55:43]
    node _GEN_43 = mux(_T, _T_2, _GEN_42) @[alu.scala 52:38]
    io_result <= bits(_GEN_43, 63, 0) @[alu.scala 50:13 alu.scala 53:15 alu.scala 56:15 alu.scala 59:15 alu.scala 62:15 alu.scala 65:15 alu.scala 70:15 alu.scala 75:17 alu.scala 80:19 alu.scala 83:19 alu.scala 92:15 alu.scala 100:17 alu.scala 103:17 alu.scala 107:17 alu.scala 112:17 alu.scala 115:17 alu.scala 120:17 alu.scala 123:17 alu.scala 126:17 alu.scala 131:17 alu.scala 134:17 alu.scala 138:15 alu.scala 141:15 alu.scala 144:15 alu.scala 147:15 alu.scala 150:15 alu.scala 154:15 alu.scala 157:15 alu.scala 160:15 alu.scala 163:15 alu.scala 166:15 alu.scala 169:15 alu.scala 174:17 alu.scala 179:19 alu.scala 182:19 alu.scala 192:17 alu.scala 195:17 alu.scala 200:17 alu.scala 203:17 alu.scala 206:17 alu.scala 211:17 alu.scala 214:17 alu.scala 219:17 alu.scala 222:17 alu.scala 225:17 alu.scala 229:15]

  module ImmediateGenerator :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction : UInt<64>
    output io_sextImm : UInt<64>
  
    node opcode = bits(io_instruction, 6, 0) @[helpers.scala 44:30]
    node _T = eq(UInt<6>("h37"), opcode) @[Conditional.scala 37:30]
    node _T_1 = bits(io_instruction, 31, 12) @[helpers.scala 51:31]
    node _T_2 = bits(_T_1, 19, 19) @[helpers.scala 52:37]
    node _T_3 = bits(_T_2, 0, 0) @[Bitwise.scala 72:15]
    node _T_4 = mux(_T_3, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_5 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12]
    node _T_6 = cat(_T_4, _T_1) @[Cat.scala 30:58]
    node _T_7 = cat(_T_6, _T_5) @[Cat.scala 30:58]
    node _T_8 = eq(UInt<5>("h17"), opcode) @[Conditional.scala 37:30]
    node _T_9 = bits(io_instruction, 31, 12) @[helpers.scala 58:31]
    node _T_10 = bits(_T_9, 19, 19) @[helpers.scala 59:37]
    node _T_11 = bits(_T_10, 0, 0) @[Bitwise.scala 72:15]
    node _T_12 = mux(_T_11, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_13 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12]
    node _T_14 = cat(_T_12, _T_9) @[Cat.scala 30:58]
    node _T_15 = cat(_T_14, _T_13) @[Cat.scala 30:58]
    node _T_16 = eq(UInt<7>("h6f"), opcode) @[Conditional.scala 37:30]
    node _T_17 = bits(io_instruction, 31, 31) @[helpers.scala 64:35]
    node _T_18 = bits(io_instruction, 19, 12) @[helpers.scala 64:55]
    node _T_19 = bits(io_instruction, 20, 20) @[helpers.scala 65:35]
    node _T_20 = bits(io_instruction, 30, 21) @[helpers.scala 65:55]
    node _T_21 = cat(_T_19, _T_20) @[Cat.scala 30:58]
    node _T_22 = cat(_T_17, _T_18) @[Cat.scala 30:58]
    node _T_23 = cat(_T_22, _T_21) @[Cat.scala 30:58]
    node _T_24 = bits(_T_23, 19, 19) @[helpers.scala 66:37]
    node _T_25 = bits(_T_24, 0, 0) @[Bitwise.scala 72:15]
    node _T_26 = mux(_T_25, UInt<43>("h7ffffffffff"), UInt<43>("h0")) @[Bitwise.scala 72:12]
    node _T_27 = cat(_T_26, _T_23) @[Cat.scala 30:58]
    node _T_28 = cat(_T_27, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_29 = eq(UInt<7>("h67"), opcode) @[Conditional.scala 37:30]
    node _T_30 = bits(io_instruction, 31, 20) @[helpers.scala 69:31]
    node _T_31 = bits(_T_30, 11, 11) @[helpers.scala 70:36]
    node _T_32 = bits(_T_31, 0, 0) @[Bitwise.scala 72:15]
    node _T_33 = mux(_T_32, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[Bitwise.scala 72:12]
    node _T_34 = cat(_T_33, _T_30) @[Cat.scala 30:58]
    node _T_35 = eq(UInt<7>("h63"), opcode) @[Conditional.scala 37:30]
    node _T_36 = bits(io_instruction, 31, 31) @[helpers.scala 73:35]
    node _T_37 = bits(io_instruction, 7, 7) @[helpers.scala 73:55]
    node _T_38 = bits(io_instruction, 30, 25) @[helpers.scala 74:35]
    node _T_39 = bits(io_instruction, 11, 8) @[helpers.scala 74:58]
    node _T_40 = cat(_T_38, _T_39) @[Cat.scala 30:58]
    node _T_41 = cat(_T_36, _T_37) @[Cat.scala 30:58]
    node _T_42 = cat(_T_41, _T_40) @[Cat.scala 30:58]
    node _T_43 = bits(_T_42, 11, 11) @[helpers.scala 75:37]
    node _T_44 = bits(_T_43, 0, 0) @[Bitwise.scala 72:15]
    node _T_45 = mux(_T_44, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[Bitwise.scala 72:12]
    node _T_46 = cat(_T_45, _T_42) @[Cat.scala 30:58]
    node _T_47 = cat(_T_46, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_48 = eq(UInt<2>("h3"), opcode) @[Conditional.scala 37:30]
    node _T_49 = bits(io_instruction, 31, 20) @[helpers.scala 78:31]
    node _T_50 = bits(_T_49, 11, 11) @[helpers.scala 79:37]
    node _T_51 = bits(_T_50, 0, 0) @[Bitwise.scala 72:15]
    node _T_52 = mux(_T_51, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[Bitwise.scala 72:12]
    node _T_53 = cat(_T_52, _T_49) @[Cat.scala 30:58]
    node _T_54 = eq(UInt<6>("h23"), opcode) @[Conditional.scala 37:30]
    node _T_55 = bits(io_instruction, 31, 25) @[helpers.scala 82:35]
    node _T_56 = bits(io_instruction, 11, 7) @[helpers.scala 82:59]
    node _T_57 = cat(_T_55, _T_56) @[Cat.scala 30:58]
    node _T_58 = bits(_T_57, 11, 11) @[helpers.scala 83:37]
    node _T_59 = bits(_T_58, 0, 0) @[Bitwise.scala 72:15]
    node _T_60 = mux(_T_59, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[Bitwise.scala 72:12]
    node _T_61 = cat(_T_60, _T_57) @[Cat.scala 30:58]
    node _T_62 = eq(UInt<5>("h13"), opcode) @[Conditional.scala 37:30]
    node _T_63 = bits(io_instruction, 31, 20) @[helpers.scala 86:31]
    node _T_64 = bits(_T_63, 11, 11) @[helpers.scala 87:36]
    node _T_65 = bits(_T_64, 0, 0) @[Bitwise.scala 72:15]
    node _T_66 = mux(_T_65, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[Bitwise.scala 72:12]
    node _T_67 = cat(_T_66, _T_63) @[Cat.scala 30:58]
    node _T_68 = eq(UInt<5>("h1b"), opcode) @[Conditional.scala 37:30]
    node _T_69 = bits(io_instruction, 31, 20) @[helpers.scala 90:31]
    node _T_70 = bits(_T_69, 11, 11) @[helpers.scala 91:36]
    node _T_71 = bits(_T_70, 0, 0) @[Bitwise.scala 72:15]
    node _T_72 = mux(_T_71, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[Bitwise.scala 72:12]
    node _T_73 = cat(_T_72, _T_69) @[Cat.scala 30:58]
    node _T_74 = eq(UInt<7>("h73"), opcode) @[Conditional.scala 37:30]
    node _T_75 = mux(UInt<1>("h0"), UInt<59>("h7ffffffffffffff"), UInt<59>("h0")) @[Bitwise.scala 72:12]
    node _T_76 = bits(io_instruction, 19, 15) @[helpers.scala 94:53]
    node _T_77 = cat(_T_75, _T_76) @[Cat.scala 30:58]
    node _GEN_0 = mux(_T_74, _T_77, UInt<1>("h0")) @[Conditional.scala 39:67]
    node _GEN_1 = mux(_T_68, _T_73, _GEN_0) @[Conditional.scala 39:67]
    node _GEN_2 = mux(_T_62, _T_67, _GEN_1) @[Conditional.scala 39:67]
    node _GEN_3 = mux(_T_54, _T_61, _GEN_2) @[Conditional.scala 39:67]
    node _GEN_4 = mux(_T_48, _T_53, _GEN_3) @[Conditional.scala 39:67]
    node _GEN_5 = mux(_T_35, _T_47, _GEN_4) @[Conditional.scala 39:67]
    node _GEN_6 = mux(_T_29, _T_34, _GEN_5) @[Conditional.scala 39:67]
    node _GEN_7 = mux(_T_16, _T_28, _GEN_6) @[Conditional.scala 39:67]
    node _GEN_8 = mux(_T_8, _T_15, _GEN_7) @[Conditional.scala 39:67]
    node _GEN_9 = mux(_T, _T_7, _GEN_8) @[Conditional.scala 40:58]
    io_sextImm <= _GEN_9 @[helpers.scala 42:14 helpers.scala 52:18 helpers.scala 59:18 helpers.scala 66:18 helpers.scala 70:18 helpers.scala 75:18 helpers.scala 79:18 helpers.scala 83:18 helpers.scala 87:18 helpers.scala 91:18 helpers.scala 94:18]

  module ControlTransferUnit :
    input clock : Clock
    input reset : UInt<1>
    input io_controltransferop : UInt<2>
    input io_operand1 : UInt<64>
    input io_operand2 : UInt<64>
    input io_funct3 : UInt<3>
    input io_pc : UInt<64>
    input io_imm : UInt<64>
    output io_nextpc : UInt<64>
    output io_taken : UInt<1>
  
    node _T = add(io_pc, UInt<3>("h4")) @[controltransferunit.scala 42:22]
    node _T_1 = tail(_T, 1) @[controltransferunit.scala 42:22]
    node _T_2 = eq(io_controltransferop, UInt<1>("h1")) @[controltransferunit.scala 45:30]
    node _T_3 = add(io_pc, io_imm) @[controltransferunit.scala 46:24]
    node _T_4 = tail(_T_3, 1) @[controltransferunit.scala 46:24]
    node _T_5 = eq(io_controltransferop, UInt<2>("h2")) @[controltransferunit.scala 49:35]
    node _T_6 = add(io_operand1, io_imm) @[controltransferunit.scala 50:30]
    node _T_7 = tail(_T_6, 1) @[controltransferunit.scala 50:30]
    node _T_8 = eq(io_controltransferop, UInt<2>("h3")) @[controltransferunit.scala 53:35]
    node _T_9 = eq(io_funct3, UInt<1>("h0")) @[controltransferunit.scala 54:22]
    node _T_10 = eq(io_operand1, io_operand2) @[controltransferunit.scala 54:49]
    node _T_11 = and(_T_9, _T_10) @[controltransferunit.scala 54:35]
    node _T_12 = eq(io_funct3, UInt<1>("h1")) @[controltransferunit.scala 55:22]
    node _T_13 = neq(io_operand1, io_operand2) @[controltransferunit.scala 55:49]
    node _T_14 = and(_T_12, _T_13) @[controltransferunit.scala 55:35]
    node _T_15 = or(_T_11, _T_14) @[controltransferunit.scala 55:9]
    node _T_16 = eq(io_funct3, UInt<3>("h4")) @[controltransferunit.scala 56:22]
    node _T_17 = asSInt(io_operand1) @[controltransferunit.scala 56:49]
    node _T_18 = asSInt(io_operand2) @[controltransferunit.scala 56:70]
    node _T_19 = lt(_T_17, _T_18) @[controltransferunit.scala 56:56]
    node _T_20 = and(_T_16, _T_19) @[controltransferunit.scala 56:35]
    node _T_21 = or(_T_15, _T_20) @[controltransferunit.scala 56:9]
    node _T_22 = eq(io_funct3, UInt<3>("h5")) @[controltransferunit.scala 57:22]
    node _T_23 = asSInt(io_operand1) @[controltransferunit.scala 57:49]
    node _T_24 = asSInt(io_operand2) @[controltransferunit.scala 57:71]
    node _T_25 = geq(_T_23, _T_24) @[controltransferunit.scala 57:56]
    node _T_26 = and(_T_22, _T_25) @[controltransferunit.scala 57:35]
    node _T_27 = or(_T_21, _T_26) @[controltransferunit.scala 57:9]
    node _T_28 = eq(io_funct3, UInt<3>("h6")) @[controltransferunit.scala 58:22]
    node _T_29 = lt(io_operand1, io_operand2) @[controltransferunit.scala 58:49]
    node _T_30 = and(_T_28, _T_29) @[controltransferunit.scala 58:35]
    node _T_31 = or(_T_27, _T_30) @[controltransferunit.scala 58:9]
    node _T_32 = eq(io_funct3, UInt<3>("h7")) @[controltransferunit.scala 59:22]
    node _T_33 = geq(io_operand1, io_operand2) @[controltransferunit.scala 59:49]
    node _T_34 = and(_T_32, _T_33) @[controltransferunit.scala 59:35]
    node _T_35 = or(_T_31, _T_34) @[controltransferunit.scala 59:9]
    node _T_36 = add(io_pc, io_imm) @[controltransferunit.scala 60:26]
    node _T_37 = tail(_T_36, 1) @[controltransferunit.scala 60:26]
    node _GEN_0 = mux(_T_35, _T_37, _T_1) @[controltransferunit.scala 59:66]
    node _GEN_1 = mux(_T_35, UInt<1>("h1"), UInt<1>("h0")) @[controltransferunit.scala 59:66]
    node _GEN_2 = mux(_T_8, _GEN_0, _T_1) @[controltransferunit.scala 53:44]
    node _GEN_3 = mux(_T_8, _GEN_1, UInt<1>("h0")) @[controltransferunit.scala 53:44]
    node _GEN_4 = mux(_T_5, _T_7, _GEN_2) @[controltransferunit.scala 49:44]
    node _GEN_5 = mux(_T_5, UInt<1>("h1"), _GEN_3) @[controltransferunit.scala 49:44]
    node _GEN_6 = mux(_T_2, _T_4, _GEN_4) @[controltransferunit.scala 45:39]
    node _GEN_7 = mux(_T_2, UInt<1>("h1"), _GEN_5) @[controltransferunit.scala 45:39]
    io_nextpc <= _GEN_6 @[controltransferunit.scala 42:13 controltransferunit.scala 46:15 controltransferunit.scala 50:15 controltransferunit.scala 60:17]
    io_taken <= _GEN_7 @[controltransferunit.scala 43:12 controltransferunit.scala 47:14 controltransferunit.scala 51:14 controltransferunit.scala 61:16]

  module Adder :
    input clock : Clock
    input reset : UInt<1>
    input io_inputx : UInt<64>
    input io_inputy : UInt<64>
    output io_result : UInt<64>
  
    node _T = add(io_inputx, io_inputy) @[helpers.scala 23:26]
    node _T_1 = tail(_T, 1) @[helpers.scala 23:26]
    io_result <= _T_1 @[helpers.scala 23:13]

  module ForwardingUnit :
    input clock : Clock
    input reset : UInt<1>
    input io_rs1 : UInt<5>
    input io_rs2 : UInt<5>
    input io_exmemrd : UInt<5>
    input io_exmemrw : UInt<1>
    input io_memwbrd : UInt<5>
    input io_memwbrw : UInt<1>
    output io_forwardA : UInt<2>
    output io_forwardB : UInt<2>
  
    node _T = eq(io_exmemrw, UInt<1>("h1")) @[forwarding.scala 44:20]
    node _T_1 = eq(io_exmemrd, io_rs1) @[forwarding.scala 44:45]
    node _T_2 = and(_T, _T_1) @[forwarding.scala 44:31]
    node _T_3 = neq(io_exmemrd, UInt<1>("h0")) @[forwarding.scala 44:70]
    node _T_4 = and(_T_2, _T_3) @[forwarding.scala 44:56]
    node _T_5 = eq(io_memwbrw, UInt<1>("h1")) @[forwarding.scala 46:26]
    node _T_6 = eq(io_memwbrd, io_rs1) @[forwarding.scala 46:51]
    node _T_7 = and(_T_5, _T_6) @[forwarding.scala 46:37]
    node _T_8 = neq(io_memwbrd, UInt<1>("h0")) @[forwarding.scala 46:76]
    node _T_9 = and(_T_7, _T_8) @[forwarding.scala 46:62]
    node _GEN_0 = mux(_T_9, UInt<2>("h2"), UInt<1>("h0")) @[forwarding.scala 46:85]
    node _GEN_1 = mux(_T_4, UInt<1>("h1"), _GEN_0) @[forwarding.scala 44:79]
    node _T_10 = eq(io_exmemrw, UInt<1>("h1")) @[forwarding.scala 52:20]
    node _T_11 = eq(io_exmemrd, io_rs2) @[forwarding.scala 52:45]
    node _T_12 = and(_T_10, _T_11) @[forwarding.scala 52:31]
    node _T_13 = neq(io_exmemrd, UInt<1>("h0")) @[forwarding.scala 52:70]
    node _T_14 = and(_T_12, _T_13) @[forwarding.scala 52:56]
    node _T_15 = eq(io_memwbrw, UInt<1>("h1")) @[forwarding.scala 54:26]
    node _T_16 = eq(io_memwbrd, io_rs2) @[forwarding.scala 54:51]
    node _T_17 = and(_T_15, _T_16) @[forwarding.scala 54:37]
    node _T_18 = neq(io_memwbrd, UInt<1>("h0")) @[forwarding.scala 54:76]
    node _T_19 = and(_T_17, _T_18) @[forwarding.scala 54:62]
    node _GEN_2 = mux(_T_19, UInt<2>("h2"), UInt<1>("h0")) @[forwarding.scala 54:85]
    node _GEN_3 = mux(_T_14, UInt<1>("h1"), _GEN_2) @[forwarding.scala 52:79]
    io_forwardA <= _GEN_1 @[forwarding.scala 45:17 forwarding.scala 47:17 forwarding.scala 49:17]
    io_forwardB <= _GEN_3 @[forwarding.scala 53:17 forwarding.scala 55:17 forwarding.scala 57:17]

  module HazardUnit :
    input clock : Clock
    input reset : UInt<1>
    input io_rs1 : UInt<5>
    input io_rs2 : UInt<5>
    input io_idex_memread : UInt<1>
    input io_idex_rd : UInt<5>
    input io_exmem_taken : UInt<1>
    output io_pcfromtaken : UInt<1>
    output io_pcstall : UInt<1>
    output io_if_id_stall : UInt<1>
    output io_id_ex_flush : UInt<1>
    output io_ex_mem_flush : UInt<1>
    output io_if_id_flush : UInt<1>
  
    node _T = eq(io_exmem_taken, UInt<1>("h1")) @[hazard.scala 43:24]
    node _T_1 = eq(io_idex_memread, UInt<1>("h1")) @[hazard.scala 50:31]
    node _T_2 = eq(io_idex_rd, io_rs1) @[hazard.scala 50:57]
    node _T_3 = eq(io_idex_rd, io_rs2) @[hazard.scala 50:82]
    node _T_4 = or(_T_2, _T_3) @[hazard.scala 50:68]
    node _T_5 = and(_T_1, _T_4) @[hazard.scala 50:42]
    node _GEN_0 = mux(_T_5, UInt<1>("h0"), UInt<1>("h0")) @[hazard.scala 50:95]
    node _GEN_1 = mux(_T_5, UInt<1>("h1"), UInt<1>("h0")) @[hazard.scala 50:95]
    node _GEN_2 = mux(_T, UInt<1>("h1"), _GEN_0) @[hazard.scala 43:36]
    node _GEN_3 = mux(_T, UInt<1>("h0"), _GEN_1) @[hazard.scala 43:36]
    node _GEN_4 = mux(_T, UInt<1>("h1"), _GEN_1) @[hazard.scala 43:36]
    io_pcfromtaken <= _GEN_2 @[hazard.scala 44:21 hazard.scala 51:21 hazard.scala 59:21]
    io_pcstall <= _GEN_3 @[hazard.scala 45:21 hazard.scala 52:21 hazard.scala 60:21]
    io_if_id_stall <= _GEN_3 @[hazard.scala 46:21 hazard.scala 53:21 hazard.scala 61:21]
    io_id_ex_flush <= _GEN_4 @[hazard.scala 47:21 hazard.scala 54:21 hazard.scala 62:21]
    io_ex_mem_flush <= _GEN_2 @[hazard.scala 48:21 hazard.scala 55:21 hazard.scala 63:21]
    io_if_id_flush <= _GEN_2 @[hazard.scala 49:21 hazard.scala 56:21 hazard.scala 64:21]

  module StageReg :
    input clock : Clock
    input reset : UInt<1>
    input io_in_instruction : UInt<32>
    input io_in_pc : UInt<64>
    input io_flush : UInt<1>
    input io_valid : UInt<1>
    output io_data_instruction : UInt<32>
    output io_data_pc : UInt<64>
  
    reg reg_instruction : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_instruction) @[stage-register.scala 43:21]
    reg reg_pc : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_pc) @[stage-register.scala 43:21]
    node _GEN_0 = mux(io_valid, io_in_pc, reg_pc) @[stage-register.scala 47:19]
    node _GEN_1 = mux(io_valid, io_in_instruction, reg_instruction) @[stage-register.scala 47:19]
    node _T_1_pc = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_2 = mux(io_flush, _T_1_pc, _GEN_0) @[stage-register.scala 51:19]
    node _T_1_instruction = UInt<32>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_3 = mux(io_flush, _T_1_instruction, _GEN_1) @[stage-register.scala 51:19]
    node _T_instruction = UInt<32>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_pc = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    io_data_instruction <= reg_instruction @[stage-register.scala 45:11]
    io_data_pc <= reg_pc @[stage-register.scala 45:11]
    reg_instruction <= mux(reset, _T_instruction, _GEN_3) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_pc <= mux(reset, _T_pc, _GEN_2) @[stage-register.scala 48:9 stage-register.scala 52:9]

  module StageReg_1 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_pc : UInt<64>
    input io_in_instruction : UInt<32>
    input io_in_sextImm : UInt<64>
    input io_in_readdata1 : UInt<64>
    input io_in_readdata2 : UInt<64>
    input io_flush : UInt<1>
    input io_valid : UInt<1>
    output io_data_pc : UInt<64>
    output io_data_instruction : UInt<32>
    output io_data_sextImm : UInt<64>
    output io_data_readdata1 : UInt<64>
    output io_data_readdata2 : UInt<64>
  
    reg reg_pc : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_pc) @[stage-register.scala 43:21]
    reg reg_instruction : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_instruction) @[stage-register.scala 43:21]
    reg reg_sextImm : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_sextImm) @[stage-register.scala 43:21]
    reg reg_readdata1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_readdata1) @[stage-register.scala 43:21]
    reg reg_readdata2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_readdata2) @[stage-register.scala 43:21]
    node _GEN_0 = mux(io_valid, io_in_readdata2, reg_readdata2) @[stage-register.scala 47:19]
    node _GEN_1 = mux(io_valid, io_in_readdata1, reg_readdata1) @[stage-register.scala 47:19]
    node _GEN_2 = mux(io_valid, io_in_sextImm, reg_sextImm) @[stage-register.scala 47:19]
    node _GEN_3 = mux(io_valid, io_in_instruction, reg_instruction) @[stage-register.scala 47:19]
    node _GEN_4 = mux(io_valid, io_in_pc, reg_pc) @[stage-register.scala 47:19]
    node _T_1_readdata2 = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_5 = mux(io_flush, _T_1_readdata2, _GEN_0) @[stage-register.scala 51:19]
    node _T_1_readdata1 = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_6 = mux(io_flush, _T_1_readdata1, _GEN_1) @[stage-register.scala 51:19]
    node _T_1_sextImm = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_7 = mux(io_flush, _T_1_sextImm, _GEN_2) @[stage-register.scala 51:19]
    node _T_1_instruction = UInt<32>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_8 = mux(io_flush, _T_1_instruction, _GEN_3) @[stage-register.scala 51:19]
    node _T_1_pc = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_9 = mux(io_flush, _T_1_pc, _GEN_4) @[stage-register.scala 51:19]
    node _T_pc = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_instruction = UInt<32>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_sextImm = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_readdata1 = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_readdata2 = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    io_data_pc <= reg_pc @[stage-register.scala 45:11]
    io_data_instruction <= reg_instruction @[stage-register.scala 45:11]
    io_data_sextImm <= reg_sextImm @[stage-register.scala 45:11]
    io_data_readdata1 <= reg_readdata1 @[stage-register.scala 45:11]
    io_data_readdata2 <= reg_readdata2 @[stage-register.scala 45:11]
    reg_pc <= mux(reset, _T_pc, _GEN_9) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_instruction <= mux(reset, _T_instruction, _GEN_8) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_sextImm <= mux(reset, _T_sextImm, _GEN_7) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_readdata1 <= mux(reset, _T_readdata1, _GEN_6) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_readdata2 <= mux(reset, _T_readdata2, _GEN_5) @[stage-register.scala 48:9 stage-register.scala 52:9]

  module StageReg_2 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_ex_ctrl_aluop : UInt<3>
    input io_in_ex_ctrl_op1_src : UInt<1>
    input io_in_ex_ctrl_op2_src : UInt<2>
    input io_in_ex_ctrl_controltransferop : UInt<2>
    input io_in_mem_ctrl_memop : UInt<2>
    input io_in_wb_ctrl_writeback_valid : UInt<1>
    input io_in_wb_ctrl_writeback_src : UInt<2>
    input io_flush : UInt<1>
    input io_valid : UInt<1>
    output io_data_ex_ctrl_aluop : UInt<3>
    output io_data_ex_ctrl_op1_src : UInt<1>
    output io_data_ex_ctrl_op2_src : UInt<2>
    output io_data_ex_ctrl_controltransferop : UInt<2>
    output io_data_mem_ctrl_memop : UInt<2>
    output io_data_wb_ctrl_writeback_valid : UInt<1>
    output io_data_wb_ctrl_writeback_src : UInt<2>
  
    reg reg_ex_ctrl_aluop : UInt<3>, clock with :
      reset => (UInt<1>("h0"), reg_ex_ctrl_aluop) @[stage-register.scala 43:21]
    reg reg_ex_ctrl_op1_src : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_ex_ctrl_op1_src) @[stage-register.scala 43:21]
    reg reg_ex_ctrl_op2_src : UInt<2>, clock with :
      reset => (UInt<1>("h0"), reg_ex_ctrl_op2_src) @[stage-register.scala 43:21]
    reg reg_ex_ctrl_controltransferop : UInt<2>, clock with :
      reset => (UInt<1>("h0"), reg_ex_ctrl_controltransferop) @[stage-register.scala 43:21]
    reg reg_mem_ctrl_memop : UInt<2>, clock with :
      reset => (UInt<1>("h0"), reg_mem_ctrl_memop) @[stage-register.scala 43:21]
    reg reg_wb_ctrl_writeback_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_wb_ctrl_writeback_valid) @[stage-register.scala 43:21]
    reg reg_wb_ctrl_writeback_src : UInt<2>, clock with :
      reset => (UInt<1>("h0"), reg_wb_ctrl_writeback_src) @[stage-register.scala 43:21]
    node _GEN_0 = mux(io_valid, io_in_wb_ctrl_writeback_src, reg_wb_ctrl_writeback_src) @[stage-register.scala 47:19]
    node _GEN_1 = mux(io_valid, io_in_wb_ctrl_writeback_valid, reg_wb_ctrl_writeback_valid) @[stage-register.scala 47:19]
    node _GEN_2 = mux(io_valid, io_in_mem_ctrl_memop, reg_mem_ctrl_memop) @[stage-register.scala 47:19]
    node _GEN_3 = mux(io_valid, io_in_ex_ctrl_controltransferop, reg_ex_ctrl_controltransferop) @[stage-register.scala 47:19]
    node _GEN_4 = mux(io_valid, io_in_ex_ctrl_op2_src, reg_ex_ctrl_op2_src) @[stage-register.scala 47:19]
    node _GEN_5 = mux(io_valid, io_in_ex_ctrl_op1_src, reg_ex_ctrl_op1_src) @[stage-register.scala 47:19]
    node _GEN_6 = mux(io_valid, io_in_ex_ctrl_aluop, reg_ex_ctrl_aluop) @[stage-register.scala 47:19]
    node _T_1_wb_ctrl_writeback_src = UInt<2>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_7 = mux(io_flush, _T_1_wb_ctrl_writeback_src, _GEN_0) @[stage-register.scala 51:19]
    node _T_1_wb_ctrl_writeback_valid = UInt<1>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_8 = mux(io_flush, _T_1_wb_ctrl_writeback_valid, _GEN_1) @[stage-register.scala 51:19]
    node _T_1_mem_ctrl_memop = UInt<2>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_9 = mux(io_flush, _T_1_mem_ctrl_memop, _GEN_2) @[stage-register.scala 51:19]
    node _T_1_ex_ctrl_controltransferop = UInt<2>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_10 = mux(io_flush, _T_1_ex_ctrl_controltransferop, _GEN_3) @[stage-register.scala 51:19]
    node _T_1_ex_ctrl_op2_src = UInt<2>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_11 = mux(io_flush, _T_1_ex_ctrl_op2_src, _GEN_4) @[stage-register.scala 51:19]
    node _T_1_ex_ctrl_op1_src = UInt<1>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_12 = mux(io_flush, _T_1_ex_ctrl_op1_src, _GEN_5) @[stage-register.scala 51:19]
    node _T_1_ex_ctrl_aluop = UInt<3>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_13 = mux(io_flush, _T_1_ex_ctrl_aluop, _GEN_6) @[stage-register.scala 51:19]
    node _T_ex_ctrl_aluop = UInt<3>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_ex_ctrl_op1_src = UInt<1>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_ex_ctrl_op2_src = UInt<2>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_ex_ctrl_controltransferop = UInt<2>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_mem_ctrl_memop = UInt<2>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_wb_ctrl_writeback_valid = UInt<1>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_wb_ctrl_writeback_src = UInt<2>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    io_data_ex_ctrl_aluop <= reg_ex_ctrl_aluop @[stage-register.scala 45:11]
    io_data_ex_ctrl_op1_src <= reg_ex_ctrl_op1_src @[stage-register.scala 45:11]
    io_data_ex_ctrl_op2_src <= reg_ex_ctrl_op2_src @[stage-register.scala 45:11]
    io_data_ex_ctrl_controltransferop <= reg_ex_ctrl_controltransferop @[stage-register.scala 45:11]
    io_data_mem_ctrl_memop <= reg_mem_ctrl_memop @[stage-register.scala 45:11]
    io_data_wb_ctrl_writeback_valid <= reg_wb_ctrl_writeback_valid @[stage-register.scala 45:11]
    io_data_wb_ctrl_writeback_src <= reg_wb_ctrl_writeback_src @[stage-register.scala 45:11]
    reg_ex_ctrl_aluop <= mux(reset, _T_ex_ctrl_aluop, _GEN_13) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_ex_ctrl_op1_src <= mux(reset, _T_ex_ctrl_op1_src, _GEN_12) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_ex_ctrl_op2_src <= mux(reset, _T_ex_ctrl_op2_src, _GEN_11) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_ex_ctrl_controltransferop <= mux(reset, _T_ex_ctrl_controltransferop, _GEN_10) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_mem_ctrl_memop <= mux(reset, _T_mem_ctrl_memop, _GEN_9) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_wb_ctrl_writeback_valid <= mux(reset, _T_wb_ctrl_writeback_valid, _GEN_8) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_wb_ctrl_writeback_src <= mux(reset, _T_wb_ctrl_writeback_src, _GEN_7) @[stage-register.scala 48:9 stage-register.scala 52:9]

  module StageReg_3 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_writedata : UInt<64>
    input io_in_result : UInt<64>
    input io_in_sextImm : UInt<64>
    input io_in_instruction : UInt<32>
    input io_in_next_pc : UInt<64>
    input io_in_taken : UInt<1>
    input io_flush : UInt<1>
    input io_valid : UInt<1>
    output io_data_writedata : UInt<64>
    output io_data_result : UInt<64>
    output io_data_sextImm : UInt<64>
    output io_data_instruction : UInt<32>
    output io_data_next_pc : UInt<64>
    output io_data_taken : UInt<1>
  
    reg reg_writedata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_writedata) @[stage-register.scala 43:21]
    reg reg_result : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_result) @[stage-register.scala 43:21]
    reg reg_sextImm : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_sextImm) @[stage-register.scala 43:21]
    reg reg_instruction : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_instruction) @[stage-register.scala 43:21]
    reg reg_next_pc : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_next_pc) @[stage-register.scala 43:21]
    reg reg_taken : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_taken) @[stage-register.scala 43:21]
    node _GEN_0 = mux(io_valid, io_in_taken, reg_taken) @[stage-register.scala 47:19]
    node _GEN_1 = mux(io_valid, io_in_next_pc, reg_next_pc) @[stage-register.scala 47:19]
    node _GEN_2 = mux(io_valid, io_in_instruction, reg_instruction) @[stage-register.scala 47:19]
    node _GEN_3 = mux(io_valid, io_in_sextImm, reg_sextImm) @[stage-register.scala 47:19]
    node _GEN_4 = mux(io_valid, io_in_result, reg_result) @[stage-register.scala 47:19]
    node _GEN_5 = mux(io_valid, io_in_writedata, reg_writedata) @[stage-register.scala 47:19]
    node _T_1_taken = UInt<1>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_6 = mux(io_flush, _T_1_taken, _GEN_0) @[stage-register.scala 51:19]
    node _T_1_next_pc = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_7 = mux(io_flush, _T_1_next_pc, _GEN_1) @[stage-register.scala 51:19]
    node _T_1_instruction = UInt<32>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_8 = mux(io_flush, _T_1_instruction, _GEN_2) @[stage-register.scala 51:19]
    node _T_1_sextImm = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_9 = mux(io_flush, _T_1_sextImm, _GEN_3) @[stage-register.scala 51:19]
    node _T_1_result = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_10 = mux(io_flush, _T_1_result, _GEN_4) @[stage-register.scala 51:19]
    node _T_1_writedata = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_11 = mux(io_flush, _T_1_writedata, _GEN_5) @[stage-register.scala 51:19]
    node _T_writedata = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_result = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_sextImm = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_instruction = UInt<32>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_next_pc = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_taken = UInt<1>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    io_data_writedata <= reg_writedata @[stage-register.scala 45:11]
    io_data_result <= reg_result @[stage-register.scala 45:11]
    io_data_sextImm <= reg_sextImm @[stage-register.scala 45:11]
    io_data_instruction <= reg_instruction @[stage-register.scala 45:11]
    io_data_next_pc <= reg_next_pc @[stage-register.scala 45:11]
    io_data_taken <= reg_taken @[stage-register.scala 45:11]
    reg_writedata <= mux(reset, _T_writedata, _GEN_11) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_result <= mux(reset, _T_result, _GEN_10) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_sextImm <= mux(reset, _T_sextImm, _GEN_9) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_instruction <= mux(reset, _T_instruction, _GEN_8) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_next_pc <= mux(reset, _T_next_pc, _GEN_7) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_taken <= mux(reset, _T_taken, _GEN_6) @[stage-register.scala 48:9 stage-register.scala 52:9]

  module StageReg_4 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_mem_ctrl_memop : UInt<2>
    input io_in_wb_ctrl_writeback_valid : UInt<1>
    input io_in_wb_ctrl_writeback_src : UInt<2>
    input io_flush : UInt<1>
    input io_valid : UInt<1>
    output io_data_mem_ctrl_memop : UInt<2>
    output io_data_wb_ctrl_writeback_valid : UInt<1>
    output io_data_wb_ctrl_writeback_src : UInt<2>
  
    reg reg_mem_ctrl_memop : UInt<2>, clock with :
      reset => (UInt<1>("h0"), reg_mem_ctrl_memop) @[stage-register.scala 43:21]
    reg reg_wb_ctrl_writeback_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_wb_ctrl_writeback_valid) @[stage-register.scala 43:21]
    reg reg_wb_ctrl_writeback_src : UInt<2>, clock with :
      reset => (UInt<1>("h0"), reg_wb_ctrl_writeback_src) @[stage-register.scala 43:21]
    node _GEN_0 = mux(io_valid, io_in_wb_ctrl_writeback_src, reg_wb_ctrl_writeback_src) @[stage-register.scala 47:19]
    node _GEN_1 = mux(io_valid, io_in_wb_ctrl_writeback_valid, reg_wb_ctrl_writeback_valid) @[stage-register.scala 47:19]
    node _GEN_2 = mux(io_valid, io_in_mem_ctrl_memop, reg_mem_ctrl_memop) @[stage-register.scala 47:19]
    node _T_1_wb_ctrl_writeback_src = UInt<2>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_3 = mux(io_flush, _T_1_wb_ctrl_writeback_src, _GEN_0) @[stage-register.scala 51:19]
    node _T_1_wb_ctrl_writeback_valid = UInt<1>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_4 = mux(io_flush, _T_1_wb_ctrl_writeback_valid, _GEN_1) @[stage-register.scala 51:19]
    node _T_1_mem_ctrl_memop = UInt<2>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_5 = mux(io_flush, _T_1_mem_ctrl_memop, _GEN_2) @[stage-register.scala 51:19]
    node _T_mem_ctrl_memop = UInt<2>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_wb_ctrl_writeback_valid = UInt<1>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_wb_ctrl_writeback_src = UInt<2>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    io_data_mem_ctrl_memop <= reg_mem_ctrl_memop @[stage-register.scala 45:11]
    io_data_wb_ctrl_writeback_valid <= reg_wb_ctrl_writeback_valid @[stage-register.scala 45:11]
    io_data_wb_ctrl_writeback_src <= reg_wb_ctrl_writeback_src @[stage-register.scala 45:11]
    reg_mem_ctrl_memop <= mux(reset, _T_mem_ctrl_memop, _GEN_5) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_wb_ctrl_writeback_valid <= mux(reset, _T_wb_ctrl_writeback_valid, _GEN_4) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_wb_ctrl_writeback_src <= mux(reset, _T_wb_ctrl_writeback_src, _GEN_3) @[stage-register.scala 48:9 stage-register.scala 52:9]

  module StageReg_5 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_instruction : UInt<32>
    input io_in_readdata : UInt<64>
    input io_in_result : UInt<64>
    input io_in_sextImm : UInt<64>
    input io_flush : UInt<1>
    input io_valid : UInt<1>
    output io_data_instruction : UInt<32>
    output io_data_readdata : UInt<64>
    output io_data_result : UInt<64>
    output io_data_sextImm : UInt<64>
  
    reg reg_instruction : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_instruction) @[stage-register.scala 43:21]
    reg reg_readdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_readdata) @[stage-register.scala 43:21]
    reg reg_result : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_result) @[stage-register.scala 43:21]
    reg reg_sextImm : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reg_sextImm) @[stage-register.scala 43:21]
    node _GEN_0 = mux(io_valid, io_in_sextImm, reg_sextImm) @[stage-register.scala 47:19]
    node _GEN_1 = mux(io_valid, io_in_result, reg_result) @[stage-register.scala 47:19]
    node _GEN_2 = mux(io_valid, io_in_readdata, reg_readdata) @[stage-register.scala 47:19]
    node _GEN_3 = mux(io_valid, io_in_instruction, reg_instruction) @[stage-register.scala 47:19]
    node _T_1_sextImm = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_4 = mux(io_flush, _T_1_sextImm, _GEN_0) @[stage-register.scala 51:19]
    node _T_1_result = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_5 = mux(io_flush, _T_1_result, _GEN_1) @[stage-register.scala 51:19]
    node _T_1_readdata = UInt<64>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_6 = mux(io_flush, _T_1_readdata, _GEN_2) @[stage-register.scala 51:19]
    node _T_1_instruction = UInt<32>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_7 = mux(io_flush, _T_1_instruction, _GEN_3) @[stage-register.scala 51:19]
    node _T_instruction = UInt<32>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_readdata = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_result = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_sextImm = UInt<64>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    io_data_instruction <= reg_instruction @[stage-register.scala 45:11]
    io_data_readdata <= reg_readdata @[stage-register.scala 45:11]
    io_data_result <= reg_result @[stage-register.scala 45:11]
    io_data_sextImm <= reg_sextImm @[stage-register.scala 45:11]
    reg_instruction <= mux(reset, _T_instruction, _GEN_7) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_readdata <= mux(reset, _T_readdata, _GEN_6) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_result <= mux(reset, _T_result, _GEN_5) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_sextImm <= mux(reset, _T_sextImm, _GEN_4) @[stage-register.scala 48:9 stage-register.scala 52:9]

  module StageReg_6 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_wb_ctrl_writeback_valid : UInt<1>
    input io_in_wb_ctrl_writeback_src : UInt<2>
    input io_flush : UInt<1>
    input io_valid : UInt<1>
    output io_data_wb_ctrl_writeback_valid : UInt<1>
    output io_data_wb_ctrl_writeback_src : UInt<2>
  
    reg reg_wb_ctrl_writeback_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_wb_ctrl_writeback_valid) @[stage-register.scala 43:21]
    reg reg_wb_ctrl_writeback_src : UInt<2>, clock with :
      reset => (UInt<1>("h0"), reg_wb_ctrl_writeback_src) @[stage-register.scala 43:21]
    node _GEN_0 = mux(io_valid, io_in_wb_ctrl_writeback_src, reg_wb_ctrl_writeback_src) @[stage-register.scala 47:19]
    node _GEN_1 = mux(io_valid, io_in_wb_ctrl_writeback_valid, reg_wb_ctrl_writeback_valid) @[stage-register.scala 47:19]
    node _T_1_wb_ctrl_writeback_src = UInt<2>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_2 = mux(io_flush, _T_1_wb_ctrl_writeback_src, _GEN_0) @[stage-register.scala 51:19]
    node _T_1_wb_ctrl_writeback_valid = UInt<1>("h0") @[stage-register.scala 52:25 stage-register.scala 52:25]
    node _GEN_3 = mux(io_flush, _T_1_wb_ctrl_writeback_valid, _GEN_1) @[stage-register.scala 51:19]
    node _T_wb_ctrl_writeback_valid = UInt<1>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    node _T_wb_ctrl_writeback_src = UInt<2>("h0") @[stage-register.scala 43:35 stage-register.scala 43:35]
    io_data_wb_ctrl_writeback_valid <= reg_wb_ctrl_writeback_valid @[stage-register.scala 45:11]
    io_data_wb_ctrl_writeback_src <= reg_wb_ctrl_writeback_src @[stage-register.scala 45:11]
    reg_wb_ctrl_writeback_valid <= mux(reset, _T_wb_ctrl_writeback_valid, _GEN_3) @[stage-register.scala 48:9 stage-register.scala 52:9]
    reg_wb_ctrl_writeback_src <= mux(reset, _T_wb_ctrl_writeback_src, _GEN_2) @[stage-register.scala 48:9 stage-register.scala 52:9]

  module PipelinedCPU :
    input clock : Clock
    input reset : UInt<1>
    output io_imem_address : UInt<64>
    output io_imem_valid : UInt<1>
    input io_imem_good : UInt<1>
    input io_imem_instruction : UInt<64>
    input io_imem_ready : UInt<1>
    output io_dmem_address : UInt<64>
    output io_dmem_valid : UInt<1>
    input io_dmem_good : UInt<1>
    output io_dmem_writedata : UInt<64>
    output io_dmem_memread : UInt<1>
    output io_dmem_memwrite : UInt<1>
    output io_dmem_maskmode : UInt<2>
    output io_dmem_sext : UInt<1>
    input io_dmem_readdata : UInt<64>
  
    inst control of Control @[cpu.scala 89:31]
    inst registers of RegisterFile @[cpu.scala 90:31]
    inst aluControl of ALUControl @[cpu.scala 91:31]
    inst alu of ALU @[cpu.scala 92:31]
    inst immGen of ImmediateGenerator @[cpu.scala 93:31]
    inst controlTransfer of ControlTransferUnit @[cpu.scala 94:31]
    inst pcPlusFour of Adder @[cpu.scala 95:31]
    inst forwarding of ForwardingUnit @[cpu.scala 96:31]
    inst hazard of HazardUnit @[cpu.scala 97:31]
    inst if_id of StageReg @[cpu.scala 101:27]
    inst id_ex of StageReg_1 @[cpu.scala 103:27]
    inst id_ex_ctrl of StageReg_2 @[cpu.scala 104:27]
    inst ex_mem of StageReg_3 @[cpu.scala 106:27]
    inst ex_mem_ctrl of StageReg_4 @[cpu.scala 107:27]
    inst mem_wb of StageReg_5 @[cpu.scala 109:27]
    inst mem_wb_ctrl of StageReg_6 @[cpu.scala 113:27]
    reg pc : UInt<64>, clock with :
      reset => (UInt<1>("h0"), pc) @[cpu.scala 88:32]
    reg value : UInt<30>, clock with :
      reset => (UInt<1>("h0"), value) @[Counter.scala 29:33]
    node _T_1 = eq(value, UInt<30>("h3fffffff")) @[Counter.scala 38:24]
    node _T_2 = add(value, UInt<1>("h1")) @[Counter.scala 39:22]
    node _T_3 = tail(_T_2, 1) @[Counter.scala 39:22]
    node _GEN_0 = mux(UInt<1>("h1"), _T_3, value) @[Counter.scala 67:17]
    node _GEN_1 = mux(UInt<1>("h1"), _T_1, UInt<1>("h0")) @[Counter.scala 67:17]
    node _T_4 = eq(hazard.io_pcstall, UInt<1>("h0")) @[cpu.scala 150:27]
    node _T_5 = eq(hazard.io_pcfromtaken, UInt<1>("h1")) @[cpu.scala 151:33]
    node next_pc = ex_mem.io_data_next_pc @[cpu.scala 136:21 cpu.scala 360:11]
    node _GEN_2 = mux(_T_5, next_pc, pcPlusFour.io_result) @[cpu.scala 151:45]
    node _GEN_3 = mux(_T_4, _GEN_2, pc) @[cpu.scala 150:40]
    node _T_6 = rem(pc, UInt<4>("h8")) @[cpu.scala 169:13]
    node _T_7 = eq(_T_6, UInt<3>("h4")) @[cpu.scala 169:20]
    node _T_8 = bits(io_imem_instruction, 63, 32) @[cpu.scala 170:51]
    node _T_9 = bits(io_imem_instruction, 31, 0) @[cpu.scala 172:51]
    node _GEN_4 = mux(_T_7, _T_8, _T_9) @[cpu.scala 169:29]
    node _T_10 = eq(hazard.io_if_id_stall, UInt<1>("h0")) @[cpu.scala 177:21]
    node _T_11 = bits(if_id.io_data_instruction, 6, 0) @[cpu.scala 185:49]
    node rs1 = bits(if_id.io_data_instruction, 19, 15) @[cpu.scala 188:38]
    node rs2 = bits(if_id.io_data_instruction, 24, 20) @[cpu.scala 189:38]
    node _T_12 = asUInt(reset) @[cpu.scala 205:9]
    node _T_13 = eq(_T_12, UInt<1>("h0")) @[cpu.scala 205:9]
    node _T_14 = bits(id_ex.io_data_instruction, 11, 7) @[cpu.scala 238:49]
    node _T_15 = eq(id_ex_ctrl.io_data_mem_ctrl_memop, UInt<2>("h2")) @[cpu.scala 239:63]
    node _T_16 = bits(id_ex.io_data_instruction, 19, 15) @[cpu.scala 242:53]
    node _T_17 = bits(id_ex.io_data_instruction, 24, 20) @[cpu.scala 243:53]
    node _T_18 = bits(id_ex.io_data_instruction, 11, 7) @[cpu.scala 244:53]
    node _T_19 = eq(id_ex_ctrl.io_data_wb_ctrl_writeback_valid, UInt<1>("h1")) @[cpu.scala 245:71]
    node _T_20 = bits(id_ex.io_data_instruction, 14, 12) @[cpu.scala 249:52]
    node _T_21 = bits(id_ex.io_data_instruction, 31, 25) @[cpu.scala 250:52]
    node _T_22 = eq(id_ex_ctrl.io_data_wb_ctrl_writeback_src, UInt<1>("h0")) @[cpu.scala 259:50]
    node _GEN_5 = mux(_T_22, ex_mem.io_data_result, ex_mem.io_data_sextImm) @[cpu.scala 259:59]
    node _T_23 = eq(forwarding.io_forwardA, UInt<1>("h0")) @[cpu.scala 270:32]
    node _T_24 = eq(forwarding.io_forwardA, UInt<1>("h1")) @[cpu.scala 272:39]
    node memForward_mux = _GEN_5 @[cpu.scala 258:28 cpu.scala 260:20 cpu.scala 262:20]
    node _T_46 = eq(mem_wb_ctrl.io_data_wb_ctrl_writeback_src, UInt<1>("h0")) @[cpu.scala 404:51]
    node _T_47 = eq(mem_wb_ctrl.io_data_wb_ctrl_writeback_src, UInt<1>("h1")) @[cpu.scala 406:57]
    node _T_48 = eq(mem_wb_ctrl.io_data_wb_ctrl_writeback_src, UInt<2>("h2")) @[cpu.scala 408:57]
    node _GEN_14 = mux(_T_48, mem_wb.io_data_readdata, UInt<1>("h0")) @[cpu.scala 408:66]
    node _GEN_15 = mux(_T_47, mem_wb.io_data_sextImm, _GEN_14) @[cpu.scala 406:66]
    node _GEN_16 = mux(_T_46, mem_wb.io_data_result, _GEN_15) @[cpu.scala 404:60]
    node writedata_mux = _GEN_16 @[cpu.scala 199:27 cpu.scala 200:17 cpu.scala 405:19 cpu.scala 407:19 cpu.scala 409:19]
    node _GEN_6 = mux(_T_24, memForward_mux, writedata_mux) @[cpu.scala 272:48]
    node _GEN_7 = mux(_T_23, id_ex.io_data_readdata1, _GEN_6) @[cpu.scala 270:41]
    node _T_25 = eq(forwarding.io_forwardB, UInt<1>("h0")) @[cpu.scala 283:32]
    node _T_26 = eq(forwarding.io_forwardB, UInt<1>("h1")) @[cpu.scala 285:39]
    node _GEN_8 = mux(_T_26, memForward_mux, writedata_mux) @[cpu.scala 285:48]
    node _GEN_9 = mux(_T_25, id_ex.io_data_readdata2, _GEN_8) @[cpu.scala 283:41]
    node _T_27 = eq(id_ex_ctrl.io_data_ex_ctrl_op1_src, UInt<1>("h0")) @[cpu.scala 296:44]
    node operand1_mux = _GEN_7 @[cpu.scala 268:26 cpu.scala 271:18 cpu.scala 273:18 cpu.scala 275:18]
    node _GEN_10 = mux(_T_27, operand1_mux, id_ex.io_data_pc) @[cpu.scala 296:53]
    node _T_28 = eq(id_ex_ctrl.io_data_ex_ctrl_op2_src, UInt<1>("h0")) @[cpu.scala 306:44]
    node _T_29 = eq(id_ex_ctrl.io_data_ex_ctrl_op2_src, UInt<1>("h1")) @[cpu.scala 308:50]
    node _GEN_11 = mux(_T_29, UInt<3>("h4"), ex_mem.io_data_sextImm) @[cpu.scala 308:58]
    node operand2_mux = _GEN_9 @[cpu.scala 281:26 cpu.scala 284:18 cpu.scala 286:18 cpu.scala 288:18]
    node _GEN_12 = mux(_T_28, operand2_mux, _GEN_11) @[cpu.scala 306:53]
    node _T_30 = bits(id_ex.io_data_instruction, 14, 12) @[cpu.scala 318:57]
    node _T_31 = asUInt(reset) @[cpu.scala 331:9]
    node _T_32 = eq(_T_31, UInt<1>("h0")) @[cpu.scala 331:9]
    node _T_33 = eq(ex_mem_ctrl.io_data_mem_ctrl_memop, UInt<1>("h1")) @[cpu.scala 352:59]
    node _T_34 = eq(ex_mem_ctrl.io_data_mem_ctrl_memop, UInt<2>("h2")) @[cpu.scala 353:59]
    node _T_35 = neq(ex_mem_ctrl.io_data_mem_ctrl_memop, UInt<1>("h0")) @[cpu.scala 354:59]
    node _T_36 = bits(ex_mem.io_data_instruction, 13, 12) @[cpu.scala 355:50]
    node _T_37 = bits(ex_mem.io_data_instruction, 14, 14) @[cpu.scala 356:51]
    node _T_38 = not(_T_37) @[cpu.scala 356:24]
    node _T_39 = asUInt(reset) @[cpu.scala 374:9]
    node _T_40 = eq(_T_39, UInt<1>("h0")) @[cpu.scala 374:9]
    node _T_41 = bits(mem_wb.io_data_instruction, 11, 7) @[cpu.scala 393:54]
    node _T_42 = asUInt(reset) @[cpu.scala 394:9]
    node _T_43 = eq(_T_42, UInt<1>("h0")) @[cpu.scala 394:9]
    node _T_44 = bits(mem_wb.io_data_instruction, 11, 7) @[cpu.scala 397:35]
    node _T_45 = eq(_T_44, UInt<1>("h0")) @[cpu.scala 397:42]
    node _GEN_13 = mux(_T_45, UInt<1>("h0"), mem_wb_ctrl.io_data_wb_ctrl_writeback_valid) @[cpu.scala 397:51]
    node _T_49 = bits(mem_wb.io_data_instruction, 11, 7) @[cpu.scala 413:54]
    node _T = _GEN_1 @[Counter.scala 67:24]
    node op1_mux = _GEN_10 @[cpu.scala 295:21 cpu.scala 298:13 cpu.scala 301:13]
    node op2_mux = _GEN_12 @[cpu.scala 305:21 cpu.scala 307:13 cpu.scala 309:13 cpu.scala 312:13]
    io_imem_address <= pc @[cpu.scala 165:19]
    io_imem_valid <= UInt<1>("h1") @[cpu.scala 166:19]
    io_dmem_address <= ex_mem.io_data_result @[cpu.scala 351:21]
    io_dmem_valid <= _T_35 @[cpu.scala 354:21]
    io_dmem_writedata <= ex_mem.io_data_writedata @[cpu.scala 357:21]
    io_dmem_memread <= _T_33 @[cpu.scala 352:21]
    io_dmem_memwrite <= _T_34 @[cpu.scala 353:21]
    io_dmem_maskmode <= _T_36 @[cpu.scala 355:21]
    io_dmem_sext <= _T_38 @[cpu.scala 356:21]
    pc <= mux(reset, UInt<64>("h0"), _GEN_3) @[cpu.scala 152:10 cpu.scala 154:10 cpu.scala 157:8]
    control.clock <= clock
    control.reset <= reset
    control.io_opcode <= _T_11 @[cpu.scala 185:21]
    registers.clock <= clock
    registers.reset <= reset
    registers.io_readreg1 <= rs1 @[cpu.scala 196:25]
    registers.io_readreg2 <= rs2 @[cpu.scala 197:25]
    registers.io_writereg <= _T_41 @[cpu.scala 393:25]
    registers.io_writedata <= writedata_mux @[cpu.scala 201:26]
    registers.io_wen <= _GEN_13 @[cpu.scala 398:22 cpu.scala 400:22]
    aluControl.clock <= clock
    aluControl.reset <= reset
    aluControl.io_aluop <= id_ex_ctrl.io_data_ex_ctrl_aluop @[cpu.scala 248:24]
    aluControl.io_funct7 <= _T_21 @[cpu.scala 250:24]
    aluControl.io_funct3 <= _T_20 @[cpu.scala 249:24]
    alu.clock <= clock
    alu.reset <= reset
    alu.io_operation <= aluControl.io_operation @[cpu.scala 292:20]
    alu.io_operand1 <= op1_mux @[cpu.scala 303:19]
    alu.io_operand2 <= op2_mux @[cpu.scala 314:19]
    immGen.clock <= clock
    immGen.reset <= reset
    immGen.io_instruction <= if_id.io_data_instruction @[cpu.scala 204:25]
    controlTransfer.clock <= clock
    controlTransfer.reset <= reset
    controlTransfer.io_controltransferop <= id_ex_ctrl.io_data_ex_ctrl_controltransferop @[cpu.scala 253:40]
    controlTransfer.io_operand1 <= operand1_mux @[cpu.scala 320:31]
    controlTransfer.io_operand2 <= operand2_mux @[cpu.scala 321:31]
    controlTransfer.io_funct3 <= _T_30 @[cpu.scala 318:29]
    controlTransfer.io_pc <= id_ex.io_data_pc @[cpu.scala 317:25]
    controlTransfer.io_imm <= id_ex.io_data_sextImm @[cpu.scala 319:26]
    pcPlusFour.clock <= clock
    pcPlusFour.reset <= reset
    pcPlusFour.io_inputx <= pc @[cpu.scala 161:24]
    pcPlusFour.io_inputy <= UInt<3>("h4") @[cpu.scala 162:24]
    forwarding.clock <= clock
    forwarding.reset <= reset
    forwarding.io_rs1 <= _T_16 @[cpu.scala 242:25]
    forwarding.io_rs2 <= _T_17 @[cpu.scala 243:25]
    forwarding.io_exmemrd <= _T_18 @[cpu.scala 244:25]
    forwarding.io_exmemrw <= _T_19 @[cpu.scala 245:25]
    forwarding.io_memwbrd <= _T_49 @[cpu.scala 413:25]
    forwarding.io_memwbrw <= mem_wb_ctrl.io_data_wb_ctrl_writeback_valid @[cpu.scala 414:25]
    hazard.clock <= clock
    hazard.reset <= reset
    hazard.io_rs1 <= rs1 @[cpu.scala 192:17]
    hazard.io_rs2 <= rs2 @[cpu.scala 193:17]
    hazard.io_idex_memread <= _T_15 @[cpu.scala 239:26]
    hazard.io_idex_rd <= _T_14 @[cpu.scala 238:21]
    hazard.io_exmem_taken <= ex_mem.io_data_taken @[cpu.scala 363:25]
    value <= mux(reset, UInt<30>("h0"), _GEN_0) @[Counter.scala 39:13]
    if_id.clock <= clock
    if_id.reset <= reset
    if_id.io_in_instruction <= _GEN_4 @[cpu.scala 170:29 cpu.scala 172:29]
    if_id.io_in_pc <= pc @[cpu.scala 174:18]
    if_id.io_flush <= hazard.io_if_id_flush @[cpu.scala 178:18]
    if_id.io_valid <= _T_10 @[cpu.scala 177:18]
    id_ex.clock <= clock
    id_ex.reset <= reset
    id_ex.io_in_pc <= if_id.io_data_pc @[cpu.scala 209:27]
    id_ex.io_in_instruction <= if_id.io_data_instruction @[cpu.scala 211:27]
    id_ex.io_in_sextImm <= immGen.io_sextImm @[cpu.scala 210:27]
    id_ex.io_in_readdata1 <= registers.io_readdata1 @[cpu.scala 212:27]
    id_ex.io_in_readdata2 <= registers.io_readdata2 @[cpu.scala 213:27]
    id_ex.io_flush <= hazard.io_id_ex_flush @[cpu.scala 229:18]
    id_ex.io_valid <= UInt<1>("h1") @[cpu.scala 228:18]
    id_ex_ctrl.clock <= clock
    id_ex_ctrl.reset <= reset
    id_ex_ctrl.io_in_ex_ctrl_aluop <= control.io_aluop @[cpu.scala 217:47]
    id_ex_ctrl.io_in_ex_ctrl_op1_src <= control.io_op1_src @[cpu.scala 218:47]
    id_ex_ctrl.io_in_ex_ctrl_op2_src <= control.io_op2_src @[cpu.scala 219:47]
    id_ex_ctrl.io_in_ex_ctrl_controltransferop <= control.io_controltransferop @[cpu.scala 220:47]
    id_ex_ctrl.io_in_mem_ctrl_memop <= control.io_memop @[cpu.scala 222:47]
    id_ex_ctrl.io_in_wb_ctrl_writeback_valid <= control.io_writeback_valid @[cpu.scala 224:47]
    id_ex_ctrl.io_in_wb_ctrl_writeback_src <= control.io_writeback_src @[cpu.scala 225:47]
    id_ex_ctrl.io_flush <= hazard.io_id_ex_flush @[cpu.scala 231:23]
    id_ex_ctrl.io_valid <= UInt<1>("h1") @[cpu.scala 230:23]
    ex_mem.clock <= clock
    ex_mem.reset <= reset
    ex_mem.io_in_writedata <= operand2_mux @[cpu.scala 329:26]
    ex_mem.io_in_result <= alu.io_result @[cpu.scala 330:23]
    ex_mem.io_in_sextImm <= id_ex.io_data_sextImm @[cpu.scala 328:24]
    ex_mem.io_in_instruction <= id_ex.io_data_instruction @[cpu.scala 327:28]
    ex_mem.io_in_next_pc <= controlTransfer.io_nextpc @[cpu.scala 325:25]
    ex_mem.io_in_taken <= controlTransfer.io_taken @[cpu.scala 326:25]
    ex_mem.io_flush <= hazard.io_ex_mem_flush @[cpu.scala 342:24]
    ex_mem.io_valid <= UInt<1>("h1") @[cpu.scala 341:24]
    ex_mem_ctrl.clock <= clock
    ex_mem_ctrl.reset <= reset
    ex_mem_ctrl.io_in_mem_ctrl_memop <= id_ex_ctrl.io_data_mem_ctrl_memop @[cpu.scala 334:36]
    ex_mem_ctrl.io_in_wb_ctrl_writeback_valid <= id_ex_ctrl.io_data_wb_ctrl_writeback_valid @[cpu.scala 337:45]
    ex_mem_ctrl.io_in_wb_ctrl_writeback_src <= id_ex_ctrl.io_data_wb_ctrl_writeback_src @[cpu.scala 338:43]
    ex_mem_ctrl.io_flush <= hazard.io_ex_mem_flush @[cpu.scala 344:24]
    ex_mem_ctrl.io_valid <= UInt<1>("h1") @[cpu.scala 343:24]
    mem_wb.clock <= clock
    mem_wb.reset <= reset
    mem_wb.io_in_instruction <= ex_mem.io_data_instruction @[cpu.scala 370:28]
    mem_wb.io_in_readdata <= io_dmem_readdata @[cpu.scala 371:25]
    mem_wb.io_in_result <= ex_mem.io_data_result @[cpu.scala 373:23]
    mem_wb.io_in_sextImm <= ex_mem.io_data_sextImm @[cpu.scala 376:24]
    mem_wb.io_flush <= UInt<1>("h0") @[cpu.scala 384:24]
    mem_wb.io_valid <= UInt<1>("h1") @[cpu.scala 383:24]
    mem_wb_ctrl.clock <= clock
    mem_wb_ctrl.reset <= reset
    mem_wb_ctrl.io_in_wb_ctrl_writeback_valid <= ex_mem_ctrl.io_data_wb_ctrl_writeback_valid @[cpu.scala 379:45]
    mem_wb_ctrl.io_in_wb_ctrl_writeback_src <= ex_mem_ctrl.io_data_wb_ctrl_writeback_src @[cpu.scala 380:43]
    mem_wb_ctrl.io_flush <= UInt<1>("h0") @[cpu.scala 386:24]
    mem_wb_ctrl.io_valid <= UInt<1>("h1") @[cpu.scala 385:24]
    printf(clock, and(and(UInt<1>("h1"), _T_13), UInt<1>("h1")), "Instruction: %b -> Decoded SEXIMM: %b\n", immGen.io_instruction, immGen.io_sextImm) @[cpu.scala 205:9]
    printf(clock, and(and(UInt<1>("h1"), _T_32), UInt<1>("h1")), "ALU RESULT: %d\n", alu.io_result) @[cpu.scala 331:9]
    printf(clock, and(and(UInt<1>("h1"), _T_40), UInt<1>("h1")), "MEMWB:%b EXMEM:%b\n", mem_wb.io_data_result, ex_mem.io_data_result) @[cpu.scala 374:9]
    printf(clock, and(and(UInt<1>("h1"), _T_43), UInt<1>("h1")), "WB to %d Wen: %d Wdata: %d\n", registers.io_writereg, mem_wb_ctrl.io_data_wb_ctrl_writeback_valid, mem_wb.io_data_result) @[cpu.scala 394:9]

  module DualPortedCombinMemory :
    input clock : Clock
    input reset : UInt<1>
    output io_imem_request_ready : UInt<1>
    input io_imem_request_valid : UInt<1>
    input io_imem_request_bits_address : UInt<64>
    input io_imem_request_bits_writedata : UInt<64>
    input io_imem_request_bits_operation : UInt<2>
    output io_imem_response_valid : UInt<1>
    output io_imem_response_bits_data : UInt<64>
    output io_dmem_request_ready : UInt<1>
    input io_dmem_request_valid : UInt<1>
    input io_dmem_request_bits_address : UInt<64>
    input io_dmem_request_bits_writedata : UInt<64>
    input io_dmem_request_bits_operation : UInt<2>
    output io_dmem_response_valid : UInt<1>
    output io_dmem_response_bits_data : UInt<64>
  
    mem memory : @[base-memory-components.scala 39:19]
      data-type => UInt<32>
      depth => 16384
      read-latency => 0
      write-latency => 1
      reader => _T_12
      reader => _T_14
      reader => _T_28
      reader => _T_30
      writer => _T_35
      writer => _T_41
      read-under-write => undefined
    node _T_2 = eq(io_imem_request_bits_operation, UInt<1>("h0")) @[memory.scala 32:30]
    node _T_3 = asUInt(reset) @[memory.scala 32:11]
    node _T_4 = or(_T_2, _T_3) @[memory.scala 32:11]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[memory.scala 32:11]
    node _T_6 = lt(io_imem_request_bits_address, UInt<17>("h10000")) @[memory.scala 37:27]
    node _T_7 = dshr(io_imem_request_bits_address, UInt<2>("h3")) @[memory.scala 39:42]
    node _T_8 = dshl(_T_7, UInt<1>("h1")) @[memory.scala 39:50]
    node _T_9 = add(_T_8, UInt<1>("h1")) @[memory.scala 40:60]
    node _T_10 = tail(_T_9, 1) @[memory.scala 40:60]
    node _T_11 = bits(_T_10, 13, 0) @[memory.scala 40:47]
    node _T_13 = bits(_T_8, 13, 0) @[memory.scala 40:74]
    node _T_15 = cat(memory._T_12.data, memory._T_14.data) @[Cat.scala 30:58]
    node _GEN_0 = mux(_T_6, UInt<1>("h1"), UInt<1>("h0")) @[memory.scala 37:37]
    node _GEN_1 = validif(_T_6, _T_11) @[memory.scala 37:37]
    node _GEN_2 = validif(_T_6, clock) @[memory.scala 37:37]
    node _GEN_3 = validif(_T_6, _T_13) @[memory.scala 37:37]
    node _T_bits_data = UInt<64>("h0") @[base-memory-components.scala 36:35 base-memory-components.scala 36:35]
    node _GEN_4 = mux(_T_6, _T_15, _T_bits_data) @[memory.scala 37:37]
    node _GEN_5 = mux(io_imem_request_valid, _GEN_0, UInt<1>("h0")) @[memory.scala 27:32]
    node _GEN_6 = validif(io_imem_request_valid, _GEN_1) @[memory.scala 27:32]
    node _GEN_7 = validif(io_imem_request_valid, _GEN_2) @[memory.scala 27:32]
    node _GEN_8 = validif(io_imem_request_valid, _GEN_3) @[memory.scala 27:32]
    node _GEN_9 = mux(io_imem_request_valid, _GEN_4, _T_bits_data) @[memory.scala 27:32]
    node _T_16 = neq(io_dmem_request_bits_operation, UInt<1>("h1")) @[memory.scala 59:31]
    node _T_17 = asUInt(reset) @[memory.scala 59:12]
    node _T_18 = or(_T_16, _T_17) @[memory.scala 59:12]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[memory.scala 59:12]
    node _T_20 = lt(io_dmem_request_bits_address, UInt<17>("h10000")) @[memory.scala 61:29]
    node _T_21 = asUInt(reset) @[memory.scala 61:12]
    node _T_22 = or(_T_20, _T_21) @[memory.scala 61:12]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[memory.scala 61:12]
    node _T_24 = dshr(io_dmem_request_bits_address, UInt<2>("h2")) @[memory.scala 64:34]
    node _T_25 = add(_T_24, UInt<1>("h1")) @[memory.scala 65:58]
    node _T_26 = tail(_T_25, 1) @[memory.scala 65:58]
    node _T_27 = bits(_T_26, 13, 0) @[memory.scala 65:45]
    node _T_29 = bits(_T_24, 13, 0) @[memory.scala 65:72]
    node _T_31 = cat(memory._T_28.data, memory._T_30.data) @[Cat.scala 30:58]
    node _T_32 = eq(io_dmem_request_bits_operation, UInt<2>("h2")) @[memory.scala 69:29]
    node _T_33 = shr(io_dmem_request_bits_address, 2) @[memory.scala 70:25]
    node _T_34 = bits(_T_33, 13, 0) @[memory.scala 70:13]
    node _T_36 = bits(io_dmem_request_bits_writedata, 31, 0) @[memory.scala 70:46]
    node _T_37 = shr(io_dmem_request_bits_address, 2) @[memory.scala 71:26]
    node _T_38 = add(_T_37, UInt<1>("h1")) @[memory.scala 71:32]
    node _T_39 = tail(_T_38, 1) @[memory.scala 71:32]
    node _T_40 = bits(_T_39, 13, 0) @[memory.scala 71:13]
    node _T_42 = bits(io_dmem_request_bits_writedata, 63, 32) @[memory.scala 71:54]
    node _GEN_10 = validif(_T_32, _T_34) @[memory.scala 69:44]
    node _GEN_11 = validif(_T_32, clock) @[memory.scala 69:44]
    node _GEN_12 = mux(_T_32, UInt<1>("h1"), UInt<1>("h0")) @[memory.scala 69:44]
    node _GEN_13 = validif(_T_32, UInt<1>("h1")) @[memory.scala 69:44]
    node _GEN_14 = validif(_T_32, _T_36) @[memory.scala 69:44]
    node _GEN_15 = validif(_T_32, _T_40) @[memory.scala 69:44]
    node _GEN_16 = validif(_T_32, _T_42) @[memory.scala 69:44]
    node _GEN_17 = validif(io_dmem_request_valid, _T_27) @[memory.scala 55:32]
    node _GEN_18 = validif(io_dmem_request_valid, clock) @[memory.scala 55:32]
    node _GEN_19 = mux(io_dmem_request_valid, UInt<1>("h1"), UInt<1>("h0")) @[memory.scala 55:32]
    node _GEN_20 = validif(io_dmem_request_valid, _T_29) @[memory.scala 55:32]
    node _T_1_bits_data = UInt<64>("h0") @[base-memory-components.scala 37:35 base-memory-components.scala 37:35]
    node _GEN_21 = mux(io_dmem_request_valid, _T_31, _T_1_bits_data) @[memory.scala 55:32]
    node _GEN_22 = validif(io_dmem_request_valid, _GEN_10) @[memory.scala 55:32]
    node _GEN_23 = validif(io_dmem_request_valid, _GEN_11) @[memory.scala 55:32]
    node _GEN_24 = mux(io_dmem_request_valid, _GEN_12, UInt<1>("h0")) @[memory.scala 55:32]
    node _GEN_25 = validif(io_dmem_request_valid, _GEN_13) @[memory.scala 55:32]
    node _GEN_26 = validif(io_dmem_request_valid, _GEN_14) @[memory.scala 55:32]
    node _GEN_27 = validif(io_dmem_request_valid, _GEN_15) @[memory.scala 55:32]
    node _GEN_28 = validif(io_dmem_request_valid, _GEN_16) @[memory.scala 55:32]
    node _T_valid = UInt<1>("h0") @[base-memory-components.scala 36:35 base-memory-components.scala 36:35]
    node _T_1_valid = UInt<1>("h0") @[base-memory-components.scala 37:35 base-memory-components.scala 37:35]
    io_imem_request_ready <= UInt<1>("h1") @[memory.scala 20:26]
    io_imem_response_valid <= _GEN_5 @[base-memory-components.scala 36:20 memory.scala 18:27 memory.scala 38:30 memory.scala 42:30 memory.scala 45:28]
    io_imem_response_bits_data <= _GEN_9 @[base-memory-components.scala 36:20 memory.scala 40:34]
    io_dmem_request_ready <= UInt<1>("h1") @[memory.scala 20:26]
    io_dmem_response_valid <= _GEN_19 @[base-memory-components.scala 37:20 memory.scala 18:27 memory.scala 66:28 memory.scala 74:28]
    io_dmem_response_bits_data <= _GEN_21 @[base-memory-components.scala 37:20 memory.scala 65:32]
    memory._T_12.addr <= _GEN_6 @[memory.scala 40:47]
    memory._T_12.en <= _GEN_5 @[base-memory-components.scala 39:19 memory.scala 40:47]
    memory._T_12.clk <= _GEN_7 @[memory.scala 40:47]
    memory._T_14.addr <= _GEN_8 @[memory.scala 40:74]
    memory._T_14.en <= _GEN_5 @[base-memory-components.scala 39:19 memory.scala 40:74]
    memory._T_14.clk <= _GEN_7 @[memory.scala 40:74]
    memory._T_28.addr <= _GEN_17 @[memory.scala 65:45]
    memory._T_28.en <= _GEN_19 @[base-memory-components.scala 39:19 memory.scala 65:45]
    memory._T_28.clk <= _GEN_18 @[memory.scala 65:45]
    memory._T_30.addr <= _GEN_20 @[memory.scala 65:72]
    memory._T_30.en <= _GEN_19 @[base-memory-components.scala 39:19 memory.scala 65:72]
    memory._T_30.clk <= _GEN_18 @[memory.scala 65:72]
    memory._T_35.addr <= _GEN_22 @[memory.scala 70:13]
    memory._T_35.en <= _GEN_24 @[base-memory-components.scala 39:19 memory.scala 70:13]
    memory._T_35.clk <= _GEN_23 @[memory.scala 70:13]
    memory._T_35.data <= _GEN_26 @[memory.scala 70:31]
    memory._T_35.mask <= _GEN_25 @[memory.scala 70:13 memory.scala 70:31]
    memory._T_41.addr <= _GEN_27 @[memory.scala 71:13]
    memory._T_41.en <= _GEN_24 @[base-memory-components.scala 39:19 memory.scala 71:13]
    memory._T_41.clk <= _GEN_23 @[memory.scala 71:13]
    memory._T_41.data <= _GEN_28 @[memory.scala 71:39]
    memory._T_41.mask <= _GEN_25 @[memory.scala 71:13 memory.scala 71:39]
    printf(clock, and(and(and(UInt<1>("h1"), io_imem_request_valid), _T_5), UInt<1>("h1")), "Assertion failed\n    at memory.scala:32 assert(request.operation === Read)\n") @[memory.scala 32:11]
    stop(clock, and(and(and(UInt<1>("h1"), io_imem_request_valid), _T_5), UInt<1>("h1")), 1) @[memory.scala 32:11]
    printf(clock, and(and(and(UInt<1>("h1"), io_dmem_request_valid), _T_19), UInt<1>("h1")), "Assertion failed\n    at memory.scala:59 assert (request.operation =/= Write)\n") @[memory.scala 59:12]
    stop(clock, and(and(and(UInt<1>("h1"), io_dmem_request_valid), _T_19), UInt<1>("h1")), 1) @[memory.scala 59:12]
    printf(clock, and(and(and(UInt<1>("h1"), io_dmem_request_valid), _T_23), UInt<1>("h1")), "Assertion failed\n    at memory.scala:61 assert (request.address < size.U)\n") @[memory.scala 61:12]
    stop(clock, and(and(and(UInt<1>("h1"), io_dmem_request_valid), _T_23), UInt<1>("h1")), 1) @[memory.scala 61:12]

  module ICombinMemPort :
    input clock : Clock
    input reset : UInt<1>
    input io_pipeline_address : UInt<64>
    input io_pipeline_valid : UInt<1>
    output io_pipeline_good : UInt<1>
    output io_pipeline_instruction : UInt<64>
    output io_pipeline_ready : UInt<1>
    input io_bus_request_ready : UInt<1>
    output io_bus_request_valid : UInt<1>
    output io_bus_request_bits_address : UInt<64>
    output io_bus_request_bits_writedata : UInt<64>
    output io_bus_request_bits_operation : UInt<2>
    input io_bus_response_valid : UInt<1>
    input io_bus_response_bits_data : UInt<64>
  
    node _T_1_operation = pad(UInt<1>("h0"), 2) @[memory-combin-ports.scala 17:23 memory-combin-ports.scala 19:23]
    node _GEN_0 = validif(io_pipeline_valid, _T_1_operation) @[memory-combin-ports.scala 16:28]
    node _T_1_writedata = pad(UInt<1>("h0"), 64) @[memory-combin-ports.scala 17:23 memory-combin-ports.scala 20:23]
    node _GEN_1 = validif(io_pipeline_valid, _T_1_writedata) @[memory-combin-ports.scala 16:28]
    node _T_1_address = io_pipeline_address @[memory-combin-ports.scala 17:23 memory-combin-ports.scala 18:23]
    node _GEN_2 = validif(io_pipeline_valid, _T_1_address) @[memory-combin-ports.scala 16:28]
    node _GEN_3 = mux(io_pipeline_valid, UInt<1>("h1"), UInt<1>("h0")) @[memory-combin-ports.scala 16:28]
    node _T_address = io_pipeline_address @[base-memory-components.scala 52:31 base-memory-components.scala 52:31 base-memory-components.scala 52:15]
    node _T_valid = io_pipeline_valid @[base-memory-components.scala 52:31 base-memory-components.scala 52:31 base-memory-components.scala 52:15]
    node _T_good = UInt<1>("h0") @[base-memory-components.scala 52:31 base-memory-components.scala 52:31]
    node _T_instruction = UInt<64>("h0") @[base-memory-components.scala 52:31 base-memory-components.scala 52:31]
    node _T_ready = UInt<1>("h0") @[base-memory-components.scala 52:31 base-memory-components.scala 52:31]
    io_pipeline_good <= UInt<1>("h1") @[base-memory-components.scala 52:15 memory-combin-ports.scala 32:20]
    io_pipeline_instruction <= io_bus_response_bits_data @[base-memory-components.scala 52:15 memory-combin-ports.scala 33:27]
    io_pipeline_ready <= UInt<1>("h1") @[base-memory-components.scala 52:15 memory-combin-ports.scala 29:21]
    io_bus_request_valid <= _GEN_3 @[memory-combin-ports.scala 23:26 memory-combin-ports.scala 25:26]
    io_bus_request_bits_address <= _GEN_2 @[memory-combin-ports.scala 22:26]
    io_bus_request_bits_writedata <= _GEN_1 @[memory-combin-ports.scala 22:26]
    io_bus_request_bits_operation <= _GEN_0 @[memory-combin-ports.scala 22:26]

  module DCombinMemPort :
    input clock : Clock
    input reset : UInt<1>
    input io_pipeline_address : UInt<64>
    input io_pipeline_valid : UInt<1>
    output io_pipeline_good : UInt<1>
    input io_pipeline_writedata : UInt<64>
    input io_pipeline_memread : UInt<1>
    input io_pipeline_memwrite : UInt<1>
    input io_pipeline_maskmode : UInt<2>
    input io_pipeline_sext : UInt<1>
    output io_pipeline_readdata : UInt<64>
    input io_bus_request_ready : UInt<1>
    output io_bus_request_valid : UInt<1>
    output io_bus_request_bits_address : UInt<64>
    output io_bus_request_bits_writedata : UInt<64>
    output io_bus_request_bits_operation : UInt<2>
    input io_bus_response_valid : UInt<1>
    input io_bus_response_bits_data : UInt<64>
  
    node _T_1 = or(io_pipeline_memread, io_pipeline_memwrite) @[memory-combin-ports.scala 44:51]
    node _T_2 = and(io_pipeline_valid, _T_1) @[memory-combin-ports.scala 44:27]
    node _T_3 = and(io_pipeline_memread, io_pipeline_memwrite) @[memory-combin-ports.scala 46:34]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[memory-combin-ports.scala 46:12]
    node _T_5 = asUInt(reset) @[memory-combin-ports.scala 46:11]
    node _T_6 = or(_T_4, _T_5) @[memory-combin-ports.scala 46:11]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[memory-combin-ports.scala 46:11]
    node _GEN_0 = mux(io_pipeline_memwrite, UInt<2>("h2"), UInt<1>("h0")) @[memory-combin-ports.scala 51:33]
    node _GEN_1 = validif(_T_2, io_pipeline_address) @[memory-combin-ports.scala 44:77]
    node _GEN_2 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[memory-combin-ports.scala 44:77]
    node _GEN_3 = validif(_T_2, _GEN_0) @[memory-combin-ports.scala 44:77]
    node _T_9 = neq(io_pipeline_maskmode, UInt<2>("h3")) @[memory-combin-ports.scala 77:34]
    node _T_10 = bits(io_pipeline_address, 1, 0) @[memory-combin-ports.scala 79:41]
    node _T_16 = eq(io_pipeline_maskmode, UInt<1>("h0")) @[memory-combin-ports.scala 88:36]
    node _T_17 = mux(UInt<1>("h0"), UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[Bitwise.scala 72:12]
    node _T_18 = mux(UInt<1>("h1"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 72:12]
    node _T_19 = cat(_T_17, _T_18) @[Cat.scala 30:58]
    node _T_20 = eq(io_pipeline_maskmode, UInt<1>("h1")) @[memory-combin-ports.scala 90:43]
    node _T_21 = mux(UInt<1>("h0"), UInt<48>("hffffffffffff"), UInt<48>("h0")) @[Bitwise.scala 72:12]
    node _T_22 = mux(UInt<1>("h1"), UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 72:12]
    node _T_23 = cat(_T_21, _T_22) @[Cat.scala 30:58]
    node _T_24 = eq(io_pipeline_maskmode, UInt<2>("h2")) @[memory-combin-ports.scala 92:43]
    node _T_25 = mux(UInt<1>("h0"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_26 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_27 = cat(_T_25, _T_26) @[Cat.scala 30:58]
    node _T_28 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[Bitwise.scala 72:12]
    node _GEN_4 = mux(_T_24, _T_27, _T_28) @[memory-combin-ports.scala 92:52]
    node _GEN_5 = mux(_T_20, _T_23, _GEN_4) @[memory-combin-ports.scala 90:52]
    node _GEN_6 = mux(_T_16, _T_19, _GEN_5) @[memory-combin-ports.scala 88:45]
    node _T_29 = mul(_T_10, UInt<4>("h8")) @[memory-combin-ports.scala 98:61]
    node _T_12 = _GEN_6 @[memory-combin-ports.scala 81:34 memory-combin-ports.scala 89:26 memory-combin-ports.scala 91:26 memory-combin-ports.scala 93:26 memory-combin-ports.scala 95:26]
    node _T_30 = dshl(_T_12, _T_29) @[memory-combin-ports.scala 98:50]
    node _T_31 = mul(_T_10, UInt<4>("h8")) @[memory-combin-ports.scala 99:63]
    node _T_32 = dshl(io_pipeline_writedata, _T_31) @[memory-combin-ports.scala 99:52]
    node _T_13 = bits(_T_30, 63, 0) @[memory-combin-ports.scala 82:42 memory-combin-ports.scala 98:32]
    node _T_33 = not(_T_13) @[memory-combin-ports.scala 102:26]
    node _T_11 = io_bus_response_bits_data @[memory-combin-ports.scala 80:28 memory-combin-ports.scala 86:18]
    node _T_15 = _T_33 @[memory-combin-ports.scala 84:33 memory-combin-ports.scala 102:23]
    node _T_34 = and(_T_11, _T_15) @[memory-combin-ports.scala 104:32]
    node _T_14 = bits(_T_32, 63, 0) @[memory-combin-ports.scala 83:37 memory-combin-ports.scala 99:27]
    node _T_35 = and(_T_14, _T_13) @[memory-combin-ports.scala 104:70]
    node _T_36 = or(_T_34, _T_35) @[memory-combin-ports.scala 104:49]
    node _GEN_7 = mux(_T_9, _T_36, io_pipeline_writedata) @[memory-combin-ports.scala 77:43]
    node _T_39 = bits(io_pipeline_address, 1, 0) @[memory-combin-ports.scala 115:39]
    node _T_40 = eq(io_pipeline_maskmode, UInt<1>("h0")) @[memory-combin-ports.scala 116:34]
    node _T_41 = mul(_T_39, UInt<4>("h8")) @[memory-combin-ports.scala 118:64]
    node _T_42 = dshr(io_bus_response_bits_data, _T_41) @[memory-combin-ports.scala 118:53]
    node _T_43 = and(_T_42, UInt<8>("hff")) @[memory-combin-ports.scala 118:72]
    node _T_44 = eq(io_pipeline_maskmode, UInt<1>("h1")) @[memory-combin-ports.scala 119:41]
    node _T_45 = mul(_T_39, UInt<4>("h8")) @[memory-combin-ports.scala 121:64]
    node _T_46 = dshr(io_bus_response_bits_data, _T_45) @[memory-combin-ports.scala 121:53]
    node _T_47 = and(_T_46, UInt<16>("hffff")) @[memory-combin-ports.scala 121:72]
    node _T_48 = eq(io_pipeline_maskmode, UInt<2>("h2")) @[memory-combin-ports.scala 122:41]
    node _T_49 = mul(_T_39, UInt<4>("h8")) @[memory-combin-ports.scala 124:64]
    node _T_50 = dshr(io_bus_response_bits_data, _T_49) @[memory-combin-ports.scala 124:53]
    node _T_51 = and(_T_50, UInt<32>("hffffffff")) @[memory-combin-ports.scala 124:72]
    node _GEN_8 = mux(_T_48, _T_51, io_bus_response_bits_data) @[memory-combin-ports.scala 122:50]
    node _GEN_9 = mux(_T_44, _T_47, _GEN_8) @[memory-combin-ports.scala 119:50]
    node _GEN_10 = mux(_T_40, _T_43, _GEN_9) @[memory-combin-ports.scala 116:43]
    node _T_52 = eq(io_pipeline_maskmode, UInt<1>("h0")) @[memory-combin-ports.scala 131:36]
    node _T_37 = _GEN_10 @[memory-combin-ports.scala 112:36 memory-combin-ports.scala 118:23 memory-combin-ports.scala 121:23 memory-combin-ports.scala 124:23 memory-combin-ports.scala 127:23]
    node _T_53 = bits(_T_37, 7, 7) @[memory-combin-ports.scala 133:59]
    node _T_54 = bits(_T_53, 0, 0) @[Bitwise.scala 72:15]
    node _T_55 = mux(_T_54, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[Bitwise.scala 72:12]
    node _T_56 = bits(_T_37, 7, 0) @[memory-combin-ports.scala 133:79]
    node _T_57 = cat(_T_55, _T_56) @[Cat.scala 30:58]
    node _T_58 = eq(io_pipeline_maskmode, UInt<1>("h1")) @[memory-combin-ports.scala 134:43]
    node _T_59 = bits(_T_37, 15, 15) @[memory-combin-ports.scala 136:59]
    node _T_60 = bits(_T_59, 0, 0) @[Bitwise.scala 72:15]
    node _T_61 = mux(_T_60, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[Bitwise.scala 72:12]
    node _T_62 = bits(_T_37, 15, 0) @[memory-combin-ports.scala 136:79]
    node _T_63 = cat(_T_61, _T_62) @[Cat.scala 30:58]
    node _T_64 = eq(io_pipeline_maskmode, UInt<2>("h2")) @[memory-combin-ports.scala 137:43]
    node _T_65 = bits(_T_37, 31, 31) @[memory-combin-ports.scala 139:59]
    node _T_66 = bits(_T_65, 0, 0) @[Bitwise.scala 72:15]
    node _T_67 = mux(_T_66, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 72:12]
    node _T_68 = bits(_T_37, 31, 0) @[memory-combin-ports.scala 139:79]
    node _T_69 = cat(_T_67, _T_68) @[Cat.scala 30:58]
    node _GEN_11 = mux(_T_64, _T_69, _T_37) @[memory-combin-ports.scala 137:52]
    node _GEN_12 = mux(_T_58, _T_63, _GEN_11) @[memory-combin-ports.scala 134:52]
    node _GEN_13 = mux(_T_52, _T_57, _GEN_12) @[memory-combin-ports.scala 131:45]
    node _GEN_14 = mux(io_pipeline_sext, _GEN_13, _T_37) @[memory-combin-ports.scala 130:31]
    node _T_38 = _GEN_14 @[memory-combin-ports.scala 113:36 memory-combin-ports.scala 133:30 memory-combin-ports.scala 136:30 memory-combin-ports.scala 139:30 memory-combin-ports.scala 142:30 memory-combin-ports.scala 145:28]
    node _T_readdata = UInt<64>("h0") @[base-memory-components.scala 69:31 base-memory-components.scala 69:31]
    node _GEN_15 = mux(io_pipeline_memread, _T_38, _T_readdata) @[memory-combin-ports.scala 110:39]
    node _T_8 = _GEN_7 @[memory-combin-ports.scala 74:28 memory-combin-ports.scala 104:19 memory-combin-ports.scala 106:19]
    node _GEN_16 = validif(io_pipeline_memwrite, _T_8) @[memory-combin-ports.scala 72:33]
    node _GEN_17 = mux(io_pipeline_memwrite, _T_readdata, _GEN_15) @[memory-combin-ports.scala 72:33]
    node _GEN_18 = validif(io_bus_response_valid, _GEN_16) @[memory-combin-ports.scala 71:32]
    node _GEN_19 = mux(io_bus_response_valid, _GEN_17, _T_readdata) @[memory-combin-ports.scala 71:32]
    node _T_address = io_pipeline_address @[base-memory-components.scala 69:31 base-memory-components.scala 69:31 base-memory-components.scala 69:15]
    node _T_valid = io_pipeline_valid @[base-memory-components.scala 69:31 base-memory-components.scala 69:31 base-memory-components.scala 69:15]
    node _T_good = UInt<1>("h0") @[base-memory-components.scala 69:31 base-memory-components.scala 69:31]
    node _T_writedata = io_pipeline_writedata @[base-memory-components.scala 69:31 base-memory-components.scala 69:31 base-memory-components.scala 69:15]
    node _T_memread = io_pipeline_memread @[base-memory-components.scala 69:31 base-memory-components.scala 69:31 base-memory-components.scala 69:15]
    node _T_memwrite = io_pipeline_memwrite @[base-memory-components.scala 69:31 base-memory-components.scala 69:31 base-memory-components.scala 69:15]
    node _T_maskmode = io_pipeline_maskmode @[base-memory-components.scala 69:31 base-memory-components.scala 69:31 base-memory-components.scala 69:15]
    node _T_sext = io_pipeline_sext @[base-memory-components.scala 69:31 base-memory-components.scala 69:31 base-memory-components.scala 69:15]
    io_pipeline_good <= UInt<1>("h1") @[base-memory-components.scala 69:15 base-memory-components.scala 76:20 memory-combin-ports.scala 42:20]
    io_pipeline_readdata <= _GEN_19 @[base-memory-components.scala 69:15 memory-combin-ports.scala 148:28]
    io_bus_request_valid <= _GEN_2 @[memory-combin-ports.scala 49:26 memory-combin-ports.scala 67:26]
    io_bus_request_bits_address <= _GEN_1 @[memory-combin-ports.scala 48:33]
    io_bus_request_bits_writedata <= _GEN_18 @[memory-combin-ports.scala 109:37]
    io_bus_request_bits_operation <= _GEN_3 @[memory-combin-ports.scala 60:37 memory-combin-ports.scala 63:37]
    printf(clock, and(and(and(UInt<1>("h1"), _T_2), _T_7), UInt<1>("h1")), "Assertion failed\n    at memory-combin-ports.scala:46 assert(!(io.pipeline.memread && io.pipeline.memwrite))\n") @[memory-combin-ports.scala 46:11]
    stop(clock, and(and(and(UInt<1>("h1"), _T_2), _T_7), UInt<1>("h1")), 1) @[memory-combin-ports.scala 46:11]

  module Top :
    input clock : Clock
    input reset : UInt<1>
    output io_success : UInt<1>
  
    inst cpu of PipelinedCPU @[top.scala 14:20]
    inst mem of DualPortedCombinMemory @[top.scala 15:20]
    inst imem of ICombinMemPort @[top.scala 17:20]
    inst dmem of DCombinMemPort @[top.scala 18:20]
    io_success is invalid
    cpu.clock <= clock
    cpu.reset <= reset
    cpu.io_imem_good <= imem.io_pipeline_good @[top.scala 23:15]
    cpu.io_imem_instruction <= imem.io_pipeline_instruction @[top.scala 23:15]
    cpu.io_imem_ready <= imem.io_pipeline_ready @[top.scala 23:15]
    cpu.io_dmem_good <= dmem.io_pipeline_good @[top.scala 24:15]
    cpu.io_dmem_readdata <= dmem.io_pipeline_readdata @[top.scala 24:15]
    mem.clock <= clock
    mem.reset <= reset
    mem.io_imem_request_valid <= imem.io_bus_request_valid @[base-memory-components.scala 16:26]
    mem.io_imem_request_bits_address <= imem.io_bus_request_bits_address @[base-memory-components.scala 16:26]
    mem.io_imem_request_bits_writedata <= imem.io_bus_request_bits_writedata @[base-memory-components.scala 16:26]
    mem.io_imem_request_bits_operation <= imem.io_bus_request_bits_operation @[base-memory-components.scala 16:26]
    mem.io_dmem_request_valid <= dmem.io_bus_request_valid @[base-memory-components.scala 19:26]
    mem.io_dmem_request_bits_address <= dmem.io_bus_request_bits_address @[base-memory-components.scala 19:26]
    mem.io_dmem_request_bits_writedata <= dmem.io_bus_request_bits_writedata @[base-memory-components.scala 19:26]
    mem.io_dmem_request_bits_operation <= dmem.io_bus_request_bits_operation @[base-memory-components.scala 19:26]
    imem.clock <= clock
    imem.reset <= reset
    imem.io_pipeline_address <= cpu.io_imem_address @[top.scala 23:15]
    imem.io_pipeline_valid <= cpu.io_imem_valid @[top.scala 23:15]
    imem.io_bus_request_ready <= mem.io_imem_request_ready @[base-memory-components.scala 16:26]
    imem.io_bus_response_valid <= mem.io_imem_response_valid @[base-memory-components.scala 17:26]
    imem.io_bus_response_bits_data <= mem.io_imem_response_bits_data @[base-memory-components.scala 17:26]
    dmem.clock <= clock
    dmem.reset <= reset
    dmem.io_pipeline_address <= cpu.io_dmem_address @[top.scala 24:15]
    dmem.io_pipeline_valid <= cpu.io_dmem_valid @[top.scala 24:15]
    dmem.io_pipeline_writedata <= cpu.io_dmem_writedata @[top.scala 24:15]
    dmem.io_pipeline_memread <= cpu.io_dmem_memread @[top.scala 24:15]
    dmem.io_pipeline_memwrite <= cpu.io_dmem_memwrite @[top.scala 24:15]
    dmem.io_pipeline_maskmode <= cpu.io_dmem_maskmode @[top.scala 24:15]
    dmem.io_pipeline_sext <= cpu.io_dmem_sext @[top.scala 24:15]
    dmem.io_bus_request_ready <= mem.io_dmem_request_ready @[base-memory-components.scala 19:26]
    dmem.io_bus_response_valid <= mem.io_dmem_response_valid @[base-memory-components.scala 20:26]
    dmem.io_bus_response_bits_data <= mem.io_dmem_response_bits_data @[base-memory-components.scala 20:26]
