// -*- mode:c++ -*-

// Copyright (c) 2015 RISC-V Foundation
// Copyright (c) 2016 The University of Virginia
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are
// met: redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer;
// redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution;
// neither the name of the copyright holders nor the names of its
// contributors may be used to endorse or promote products derived from
// this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

////////////////////////////////////////////////////////////////////
//
// Memory operation instructions
//
def template LoadStoreDeclare {{
    /**
     * Static instruction class for "%(mnemonic)s".
     */
    class %(class_name)s : public %(base_class)s
    {
      private:
        %(reg_idx_arr_decl)s;

      public:
        /// Constructor.
        %(class_name)s(ExtMachInst machInst);

        Fault execute(ExecContext *, trace::InstRecord *) const override;
        Fault initiateAcc(ExecContext *, trace::InstRecord *) const override;
        Fault completeAcc(PacketPtr, ExecContext *,
                          trace::InstRecord *) const override;
    };
}};


def template LoadStoreConstructor {{
    %(class_name)s::%(class_name)s(ExtMachInst machInst):
        %(base_class)s("%(mnemonic)s", machInst, %(op_class)s)
    {
        %(set_reg_idx_arr)s;
        %(constructor)s;
        %(offset_code)s;
    }
}};

let {{
def getAlignFlag(iop):
    align_map = {
      'uint8_t': 'MMU::ByteAlign',
      'int8_t': 'MMU::ByteAlign',
      'uint16_t': 'MMU::HalfWordAlign',
      'int16_t': 'MMU::HalfWordAlign',
      'uint32_t': 'MMU::WordAlign',
      'int32_t': 'MMU::WordAlign',
      'uint64_t': 'MMU::DoubleWordAlign',
      'int64_t': 'MMU::DoubleWordAlign',
    }
    flag = ''
    operands = iop.operands
    if operands.bases.get('Mem'):
        Mem = operands.bases['Mem']
        flag = align_map.get(Mem.ctype)

    return flag

def LoadStoreBase(name, Name, offset_code, ea_code, memacc_code, mem_flags,
        inst_flags, base_class, postacc_code='', decode_template=BasicDecode,
        exec_template_base=''):
    # Make sure flags are in lists (convert to lists if not).
    mem_flags = makeList(mem_flags)
    inst_flags = makeList(inst_flags)

    iop = InstObjParams(name, Name, base_class,
        {'offset_code': offset_code, 'ea_code': ea_code,
         'memacc_code': memacc_code, 'postacc_code': postacc_code },
        inst_flags)

    mem_flags = [ '(Request::%s)' % flag for flag in mem_flags ]
    align_flag = getAlignFlag(iop)
    if align_flag:
        mem_flags.append(align_flag)
    if mem_flags:
        s = '\n\tmemAccessFlags = ' + '|'.join(mem_flags) + ';'
        iop.constructor += s

    # select templates

    fullExecTemplate = eval(exec_template_base + 'Execute')
    initiateAccTemplate = eval(exec_template_base + 'InitiateAcc')
    completeAccTemplate = eval(exec_template_base + 'CompleteAcc')

    # (header_output, decoder_output, decode_block, exec_output)
    return (LoadStoreDeclare.subst(iop),
        LoadStoreConstructor.subst(iop),
        decode_template.subst(iop),
        fullExecTemplate.subst(iop) +
        initiateAccTemplate.subst(iop) +
        completeAccTemplate.subst(iop))
}};

def template LoadExecute {{
    Fault
    %(class_name)s::execute(
        ExecContext *xc, trace::InstRecord *traceData) const
    {
        Addr EA;

        %(op_decl)s;
        %(op_rd)s;
        %(ea_code)s;

        {
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
        }

        %(memacc_code)s;

        %(op_wb)s;

        return NoFault;
    }
}};

def template LoadInitiateAcc {{
    Fault
    %(class_name)s::initiateAcc(ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        Addr EA;

        %(op_src_decl)s;
        %(op_rd)s;
        %(ea_code)s;

        return initiateMemRead(xc, traceData, EA, Mem, memAccessFlags);
    }
}};

def template LoadCompleteAcc {{
    Fault
    %(class_name)s::completeAcc(PacketPtr pkt, ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        %(op_decl)s;
        %(op_rd)s;

        getMemLE(pkt, Mem, traceData);

        %(memacc_code)s;
        %(op_wb)s;

        return NoFault;
    }
}};

def template StoreExecute {{
    Fault
    %(class_name)s::execute(ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        Addr EA;

        %(op_decl)s;
        %(op_rd)s;
        %(ea_code)s;

        %(memacc_code)s;

        {
            Fault fault =
                writeMemAtomicLE(xc, traceData, Mem, EA, memAccessFlags,
                        nullptr);
            if (fault != NoFault)
                return fault;
        }

        %(postacc_code)s;
        %(op_wb)s;

        return NoFault;
    }
}};

def template StoreInitiateAcc {{
    Fault
    %(class_name)s::initiateAcc(ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        Addr EA;

        %(op_decl)s;
        %(op_rd)s;
        %(ea_code)s;

        %(memacc_code)s;

        {
            Fault fault = writeMemTimingLE(xc, traceData, Mem, EA,
                memAccessFlags, nullptr);
            if (fault != NoFault)
                return fault;
        }

        %(op_wb)s;

        return NoFault;
    }
}};

def template StoreCompleteAcc {{
    Fault
    %(class_name)s::completeAcc(PacketPtr pkt, ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        return NoFault;
    }
}};

def template CacheBlockBasedStoreExecute {{
    Fault
    %(class_name)s::execute(ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        Addr EA;

        %(op_decl)s;
        %(op_rd)s;
        %(ea_code)s;

        Addr cacheBlockSize = xc->tcBase()->getCpuPtr()->cacheLineSize();
        uint64_t numOffsetBits = floorLog2(cacheBlockSize);
        EA = (EA >> numOffsetBits) << numOffsetBits;

        {
            Fault fault =
                writeMemAtomic(xc, nullptr, EA, cacheBlockSize, memAccessFlags,
                    nullptr, std::vector<bool>(cacheBlockSize, true));
            if (fault != NoFault)
                return fault;
        }

        return NoFault;
    }
}};

def template CacheBlockBasedStoreInitiateAcc {{
    Fault
    %(class_name)s::initiateAcc(ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        Addr EA;

        %(op_decl)s;
        %(op_rd)s;
        %(ea_code)s;

        Addr cacheBlockSize = xc->tcBase()->getCpuPtr()->cacheLineSize();
        uint64_t numOffsetBits = floorLog2(cacheBlockSize);
        EA = (EA >> numOffsetBits) << numOffsetBits;

        {
            Fault fault =
                writeMemTiming(xc, nullptr, EA, cacheBlockSize, memAccessFlags,
                    nullptr, std::vector<bool>(cacheBlockSize, true));
            if (fault != NoFault)
                return fault;
        }

        return NoFault;
    }
}};

def template CacheBlockBasedStoreCompleteAcc {{
    Fault
    %(class_name)s::completeAcc(PacketPtr pkt, ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        return NoFault;
    }
}};


// H-extension formats execution template

def template HyperLoadExecute {{
    Fault
    %(class_name)s::execute(
        ExecContext *xc, trace::InstRecord *traceData) const
    {
        Addr EA;

        %(op_decl)s;
        %(op_rd)s;
        %(ea_code)s;

        auto pm = (PrivilegeMode)xc->readMiscReg(MISCREG_PRV);
        HSTATUS hstatus = xc->readMiscReg(MISCREG_HSTATUS);
        MISA misa = xc->readMiscReg(MISCREG_ISA);

        if (!misa.rvh) {
            return std::make_shared<IllegalInstFault>(
                "HyperLoad without RVH", machInst);
        }

        if (isV(xc)) {
            return std::make_shared<VirtualInstFault>(
                "HyperLoad with V-bit on", machInst);
        }

        if (pm == PRV_U && hstatus.hu == 0) {
            return std::make_shared<IllegalInstFault>(
                "HyperLoad in PRV_U with hstatus.hu == 0", machInst);
        }

        {
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
        }

        %(memacc_code)s;

        %(op_wb)s;

        return NoFault;
    }
}};

def template HyperLoadInitiateAcc {{
    Fault
    %(class_name)s::initiateAcc(ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        Addr EA;

        %(op_src_decl)s;
        %(op_rd)s;
        %(ea_code)s;

        auto pm = (PrivilegeMode)xc->readMiscReg(MISCREG_PRV);
        HSTATUS hstatus = xc->readMiscReg(MISCREG_HSTATUS);
        MISA misa = xc->readMiscReg(MISCREG_ISA);

        if (!misa.rvh) {
            return std::make_shared<IllegalInstFault>(
                "HyperLoad without RVH", machInst);
        }

        if (isV(xc)) {
            return std::make_shared<VirtualInstFault>(
                "HyperLoad with V-bit on", machInst);
        }

        if (pm == PRV_U && hstatus.hu == 0) {
            return std::make_shared<IllegalInstFault>(
                "HyperLoad in PRV_U with hstatus.hu == 0", machInst);
        }
        return initiateMemRead(xc, traceData, EA, Mem, memAccessFlags);
    }
}};

def template HyperLoadCompleteAcc {{
    Fault
    %(class_name)s::completeAcc(PacketPtr pkt, ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        %(op_decl)s;
        %(op_rd)s;

        getMemLE(pkt, Mem, traceData);

        %(memacc_code)s;
        %(op_wb)s;

        return NoFault;
    }
}};

def template HyperStoreExecute {{
    Fault
    %(class_name)s::execute(ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        Addr EA;

        %(op_decl)s;
        %(op_rd)s;
        %(ea_code)s;

        %(memacc_code)s;

        auto pm = (PrivilegeMode)xc->readMiscReg(MISCREG_PRV);
        HSTATUS hstatus = xc->readMiscReg(MISCREG_HSTATUS);
        MISA misa = xc->readMiscReg(MISCREG_ISA);

        if (!misa.rvh) {
            return std::make_shared<IllegalInstFault>(
                "HyperStore without RVH", machInst);
        }

        if (isV(xc)) {
            return std::make_shared<VirtualInstFault>(
                "HyperStore with V-bit on", machInst);
        }

        if (pm == PRV_U && hstatus.hu == 0) {
            return std::make_shared<IllegalInstFault>(
                "HyperStore in PRV_U with hstatus.hu == 0", machInst);
        }
        {
            Fault fault =
                writeMemAtomicLE(xc, traceData, Mem, EA, memAccessFlags,
                        nullptr);
            if (fault != NoFault)
                return fault;
        }

        %(postacc_code)s;
        %(op_wb)s;

        return NoFault;
    }
}};

def template HyperStoreInitiateAcc {{
    Fault
    %(class_name)s::initiateAcc(ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        Addr EA;

        %(op_decl)s;
        %(op_rd)s;
        %(ea_code)s;

        %(memacc_code)s;

        auto pm = (PrivilegeMode)xc->readMiscReg(MISCREG_PRV);
        HSTATUS hstatus = xc->readMiscReg(MISCREG_HSTATUS);
        MISA misa = xc->readMiscReg(MISCREG_ISA);

        if (!misa.rvh) {
            return std::make_shared<IllegalInstFault>(
                "HyperStore without RVH", machInst);
        }

        if (isV(xc)) {
            return std::make_shared<VirtualInstFault>(
                "HyperStore with V-bit on", machInst);
        }

        if (pm == PRV_U && hstatus.hu == 0) {
            return std::make_shared<IllegalInstFault>(
                "HyperStore in PRV_U with hstatus.hu == 0", machInst);
        }
        {
            Fault fault = writeMemTimingLE(xc, traceData, Mem, EA,
                memAccessFlags, nullptr);
            if (fault != NoFault)
                return fault;
        }

        %(op_wb)s;

        return NoFault;
    }
}};

def template HyperStoreCompleteAcc {{
    Fault
    %(class_name)s::completeAcc(PacketPtr pkt, ExecContext *xc,
        trace::InstRecord *traceData) const
    {
        return NoFault;
    }
}};


// Format definitions

def format Load(memacc_code, ea_code = {{EA = rvSext(Rs1 + offset);}},
        offset_code={{offset = sext<12>(IMM12);}},
        mem_flags=[], inst_flags=[]) {{
    (header_output, decoder_output, decode_block, exec_output) = \
        LoadStoreBase(name, Name, offset_code, ea_code, memacc_code, mem_flags,
        inst_flags, 'Load', exec_template_base='Load')
}};

def format Store(memacc_code, ea_code={{EA = rvSext(Rs1 + offset);}},
        offset_code={{offset = sext<12>(IMM5 | (IMM7 << 5));}},
        mem_flags=[], inst_flags=[]) {{
    (header_output, decoder_output, decode_block, exec_output) = \
        LoadStoreBase(name, Name, offset_code, ea_code, memacc_code, mem_flags,
        inst_flags, 'Store', exec_template_base='Store')
}};

def format CBMOp(memacc_code, ea_code={{EA = rvSext(Rs1);}},
        offset_code={{;}}, mem_flags=[], inst_flags=[]) {{
    (header_output, decoder_output, decode_block, exec_output) = \
        LoadStoreBase(name, Name, offset_code, ea_code, memacc_code, mem_flags,
        inst_flags, 'Store', exec_template_base='CacheBlockBasedStore')
}};


// H-extension formats

def format HyperLoad(memacc_code, ea_code = {{EA = rvZext(Rs1 + offset);}},
        offset_code={{offset = 0;}},
        mem_flags=[], inst_flags=[]) {{
    (header_output, decoder_output, decode_block, exec_output) = \
        LoadStoreBase(name, Name, offset_code, ea_code, memacc_code, mem_flags,
        inst_flags, 'Load', exec_template_base='HyperLoad')
}};

def format HyperStore(memacc_code, ea_code={{EA = rvZext(Rs1 + offset);}},
        offset_code={{offset = 0;}},
        mem_flags=[], inst_flags=[]) {{
    (header_output, decoder_output, decode_block, exec_output) = \
        LoadStoreBase(name, Name, offset_code, ea_code, memacc_code, mem_flags,
        inst_flags, 'Store', exec_template_base='HyperStore')
}};
