
---------- Begin Simulation Statistics ----------
final_tick                               146997532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1239                       # Simulator instruction rate (inst/s)
host_mem_usage                               22442020                       # Number of bytes of host memory used
host_op_rate                                     1270                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                108462.39                       # Real time elapsed on the host
host_tick_rate                                 379982                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134427797                       # Number of instructions simulated
sim_ops                                     137736363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041214                       # Number of seconds simulated
sim_ticks                                 41213784375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.852960                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  319324                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               399890                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3684                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22151                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            438681                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42171                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50233                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8062                       # Number of indirect misses.
system.cpu.branchPred.lookups                  740691                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120652                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4932                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4822977                       # Number of instructions committed
system.cpu.committedOps                       5155057                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.454388                       # CPI: cycles per instruction
system.cpu.discardedOps                         63802                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3544951                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            649733                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           292330                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6327946                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.407434                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3599                       # number of quiesce instructions executed
system.cpu.numCycles                         11837455                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3599                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3943840     76.50%     76.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11270      0.22%     76.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                 727615     14.11%     90.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite                472332      9.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5155057                       # Class of committed instruction
system.cpu.quiesceCycles                     54104600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5509509                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1104                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15934                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31996                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1649858                       # Transaction distribution
system.membus.trans_dist::ReadResp            1664752                       # Transaction distribution
system.membus.trans_dist::WriteReq            1011499                       # Transaction distribution
system.membus.trans_dist::WriteResp           1011499                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2754                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13151                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1186                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1187                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12218                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2676                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        36478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        36478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        57260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        83526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5250776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5250776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5370780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       781952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       781952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       420160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80797                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       533641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    168023272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    168023272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               169338865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2680524                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000423                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020555                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2679391     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1133      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2680524                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7189971045                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            72676747                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35739171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14079625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           61696658                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10217310912                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           61903000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      7950738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1987684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      9938422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1987684                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      7950738                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      9938422                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      9938422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      9938422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     19876845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2078208                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2078208                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3440802                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3440802                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          596                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35714                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        57260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       241856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       295104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       147456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10424332                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10571788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11038020                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          838                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        21032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        56122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80797                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3868856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4720824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2359296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    166789144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    169148440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    175771781                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18554415625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         12189450                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          770                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14907408874                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9680034000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       331776                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19081771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7155664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      9540886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35778321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9540886                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7155664                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     16696550                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19081771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     16696550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     16696550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     52474871                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7155664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     16696550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       23852214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7155664                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2460342                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9616006                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7155664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     23852214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2460342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      33468220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1646188                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1646188                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       979200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       979200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        94304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5138444                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5250776                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3016888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    164429848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    168023272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3263575                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3263575    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3263575                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7803289920                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9210074000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     70497280                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1900544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     74757120                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1937644                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1968312                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3905956                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     17624320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        59392                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     17757440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       484411                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       545947                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1710526734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     46114280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     57245313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1813886328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47014464                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47758584                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94773049                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1757541199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93872865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     57245313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1908659377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    108855320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     60293120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    169541656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     62652416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    106496024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    169148440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     27213830                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1884160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     29110278                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     15663104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3328006                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     18991110                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1590148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2641235733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1462935785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      7950738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4113712404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1520181098                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2583990420                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4104171518                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1590148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4161416832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4046926205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      7950738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8217883922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       781952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       785280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       781952                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       781952                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12218                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           52                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12270                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18973070                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        80750                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19053819                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18973070                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18973070                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18973070                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        80750                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19053819                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1116344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    104136728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         243840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          105598312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       176256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1900544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     60293120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62845056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        17456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1627142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1649998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2754                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        29696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       942080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             981954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27086666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2526745107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2460342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5916467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2562208581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4276627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     46114280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1462935785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      9540886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1987684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1524855263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4276627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73200946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3989680892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9540886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1987684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2460342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5916467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4087063844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     47152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2569176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000240064250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2373                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2373                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2962081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1043711                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1649998                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     981954                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1649998                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   981954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            103139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            103104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           103100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           103117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           103123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             61345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             61345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             61344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             61351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            61422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            61390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            61376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            61352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            61350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54473629535                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8249755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             97784843285                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33015.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59265.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3076                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1539088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  913652                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    12                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1649986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               981954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1438804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   57565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   57520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 155391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8578                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.104256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.611632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.349995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4817      2.69%      2.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3923      2.19%      4.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2573      1.44%      6.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2983      1.66%      7.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3344      1.87%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2602      1.45%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2302      1.28%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3226      1.80%     14.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153404     85.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     695.302571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    924.092547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1438     60.60%     60.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.17%     60.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.25%     61.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.17%     61.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.08%     61.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     61.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     61.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.17%     61.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          244     10.28%     71.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.13%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.08%     72.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     72.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     72.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.17%     72.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.17%     72.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          635     26.76%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.08%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      0.21%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2373                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     413.804046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     92.178072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.242829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1322     55.71%     55.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            41      1.73%     57.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            31      1.31%     58.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      0.25%     59.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.17%     59.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.38%     59.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.38%     59.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.21%     60.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     60.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            8      0.34%     60.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.08%     60.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.21%     60.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.08%     60.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.13%     61.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.13%     61.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            3      0.13%     61.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            3      0.13%     61.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.13%     61.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     61.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.08%     61.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.08%     61.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            3      0.13%     61.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.08%     61.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     62.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            4      0.17%     62.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           50      2.11%     64.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          844     35.57%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1120-1151            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1504-1535            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2373                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              105596864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62845248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               105598312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             62845056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2562.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1524.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2562.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1524.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41212690500                       # Total gap between requests
system.mem_ctrls.avgGap                      15658.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1116344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    104133784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       243776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       177408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1900544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     60292160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27086665.709765944630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2526673674.334231853485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2460341.886524464469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5914914.237962405197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4304579.224896767177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 46114280.181289464235                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1462912491.883972883224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 9540885.554749544710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1987684.490572821815                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        17456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1627142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2754                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        29696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       942080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1424853040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  96072120310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    121012700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166857235                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13645714995                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  20581825020                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 772515023285                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7406341695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    940452320                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81625.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59043.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     76108.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43794.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4954871.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    693084.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    820010.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1205459.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    734728.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88416332.324996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61711658.399996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3000919312.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1364696976.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     394567002.899924                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     829077269.549978                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     199918055.700003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5939306608.125108                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.109712                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10092130160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2229570000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28894986340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3599                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9396193.456516                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2765588.431580                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3599    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        50250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     21090875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3599                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    113180632250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  33816900250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1434828                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1434828                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1434828                       # number of overall hits
system.cpu.icache.overall_hits::total         1434828                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12218                       # number of overall misses
system.cpu.icache.overall_misses::total         12218                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    530759375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    530759375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    530759375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    530759375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1447046                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1447046                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1447046                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1447046                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008443                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008443                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008443                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008443                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.773858                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.773858                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.773858                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.773858                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12218                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12218                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12218                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12218                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    511955250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    511955250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    511955250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    511955250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008443                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008443                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008443                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008443                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41901.722868                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41901.722868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41901.722868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41901.722868                       # average overall mshr miss latency
system.cpu.icache.replacements                  12042                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1434828                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1434828                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12218                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    530759375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    530759375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1447046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1447046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.773858                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.773858                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12218                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12218                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    511955250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    511955250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41901.722868                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41901.722868                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           474.117998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11538334                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12042                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            958.174224                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   474.117998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.926012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.926012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2906310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2906310                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1165583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1165583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1165583                       # number of overall hits
system.cpu.dcache.overall_hits::total         1165583                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4934                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4934                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4934                       # number of overall misses
system.cpu.dcache.overall_misses::total          4934                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    375054250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    375054250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    375054250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    375054250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1170517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1170517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1170517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1170517                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004215                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004215                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004215                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004215                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76014.237941                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76014.237941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76014.237941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76014.237941                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2754                       # number of writebacks
system.cpu.dcache.writebacks::total              2754                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1072                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1072                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        35969                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        35969                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    294622625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    294622625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    294622625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    294622625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79736750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79736750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003299                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76287.577680                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76287.577680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76287.577680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76287.577680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.818649                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.818649                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3863                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       728524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          728524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    213322125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    213322125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       731216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       731216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79242.988484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79242.988484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3670                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3670                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    208210250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    208210250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79736750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79736750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77806.520927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77806.520927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21726.634877                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21726.634877                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       437059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         437059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    161732125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    161732125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       439301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       439301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72137.433095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72137.433095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1056                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1056                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        32299                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        32299                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86412375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86412375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72860.349916                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72860.349916                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              130644                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3863                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.819311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4685931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4685931                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 146997532500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               146998785625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1239                       # Simulator instruction rate (inst/s)
host_mem_usage                               22442020                       # Number of bytes of host memory used
host_op_rate                                     1270                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                108462.67                       # Real time elapsed on the host
host_tick_rate                                 379993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134429136                       # Number of instructions simulated
sim_ops                                     137738013                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041215                       # Number of seconds simulated
sim_ticks                                 41215037500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.842316                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  319402                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               400041                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3684                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22170                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            438726                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42171                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50233                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8062                       # Number of indirect misses.
system.cpu.branchPred.lookups                  740923                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120716                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4932                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4824316                       # Number of instructions committed
system.cpu.committedOps                       5156707                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.454122                       # CPI: cycles per instruction
system.cpu.discardedOps                         63852                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3545794                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            650101                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           292458                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6328302                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.407478                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3599                       # number of quiesce instructions executed
system.cpu.numCycles                         11839460                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3599                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3944797     76.50%     76.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11270      0.22%     76.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                 727996     14.12%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite                472643      9.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5156707                       # Class of committed instruction
system.cpu.quiesceCycles                     54104600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5511158                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1104                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1649858                       # Transaction distribution
system.membus.trans_dist::ReadResp            1664756                       # Transaction distribution
system.membus.trans_dist::WriteReq            1011499                       # Transaction distribution
system.membus.trans_dist::WriteResp           1011499                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2757                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13151                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1186                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1187                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2679                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        36480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        36480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        57260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        83535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5250776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5250776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5370791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       782016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       782016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       420544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80797                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       534025                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    168023272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    168023272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               169339313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2680528                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000423                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020555                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2679395     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1133      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2680528                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7189992045                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            72676747                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35740796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14079625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           61713908                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10217310912                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           61908000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      7950496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1987624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      9938120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1987624                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      7950496                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      9938120                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      9938120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      9938120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     19876241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2078208                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2078208                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3440802                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3440802                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          596                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35714                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        57260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       241856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       295104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       147456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10424332                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10571788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11038020                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          838                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        21032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        56122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80797                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3868856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4720824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2359296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    166789144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    169148440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    175771781                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18554415625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         12189450                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          770                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14907408874                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9680034000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       331776                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19081191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7155447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      9540595                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35777233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9540595                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7155447                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     16696042                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19081191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     16696042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     16696042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     52473275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7155447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     16696042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       23851489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7155447                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2460267                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9615714                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7155447                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     23851489                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2460267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      33467202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1646188                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1646188                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       979200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       979200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        94304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5138444                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5250776                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3016888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    164429848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    168023272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3263575                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3263575    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3263575                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7803289920                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9210074000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     70499912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1900544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     74759752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1937696                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1968312                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3906008                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     17624978                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        59392                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     17758098                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       484424                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       545960                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1710538587                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     46112878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     57243573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1813895038                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47014297                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47757132                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94771429                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1757552883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93870010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     57243573                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1908666467                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    108855320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     60293120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    169541656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     62652416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    106496024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    169148440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     27213830                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1884160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     29110278                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     15663104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3328006                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     18991110                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1590099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2641155428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1462891305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      7950496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4113587328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1520134878                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2583911855                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4104046733                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1590099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4161290306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4046803160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      7950496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8217634061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       782016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       785344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       782016                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       782016                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12219                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           52                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12271                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18974046                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        80747                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19054793                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18974046                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18974046                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18974046                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        80747                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19054793                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1116344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    104136728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         244032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          105598504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       176448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1900544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     60293120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62845248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        17456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1627142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1650001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2757                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        29696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       942080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             981957                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27085842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2526668282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2460267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5920946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2562135337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4281156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     46112878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1462891305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      9540595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1987624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1524813559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4281156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73198720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3989559587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9540595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1987624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2460267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5920946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4086948896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     47152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2569176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000240064250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2373                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2373                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2962090                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1043711                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1650001                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     981957                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1650001                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   981957                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            103139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            103104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           103100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           103118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           103124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             61345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             61345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             61344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             61351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            61422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            61390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            61376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            61352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            61350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54473683535                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8249770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             97784976035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33015.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59265.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3076                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1539088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  913652                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    12                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1649989                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               981957                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1438804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   57565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   57520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 155391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8578                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.104256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.611632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.349995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4817      2.69%      2.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3923      2.19%      4.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2573      1.44%      6.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2983      1.66%      7.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3344      1.87%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2602      1.45%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2302      1.28%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3226      1.80%     14.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153404     85.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     695.302571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    924.092547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1438     60.60%     60.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.17%     60.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.25%     61.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.17%     61.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.08%     61.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     61.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     61.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.17%     61.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          244     10.28%     71.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.13%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.08%     72.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     72.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     72.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.17%     72.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.17%     72.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          635     26.76%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.08%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      0.21%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2373                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     413.804046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     92.178072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.242829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1322     55.71%     55.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            41      1.73%     57.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            31      1.31%     58.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      0.25%     59.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.17%     59.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.38%     59.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.38%     59.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.21%     60.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     60.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            8      0.34%     60.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.08%     60.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.21%     60.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.08%     60.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.13%     61.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.13%     61.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            3      0.13%     61.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            3      0.13%     61.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.13%     61.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     61.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.08%     61.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.08%     61.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            3      0.13%     61.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.08%     61.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     62.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            4      0.17%     62.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           50      2.11%     64.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          844     35.57%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1120-1151            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1504-1535            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2373                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              105597056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62845248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               105598504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             62845248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2562.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1524.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2562.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1524.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41214168125                       # Total gap between requests
system.mem_ctrls.avgGap                      15659.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1116344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    104133784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       243968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       177408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1900544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     60292160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27085842.151666123420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2526596851.937839031219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2460267.080916764680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5919392.891490150243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4304448.346067863517                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 46112878.096980981529                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1462868012.676198482513                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 9540595.468340892345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1987624.055904352805                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        17456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1627142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3813                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2757                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        29696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       942080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1424853040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  96072120310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    121012700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166989985                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13645714995                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  20581825020                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 772515023285                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7406341695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    940452320                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81625.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59043.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     76108.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43794.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4949479.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    693084.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    820010.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1205459.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    734728.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88417812.599996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61711658.399996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3000924768.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1364696976.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     394567002.899924                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     829111158.412477                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     199918055.700003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5939347433.512608                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.106321                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10092130160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2229570000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28896239465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3599                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9396193.456516                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2765588.431580                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3599    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        50250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     21090875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3599                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    113181885375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  33816900250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1435279                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1435279                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1435279                       # number of overall hits
system.cpu.icache.overall_hits::total         1435279                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12219                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12219                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12219                       # number of overall misses
system.cpu.icache.overall_misses::total         12219                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    530802500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    530802500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    530802500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    530802500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1447498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1447498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1447498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1447498                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008441                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008441                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008441                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008441                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.748015                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.748015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.748015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.748015                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12219                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12219                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12219                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12219                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    511997125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    511997125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    511997125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    511997125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008441                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008441                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008441                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008441                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41901.720681                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41901.720681                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41901.720681                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41901.720681                       # average overall mshr miss latency
system.cpu.icache.replacements                  12042                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1435279                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1435279                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12219                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12219                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    530802500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    530802500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1447498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1447498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.748015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.748015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    511997125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    511997125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008441                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008441                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41901.720681                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41901.720681                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           474.118084                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36534740                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2918.343318                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   474.118084                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.926012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.926012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2907215                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2907215                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1166291                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1166291                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1166291                       # number of overall hits
system.cpu.dcache.overall_hits::total         1166291                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4937                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4937                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4937                       # number of overall misses
system.cpu.dcache.overall_misses::total          4937                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    375289250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    375289250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    375289250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    375289250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1171228                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1171228                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1171228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1171228                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004215                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004215                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004215                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004215                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76015.647154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76015.647154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76015.647154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76015.647154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2757                       # number of writebacks
system.cpu.dcache.writebacks::total              2757                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1072                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1072                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3865                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3865                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        35969                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        35969                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    294853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    294853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    294853000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    294853000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79736750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79736750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003300                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003300                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003300                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003300                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76287.968952                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76287.968952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76287.968952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76287.968952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.818649                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.818649                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3866                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       728921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          728921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2695                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2695                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    213557125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    213557125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       731616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       731616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79241.975881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79241.975881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3670                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3670                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    208440625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    208440625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79736750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79736750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003662                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003662                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77805.384472                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77805.384472                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21726.634877                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21726.634877                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       437370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         437370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    161732125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    161732125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       439612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       439612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72137.433095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72137.433095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1056                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1056                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        32299                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        32299                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86412375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86412375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72860.349916                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72860.349916                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1173898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4378                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            268.135678                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4688778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4688778                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 146998785625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
