

================================================================
== Synthesis Summary Report of 'led_blink'
================================================================
+ General Information: 
    * Date:           Sat Jan 31 13:54:12 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        hls_first
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |   Modules   | Issue|      |      Latency     | Iteration|         | Trip |          |      |    |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ led_blink  |     -|  0.49|        1|  10.000|         -|        2|     -|        no|     -|   -|  177 (~0%)|  268 (~0%)|    -|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_CTRL | 32         | 6             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL | delay_count  | 0x10   | 32    | W      | Data signal of delay_count       |                                                                      |
| s_axi_CTRL | enable       | 0x18   | 32    | W      | Data signal of enable            |                                                                      |
| s_axi_CTRL | led_out      | 0x20   | 32    | R      | Data signal of led_out           |                                                                      |
| s_axi_CTRL | led_out_ctrl | 0x24   | 32    | R      | Control signal of led_out        | 0=led_out_ap_vld                                                     |
+------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-------------+
| Argument    | Direction | Datatype    |
+-------------+-----------+-------------+
| delay_count | in        | ap_uint<32> |
| enable      | in        | bool        |
| led_out     | out       | ap_uint<8>* |
+-------------+-----------+-------------+

* SW-to-HW Mapping
+-------------+--------------+----------+----------------------------------------+
| Argument    | HW Interface | HW Type  | HW Info                                |
+-------------+--------------+----------+----------------------------------------+
| delay_count | s_axi_CTRL   | register | name=delay_count offset=0x10 range=32  |
| enable      | s_axi_CTRL   | register | name=enable offset=0x18 range=32       |
| led_out     | s_axi_CTRL   | register | name=led_out offset=0x20 range=32      |
| led_out     | s_axi_CTRL   | register | name=led_out_ctrl offset=0x24 range=32 |
+-------------+--------------+----------+----------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+--------+----------+---------+
| Name                    | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-------------------------+-----+--------+-------------+--------+----------+---------+
| + led_blink             | 0   |        |             |        |          |         |
|   add_ln31_fu_111_p2    |     |        | add_ln31    | add    | fabric   | 0       |
|   icmp_ln34_fu_117_p2   |     |        | icmp_ln34   | setlt  | auto     | 0       |
|   icmp_ln38_fu_123_p2   |     |        | icmp_ln38   | seteq  | auto     | 0       |
|   select_ln38_fu_135_p3 |     |        | select_ln38 | select | auto_sel | 0       |
+-------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name           | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                |           |           |      |      |        |          |      |         | Banks            |
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + led_blink    |           |           | 0    | 0    |        |          |      |         |                  |
|   CTRL_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------+--------------------------------------------+
| Type      | Options                                | Location                                   |
+-----------+----------------------------------------+--------------------------------------------+
| INTERFACE | s_axilite port=delay_count bundle=CTRL | led_blink.cpp:20 in led_blink, delay_count |
| INTERFACE | s_axilite port=enable bundle=CTRL      | led_blink.cpp:21 in led_blink, enable      |
| INTERFACE | s_axilite port=led_out bundle=CTRL     | led_blink.cpp:22 in led_blink, led_out     |
| INTERFACE | s_axilite port=return bundle=CTRL      | led_blink.cpp:23 in led_blink, return      |
+-----------+----------------------------------------+--------------------------------------------+


