// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_27_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_edges,
        edge_list_address0,
        edge_list_ce0,
        edge_list_q0,
        edge_list_address1,
        edge_list_ce1,
        edge_list_q1,
        neightbor_table_offsets_temp_address0,
        neightbor_table_offsets_temp_ce0,
        neightbor_table_offsets_temp_we0,
        neightbor_table_offsets_temp_d0,
        neightbor_table_offsets_temp_address1,
        neightbor_table_offsets_temp_ce1,
        neightbor_table_offsets_temp_q1,
        neighbor_table_address0,
        neighbor_table_ce0,
        neighbor_table_we0,
        neighbor_table_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] num_edges;
output  [10:0] edge_list_address0;
output   edge_list_ce0;
input  [31:0] edge_list_q0;
output  [10:0] edge_list_address1;
output   edge_list_ce1;
input  [31:0] edge_list_q1;
output  [6:0] neightbor_table_offsets_temp_address0;
output   neightbor_table_offsets_temp_ce0;
output   neightbor_table_offsets_temp_we0;
output  [31:0] neightbor_table_offsets_temp_d0;
output  [6:0] neightbor_table_offsets_temp_address1;
output   neightbor_table_offsets_temp_ce1;
input  [31:0] neightbor_table_offsets_temp_q1;
output  [9:0] neighbor_table_address0;
output   neighbor_table_ce0;
output   neighbor_table_we0;
output  [31:0] neighbor_table_d0;

reg ap_idle;
reg edge_list_ce0;
reg edge_list_ce1;
reg neightbor_table_offsets_temp_ce0;
reg neightbor_table_offsets_temp_we0;
reg neightbor_table_offsets_temp_ce1;
reg neighbor_table_ce0;
reg neighbor_table_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln27_fu_142_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] tmp_1_fu_154_p3;
reg   [10:0] tmp_1_reg_253;
reg   [6:0] neightbor_table_offsets_temp_addr_reg_268;
wire   [0:0] addr_cmp_fu_190_p2;
reg   [0:0] addr_cmp_reg_274;
wire   [63:0] zext_ln30_fu_168_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln29_fu_178_p1;
wire   [63:0] zext_ln32_fu_182_p1;
wire   [63:0] zext_ln33_fu_211_p1;
reg   [63:0] reuse_addr_reg_fu_42;
wire    ap_loop_init;
reg   [31:0] reuse_reg_fu_46;
wire   [31:0] add_ln34_fu_216_p2;
reg   [30:0] i_fu_50;
wire   [30:0] add_ln27_fu_148_p2;
reg   [30:0] ap_sig_allocacmp_i_1;
wire   [31:0] zext_ln27_fu_138_p1;
wire   [9:0] trunc_ln27_fu_134_p1;
wire   [10:0] or_ln30_fu_162_p2;
wire   [31:0] offset_fu_204_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

compute_neighbor_tables_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_142_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_50 <= add_ln27_fu_148_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_50 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            reuse_addr_reg_fu_42 <= 64'd18446744073709551615;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            reuse_addr_reg_fu_42 <= zext_ln32_fu_182_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            reuse_reg_fu_46 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            reuse_reg_fu_46 <= add_ln34_fu_216_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_cmp_reg_274 <= addr_cmp_fu_190_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        neightbor_table_offsets_temp_addr_reg_268 <= zext_ln32_fu_182_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_fu_142_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_reg_253[10 : 1] <= tmp_1_fu_154_p3[10 : 1];
    end
end

always @ (*) begin
    if (((icmp_ln27_fu_142_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 31'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        edge_list_ce0 = 1'b1;
    end else begin
        edge_list_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        edge_list_ce1 = 1'b1;
    end else begin
        edge_list_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        neighbor_table_ce0 = 1'b1;
    end else begin
        neighbor_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        neighbor_table_we0 = 1'b1;
    end else begin
        neighbor_table_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        neightbor_table_offsets_temp_ce0 = 1'b1;
    end else begin
        neightbor_table_offsets_temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neightbor_table_offsets_temp_ce1 = 1'b1;
    end else begin
        neightbor_table_offsets_temp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        neightbor_table_offsets_temp_we0 = 1'b1;
    end else begin
        neightbor_table_offsets_temp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln27_fu_148_p2 = (ap_sig_allocacmp_i_1 + 31'd1);

assign add_ln34_fu_216_p2 = (offset_fu_204_p3 + 32'd1);

assign addr_cmp_fu_190_p2 = ((reuse_addr_reg_fu_42 == zext_ln32_fu_182_p1) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign edge_list_address0 = zext_ln29_fu_178_p1;

assign edge_list_address1 = zext_ln30_fu_168_p1;

assign icmp_ln27_fu_142_p2 = (($signed(zext_ln27_fu_138_p1) < $signed(num_edges)) ? 1'b1 : 1'b0);

assign neighbor_table_address0 = zext_ln33_fu_211_p1;

assign neighbor_table_d0 = edge_list_q0;

assign neightbor_table_offsets_temp_address0 = neightbor_table_offsets_temp_addr_reg_268;

assign neightbor_table_offsets_temp_address1 = zext_ln32_fu_182_p1;

assign neightbor_table_offsets_temp_d0 = (offset_fu_204_p3 + 32'd1);

assign offset_fu_204_p3 = ((addr_cmp_reg_274[0:0] == 1'b1) ? reuse_reg_fu_46 : neightbor_table_offsets_temp_q1);

assign or_ln30_fu_162_p2 = (tmp_1_fu_154_p3 | 11'd1);

assign tmp_1_fu_154_p3 = {{trunc_ln27_fu_134_p1}, {1'd0}};

assign trunc_ln27_fu_134_p1 = ap_sig_allocacmp_i_1[9:0];

assign zext_ln27_fu_138_p1 = ap_sig_allocacmp_i_1;

assign zext_ln29_fu_178_p1 = tmp_1_reg_253;

assign zext_ln30_fu_168_p1 = or_ln30_fu_162_p2;

assign zext_ln32_fu_182_p1 = edge_list_q1;

assign zext_ln33_fu_211_p1 = offset_fu_204_p3;

always @ (posedge ap_clk) begin
    tmp_1_reg_253[0] <= 1'b0;
end

endmodule //compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_27_2
