PPA Report for multi_domain_reset_controller
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 5
IO Count: 9
Cell Count: 34

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 902.53 MHz
Reg-to-Reg Critical Path Delay: 0.972 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
