Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sn_network_top_tb_behav xil_defaultlib.sn_network_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv" Line 15. Module sn_io_mgmt(P_NUM_NEURONS=21,P_TABLE_WEIGHT_BW=9,P_NEUR_CURRENT_BW=9,P_MAX_NUM_PERIODS=5000,P_NEUR_MEM_ADDR_MSB_BW=5,P_NEUR_MEM_ADDR_LSB_BW=1,P_NEUR_MEM_DATA_BW=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/ELEC4907/Hardware/RTL/sn_1r1w_mem.sv" Line 12. Module sn_1r1w_mem(P_DATA_WIDTH=18,P_NUM_ROWS=5000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/ELEC4907/Hardware/RTL/sn_api_ctrlr.sv" Line 11. Module sn_api_ctrlr(P_NUM_NEURONS=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv" Line 15. Module sn_io_mgmt(P_NUM_NEURONS=21,P_TABLE_WEIGHT_BW=9,P_NEUR_CURRENT_BW=9,P_MAX_NUM_PERIODS=5000,P_NEUR_MEM_ADDR_MSB_BW=5,P_NEUR_MEM_ADDR_LSB_BW=1,P_NEUR_MEM_DATA_BW=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/ELEC4907/Hardware/RTL/sn_1r1w_mem.sv" Line 12. Module sn_1r1w_mem(P_DATA_WIDTH=18,P_NUM_ROWS=5000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/ELEC4907/Hardware/RTL/sn_api_ctrlr.sv" Line 11. Module sn_api_ctrlr(P_NUM_NEURONS=21) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sn_1r1w_mem(P_DATA_WIDTH=18,P_NU...
Compiling module xil_defaultlib.sn_io_mgmt(P_NUM_NEURONS=21,P_TA...
Compiling module xil_defaultlib.sn_net_ctrlr(P_MAX_NUM_PERIODS=5...
Compiling module xil_defaultlib.sn_neuron_cfg(P_NEUR_CFG=0,P_TAB...
Compiling module xil_defaultlib.sn_neuron_cfg(P_NEUR_CFG=0,P_TAB...
Compiling module xil_defaultlib.sn_neuron_cfg(P_NEUR_CFG=0,P_TAB...
Compiling module xil_defaultlib.sn_neuron_cfg(P_NEUR_CFG=0,P_TAB...
Compiling module xil_defaultlib.sn_neuron_cfg(P_NEUR_CFG=0,P_TAB...
Compiling module xil_defaultlib.sn_neuron_cfg(P_NEUR_CFG=0,P_TAB...
Compiling module xil_defaultlib.sn_neuron_cfg(P_NEUR_CFG=0,P_TAB...
Compiling module xil_defaultlib.sn_neuron_cfg(P_NEUR_CFG=0,P_TAB...
Compiling module xil_defaultlib.sn_neuron_cfg(P_NEUR_CFG=0,P_TAB...
Compiling module xil_defaultlib.sn_neuron_cfg(P_TABLE_IS_MUTABLE...
Compiling module xil_defaultlib.sn_neuron_cfg(P_TABLE_IS_MUTABLE...
Compiling module xil_defaultlib.sn_neuron_cfg(P_TABLE_IS_MUTABLE...
Compiling module xil_defaultlib.sn_neuron_cfg(P_TABLE_IS_MUTABLE...
Compiling module xil_defaultlib.sn_neuron_cfg(P_TABLE_IS_MUTABLE...
Compiling module xil_defaultlib.sn_neuron_cfg(P_TABLE_IS_MUTABLE...
Compiling module xil_defaultlib.sn_neuron_cfg(P_TABLE_IS_MUTABLE...
Compiling module xil_defaultlib.sn_neuron_cfg(P_TABLE_IS_MUTABLE...
Compiling module xil_defaultlib.sn_neuron_cfg(P_TABLE_IS_MUTABLE...
Compiling module xil_defaultlib.sn_neuron_cfg(P_NEUR_CFG=2,P_TAB...
Compiling module xil_defaultlib.sn_api_ctrlr(P_NUM_NEURONS=21)
Compiling module xil_defaultlib.sn_network_cfg(P_NUM_NEURONS=21,...
Compiling module xil_defaultlib.sn_uart_rx(P_CLKS_PER_BIT=50)
Compiling module xil_defaultlib.sn_uart_tx(P_CLKS_PER_BIT=50)
Compiling module xil_defaultlib.sn_io_protocol(P_CLKS_PER_BIT=50...
Compiling module xil_defaultlib.sn_network_top_cfg(P_NUM_NEURONS...
Compiling module xil_defaultlib.sn_network_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sn_network_top_tb_behav
