Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2cc76b8fca8458f9b2026ad4e1c9afe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'i_data' [C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gauss_Blur/Gauss_Blur.srcs/sim_1/new/tb.v:130]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'o_data' [C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gauss_Blur/Gauss_Blur.srcs/sim_1/new/tb.v:134]
WARNING: [VRFC 10-3091] actual bit length 25 differs from formal bit length 24 for port 'i_pixel_data' [C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gauss_Blur/Gauss_Blur.srcs/sources_1/new/imageProcessTop.v:50]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 's_axis_tdata' [C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gauss_Blur/Gauss_Blur.srcs/sources_1/new/imageProcessTop.v:72]
WARNING: [VRFC 10-3091] actual bit length 25 differs from formal bit length 32 for port 'm_axis_tdata' [C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gauss_Blur/Gauss_Blur.srcs/sources_1/new/imageProcessTop.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.ImageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gauss_Blur/Gauss_Blur.srcs/sim_1/new/tb.v" Line 62. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gauss_Blur/Gauss_Blur.srcs/sim_1/new/tb.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gauss_Blur/Gauss_Blur.srcs/sim_1/new/tb.v" Line 81. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
