// Seed: 118654538
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_8 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire _id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 : id_8] id_12;
  assign id_5 = id_8;
  wire id_13;
  wire [-1 'b0 : 1] id_14;
  logic [1 : 1] id_15;
  ;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  always @(posedge 1);
endmodule
