# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../QLink.srcs/sources_1/bd/spi_clk_gen/ipshared/b65a" \
"../../../../QLink.ip_user_files/bd/spi_clk_gen/ip/spi_clk_gen_clk_wiz_0_0/spi_clk_gen_clk_wiz_0_0_clk_wiz.v" \
"../../../../QLink.ip_user_files/bd/spi_clk_gen/ip/spi_clk_gen_clk_wiz_0_0/spi_clk_gen_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
