#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 25 18:29:12 2019
# Process ID: 3685
# Current directory: /home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.runs/synth_1/top.vds
# Journal file: /home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1409.781 ; gain = 54.859 ; free physical = 2686 ; free virtual = 11022
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/clk_div.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter N bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/clk_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'LED_panel_reg' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/LED_panel_register.v:4]
INFO: [Synth 8-6155] done synthesizing module 'LED_panel_reg' (2#1) [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/LED_panel_register.v:4]
WARNING: [Synth 8-689] width (33) of port connection 'Ro' does not match port width (32) of module 'LED_panel_reg' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:33]
WARNING: [Synth 8-689] width (33) of port connection 'Go' does not match port width (32) of module 'LED_panel_reg' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-689] width (33) of port connection 'Bo' does not match port width (32) of module 'LED_panel_reg' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:35]
WARNING: [Synth 8-350] instance 'U2_top' of module 'LED_panel_reg' requires 9 connections, but only 6 given [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-689] width (33) of port connection 'Ro' does not match port width (32) of module 'LED_panel_reg' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-689] width (33) of port connection 'Go' does not match port width (32) of module 'LED_panel_reg' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-689] width (33) of port connection 'Bo' does not match port width (32) of module 'LED_panel_reg' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:44]
WARNING: [Synth 8-350] instance 'U2_bot' of module 'LED_panel_reg' requires 9 connections, but only 6 given [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'FISO' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FISO' (3#1) [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:4]
WARNING: [Synth 8-689] width (33) of port connection 'DATA' does not match port width (32) of module 'FISO' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:49]
WARNING: [Synth 8-689] width (33) of port connection 'DATA' does not match port width (32) of module 'FISO' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:58]
WARNING: [Synth 8-689] width (33) of port connection 'DATA' does not match port width (32) of module 'FISO' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:67]
WARNING: [Synth 8-689] width (33) of port connection 'DATA' does not match port width (32) of module 'FISO' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:76]
WARNING: [Synth 8-689] width (33) of port connection 'DATA' does not match port width (32) of module 'FISO' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:85]
WARNING: [Synth 8-689] width (33) of port connection 'DATA' does not match port width (32) of module 'FISO' [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:94]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3917] design top has port high_io[26] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.531 ; gain = 99.609 ; free physical = 2698 ; free virtual = 11034
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[31] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[30] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[29] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[28] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[27] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[26] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[25] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[24] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[23] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[22] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[21] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[20] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[19] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[18] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[17] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[16] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[15] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[14] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[13] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[12] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[11] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[10] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[9] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[8] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[7] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[6] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[5] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[4] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[3] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[2] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[1] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Ri[0] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[31] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[30] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[29] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[28] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[27] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[26] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[25] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[24] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[23] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[22] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[21] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[20] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[19] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[18] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[17] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[16] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[15] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[14] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[13] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[12] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[11] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[10] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[9] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[8] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[7] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[6] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[5] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[4] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[3] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[2] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[1] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Gi[0] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[31] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[30] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[29] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[28] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[27] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[26] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[25] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[24] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[23] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[22] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[21] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[20] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[19] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[18] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[17] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[16] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[15] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[14] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[13] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[12] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[11] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[10] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[9] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[8] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[7] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[6] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[5] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[4] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[3] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[2] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[1] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_top:Bi[0] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3295] tying undriven pin U2_bot:Ri[31] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-3295] tying undriven pin U2_bot:Ri[30] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-3295] tying undriven pin U2_bot:Ri[29] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-3295] tying undriven pin U2_bot:Ri[28] to constant 0 [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/top.v:38]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.531 ; gain = 99.609 ; free physical = 2698 ; free virtual = 11034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.531 ; gain = 99.609 ; free physical = 2698 ; free virtual = 11034
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.602 ; gain = 0.000 ; free physical = 2421 ; free virtual = 10757
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.602 ; gain = 0.000 ; free physical = 2421 ; free virtual = 10758
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.602 ; gain = 0.000 ; free physical = 2421 ; free virtual = 10758
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.602 ; gain = 0.000 ; free physical = 2421 ; free virtual = 10758
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2496 ; free virtual = 10832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2496 ; free virtual = 10832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2498 ; free virtual = 10834
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "latch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latch" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2488 ; free virtual = 10825
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U2_top' (LED_panel_reg) to 'U2_bot'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module FISO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-4767] Trying to implement RAM 'U2_top/framebuffer_R_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid clock found for write to RAM. 
RAM "U2_top/framebuffer_R_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'U2_top/framebuffer_G_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid clock found for write to RAM. 
RAM "U2_top/framebuffer_G_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'U2_top/framebuffer_B_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid clock found for write to RAM. 
RAM "U2_top/framebuffer_B_reg" dissolved into registers
WARNING: [Synth 8-3917] design top has port high_io[26] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[7][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[6][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[5][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[4][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2_top/framebuffer_B_reg[2][17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[7][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[6][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[5][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[4][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[4][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[4][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[4][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[4][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U2_top/framebuffer_R_reg[4][25]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2473 ; free virtual = 10811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2344 ; free virtual = 10682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2343 ; free virtual = 10681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\R1/count_reg[5] ) from module (top) as it is equivalent to (\B2/count_reg[5] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G1/count_reg[5] ) from module (top) as it is equivalent to (\B2/count_reg[5] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\B1/count_reg[5] ) from module (top) as it is equivalent to (\B2/count_reg[5] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R2/count_reg[5] ) from module (top) as it is equivalent to (\B2/count_reg[5] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G2/count_reg[5] ) from module (top) as it is equivalent to (\B2/count_reg[5] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R1/count_reg[4] ) from module (top) as it is equivalent to (\B2/count_reg[4] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G1/count_reg[4] ) from module (top) as it is equivalent to (\B2/count_reg[4] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\B1/count_reg[4] ) from module (top) as it is equivalent to (\B2/count_reg[4] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R2/count_reg[4] ) from module (top) as it is equivalent to (\B2/count_reg[4] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G2/count_reg[4] ) from module (top) as it is equivalent to (\B2/count_reg[4] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R1/count_reg[3] ) from module (top) as it is equivalent to (\B2/count_reg[3] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G1/count_reg[3] ) from module (top) as it is equivalent to (\B2/count_reg[3] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\B1/count_reg[3] ) from module (top) as it is equivalent to (\B2/count_reg[3] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R2/count_reg[3] ) from module (top) as it is equivalent to (\B2/count_reg[3] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G2/count_reg[3] ) from module (top) as it is equivalent to (\B2/count_reg[3] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R1/count_reg[2] ) from module (top) as it is equivalent to (\B2/count_reg[2] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G1/count_reg[2] ) from module (top) as it is equivalent to (\B2/count_reg[2] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\B1/count_reg[2] ) from module (top) as it is equivalent to (\B2/count_reg[2] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R2/count_reg[2] ) from module (top) as it is equivalent to (\B2/count_reg[2] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G2/count_reg[2] ) from module (top) as it is equivalent to (\B2/count_reg[2] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R1/count_reg[1] ) from module (top) as it is equivalent to (\B2/count_reg[1] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G1/count_reg[1] ) from module (top) as it is equivalent to (\B2/count_reg[1] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\B1/count_reg[1] ) from module (top) as it is equivalent to (\B2/count_reg[1] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R2/count_reg[1] ) from module (top) as it is equivalent to (\B2/count_reg[1] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G2/count_reg[1] ) from module (top) as it is equivalent to (\B2/count_reg[1] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R1/count_reg[0] ) from module (top) as it is equivalent to (\B2/count_reg[0] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G1/count_reg[0] ) from module (top) as it is equivalent to (\B2/count_reg[0] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\B1/count_reg[0] ) from module (top) as it is equivalent to (\B2/count_reg[0] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\R2/count_reg[0] ) from module (top) as it is equivalent to (\B2/count_reg[0] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
INFO: [Synth 8-4765] Removing register instance (\G2/count_reg[0] ) from module (top) as it is equivalent to (\B2/count_reg[0] ) and driving same net [/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.srcs/sources_1/new/FISO.v:25]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2342 ; free virtual = 10680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2342 ; free virtual = 10680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2342 ; free virtual = 10680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2342 ; free virtual = 10680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2342 ; free virtual = 10680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2342 ; free virtual = 10680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2342 ; free virtual = 10680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |     9|
|7     |LUT5   |    41|
|8     |LUT6   |     8|
|9     |MUXF7  |     1|
|10    |FDRE   |    43|
|11    |FDSE   |     1|
|12    |IBUF   |     1|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   140|
|2     |  B2     |FISO          |    29|
|3     |  U1     |clk_div       |    92|
|4     |  U2_top |LED_panel_reg |     1|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2342 ; free virtual = 10680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 777 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1835.602 ; gain = 99.609 ; free physical = 2399 ; free virtual = 10737
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1835.602 ; gain = 480.680 ; free physical = 2399 ; free virtual = 10737
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.602 ; gain = 0.000 ; free physical = 2339 ; free virtual = 10677
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 231 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1835.602 ; gain = 480.820 ; free physical = 2393 ; free virtual = 10731
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.602 ; gain = 0.000 ; free physical = 2393 ; free virtual = 10731
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/max/Downloads/FPGA_project-master/LEDTests/LEDTests.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 18:29:38 2019...
