// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_quant_generic_fmax_float_s (
        ap_ready,
        x,
        ap_return
);


output   ap_ready;
input  [31:0] x;
output  [31:0] ap_return;

wire   [31:0] data_fu_30_p1;
wire   [7:0] x_fp_exp_fu_42_p4;
wire   [22:0] x_fp_sig_fu_52_p1;
wire   [0:0] icmp_ln18_fu_56_p2;
wire   [0:0] icmp_ln18_1_fu_62_p2;
wire   [0:0] ymaggreater_fu_74_p2;
wire   [0:0] x_fp_sign_fu_34_p3;
wire   [0:0] xor_ln39_fu_80_p2;
wire   [0:0] and_ln18_fu_68_p2;
wire   [0:0] ymaggreater_1_fu_86_p3;
wire   [0:0] or_ln18_fu_94_p2;

assign and_ln18_fu_68_p2 = (icmp_ln18_fu_56_p2 & icmp_ln18_1_fu_62_p2);

assign ap_ready = 1'b1;

assign data_fu_30_p1 = x;

assign or_ln18_fu_94_p2 = (ymaggreater_1_fu_86_p3 | and_ln18_fu_68_p2);

assign x_fp_exp_fu_42_p4 = {{data_fu_30_p1[30:23]}};

assign x_fp_sig_fu_52_p1 = data_fu_30_p1[22:0];

assign x_fp_sign_fu_34_p3 = data_fu_30_p1[32'd31];

assign xor_ln39_fu_80_p2 = (ymaggreater_fu_74_p2 ^ 1'd1);

assign ymaggreater_1_fu_86_p3 = ((x_fp_sign_fu_34_p3[0:0] == 1'b1) ? xor_ln39_fu_80_p2 : ymaggreater_fu_74_p2);

assign ap_return = ((or_ln18_fu_94_p2[0:0] == 1'b1) ? 32'd3271557120 : x);

assign icmp_ln18_1_fu_62_p2 = ((x_fp_sig_fu_52_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_56_p2 = ((x_fp_exp_fu_42_p4 == 8'd255) ? 1'b1 : 1'b0);

assign ymaggreater_fu_74_p2 = (($signed(data_fu_30_p1) < $signed(32'd3271557120)) ? 1'b1 : 1'b0);

endmodule //activation_quant_generic_fmax_float_s
