// Seed: 1474524299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_7;
  always $signed(42);
  ;
  logic id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd4,
    parameter id_6 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8[id_6-id_5 :-1'b0],
    id_9,
    id_10
);
  input wire id_10;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_3,
      id_1,
      id_3,
      id_3
  );
  inout wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  input wire _id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_11;
endmodule
