Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 03:50:15 2023
| Host         : Jackkahod running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   143 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+------------------+------------------+----------------+--------------+
|           Clock Signal          | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+---------------+------------------+------------------+----------------+--------------+
|  genblk1[3].div1/clk_out_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[0].div1/clk_out_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[11].div1/clk_out_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[2].div1/clk_out_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[10].div1/clk_out_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[9].div1/clk_out_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[4].div1/clk_out_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[6].div1/clk_out_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[7].div1/clk_out_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[8].div1/clk_out_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[5].div1/clk_out_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[12].div1/clk_out_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[15].div1/clk_out_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[14].div1/clk_out_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[13].div1/clk_out_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[17].div1/clk_out_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[16].div1/clk_out_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[1].div1/clk_out_reg_0  |               |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                  |               |                  |                1 |              1 |         1.00 |
|  genblk1[18].div1/clk_div_19    |               |                  |                2 |              2 |         1.00 |
|  genblk1[18].div1/clk_out_reg_0 |               | op[0]            |                5 |              5 |         1.00 |
|  genblk1[18].div1/clk_out_reg_0 |               |                  |                6 |              7 |         1.17 |
+---------------------------------+---------------+------------------+------------------+----------------+--------------+


