#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 20 16:15:35 2023
# Process ID: 57073
# Current directory: /home/ssddls1/ashutosh/ashufpga
# Command line: vivado
# Log file: /home/ssddls1/ashutosh/ashufpga/vivado.log
# Journal file: /home/ssddls1/ashutosh/ashufpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ssddls1/ashutosh/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/ssddls1/ashutosh/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {user_si570_sysclk ( User Programmable differential clock ) } Manual_Source {Auto}}  [get_bd_intf_pins ddr4_0/C0_SYS_CLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {ddr4_sdram ( DDR4 SDRAM ) } Manual_Source {Auto}}  [get_bd_intf_pins ddr4_0/C0_DDR4]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins ddr4_0/sys_rst]
endgroup
