// Seed: 2084914598
module module_0 (
    output supply1 id_0,
    id_10,
    output wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    input supply1 id_8
);
  wire id_11;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    inout uwire id_2,
    id_12,
    input wire id_3,
    input wor id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input uwire id_8,
    output tri0 id_9,
    input tri id_10
);
  wire id_13;
  assign id_12 = -1 - -1;
  assign id_9  = id_0 == id_8;
  wire id_14;
  assign id_2 = id_4;
  always_ff id_5 = 1 & 1;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_5,
      id_7,
      id_8,
      id_8,
      id_6,
      id_5,
      id_4
  );
  assign modCall_1.type_3 = 0;
endmodule
