#! /Users/evanlin/opt/anaconda3/envs/cocotb_arm64/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/system.vpi";
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/va_math.vpi";
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/v2009.vpi";
S_0x7fd451f25300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fd4628f3220 .scope module, "layer1" "layer1" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "load_weights";
    .port_info 4 /INPUT 16 "weight_11";
    .port_info 5 /INPUT 16 "weight_12";
    .port_info 6 /INPUT 16 "weight_21";
    .port_info 7 /INPUT 16 "weight_22";
    .port_info 8 /INPUT 16 "in_bias_21";
    .port_info 9 /INPUT 16 "in_bias_22";
    .port_info 10 /INPUT 16 "leak_factor";
    .port_info 11 /INPUT 1 "valid_data_in";
    .port_info 12 /INPUT 16 "acc_data_nn_in1";
    .port_info 13 /INPUT 1 "acc_valid_data_nn_in1";
    .port_info 14 /INPUT 16 "acc_data_nn_in2";
    .port_info 15 /INPUT 1 "acc_valid_data_nn_in2";
o0x7fd458040098 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd451f4f8e0_0 .net/s "acc_data_nn_in1", 15 0, o0x7fd458040098;  0 drivers
o0x7fd4580404b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd451f4f990_0 .net/s "acc_data_nn_in2", 15 0, o0x7fd4580404b8;  0 drivers
o0x7fd458040158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd451f4fa20_0 .net "acc_valid_data_nn_in1", 0 0, o0x7fd458040158;  0 drivers
o0x7fd458040578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd451f4fab0_0 .net "acc_valid_data_nn_in2", 0 0, o0x7fd458040578;  0 drivers
v0x7fd451f4fb60_0 .net "acc_valid_out_1", 0 0, v0x7fd462866b20_0;  1 drivers
v0x7fd451f4fcb0_0 .net "acc_valid_out_2", 0 0, v0x7fd451f2ebb0_0;  1 drivers
v0x7fd451f4fd40_0 .net "bias_valid_out_21", 0 0, v0x7fd451f2f320_0;  1 drivers
v0x7fd451f4fdd0_0 .net "bias_valid_out_22", 0 0, v0x7fd451f2fb30_0;  1 drivers
o0x7fd4580401e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd451f4fea0_0 .net "clk", 0 0, o0x7fd4580401e8;  0 drivers
o0x7fd4580407b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd451f4ffb0_0 .net/s "in_bias_21", 15 0, o0x7fd4580407b8;  0 drivers
o0x7fd4580409f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd451f50040_0 .net/s "in_bias_22", 15 0, o0x7fd4580409f8;  0 drivers
v0x7fd451f500d0_0 .net/s "input_11", 15 0, v0x7fd46281c9a0_0;  1 drivers
v0x7fd451f501e0_0 .net/s "input_21", 15 0, v0x7fd451f2e870_0;  1 drivers
o0x7fd458040e78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd451f502f0_0 .net/s "leak_factor", 15 0, o0x7fd458040e78;  0 drivers
o0x7fd458041ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd451f50400_0 .net "load_weights", 0 0, o0x7fd458041ef8;  0 drivers
v0x7fd451f50490_0 .net/s "lr_data_out1", 15 0, v0x7fd451f322c0_0;  1 drivers
v0x7fd451f50520_0 .net/s "lr_data_out2", 15 0, v0x7fd451f347b0_0;  1 drivers
v0x7fd451f506b0_0 .net "lr_valid_out_21", 0 0, v0x7fd451f32120_0;  1 drivers
v0x7fd451f50740_0 .net "lr_valid_out_22", 0 0, v0x7fd451f34610_0;  1 drivers
v0x7fd451f507d0_0 .net/s "out_21_bias", 15 0, v0x7fd451f2f570_0;  1 drivers
v0x7fd451f50860_0 .net/s "out_22_bias", 15 0, v0x7fd451f2fd60_0;  1 drivers
o0x7fd458040248 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd451f508f0_0 .net "rst", 0 0, o0x7fd458040248;  0 drivers
o0x7fd458040188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd451f50980_0 .net "start", 0 0, o0x7fd458040188;  0 drivers
v0x7fd451f50a10_0 .net/s "sys_data_out_21", 15 0, v0x7fd451f47bc0_0;  1 drivers
v0x7fd451f50aa0_0 .net/s "sys_data_out_22", 15 0, v0x7fd451f4e240_0;  1 drivers
o0x7fd458044838 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd451f50b30_0 .net "valid_data_in", 0 0, o0x7fd458044838;  0 drivers
v0x7fd451f50bc0_0 .net "valid_out_21", 0 0, L_0x7fd46281f540;  1 drivers
v0x7fd451f50c50_0 .net "valid_out_22", 0 0, L_0x7fd451f51170;  1 drivers
o0x7fd458041f88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd451f50ce0_0 .net/s "weight_11", 15 0, o0x7fd458041f88;  0 drivers
o0x7fd458042bb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd451f50db0_0 .net/s "weight_12", 15 0, o0x7fd458042bb8;  0 drivers
o0x7fd4580437b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd451f50e80_0 .net/s "weight_21", 15 0, o0x7fd4580437b8;  0 drivers
o0x7fd458044388 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd451f50f10_0 .net/s "weight_22", 15 0, o0x7fd458044388;  0 drivers
S_0x7fd4628f4000 .scope module, "acc_1" "accumulator" 3 57, 4 1 0, S_0x7fd4628f3220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "acc_valid_in";
    .port_info 3 /INPUT 1 "acc_valid_data_in";
    .port_info 4 /INPUT 16 "acc_data_nn_in";
    .port_info 5 /INPUT 1 "acc_valid_data_nn_in";
    .port_info 6 /INPUT 16 "acc_data_in";
    .port_info 7 /OUTPUT 1 "acc_valid_out";
    .port_info 8 /OUTPUT 16 "acc_data_out";
P_0x7fd46282a6f0 .param/l "ACC_WIDTH" 0 4 2, +C4<00000000000000000000000000000001>;
v0x7fd46281c880_0 .net/s "acc_data_in", 15 0, v0x7fd451f322c0_0;  alias, 1 drivers
v0x7fd46281c910_0 .net/s "acc_data_nn_in", 15 0, o0x7fd458040098;  alias, 0 drivers
v0x7fd46281c9a0_0 .var/s "acc_data_out", 15 0;
v0x7fd4628668c0 .array/s "acc_mem_reg", 0 0, 15 0;
v0x7fd462866950_0 .net "acc_valid_data_in", 0 0, v0x7fd451f32120_0;  alias, 1 drivers
v0x7fd4628669e0_0 .net "acc_valid_data_nn_in", 0 0, o0x7fd458040158;  alias, 0 drivers
v0x7fd462866a80_0 .net "acc_valid_in", 0 0, o0x7fd458040188;  alias, 0 drivers
v0x7fd462866b20_0 .var "acc_valid_out", 0 0;
v0x7fd462838170_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd462838280_0 .var "counter", 7 0;
v0x7fd462838310_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
E_0x7fd4628f2a70 .event posedge, v0x7fd462838170_0;
S_0x7fd451f18a60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 25, 4 25 0, S_0x7fd4628f4000;
 .timescale -9 -12;
v0x7fd462818250_0 .var/2s "i", 31 0;
S_0x7fd462805740 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 30, 4 30 0, S_0x7fd4628f4000;
 .timescale -9 -12;
v0x7fd46281c7f0_0 .var/2s "i", 31 0;
S_0x7fd462835200 .scope module, "acc_2" "accumulator" 3 72, 4 1 0, S_0x7fd4628f3220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "acc_valid_in";
    .port_info 3 /INPUT 1 "acc_valid_data_in";
    .port_info 4 /INPUT 16 "acc_data_nn_in";
    .port_info 5 /INPUT 1 "acc_valid_data_nn_in";
    .port_info 6 /INPUT 16 "acc_data_in";
    .port_info 7 /OUTPUT 1 "acc_valid_out";
    .port_info 8 /OUTPUT 16 "acc_data_out";
P_0x7fd46281ca70 .param/l "ACC_WIDTH" 0 4 2, +C4<00000000000000000000000000000001>;
v0x7fd451f2e750_0 .net/s "acc_data_in", 15 0, v0x7fd451f347b0_0;  alias, 1 drivers
v0x7fd451f2e7e0_0 .net/s "acc_data_nn_in", 15 0, o0x7fd4580404b8;  alias, 0 drivers
v0x7fd451f2e870_0 .var/s "acc_data_out", 15 0;
v0x7fd451f2e900 .array/s "acc_mem_reg", 0 0, 15 0;
v0x7fd451f2e9a0_0 .net "acc_valid_data_in", 0 0, v0x7fd451f34610_0;  alias, 1 drivers
v0x7fd451f2ea80_0 .net "acc_valid_data_nn_in", 0 0, o0x7fd458040578;  alias, 0 drivers
v0x7fd451f2eb20_0 .net "acc_valid_in", 0 0, v0x7fd462866b20_0;  alias, 1 drivers
v0x7fd451f2ebb0_0 .var "acc_valid_out", 0 0;
v0x7fd451f2ec40_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd451f2ed70_0 .var "counter", 7 0;
v0x7fd451f2ee00_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
S_0x7fd46282f200 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 25, 4 25 0, S_0x7fd462835200;
 .timescale -9 -12;
v0x7fd46282f370_0 .var/2s "i", 31 0;
S_0x7fd451f2e500 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 30, 4 30 0, S_0x7fd462835200;
 .timescale -9 -12;
v0x7fd451f2e6c0_0 .var/2s "i", 31 0;
S_0x7fd451f2ef50 .scope module, "bias_21" "bias" 3 104, 5 4 0, S_0x7fd4628f3220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "bias_valid_in";
    .port_info 3 /INPUT 16 "input_in";
    .port_info 4 /INPUT 16 "bias_in";
    .port_info 5 /OUTPUT 16 "output_out";
    .port_info 6 /OUTPUT 1 "bias_valid_out";
v0x7fd451f2f1d0_0 .net/s "bias_in", 15 0, o0x7fd4580407b8;  alias, 0 drivers
v0x7fd451f2f280_0 .net "bias_valid_in", 0 0, L_0x7fd46281f540;  alias, 1 drivers
v0x7fd451f2f320_0 .var "bias_valid_out", 0 0;
v0x7fd451f2f3d0_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd451f2f4a0_0 .net/s "input_in", 15 0, v0x7fd451f47bc0_0;  alias, 1 drivers
v0x7fd451f2f570_0 .var/s "output_out", 15 0;
v0x7fd451f2f620_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
S_0x7fd451f2f780 .scope module, "bias_22" "bias" 3 115, 5 4 0, S_0x7fd4628f3220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "bias_valid_in";
    .port_info 3 /INPUT 16 "input_in";
    .port_info 4 /INPUT 16 "bias_in";
    .port_info 5 /OUTPUT 16 "output_out";
    .port_info 6 /OUTPUT 1 "bias_valid_out";
v0x7fd451f2f9f0_0 .net/s "bias_in", 15 0, o0x7fd4580409f8;  alias, 0 drivers
v0x7fd451f2fa90_0 .net "bias_valid_in", 0 0, L_0x7fd451f51170;  alias, 1 drivers
v0x7fd451f2fb30_0 .var "bias_valid_out", 0 0;
v0x7fd451f2fbe0_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd451f2fc70_0 .net/s "input_in", 15 0, v0x7fd451f4e240_0;  alias, 1 drivers
v0x7fd451f2fd60_0 .var/s "output_out", 15 0;
v0x7fd451f2fe10_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
S_0x7fd451f2ff50 .scope module, "leaky_relu_21" "leaky_relu" 3 126, 6 4 0, S_0x7fd4628f3220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "input_in";
    .port_info 4 /INPUT 16 "leak_factor";
    .port_info 5 /OUTPUT 16 "out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x7fd451f31e10_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd451f31f30_0 .net/s "input_in", 15 0, v0x7fd451f2f570_0;  alias, 1 drivers
v0x7fd451f31fc0_0 .net/s "leak_factor", 15 0, o0x7fd458040e78;  alias, 0 drivers
v0x7fd451f32070_0 .net "lr_valid_in", 0 0, v0x7fd451f2f320_0;  alias, 1 drivers
v0x7fd451f32120_0 .var "lr_valid_out", 0 0;
v0x7fd451f321f0_0 .net/s "mul_out", 15 0, L_0x7fd451f53c10;  1 drivers
v0x7fd451f322c0_0 .var/s "out", 15 0;
v0x7fd451f32350_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
S_0x7fd451f30200 .scope module, "mul_inst" "fxp_mul" 6 15, 7 278 0, S_0x7fd451f2ff50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fd451f303c0 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x7fd451f30400 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x7fd451f30440 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x7fd451f30480 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x7fd451f304c0 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x7fd451f30500 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x7fd451f30540 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x7fd451f30580 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x7fd451f305c0 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x7fd451f318d0_0 .net/s *"_ivl_0", 31 0, L_0x7fd451f538f0;  1 drivers
v0x7fd451f31990_0 .net/s *"_ivl_2", 31 0, L_0x7fd451f53a30;  1 drivers
v0x7fd451f31a30_0 .net "ina", 15 0, v0x7fd451f2f570_0;  alias, 1 drivers
v0x7fd451f31b00_0 .net "inb", 15 0, o0x7fd458040e78;  alias, 0 drivers
v0x7fd451f31b90_0 .net "out", 15 0, L_0x7fd451f53c10;  alias, 1 drivers
v0x7fd451f31c70_0 .net "overflow", 0 0, v0x7fd451f31800_0;  1 drivers
v0x7fd451f31d20_0 .net/s "res", 31 0, L_0x7fd451f53af0;  1 drivers
L_0x7fd451f538f0 .extend/s 32, v0x7fd451f2f570_0;
L_0x7fd451f53a30 .extend/s 32, o0x7fd458040e78;
L_0x7fd451f53af0 .arith/mult 32, L_0x7fd451f538f0, L_0x7fd451f53a30;
S_0x7fd451f30a80 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x7fd451f30200;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f30c40 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x7fd451f30c80 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x7fd451f30cc0 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x7fd451f30d00 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f30d40 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f313c0_0 .net "in", 31 0, L_0x7fd451f53af0;  alias, 1 drivers
v0x7fd451f31450_0 .var "ini", 15 0;
v0x7fd451f314f0_0 .var "inr", 23 0;
v0x7fd451f315b0_0 .net "out", 15 0, L_0x7fd451f53c10;  alias, 1 drivers
v0x7fd451f31660_0 .var "outf", 7 0;
v0x7fd451f31750_0 .var "outi", 7 0;
v0x7fd451f31800_0 .var "overflow", 0 0;
L_0x7fd451f53c10 .concat [ 8 8 0 0], v0x7fd451f31660_0, v0x7fd451f31750_0;
S_0x7fd451f31000 .scope generate, "genblk4" "genblk4" 7 44, 7 44 0, S_0x7fd451f30a80;
 .timescale -9 -12;
E_0x7fd451f311c0 .event edge, v0x7fd451f313c0_0, v0x7fd451f314f0_0;
S_0x7fd451f311f0 .scope generate, "genblk9" "genblk9" 7 65, 7 65 0, S_0x7fd451f30a80;
 .timescale -9 -12;
E_0x7fd451f30f30 .event edge, v0x7fd451f314f0_0, v0x7fd451f31450_0;
S_0x7fd451f324a0 .scope module, "leaky_relu_22" "leaky_relu" 3 137, 6 4 0, S_0x7fd4628f3220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "input_in";
    .port_info 4 /INPUT 16 "leak_factor";
    .port_info 5 /OUTPUT 16 "out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x7fd451f34370_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd451f34410_0 .net/s "input_in", 15 0, v0x7fd451f2fd60_0;  alias, 1 drivers
v0x7fd451f344f0_0 .net/s "leak_factor", 15 0, o0x7fd458040e78;  alias, 0 drivers
v0x7fd451f34580_0 .net "lr_valid_in", 0 0, v0x7fd451f2fb30_0;  alias, 1 drivers
v0x7fd451f34610_0 .var "lr_valid_out", 0 0;
v0x7fd451f346e0_0 .net/s "mul_out", 15 0, L_0x7fd451f53ff0;  1 drivers
v0x7fd451f347b0_0 .var/s "out", 15 0;
v0x7fd451f34840_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
S_0x7fd451f32710 .scope module, "mul_inst" "fxp_mul" 6 15, 7 278 0, S_0x7fd451f324a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fd451f328e0 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x7fd451f32920 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x7fd451f32960 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x7fd451f329a0 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x7fd451f329e0 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x7fd451f32a20 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x7fd451f32a60 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x7fd451f32aa0 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x7fd451f32ae0 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x7fd451f33e20_0 .net/s *"_ivl_0", 31 0, L_0x7fd451f53cd0;  1 drivers
v0x7fd451f33ee0_0 .net/s *"_ivl_2", 31 0, L_0x7fd451f53e10;  1 drivers
v0x7fd451f33f80_0 .net "ina", 15 0, v0x7fd451f2fd60_0;  alias, 1 drivers
v0x7fd451f34050_0 .net "inb", 15 0, o0x7fd458040e78;  alias, 0 drivers
v0x7fd451f34120_0 .net "out", 15 0, L_0x7fd451f53ff0;  alias, 1 drivers
v0x7fd451f341f0_0 .net "overflow", 0 0, v0x7fd451f33d50_0;  1 drivers
v0x7fd451f34280_0 .net/s "res", 31 0, L_0x7fd451f53ed0;  1 drivers
L_0x7fd451f53cd0 .extend/s 32, v0x7fd451f2fd60_0;
L_0x7fd451f53e10 .extend/s 32, o0x7fd458040e78;
L_0x7fd451f53ed0 .arith/mult 32, L_0x7fd451f53cd0, L_0x7fd451f53e10;
S_0x7fd451f32fc0 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x7fd451f32710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f33180 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x7fd451f331c0 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x7fd451f33200 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x7fd451f33240 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f33280 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f33910_0 .net "in", 31 0, L_0x7fd451f53ed0;  alias, 1 drivers
v0x7fd451f339a0_0 .var "ini", 15 0;
v0x7fd451f33a40_0 .var "inr", 23 0;
v0x7fd451f33b00_0 .net "out", 15 0, L_0x7fd451f53ff0;  alias, 1 drivers
v0x7fd451f33bb0_0 .var "outf", 7 0;
v0x7fd451f33ca0_0 .var "outi", 7 0;
v0x7fd451f33d50_0 .var "overflow", 0 0;
L_0x7fd451f53ff0 .concat [ 8 8 0 0], v0x7fd451f33bb0_0, v0x7fd451f33ca0_0;
S_0x7fd451f33540 .scope generate, "genblk4" "genblk4" 7 44, 7 44 0, S_0x7fd451f32fc0;
 .timescale -9 -12;
E_0x7fd451f33700 .event edge, v0x7fd451f33910_0, v0x7fd451f33a40_0;
S_0x7fd451f33740 .scope generate, "genblk9" "genblk9" 7 65, 7 65 0, S_0x7fd451f32fc0;
 .timescale -9 -12;
E_0x7fd451f33470 .event edge, v0x7fd451f33a40_0, v0x7fd451f339a0_0;
S_0x7fd451f34970 .scope module, "systolic_inst" "systolic" 3 84, 8 6 0, S_0x7fd4628f3220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "load_weights";
    .port_info 4 /INPUT 16 "input_11";
    .port_info 5 /INPUT 16 "input_21";
    .port_info 6 /INPUT 16 "weight_11";
    .port_info 7 /INPUT 16 "weight_12";
    .port_info 8 /INPUT 16 "weight_21";
    .port_info 9 /INPUT 16 "weight_22";
    .port_info 10 /OUTPUT 16 "out_21";
    .port_info 11 /OUTPUT 16 "out_22";
    .port_info 12 /OUTPUT 1 "valid_out_21";
    .port_info 13 /OUTPUT 1 "valid_out_22";
L_0x7fd46281f540 .functor BUFZ 1, v0x7fd451f47aa0_0, C4<0>, C4<0>, C4<0>;
L_0x7fd451f51170 .functor BUFZ 1, v0x7fd451f4e120_0, C4<0>, C4<0>, C4<0>;
v0x7fd451f4e6a0_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd451f4e740_0 .net "input_11", 15 0, v0x7fd46281c9a0_0;  alias, 1 drivers
v0x7fd451f4e7e0_0 .net "input_11_out", 15 0, v0x7fd451f3aad0_0;  1 drivers
v0x7fd451f4e870_0 .net "input_21", 15 0, v0x7fd451f2e870_0;  alias, 1 drivers
v0x7fd451f4e900_0 .net "input_21_out", 15 0, v0x7fd451f477a0_0;  1 drivers
v0x7fd451f4e9d0_0 .net "load_weights", 0 0, o0x7fd458041ef8;  alias, 0 drivers
v0x7fd451f4eae0_0 .net "out_21", 15 0, v0x7fd451f47bc0_0;  alias, 1 drivers
v0x7fd451f4eb70_0 .net "out_22", 15 0, v0x7fd451f4e240_0;  alias, 1 drivers
v0x7fd451f4ec40_0 .net "pe_valid_out_11", 0 0, v0x7fd451f3ade0_0;  1 drivers
v0x7fd451f4ed50_0 .net "pe_valid_out_12", 0 0, v0x7fd451f413f0_0;  1 drivers
v0x7fd451f4ede0_0 .net "pe_valid_out_21", 0 0, v0x7fd451f47aa0_0;  1 drivers
v0x7fd451f4ee70_0 .net "pe_valid_out_22", 0 0, v0x7fd451f4e120_0;  1 drivers
v0x7fd451f4ef00_0 .net "psum_11", 15 0, v0x7fd451f3af40_0;  1 drivers
v0x7fd451f4f010_0 .net "psum_12", 15 0, v0x7fd451f41510_0;  1 drivers
v0x7fd451f4f120_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
v0x7fd451f4f1b0_0 .net "start", 0 0, v0x7fd462866b20_0;  alias, 1 drivers
v0x7fd451f4f240_0 .net "valid_out_21", 0 0, L_0x7fd46281f540;  alias, 1 drivers
v0x7fd451f4f3d0_0 .net "valid_out_22", 0 0, L_0x7fd451f51170;  alias, 1 drivers
v0x7fd451f4f460_0 .net "weight_11", 15 0, o0x7fd458041f88;  alias, 0 drivers
v0x7fd451f4f4f0_0 .net "weight_12", 15 0, o0x7fd458042bb8;  alias, 0 drivers
v0x7fd451f4f580_0 .net "weight_21", 15 0, o0x7fd4580437b8;  alias, 0 drivers
v0x7fd451f4f610_0 .net "weight_22", 15 0, o0x7fd458044388;  alias, 0 drivers
L_0x7fd458078008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd451f4f6a0_0 .net "zero_wire_inputs", 15 0, L_0x7fd458078008;  1 drivers
L_0x7fd458078050 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd458042b28 .resolv tri, v0x7fd451f410d0_0, v0x7fd451f4de20_0, L_0x7fd458078050;
v0x7fd451f4f730_0 .net8 "zero_wire_outputs", 15 0, RS_0x7fd458042b28;  3 drivers
S_0x7fd451f34cf0 .scope module, "pe11" "pe" 8 51, 9 4 0, S_0x7fd451f34970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x7fd451f30110 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x7fd451f3a950_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd451f3a9f0_0 .net/s "input_in", 15 0, v0x7fd46281c9a0_0;  alias, 1 drivers
v0x7fd451f3aad0_0 .var/s "input_out", 15 0;
v0x7fd451f3ab60_0 .net "load_weight", 0 0, o0x7fd458041ef8;  alias, 0 drivers
v0x7fd451f3abf0_0 .net/s "mult_out", 15 0, L_0x7fd451f51510;  1 drivers
v0x7fd451f3ad50_0 .net "pe_valid_in", 0 0, v0x7fd462866b20_0;  alias, 1 drivers
v0x7fd451f3ade0_0 .var "pe_valid_out", 0 0;
v0x7fd451f3ae70_0 .net/s "psum_in", 15 0, L_0x7fd458078008;  alias, 1 drivers
v0x7fd451f3af40_0 .var/s "psum_out", 15 0;
v0x7fd451f3b050_0 .net/s "psum_reg", 15 0, L_0x7fd451f51a90;  1 drivers
v0x7fd451f3b0e0_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
v0x7fd451f3b170_0 .net/s "weight", 15 0, o0x7fd458041f88;  alias, 0 drivers
v0x7fd451f3b210_0 .var/s "weight_reg", 15 0;
E_0x7fd451f350e0 .event posedge, v0x7fd462838310_0, v0x7fd462838170_0;
S_0x7fd451f35130 .scope module, "adder" "fxp_add" 9 37, 7 110 0, S_0x7fd451f34cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fd451f35300 .param/l "ROUND" 0 7 117, +C4<00000000000000000000000000000001>;
P_0x7fd451f35340 .param/l "WIF" 1 7 126, +C4<00000000000000000000000000001000>;
P_0x7fd451f35380 .param/l "WIFA" 0 7 112, +C4<00000000000000000000000000001000>;
P_0x7fd451f353c0 .param/l "WIFB" 0 7 114, +C4<00000000000000000000000000001000>;
P_0x7fd451f35400 .param/l "WII" 1 7 125, +C4<00000000000000000000000000001000>;
P_0x7fd451f35440 .param/l "WIIA" 0 7 111, +C4<00000000000000000000000000001000>;
P_0x7fd451f35480 .param/l "WIIB" 0 7 113, +C4<00000000000000000000000000001000>;
P_0x7fd451f354c0 .param/l "WOF" 0 7 116, +C4<00000000000000000000000000001000>;
P_0x7fd451f35500 .param/l "WOI" 0 7 115, +C4<00000000000000000000000000001000>;
P_0x7fd451f35540 .param/l "WRF" 1 7 128, +C4<00000000000000000000000000001000>;
P_0x7fd451f35580 .param/l "WRI" 1 7 127, +C4<000000000000000000000000000001001>;
v0x7fd451f38650_0 .net/s *"_ivl_0", 16 0, L_0x7fd451f515b0;  1 drivers
v0x7fd451f38710_0 .net/s *"_ivl_2", 16 0, L_0x7fd451f516b0;  1 drivers
v0x7fd451f387b0_0 .net "ina", 15 0, L_0x7fd451f51510;  alias, 1 drivers
v0x7fd451f38880_0 .net "inaz", 15 0, L_0x7fd451f51910;  1 drivers
v0x7fd451f38930_0 .net "inb", 15 0, L_0x7fd458078008;  alias, 1 drivers
v0x7fd451f38a00_0 .net "inbz", 15 0, L_0x7fd451f519b0;  1 drivers
v0x7fd451f38ab0_0 .net "out", 15 0, L_0x7fd451f51a90;  alias, 1 drivers
v0x7fd451f38b60_0 .net "overflow", 0 0, v0x7fd451f38580_0;  1 drivers
v0x7fd451f38c10_0 .net/s "res", 16 0, L_0x7fd451f51790;  1 drivers
L_0x7fd451f515b0 .extend/s 17, L_0x7fd451f51910;
L_0x7fd451f516b0 .extend/s 17, L_0x7fd451f519b0;
L_0x7fd451f51790 .arith/sum 17, L_0x7fd451f515b0, L_0x7fd451f516b0;
S_0x7fd451f35a80 .scope module, "ina_zoom" "fxp_zoom" 7 140, 7 22 0, S_0x7fd451f35130;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f35c50 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x7fd451f35c90 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f35cd0 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x7fd451f35d10 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f35d50 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f363c0_0 .net "in", 15 0, L_0x7fd451f51510;  alias, 1 drivers
v0x7fd451f36450_0 .var "ini", 7 0;
v0x7fd451f364f0_0 .var "inr", 15 0;
v0x7fd451f365b0_0 .net "out", 15 0, L_0x7fd451f51910;  alias, 1 drivers
v0x7fd451f36660_0 .var "outf", 7 0;
v0x7fd451f36750_0 .var "outi", 7 0;
v0x7fd451f36800_0 .var "overflow", 0 0;
L_0x7fd451f51910 .concat [ 8 8 0 0], v0x7fd451f36660_0, v0x7fd451f36750_0;
S_0x7fd451f35fe0 .scope generate, "genblk10" "genblk10" 7 65, 7 65 0, S_0x7fd451f35a80;
 .timescale -9 -12;
E_0x7fd451f361a0 .event edge, v0x7fd451f364f0_0, v0x7fd451f36450_0;
S_0x7fd451f361f0 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f35a80;
 .timescale -9 -12;
E_0x7fd451f35dd0 .event edge, v0x7fd451f363c0_0;
S_0x7fd451f368d0 .scope module, "inb_zoom" "fxp_zoom" 7 152, 7 22 0, S_0x7fd451f35130;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f36aa0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x7fd451f36ae0 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f36b20 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x7fd451f36b60 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f36ba0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f37270_0 .net "in", 15 0, L_0x7fd458078008;  alias, 1 drivers
v0x7fd451f37300_0 .var "ini", 7 0;
v0x7fd451f373a0_0 .var "inr", 15 0;
v0x7fd451f37460_0 .net "out", 15 0, L_0x7fd451f519b0;  alias, 1 drivers
v0x7fd451f37510_0 .var "outf", 7 0;
v0x7fd451f37600_0 .var "outi", 7 0;
v0x7fd451f376b0_0 .var "overflow", 0 0;
L_0x7fd451f519b0 .concat [ 8 8 0 0], v0x7fd451f37510_0, v0x7fd451f37600_0;
S_0x7fd451f36e90 .scope generate, "genblk10" "genblk10" 7 65, 7 65 0, S_0x7fd451f368d0;
 .timescale -9 -12;
E_0x7fd451f37050 .event edge, v0x7fd451f373a0_0, v0x7fd451f37300_0;
S_0x7fd451f370a0 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f368d0;
 .timescale -9 -12;
E_0x7fd451f36c20 .event edge, v0x7fd451f37270_0;
S_0x7fd451f37780 .scope module, "res_zoom" "fxp_zoom" 7 164, 7 22 0, S_0x7fd451f35130;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f37940 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x7fd451f37980 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f379c0 .param/l "WII" 0 7 23, +C4<000000000000000000000000000001001>;
P_0x7fd451f37a00 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f37a40 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f38140_0 .net "in", 16 0, L_0x7fd451f51790;  alias, 1 drivers
v0x7fd451f381d0_0 .var "ini", 8 0;
v0x7fd451f38270_0 .var "inr", 16 0;
v0x7fd451f38330_0 .net "out", 15 0, L_0x7fd451f51a90;  alias, 1 drivers
v0x7fd451f383e0_0 .var "outf", 7 0;
v0x7fd451f384d0_0 .var "outi", 7 0;
v0x7fd451f38580_0 .var "overflow", 0 0;
L_0x7fd451f51a90 .concat [ 8 8 0 0], v0x7fd451f383e0_0, v0x7fd451f384d0_0;
S_0x7fd451f37d90 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f37780;
 .timescale -9 -12;
E_0x7fd451f37c60 .event edge, v0x7fd451f38140_0;
S_0x7fd451f37f70 .scope generate, "genblk9" "genblk9" 7 65, 7 65 0, S_0x7fd451f37780;
 .timescale -9 -12;
E_0x7fd451f37cc0 .event edge, v0x7fd451f38270_0, v0x7fd451f381d0_0;
S_0x7fd451f38d40 .scope module, "mult" "fxp_mul" 9 30, 7 278 0, S_0x7fd451f34cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fd451f38f00 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x7fd451f38f40 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x7fd451f38f80 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x7fd451f38fc0 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x7fd451f39000 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x7fd451f39040 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x7fd451f39080 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x7fd451f390c0 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x7fd451f39100 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x7fd451f3a420_0 .net/s *"_ivl_0", 31 0, L_0x7fd451f51230;  1 drivers
v0x7fd451f3a4e0_0 .net/s *"_ivl_2", 31 0, L_0x7fd451f512d0;  1 drivers
v0x7fd451f3a580_0 .net "ina", 15 0, v0x7fd46281c9a0_0;  alias, 1 drivers
v0x7fd451f3a650_0 .net "inb", 15 0, v0x7fd451f3b210_0;  1 drivers
v0x7fd451f3a6e0_0 .net "out", 15 0, L_0x7fd451f51510;  alias, 1 drivers
v0x7fd451f3a7c0_0 .net "overflow", 0 0, v0x7fd451f3a350_0;  1 drivers
v0x7fd451f3a850_0 .net/s "res", 31 0, L_0x7fd451f513b0;  1 drivers
L_0x7fd451f51230 .extend/s 32, v0x7fd46281c9a0_0;
L_0x7fd451f512d0 .extend/s 32, v0x7fd451f3b210_0;
L_0x7fd451f513b0 .arith/mult 32, L_0x7fd451f51230, L_0x7fd451f512d0;
S_0x7fd451f395c0 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x7fd451f38d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f39780 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x7fd451f397c0 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x7fd451f39800 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x7fd451f39840 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f39880 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f39f00_0 .net "in", 31 0, L_0x7fd451f513b0;  alias, 1 drivers
v0x7fd451f39f90_0 .var "ini", 15 0;
v0x7fd451f3a030_0 .var "inr", 23 0;
v0x7fd451f3a0f0_0 .net "out", 15 0, L_0x7fd451f51510;  alias, 1 drivers
v0x7fd451f3a1d0_0 .var "outf", 7 0;
v0x7fd451f3a2a0_0 .var "outi", 7 0;
v0x7fd451f3a350_0 .var "overflow", 0 0;
L_0x7fd451f51510 .concat [ 8 8 0 0], v0x7fd451f3a1d0_0, v0x7fd451f3a2a0_0;
S_0x7fd451f39b40 .scope generate, "genblk4" "genblk4" 7 44, 7 44 0, S_0x7fd451f395c0;
 .timescale -9 -12;
E_0x7fd451f39d00 .event edge, v0x7fd451f39f00_0, v0x7fd451f3a030_0;
S_0x7fd451f39d30 .scope generate, "genblk9" "genblk9" 7 65, 7 65 0, S_0x7fd451f395c0;
 .timescale -9 -12;
E_0x7fd451f39a70 .event edge, v0x7fd451f3a030_0, v0x7fd451f39f90_0;
S_0x7fd451f3b390 .scope module, "pe12" "pe" 8 66, 9 4 0, S_0x7fd451f34970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x7fd451f3b510 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x7fd451f40f50_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd451f40ff0_0 .net/s "input_in", 15 0, v0x7fd451f3aad0_0;  alias, 1 drivers
v0x7fd451f410d0_0 .var/s "input_out", 15 0;
v0x7fd451f41160_0 .net "load_weight", 0 0, o0x7fd458041ef8;  alias, 0 drivers
v0x7fd451f41210_0 .net/s "mult_out", 15 0, L_0x7fd451f51ef0;  1 drivers
v0x7fd451f41360_0 .net "pe_valid_in", 0 0, v0x7fd451f3ade0_0;  alias, 1 drivers
v0x7fd451f413f0_0 .var "pe_valid_out", 0 0;
v0x7fd451f41480_0 .net/s "psum_in", 15 0, L_0x7fd458078008;  alias, 1 drivers
v0x7fd451f41510_0 .var/s "psum_out", 15 0;
v0x7fd451f41620_0 .net/s "psum_reg", 15 0, L_0x7fd451f52470;  1 drivers
v0x7fd451f416b0_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
v0x7fd451f41740_0 .net/s "weight", 15 0, o0x7fd458042bb8;  alias, 0 drivers
v0x7fd451f417e0_0 .var/s "weight_reg", 15 0;
S_0x7fd451f3b770 .scope module, "adder" "fxp_add" 9 37, 7 110 0, S_0x7fd451f3b390;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fd451f3b930 .param/l "ROUND" 0 7 117, +C4<00000000000000000000000000000001>;
P_0x7fd451f3b970 .param/l "WIF" 1 7 126, +C4<00000000000000000000000000001000>;
P_0x7fd451f3b9b0 .param/l "WIFA" 0 7 112, +C4<00000000000000000000000000001000>;
P_0x7fd451f3b9f0 .param/l "WIFB" 0 7 114, +C4<00000000000000000000000000001000>;
P_0x7fd451f3ba30 .param/l "WII" 1 7 125, +C4<00000000000000000000000000001000>;
P_0x7fd451f3ba70 .param/l "WIIA" 0 7 111, +C4<00000000000000000000000000001000>;
P_0x7fd451f3bab0 .param/l "WIIB" 0 7 113, +C4<00000000000000000000000000001000>;
P_0x7fd451f3baf0 .param/l "WOF" 0 7 116, +C4<00000000000000000000000000001000>;
P_0x7fd451f3bb30 .param/l "WOI" 0 7 115, +C4<00000000000000000000000000001000>;
P_0x7fd451f3bb70 .param/l "WRF" 1 7 128, +C4<00000000000000000000000000001000>;
P_0x7fd451f3bbb0 .param/l "WRI" 1 7 127, +C4<000000000000000000000000000001001>;
v0x7fd451f3ec20_0 .net/s *"_ivl_0", 16 0, L_0x7fd451f51f90;  1 drivers
v0x7fd451f3ece0_0 .net/s *"_ivl_2", 16 0, L_0x7fd451f52090;  1 drivers
v0x7fd451f3ed80_0 .net "ina", 15 0, L_0x7fd451f51ef0;  alias, 1 drivers
v0x7fd451f3ee50_0 .net "inaz", 15 0, L_0x7fd451f522f0;  1 drivers
v0x7fd451f3ef00_0 .net "inb", 15 0, L_0x7fd458078008;  alias, 1 drivers
v0x7fd451f3f050_0 .net "inbz", 15 0, L_0x7fd451f52390;  1 drivers
v0x7fd451f3f0e0_0 .net "out", 15 0, L_0x7fd451f52470;  alias, 1 drivers
v0x7fd451f3f170_0 .net "overflow", 0 0, v0x7fd451f3eb50_0;  1 drivers
v0x7fd451f3f200_0 .net/s "res", 16 0, L_0x7fd451f52170;  1 drivers
L_0x7fd451f51f90 .extend/s 17, L_0x7fd451f522f0;
L_0x7fd451f52090 .extend/s 17, L_0x7fd451f52390;
L_0x7fd451f52170 .arith/sum 17, L_0x7fd451f51f90, L_0x7fd451f52090;
S_0x7fd451f3c0b0 .scope module, "ina_zoom" "fxp_zoom" 7 140, 7 22 0, S_0x7fd451f3b770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f3c280 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x7fd451f3c2c0 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f3c300 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x7fd451f3c340 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f3c380 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f3c9f0_0 .net "in", 15 0, L_0x7fd451f51ef0;  alias, 1 drivers
v0x7fd451f3ca80_0 .var "ini", 7 0;
v0x7fd451f3cb20_0 .var "inr", 15 0;
v0x7fd451f3cbe0_0 .net "out", 15 0, L_0x7fd451f522f0;  alias, 1 drivers
v0x7fd451f3cc90_0 .var "outf", 7 0;
v0x7fd451f3cd80_0 .var "outi", 7 0;
v0x7fd451f3ce30_0 .var "overflow", 0 0;
L_0x7fd451f522f0 .concat [ 8 8 0 0], v0x7fd451f3cc90_0, v0x7fd451f3cd80_0;
S_0x7fd451f3c610 .scope generate, "genblk10" "genblk10" 7 65, 7 65 0, S_0x7fd451f3c0b0;
 .timescale -9 -12;
E_0x7fd451f3c7d0 .event edge, v0x7fd451f3cb20_0, v0x7fd451f3ca80_0;
S_0x7fd451f3c820 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f3c0b0;
 .timescale -9 -12;
E_0x7fd451f3c400 .event edge, v0x7fd451f3c9f0_0;
S_0x7fd451f3cf00 .scope module, "inb_zoom" "fxp_zoom" 7 152, 7 22 0, S_0x7fd451f3b770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f3d0d0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x7fd451f3d110 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f3d150 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x7fd451f3d190 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f3d1d0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f3d8a0_0 .net "in", 15 0, L_0x7fd458078008;  alias, 1 drivers
v0x7fd451f3d930_0 .var "ini", 7 0;
v0x7fd451f3d9c0_0 .var "inr", 15 0;
v0x7fd451f3da50_0 .net "out", 15 0, L_0x7fd451f52390;  alias, 1 drivers
v0x7fd451f3dae0_0 .var "outf", 7 0;
v0x7fd451f3dbd0_0 .var "outi", 7 0;
v0x7fd451f3dc80_0 .var "overflow", 0 0;
L_0x7fd451f52390 .concat [ 8 8 0 0], v0x7fd451f3dae0_0, v0x7fd451f3dbd0_0;
S_0x7fd451f3d4c0 .scope generate, "genblk10" "genblk10" 7 65, 7 65 0, S_0x7fd451f3cf00;
 .timescale -9 -12;
E_0x7fd451f3d680 .event edge, v0x7fd451f3d9c0_0, v0x7fd451f3d930_0;
S_0x7fd451f3d6d0 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f3cf00;
 .timescale -9 -12;
S_0x7fd451f3dd50 .scope module, "res_zoom" "fxp_zoom" 7 164, 7 22 0, S_0x7fd451f3b770;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f3df10 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x7fd451f3df50 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f3df90 .param/l "WII" 0 7 23, +C4<000000000000000000000000000001001>;
P_0x7fd451f3dfd0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f3e010 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f3e710_0 .net "in", 16 0, L_0x7fd451f52170;  alias, 1 drivers
v0x7fd451f3e7a0_0 .var "ini", 8 0;
v0x7fd451f3e840_0 .var "inr", 16 0;
v0x7fd451f3e900_0 .net "out", 15 0, L_0x7fd451f52470;  alias, 1 drivers
v0x7fd451f3e9b0_0 .var "outf", 7 0;
v0x7fd451f3eaa0_0 .var "outi", 7 0;
v0x7fd451f3eb50_0 .var "overflow", 0 0;
L_0x7fd451f52470 .concat [ 8 8 0 0], v0x7fd451f3e9b0_0, v0x7fd451f3eaa0_0;
S_0x7fd451f3e360 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f3dd50;
 .timescale -9 -12;
E_0x7fd451f3e230 .event edge, v0x7fd451f3e710_0;
S_0x7fd451f3e540 .scope generate, "genblk9" "genblk9" 7 65, 7 65 0, S_0x7fd451f3dd50;
 .timescale -9 -12;
E_0x7fd451f3e290 .event edge, v0x7fd451f3e840_0, v0x7fd451f3e7a0_0;
S_0x7fd451f3f330 .scope module, "mult" "fxp_mul" 9 30, 7 278 0, S_0x7fd451f3b390;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fd451f3f500 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x7fd451f3f540 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x7fd451f3f580 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x7fd451f3f5c0 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x7fd451f3f600 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x7fd451f3f640 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x7fd451f3f680 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x7fd451f3f6c0 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x7fd451f3f700 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x7fd451f40a20_0 .net/s *"_ivl_0", 31 0, L_0x7fd451f51b90;  1 drivers
v0x7fd451f40ae0_0 .net/s *"_ivl_2", 31 0, L_0x7fd451f51cd0;  1 drivers
v0x7fd451f40b80_0 .net "ina", 15 0, v0x7fd451f3aad0_0;  alias, 1 drivers
v0x7fd451f40c50_0 .net "inb", 15 0, v0x7fd451f417e0_0;  1 drivers
v0x7fd451f40ce0_0 .net "out", 15 0, L_0x7fd451f51ef0;  alias, 1 drivers
v0x7fd451f40dc0_0 .net "overflow", 0 0, v0x7fd451f40950_0;  1 drivers
v0x7fd451f40e50_0 .net/s "res", 31 0, L_0x7fd451f51d90;  1 drivers
L_0x7fd451f51b90 .extend/s 32, v0x7fd451f3aad0_0;
L_0x7fd451f51cd0 .extend/s 32, v0x7fd451f417e0_0;
L_0x7fd451f51d90 .arith/mult 32, L_0x7fd451f51b90, L_0x7fd451f51cd0;
S_0x7fd451f3fbc0 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x7fd451f3f330;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f3fd80 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x7fd451f3fdc0 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x7fd451f3fe00 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x7fd451f3fe40 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f3fe80 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f40500_0 .net "in", 31 0, L_0x7fd451f51d90;  alias, 1 drivers
v0x7fd451f40590_0 .var "ini", 15 0;
v0x7fd451f40630_0 .var "inr", 23 0;
v0x7fd451f406f0_0 .net "out", 15 0, L_0x7fd451f51ef0;  alias, 1 drivers
v0x7fd451f407d0_0 .var "outf", 7 0;
v0x7fd451f408a0_0 .var "outi", 7 0;
v0x7fd451f40950_0 .var "overflow", 0 0;
L_0x7fd451f51ef0 .concat [ 8 8 0 0], v0x7fd451f407d0_0, v0x7fd451f408a0_0;
S_0x7fd451f40140 .scope generate, "genblk4" "genblk4" 7 44, 7 44 0, S_0x7fd451f3fbc0;
 .timescale -9 -12;
E_0x7fd451f40300 .event edge, v0x7fd451f40500_0, v0x7fd451f40630_0;
S_0x7fd451f40330 .scope generate, "genblk9" "genblk9" 7 65, 7 65 0, S_0x7fd451f3fbc0;
 .timescale -9 -12;
E_0x7fd451f40070 .event edge, v0x7fd451f40630_0, v0x7fd451f40590_0;
S_0x7fd451f41960 .scope module, "pe21" "pe" 8 82, 9 4 0, S_0x7fd451f34970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x7fd451f41af0 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x7fd451f47570_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd451f47710_0 .net/s "input_in", 15 0, v0x7fd451f2e870_0;  alias, 1 drivers
v0x7fd451f477a0_0 .var/s "input_out", 15 0;
v0x7fd451f47830_0 .net "load_weight", 0 0, o0x7fd458041ef8;  alias, 0 drivers
v0x7fd451f478c0_0 .net/s "mult_out", 15 0, L_0x7fd451f52890;  1 drivers
v0x7fd451f47a10_0 .net "pe_valid_in", 0 0, v0x7fd451f3ade0_0;  alias, 1 drivers
v0x7fd451f47aa0_0 .var "pe_valid_out", 0 0;
v0x7fd451f47b30_0 .net/s "psum_in", 15 0, v0x7fd451f3af40_0;  alias, 1 drivers
v0x7fd451f47bc0_0 .var/s "psum_out", 15 0;
v0x7fd451f47cd0_0 .net/s "psum_reg", 15 0, L_0x7fd451f52e10;  1 drivers
v0x7fd451f47d60_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
v0x7fd451f47ef0_0 .net/s "weight", 15 0, o0x7fd4580437b8;  alias, 0 drivers
v0x7fd451f47f80_0 .var/s "weight_reg", 15 0;
S_0x7fd451f41d50 .scope module, "adder" "fxp_add" 9 37, 7 110 0, S_0x7fd451f41960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fd451f41f10 .param/l "ROUND" 0 7 117, +C4<00000000000000000000000000000001>;
P_0x7fd451f41f50 .param/l "WIF" 1 7 126, +C4<00000000000000000000000000001000>;
P_0x7fd451f41f90 .param/l "WIFA" 0 7 112, +C4<00000000000000000000000000001000>;
P_0x7fd451f41fd0 .param/l "WIFB" 0 7 114, +C4<00000000000000000000000000001000>;
P_0x7fd451f42010 .param/l "WII" 1 7 125, +C4<00000000000000000000000000001000>;
P_0x7fd451f42050 .param/l "WIIA" 0 7 111, +C4<00000000000000000000000000001000>;
P_0x7fd451f42090 .param/l "WIIB" 0 7 113, +C4<00000000000000000000000000001000>;
P_0x7fd451f420d0 .param/l "WOF" 0 7 116, +C4<00000000000000000000000000001000>;
P_0x7fd451f42110 .param/l "WOI" 0 7 115, +C4<00000000000000000000000000001000>;
P_0x7fd451f42150 .param/l "WRF" 1 7 128, +C4<00000000000000000000000000001000>;
P_0x7fd451f42190 .param/l "WRI" 1 7 127, +C4<000000000000000000000000000001001>;
v0x7fd451f45260_0 .net/s *"_ivl_0", 16 0, L_0x7fd451f52930;  1 drivers
v0x7fd451f45320_0 .net/s *"_ivl_2", 16 0, L_0x7fd451f52a30;  1 drivers
v0x7fd451f453c0_0 .net "ina", 15 0, L_0x7fd451f52890;  alias, 1 drivers
v0x7fd451f45490_0 .net "inaz", 15 0, L_0x7fd451f52c90;  1 drivers
v0x7fd451f45540_0 .net "inb", 15 0, v0x7fd451f3af40_0;  alias, 1 drivers
v0x7fd451f45650_0 .net "inbz", 15 0, L_0x7fd451f52d30;  1 drivers
v0x7fd451f456e0_0 .net "out", 15 0, L_0x7fd451f52e10;  alias, 1 drivers
v0x7fd451f45770_0 .net "overflow", 0 0, v0x7fd451f45190_0;  1 drivers
v0x7fd451f45820_0 .net/s "res", 16 0, L_0x7fd451f52b10;  1 drivers
L_0x7fd451f52930 .extend/s 17, L_0x7fd451f52c90;
L_0x7fd451f52a30 .extend/s 17, L_0x7fd451f52d30;
L_0x7fd451f52b10 .arith/sum 17, L_0x7fd451f52930, L_0x7fd451f52a30;
S_0x7fd451f42690 .scope module, "ina_zoom" "fxp_zoom" 7 140, 7 22 0, S_0x7fd451f41d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f42860 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x7fd451f428a0 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f428e0 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x7fd451f42920 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f42960 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f42fd0_0 .net "in", 15 0, L_0x7fd451f52890;  alias, 1 drivers
v0x7fd451f43060_0 .var "ini", 7 0;
v0x7fd451f43100_0 .var "inr", 15 0;
v0x7fd451f431c0_0 .net "out", 15 0, L_0x7fd451f52c90;  alias, 1 drivers
v0x7fd451f43270_0 .var "outf", 7 0;
v0x7fd451f43360_0 .var "outi", 7 0;
v0x7fd451f43410_0 .var "overflow", 0 0;
L_0x7fd451f52c90 .concat [ 8 8 0 0], v0x7fd451f43270_0, v0x7fd451f43360_0;
S_0x7fd451f42bf0 .scope generate, "genblk10" "genblk10" 7 65, 7 65 0, S_0x7fd451f42690;
 .timescale -9 -12;
E_0x7fd451f42db0 .event edge, v0x7fd451f43100_0, v0x7fd451f43060_0;
S_0x7fd451f42e00 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f42690;
 .timescale -9 -12;
E_0x7fd451f429e0 .event edge, v0x7fd451f42fd0_0;
S_0x7fd451f434e0 .scope module, "inb_zoom" "fxp_zoom" 7 152, 7 22 0, S_0x7fd451f41d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f436b0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x7fd451f436f0 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f43730 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x7fd451f43770 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f437b0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f43e80_0 .net "in", 15 0, v0x7fd451f3af40_0;  alias, 1 drivers
v0x7fd451f43f10_0 .var "ini", 7 0;
v0x7fd451f43fb0_0 .var "inr", 15 0;
v0x7fd451f44070_0 .net "out", 15 0, L_0x7fd451f52d30;  alias, 1 drivers
v0x7fd451f44120_0 .var "outf", 7 0;
v0x7fd451f44210_0 .var "outi", 7 0;
v0x7fd451f442c0_0 .var "overflow", 0 0;
L_0x7fd451f52d30 .concat [ 8 8 0 0], v0x7fd451f44120_0, v0x7fd451f44210_0;
S_0x7fd451f43aa0 .scope generate, "genblk10" "genblk10" 7 65, 7 65 0, S_0x7fd451f434e0;
 .timescale -9 -12;
E_0x7fd451f43c60 .event edge, v0x7fd451f43fb0_0, v0x7fd451f43f10_0;
S_0x7fd451f43cb0 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f434e0;
 .timescale -9 -12;
E_0x7fd451f43830 .event edge, v0x7fd451f3af40_0;
S_0x7fd451f44390 .scope module, "res_zoom" "fxp_zoom" 7 164, 7 22 0, S_0x7fd451f41d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f44550 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x7fd451f44590 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f445d0 .param/l "WII" 0 7 23, +C4<000000000000000000000000000001001>;
P_0x7fd451f44610 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f44650 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f44d50_0 .net "in", 16 0, L_0x7fd451f52b10;  alias, 1 drivers
v0x7fd451f44de0_0 .var "ini", 8 0;
v0x7fd451f44e80_0 .var "inr", 16 0;
v0x7fd451f44f40_0 .net "out", 15 0, L_0x7fd451f52e10;  alias, 1 drivers
v0x7fd451f44ff0_0 .var "outf", 7 0;
v0x7fd451f450e0_0 .var "outi", 7 0;
v0x7fd451f45190_0 .var "overflow", 0 0;
L_0x7fd451f52e10 .concat [ 8 8 0 0], v0x7fd451f44ff0_0, v0x7fd451f450e0_0;
S_0x7fd451f449a0 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f44390;
 .timescale -9 -12;
E_0x7fd451f44870 .event edge, v0x7fd451f44d50_0;
S_0x7fd451f44b80 .scope generate, "genblk9" "genblk9" 7 65, 7 65 0, S_0x7fd451f44390;
 .timescale -9 -12;
E_0x7fd451f448d0 .event edge, v0x7fd451f44e80_0, v0x7fd451f44de0_0;
S_0x7fd451f45950 .scope module, "mult" "fxp_mul" 9 30, 7 278 0, S_0x7fd451f41960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fd451f45b20 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x7fd451f45b60 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x7fd451f45ba0 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x7fd451f45be0 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x7fd451f45c20 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x7fd451f45c60 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x7fd451f45ca0 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x7fd451f45ce0 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x7fd451f45d20 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x7fd451f47040_0 .net/s *"_ivl_0", 31 0, L_0x7fd451f52570;  1 drivers
v0x7fd451f47100_0 .net/s *"_ivl_2", 31 0, L_0x7fd451f52630;  1 drivers
v0x7fd451f471a0_0 .net "ina", 15 0, v0x7fd451f2e870_0;  alias, 1 drivers
v0x7fd451f47270_0 .net "inb", 15 0, v0x7fd451f47f80_0;  1 drivers
v0x7fd451f47300_0 .net "out", 15 0, L_0x7fd451f52890;  alias, 1 drivers
v0x7fd451f473e0_0 .net "overflow", 0 0, v0x7fd451f46f70_0;  1 drivers
v0x7fd451f47470_0 .net/s "res", 31 0, L_0x7fd451f52730;  1 drivers
L_0x7fd451f52570 .extend/s 32, v0x7fd451f2e870_0;
L_0x7fd451f52630 .extend/s 32, v0x7fd451f47f80_0;
L_0x7fd451f52730 .arith/mult 32, L_0x7fd451f52570, L_0x7fd451f52630;
S_0x7fd451f461e0 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x7fd451f45950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f463a0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x7fd451f463e0 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x7fd451f46420 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x7fd451f46460 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f464a0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f46b20_0 .net "in", 31 0, L_0x7fd451f52730;  alias, 1 drivers
v0x7fd451f46bb0_0 .var "ini", 15 0;
v0x7fd451f46c50_0 .var "inr", 23 0;
v0x7fd451f46d10_0 .net "out", 15 0, L_0x7fd451f52890;  alias, 1 drivers
v0x7fd451f46df0_0 .var "outf", 7 0;
v0x7fd451f46ec0_0 .var "outi", 7 0;
v0x7fd451f46f70_0 .var "overflow", 0 0;
L_0x7fd451f52890 .concat [ 8 8 0 0], v0x7fd451f46df0_0, v0x7fd451f46ec0_0;
S_0x7fd451f46760 .scope generate, "genblk4" "genblk4" 7 44, 7 44 0, S_0x7fd451f461e0;
 .timescale -9 -12;
E_0x7fd451f46920 .event edge, v0x7fd451f46b20_0, v0x7fd451f46c50_0;
S_0x7fd451f46950 .scope generate, "genblk9" "genblk9" 7 65, 7 65 0, S_0x7fd451f461e0;
 .timescale -9 -12;
E_0x7fd451f46690 .event edge, v0x7fd451f46c50_0, v0x7fd451f46bb0_0;
S_0x7fd451f480a0 .scope module, "pe22" "pe" 8 98, 9 4 0, S_0x7fd451f34970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x7fd451f48210 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x7fd451f4dca0_0 .net "clk", 0 0, o0x7fd4580401e8;  alias, 0 drivers
v0x7fd451f4dd40_0 .net/s "input_in", 15 0, v0x7fd451f477a0_0;  alias, 1 drivers
v0x7fd451f4de20_0 .var/s "input_out", 15 0;
v0x7fd451f4deb0_0 .net "load_weight", 0 0, o0x7fd458041ef8;  alias, 0 drivers
v0x7fd451f4df40_0 .net/s "mult_out", 15 0, L_0x7fd451f53270;  1 drivers
v0x7fd451f4e090_0 .net "pe_valid_in", 0 0, v0x7fd451f413f0_0;  alias, 1 drivers
v0x7fd451f4e120_0 .var "pe_valid_out", 0 0;
v0x7fd451f4e1b0_0 .net/s "psum_in", 15 0, v0x7fd451f41510_0;  alias, 1 drivers
v0x7fd451f4e240_0 .var/s "psum_out", 15 0;
v0x7fd451f4e350_0 .net/s "psum_reg", 15 0, L_0x7fd451f537f0;  1 drivers
v0x7fd451f4e3e0_0 .net "rst", 0 0, o0x7fd458040248;  alias, 0 drivers
v0x7fd451f4e470_0 .net/s "weight", 15 0, o0x7fd458044388;  alias, 0 drivers
v0x7fd451f4e520_0 .var/s "weight_reg", 15 0;
S_0x7fd451f48470 .scope module, "adder" "fxp_add" 9 37, 7 110 0, S_0x7fd451f480a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fd451f48640 .param/l "ROUND" 0 7 117, +C4<00000000000000000000000000000001>;
P_0x7fd451f48680 .param/l "WIF" 1 7 126, +C4<00000000000000000000000000001000>;
P_0x7fd451f486c0 .param/l "WIFA" 0 7 112, +C4<00000000000000000000000000001000>;
P_0x7fd451f48700 .param/l "WIFB" 0 7 114, +C4<00000000000000000000000000001000>;
P_0x7fd451f48740 .param/l "WII" 1 7 125, +C4<00000000000000000000000000001000>;
P_0x7fd451f48780 .param/l "WIIA" 0 7 111, +C4<00000000000000000000000000001000>;
P_0x7fd451f487c0 .param/l "WIIB" 0 7 113, +C4<00000000000000000000000000001000>;
P_0x7fd451f48800 .param/l "WOF" 0 7 116, +C4<00000000000000000000000000001000>;
P_0x7fd451f48840 .param/l "WOI" 0 7 115, +C4<00000000000000000000000000001000>;
P_0x7fd451f48880 .param/l "WRF" 1 7 128, +C4<00000000000000000000000000001000>;
P_0x7fd451f488c0 .param/l "WRI" 1 7 127, +C4<000000000000000000000000000001001>;
v0x7fd451f4b990_0 .net/s *"_ivl_0", 16 0, L_0x7fd451f53310;  1 drivers
v0x7fd451f4ba50_0 .net/s *"_ivl_2", 16 0, L_0x7fd451f53410;  1 drivers
v0x7fd451f4baf0_0 .net "ina", 15 0, L_0x7fd451f53270;  alias, 1 drivers
v0x7fd451f4bbc0_0 .net "inaz", 15 0, L_0x7fd451f53670;  1 drivers
v0x7fd451f4bc70_0 .net "inb", 15 0, v0x7fd451f41510_0;  alias, 1 drivers
v0x7fd451f4bd80_0 .net "inbz", 15 0, L_0x7fd451f53710;  1 drivers
v0x7fd451f4be10_0 .net "out", 15 0, L_0x7fd451f537f0;  alias, 1 drivers
v0x7fd451f4bea0_0 .net "overflow", 0 0, v0x7fd451f4b8c0_0;  1 drivers
v0x7fd451f4bf50_0 .net/s "res", 16 0, L_0x7fd451f534f0;  1 drivers
L_0x7fd451f53310 .extend/s 17, L_0x7fd451f53670;
L_0x7fd451f53410 .extend/s 17, L_0x7fd451f53710;
L_0x7fd451f534f0 .arith/sum 17, L_0x7fd451f53310, L_0x7fd451f53410;
S_0x7fd451f48dc0 .scope module, "ina_zoom" "fxp_zoom" 7 140, 7 22 0, S_0x7fd451f48470;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f48f90 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x7fd451f48fd0 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f49010 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x7fd451f49050 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f49090 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f49700_0 .net "in", 15 0, L_0x7fd451f53270;  alias, 1 drivers
v0x7fd451f49790_0 .var "ini", 7 0;
v0x7fd451f49830_0 .var "inr", 15 0;
v0x7fd451f498f0_0 .net "out", 15 0, L_0x7fd451f53670;  alias, 1 drivers
v0x7fd451f499a0_0 .var "outf", 7 0;
v0x7fd451f49a90_0 .var "outi", 7 0;
v0x7fd451f49b40_0 .var "overflow", 0 0;
L_0x7fd451f53670 .concat [ 8 8 0 0], v0x7fd451f499a0_0, v0x7fd451f49a90_0;
S_0x7fd451f49320 .scope generate, "genblk10" "genblk10" 7 65, 7 65 0, S_0x7fd451f48dc0;
 .timescale -9 -12;
E_0x7fd451f494e0 .event edge, v0x7fd451f49830_0, v0x7fd451f49790_0;
S_0x7fd451f49530 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f48dc0;
 .timescale -9 -12;
E_0x7fd451f49110 .event edge, v0x7fd451f49700_0;
S_0x7fd451f49c10 .scope module, "inb_zoom" "fxp_zoom" 7 152, 7 22 0, S_0x7fd451f48470;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f49de0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x7fd451f49e20 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f49e60 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x7fd451f49ea0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f49ee0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f4a5b0_0 .net "in", 15 0, v0x7fd451f41510_0;  alias, 1 drivers
v0x7fd451f4a640_0 .var "ini", 7 0;
v0x7fd451f4a6e0_0 .var "inr", 15 0;
v0x7fd451f4a7a0_0 .net "out", 15 0, L_0x7fd451f53710;  alias, 1 drivers
v0x7fd451f4a850_0 .var "outf", 7 0;
v0x7fd451f4a940_0 .var "outi", 7 0;
v0x7fd451f4a9f0_0 .var "overflow", 0 0;
L_0x7fd451f53710 .concat [ 8 8 0 0], v0x7fd451f4a850_0, v0x7fd451f4a940_0;
S_0x7fd451f4a1d0 .scope generate, "genblk10" "genblk10" 7 65, 7 65 0, S_0x7fd451f49c10;
 .timescale -9 -12;
E_0x7fd451f4a390 .event edge, v0x7fd451f4a6e0_0, v0x7fd451f4a640_0;
S_0x7fd451f4a3e0 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f49c10;
 .timescale -9 -12;
E_0x7fd451f49f60 .event edge, v0x7fd451f41510_0;
S_0x7fd451f4aac0 .scope module, "res_zoom" "fxp_zoom" 7 164, 7 22 0, S_0x7fd451f48470;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f4ac80 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x7fd451f4acc0 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x7fd451f4ad00 .param/l "WII" 0 7 23, +C4<000000000000000000000000000001001>;
P_0x7fd451f4ad40 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f4ad80 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f4b480_0 .net "in", 16 0, L_0x7fd451f534f0;  alias, 1 drivers
v0x7fd451f4b510_0 .var "ini", 8 0;
v0x7fd451f4b5b0_0 .var "inr", 16 0;
v0x7fd451f4b670_0 .net "out", 15 0, L_0x7fd451f537f0;  alias, 1 drivers
v0x7fd451f4b720_0 .var "outf", 7 0;
v0x7fd451f4b810_0 .var "outi", 7 0;
v0x7fd451f4b8c0_0 .var "overflow", 0 0;
L_0x7fd451f537f0 .concat [ 8 8 0 0], v0x7fd451f4b720_0, v0x7fd451f4b810_0;
S_0x7fd451f4b0d0 .scope generate, "genblk7" "genblk7" 7 55, 7 55 0, S_0x7fd451f4aac0;
 .timescale -9 -12;
E_0x7fd451f4afa0 .event edge, v0x7fd451f4b480_0;
S_0x7fd451f4b2b0 .scope generate, "genblk9" "genblk9" 7 65, 7 65 0, S_0x7fd451f4aac0;
 .timescale -9 -12;
E_0x7fd451f4b000 .event edge, v0x7fd451f4b5b0_0, v0x7fd451f4b510_0;
S_0x7fd451f4c080 .scope module, "mult" "fxp_mul" 9 30, 7 278 0, S_0x7fd451f480a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fd451f4c250 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x7fd451f4c290 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x7fd451f4c2d0 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x7fd451f4c310 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x7fd451f4c350 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x7fd451f4c390 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x7fd451f4c3d0 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x7fd451f4c410 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x7fd451f4c450 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x7fd451f4d770_0 .net/s *"_ivl_0", 31 0, L_0x7fd451f52f10;  1 drivers
v0x7fd451f4d830_0 .net/s *"_ivl_2", 31 0, L_0x7fd451f53050;  1 drivers
v0x7fd451f4d8d0_0 .net "ina", 15 0, v0x7fd451f477a0_0;  alias, 1 drivers
v0x7fd451f4d9a0_0 .net "inb", 15 0, v0x7fd451f4e520_0;  1 drivers
v0x7fd451f4da30_0 .net "out", 15 0, L_0x7fd451f53270;  alias, 1 drivers
v0x7fd451f4db10_0 .net "overflow", 0 0, v0x7fd451f4d6a0_0;  1 drivers
v0x7fd451f4dba0_0 .net/s "res", 31 0, L_0x7fd451f53110;  1 drivers
L_0x7fd451f52f10 .extend/s 32, v0x7fd451f477a0_0;
L_0x7fd451f53050 .extend/s 32, v0x7fd451f4e520_0;
L_0x7fd451f53110 .arith/mult 32, L_0x7fd451f52f10, L_0x7fd451f53050;
S_0x7fd451f4c910 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x7fd451f4c080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fd451f4cad0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x7fd451f4cb10 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x7fd451f4cb50 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x7fd451f4cb90 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x7fd451f4cbd0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x7fd451f4d250_0 .net "in", 31 0, L_0x7fd451f53110;  alias, 1 drivers
v0x7fd451f4d2e0_0 .var "ini", 15 0;
v0x7fd451f4d380_0 .var "inr", 23 0;
v0x7fd451f4d440_0 .net "out", 15 0, L_0x7fd451f53270;  alias, 1 drivers
v0x7fd451f4d520_0 .var "outf", 7 0;
v0x7fd451f4d5f0_0 .var "outi", 7 0;
v0x7fd451f4d6a0_0 .var "overflow", 0 0;
L_0x7fd451f53270 .concat [ 8 8 0 0], v0x7fd451f4d520_0, v0x7fd451f4d5f0_0;
S_0x7fd451f4ce90 .scope generate, "genblk4" "genblk4" 7 44, 7 44 0, S_0x7fd451f4c910;
 .timescale -9 -12;
E_0x7fd451f4d050 .event edge, v0x7fd451f4d250_0, v0x7fd451f4d380_0;
S_0x7fd451f4d080 .scope generate, "genblk9" "genblk9" 7 65, 7 65 0, S_0x7fd451f4c910;
 .timescale -9 -12;
E_0x7fd451f4cdc0 .event edge, v0x7fd451f4d380_0, v0x7fd451f4d2e0_0;
S_0x7fd4628fee80 .scope module, "dump" "dump" 10 1;
 .timescale -9 -12;
    .scope S_0x7fd4628f4000;
T_0 ;
    %wait E_0x7fd4628f2a70;
    %fork t_1, S_0x7fd451f18a60;
    %jmp t_0;
    .scope S_0x7fd451f18a60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd462818250_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fd462818250_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call/w 4 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fd4628668c0, v0x7fd462818250_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fd462818250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fd462818250_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x7fd4628f4000;
t_0 %join;
    %load/vec4 v0x7fd462838310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %fork t_3, S_0x7fd462805740;
    %jmp t_2;
    .scope S_0x7fd462805740;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd46281c7f0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fd46281c7f0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7fd46281c7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd4628668c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fd46281c7f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fd46281c7f0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_0x7fd4628f4000;
t_2 %join;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd46281c9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd462866b20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd462838280_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fd4628669e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7fd46281c910_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd4628668c0, 0, 4;
    %load/vec4 v0x7fd462838280_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fd462838280_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fd462866950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x7fd46281c880_0;
    %ix/getv 3, v0x7fd462838280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd4628668c0, 0, 4;
    %load/vec4 v0x7fd462838280_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fd462838280_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fd462866a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x7fd462838280_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd462866b20_0, 0;
    %load/vec4 v0x7fd462838280_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fd462838280_0, 0;
    %pushi/vec4 1, 0, 33;
    %load/vec4 v0x7fd462838280_0;
    %pad/u 33;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x7fd4628668c0, 4;
    %assign/vec4 v0x7fd46281c9a0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd462866b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd46281c9a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd462838280_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fd462866a80_0;
    %nor/r;
    %load/vec4 v0x7fd462838280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd462866b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd46281c9a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd462838280_0, 0;
T_0.14 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd462835200;
T_1 ;
    %wait E_0x7fd4628f2a70;
    %fork t_5, S_0x7fd46282f200;
    %jmp t_4;
    .scope S_0x7fd46282f200;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd46282f370_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fd46282f370_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_call/w 4 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fd451f2e900, v0x7fd46282f370_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fd46282f370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fd46282f370_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x7fd462835200;
t_4 %join;
    %load/vec4 v0x7fd451f2ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %fork t_7, S_0x7fd451f2e500;
    %jmp t_6;
    .scope S_0x7fd451f2e500;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd451f2e6c0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x7fd451f2e6c0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7fd451f2e6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd451f2e900, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fd451f2e6c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fd451f2e6c0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0x7fd462835200;
t_6 %join;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f2e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f2ebb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd451f2ed70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fd451f2ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fd451f2e7e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd451f2e900, 0, 4;
    %load/vec4 v0x7fd451f2ed70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fd451f2ed70_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fd451f2e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x7fd451f2e750_0;
    %ix/getv 3, v0x7fd451f2ed70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd451f2e900, 0, 4;
    %load/vec4 v0x7fd451f2ed70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fd451f2ed70_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7fd451f2eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x7fd451f2ed70_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd451f2ebb0_0, 0;
    %load/vec4 v0x7fd451f2ed70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fd451f2ed70_0, 0;
    %pushi/vec4 1, 0, 33;
    %load/vec4 v0x7fd451f2ed70_0;
    %pad/u 33;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x7fd451f2e900, 4;
    %assign/vec4 v0x7fd451f2e870_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f2ebb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f2e870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd451f2ed70_0, 0;
T_1.13 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x7fd451f2eb20_0;
    %nor/r;
    %load/vec4 v0x7fd451f2ed70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f2ebb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f2e870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd451f2ed70_0, 0;
T_1.14 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd451f39b40;
T_2 ;
    %wait E_0x7fd451f39d00;
    %load/vec4 v0x7fd451f39f00_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fd451f3a030_0, 0, 24;
    %load/vec4 v0x7fd451f39f00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fd451f3a030_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fd451f3a030_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fd451f3a030_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fd451f3a030_0, 0, 24;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd451f39d30;
T_3 ;
    %wait E_0x7fd451f39a70;
    %load/vec4 v0x7fd451f3a030_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f3a1d0_0, 0, 8;
    %store/vec4 v0x7fd451f39f90_0, 0, 16;
    %load/vec4 v0x7fd451f39f90_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fd451f39f90_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f3a350_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f3a2a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f3a2a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f3a1d0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd451f39f90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fd451f39f90_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f3a350_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3a2a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f3a2a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3a1d0_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f3a350_0, 0, 1;
    %load/vec4 v0x7fd451f39f90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fd451f3a2a0_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd451f395c0;
T_4 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fd451f3a030_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f39f90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3a2a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3a1d0_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x7fd451f395c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f3a350_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fd451f361f0;
T_6 ;
    %wait E_0x7fd451f35dd0;
    %load/vec4 v0x7fd451f363c0_0;
    %store/vec4 v0x7fd451f364f0_0, 0, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fd451f35fe0;
T_7 ;
    %wait E_0x7fd451f361a0;
    %load/vec4 v0x7fd451f364f0_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f36660_0, 0, 8;
    %store/vec4 v0x7fd451f36450_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f36800_0, 0, 1;
    %load/vec4 v0x7fd451f36450_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x7fd451f36750_0, 0, 8;
    %load/vec4 v0x7fd451f36450_0;
    %store/vec4 v0x7fd451f36750_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd451f35a80;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f364f0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f36450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f36750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f36660_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_0x7fd451f35a80;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f36800_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7fd451f370a0;
T_10 ;
    %wait E_0x7fd451f36c20;
    %load/vec4 v0x7fd451f37270_0;
    %store/vec4 v0x7fd451f373a0_0, 0, 16;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fd451f36e90;
T_11 ;
    %wait E_0x7fd451f37050;
    %load/vec4 v0x7fd451f373a0_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f37510_0, 0, 8;
    %store/vec4 v0x7fd451f37300_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f376b0_0, 0, 1;
    %load/vec4 v0x7fd451f37300_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x7fd451f37600_0, 0, 8;
    %load/vec4 v0x7fd451f37300_0;
    %store/vec4 v0x7fd451f37600_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fd451f368d0;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f373a0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f37300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f37600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f37510_0, 0, 8;
    %end;
    .thread T_12, $init;
    .scope S_0x7fd451f368d0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f376b0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x7fd451f37d90;
T_14 ;
    %wait E_0x7fd451f37c60;
    %load/vec4 v0x7fd451f38140_0;
    %store/vec4 v0x7fd451f38270_0, 0, 17;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fd451f37f70;
T_15 ;
    %wait E_0x7fd451f37cc0;
    %load/vec4 v0x7fd451f38270_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f383e0_0, 0, 8;
    %store/vec4 v0x7fd451f381d0_0, 0, 9;
    %load/vec4 v0x7fd451f381d0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x7fd451f381d0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f38580_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f384d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f384d0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f383e0_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fd451f381d0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fd451f381d0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f38580_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f384d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f384d0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f383e0_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f38580_0, 0, 1;
    %load/vec4 v0x7fd451f381d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fd451f384d0_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fd451f37780;
T_16 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fd451f38270_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fd451f381d0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f384d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f383e0_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_0x7fd451f37780;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f38580_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7fd451f34cf0;
T_18 ;
    %wait E_0x7fd451f350e0;
    %load/vec4 v0x7fd451f3b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f3aad0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f3af40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f3b210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fd451f3ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fd451f3b170_0;
    %assign/vec4 v0x7fd451f3b210_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7fd451f3ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7fd451f3a9f0_0;
    %assign/vec4 v0x7fd451f3aad0_0, 0;
    %load/vec4 v0x7fd451f3b050_0;
    %assign/vec4 v0x7fd451f3af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd451f3ade0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x7fd451f3ad50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f3ade0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f3af40_0, 0;
T_18.6 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fd451f40140;
T_19 ;
    %wait E_0x7fd451f40300;
    %load/vec4 v0x7fd451f40500_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fd451f40630_0, 0, 24;
    %load/vec4 v0x7fd451f40500_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fd451f40630_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fd451f40630_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fd451f40630_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fd451f40630_0, 0, 24;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fd451f40330;
T_20 ;
    %wait E_0x7fd451f40070;
    %load/vec4 v0x7fd451f40630_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f407d0_0, 0, 8;
    %store/vec4 v0x7fd451f40590_0, 0, 16;
    %load/vec4 v0x7fd451f40590_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fd451f40590_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f40950_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f408a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f408a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f407d0_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fd451f40590_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fd451f40590_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f40950_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f408a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f408a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f407d0_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f40950_0, 0, 1;
    %load/vec4 v0x7fd451f40590_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fd451f408a0_0, 0, 8;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fd451f3fbc0;
T_21 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fd451f40630_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f40590_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f408a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f407d0_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_0x7fd451f3fbc0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f40950_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7fd451f3c820;
T_23 ;
    %wait E_0x7fd451f3c400;
    %load/vec4 v0x7fd451f3c9f0_0;
    %store/vec4 v0x7fd451f3cb20_0, 0, 16;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fd451f3c610;
T_24 ;
    %wait E_0x7fd451f3c7d0;
    %load/vec4 v0x7fd451f3cb20_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f3cc90_0, 0, 8;
    %store/vec4 v0x7fd451f3ca80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f3ce30_0, 0, 1;
    %load/vec4 v0x7fd451f3ca80_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x7fd451f3cd80_0, 0, 8;
    %load/vec4 v0x7fd451f3ca80_0;
    %store/vec4 v0x7fd451f3cd80_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fd451f3c0b0;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f3cb20_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3ca80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3cd80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3cc90_0, 0, 8;
    %end;
    .thread T_25, $init;
    .scope S_0x7fd451f3c0b0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f3ce30_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fd451f3d6d0;
T_27 ;
    %wait E_0x7fd451f36c20;
    %load/vec4 v0x7fd451f3d8a0_0;
    %store/vec4 v0x7fd451f3d9c0_0, 0, 16;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fd451f3d4c0;
T_28 ;
    %wait E_0x7fd451f3d680;
    %load/vec4 v0x7fd451f3d9c0_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f3dae0_0, 0, 8;
    %store/vec4 v0x7fd451f3d930_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f3dc80_0, 0, 1;
    %load/vec4 v0x7fd451f3d930_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x7fd451f3dbd0_0, 0, 8;
    %load/vec4 v0x7fd451f3d930_0;
    %store/vec4 v0x7fd451f3dbd0_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fd451f3cf00;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f3d9c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3d930_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3dbd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3dae0_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_0x7fd451f3cf00;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f3dc80_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x7fd451f3e360;
T_31 ;
    %wait E_0x7fd451f3e230;
    %load/vec4 v0x7fd451f3e710_0;
    %store/vec4 v0x7fd451f3e840_0, 0, 17;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fd451f3e540;
T_32 ;
    %wait E_0x7fd451f3e290;
    %load/vec4 v0x7fd451f3e840_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f3e9b0_0, 0, 8;
    %store/vec4 v0x7fd451f3e7a0_0, 0, 9;
    %load/vec4 v0x7fd451f3e7a0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x7fd451f3e7a0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f3eb50_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f3eaa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f3eaa0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f3e9b0_0, 0, 8;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fd451f3e7a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fd451f3e7a0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3eaa0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f3eaa0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3e9b0_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f3eb50_0, 0, 1;
    %load/vec4 v0x7fd451f3e7a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fd451f3eaa0_0, 0, 8;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fd451f3dd50;
T_33 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fd451f3e840_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fd451f3e7a0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3eaa0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f3e9b0_0, 0, 8;
    %end;
    .thread T_33, $init;
    .scope S_0x7fd451f3dd50;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f3eb50_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x7fd451f3b390;
T_35 ;
    %wait E_0x7fd451f350e0;
    %load/vec4 v0x7fd451f416b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f410d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f41510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f417e0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7fd451f41160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x7fd451f41740_0;
    %assign/vec4 v0x7fd451f417e0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x7fd451f41360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x7fd451f40ff0_0;
    %assign/vec4 v0x7fd451f410d0_0, 0;
    %load/vec4 v0x7fd451f41620_0;
    %assign/vec4 v0x7fd451f41510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd451f413f0_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x7fd451f41360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f413f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f41510_0, 0;
T_35.6 ;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fd451f46760;
T_36 ;
    %wait E_0x7fd451f46920;
    %load/vec4 v0x7fd451f46b20_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fd451f46c50_0, 0, 24;
    %load/vec4 v0x7fd451f46b20_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fd451f46c50_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fd451f46c50_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x7fd451f46c50_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fd451f46c50_0, 0, 24;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fd451f46950;
T_37 ;
    %wait E_0x7fd451f46690;
    %load/vec4 v0x7fd451f46c50_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f46df0_0, 0, 8;
    %store/vec4 v0x7fd451f46bb0_0, 0, 16;
    %load/vec4 v0x7fd451f46bb0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fd451f46bb0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f46f70_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f46ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f46ec0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f46df0_0, 0, 8;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fd451f46bb0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fd451f46bb0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f46f70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f46ec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f46ec0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f46df0_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f46f70_0, 0, 1;
    %load/vec4 v0x7fd451f46bb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fd451f46ec0_0, 0, 8;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fd451f461e0;
T_38 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fd451f46c50_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f46bb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f46ec0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f46df0_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_0x7fd451f461e0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f46f70_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x7fd451f42e00;
T_40 ;
    %wait E_0x7fd451f429e0;
    %load/vec4 v0x7fd451f42fd0_0;
    %store/vec4 v0x7fd451f43100_0, 0, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fd451f42bf0;
T_41 ;
    %wait E_0x7fd451f42db0;
    %load/vec4 v0x7fd451f43100_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f43270_0, 0, 8;
    %store/vec4 v0x7fd451f43060_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f43410_0, 0, 1;
    %load/vec4 v0x7fd451f43060_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x7fd451f43360_0, 0, 8;
    %load/vec4 v0x7fd451f43060_0;
    %store/vec4 v0x7fd451f43360_0, 0, 8;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x7fd451f42690;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f43100_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f43060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f43360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f43270_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_0x7fd451f42690;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f43410_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x7fd451f43cb0;
T_44 ;
    %wait E_0x7fd451f43830;
    %load/vec4 v0x7fd451f43e80_0;
    %store/vec4 v0x7fd451f43fb0_0, 0, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x7fd451f43aa0;
T_45 ;
    %wait E_0x7fd451f43c60;
    %load/vec4 v0x7fd451f43fb0_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f44120_0, 0, 8;
    %store/vec4 v0x7fd451f43f10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f442c0_0, 0, 1;
    %load/vec4 v0x7fd451f43f10_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x7fd451f44210_0, 0, 8;
    %load/vec4 v0x7fd451f43f10_0;
    %store/vec4 v0x7fd451f44210_0, 0, 8;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x7fd451f434e0;
T_46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f43fb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f43f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f44210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f44120_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_0x7fd451f434e0;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f442c0_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x7fd451f449a0;
T_48 ;
    %wait E_0x7fd451f44870;
    %load/vec4 v0x7fd451f44d50_0;
    %store/vec4 v0x7fd451f44e80_0, 0, 17;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x7fd451f44b80;
T_49 ;
    %wait E_0x7fd451f448d0;
    %load/vec4 v0x7fd451f44e80_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f44ff0_0, 0, 8;
    %store/vec4 v0x7fd451f44de0_0, 0, 9;
    %load/vec4 v0x7fd451f44de0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x7fd451f44de0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f45190_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f450e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f450e0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f44ff0_0, 0, 8;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x7fd451f44de0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fd451f44de0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f45190_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f450e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f450e0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f44ff0_0, 0, 8;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f45190_0, 0, 1;
    %load/vec4 v0x7fd451f44de0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fd451f450e0_0, 0, 8;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x7fd451f44390;
T_50 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fd451f44e80_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fd451f44de0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f450e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f44ff0_0, 0, 8;
    %end;
    .thread T_50, $init;
    .scope S_0x7fd451f44390;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f45190_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x7fd451f41960;
T_52 ;
    %wait E_0x7fd451f350e0;
    %load/vec4 v0x7fd451f47d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f477a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f47bc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f47f80_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x7fd451f47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x7fd451f47ef0_0;
    %assign/vec4 v0x7fd451f47f80_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x7fd451f47a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x7fd451f47710_0;
    %assign/vec4 v0x7fd451f477a0_0, 0;
    %load/vec4 v0x7fd451f47cd0_0;
    %assign/vec4 v0x7fd451f47bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd451f47aa0_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x7fd451f47a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f47aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f47bc0_0, 0;
T_52.6 ;
T_52.5 ;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fd451f4ce90;
T_53 ;
    %wait E_0x7fd451f4d050;
    %load/vec4 v0x7fd451f4d250_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fd451f4d380_0, 0, 24;
    %load/vec4 v0x7fd451f4d250_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fd451f4d380_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fd451f4d380_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x7fd451f4d380_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fd451f4d380_0, 0, 24;
T_53.0 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x7fd451f4d080;
T_54 ;
    %wait E_0x7fd451f4cdc0;
    %load/vec4 v0x7fd451f4d380_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f4d520_0, 0, 8;
    %store/vec4 v0x7fd451f4d2e0_0, 0, 16;
    %load/vec4 v0x7fd451f4d2e0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fd451f4d2e0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f4d6a0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f4d5f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f4d5f0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f4d520_0, 0, 8;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x7fd451f4d2e0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fd451f4d2e0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f4d6a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4d5f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f4d5f0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4d520_0, 0, 8;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f4d6a0_0, 0, 1;
    %load/vec4 v0x7fd451f4d2e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fd451f4d5f0_0, 0, 8;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x7fd451f4c910;
T_55 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fd451f4d380_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f4d2e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4d5f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4d520_0, 0, 8;
    %end;
    .thread T_55, $init;
    .scope S_0x7fd451f4c910;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f4d6a0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x7fd451f49530;
T_57 ;
    %wait E_0x7fd451f49110;
    %load/vec4 v0x7fd451f49700_0;
    %store/vec4 v0x7fd451f49830_0, 0, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x7fd451f49320;
T_58 ;
    %wait E_0x7fd451f494e0;
    %load/vec4 v0x7fd451f49830_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f499a0_0, 0, 8;
    %store/vec4 v0x7fd451f49790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f49b40_0, 0, 1;
    %load/vec4 v0x7fd451f49790_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0x7fd451f49a90_0, 0, 8;
    %load/vec4 v0x7fd451f49790_0;
    %store/vec4 v0x7fd451f49a90_0, 0, 8;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x7fd451f48dc0;
T_59 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f49830_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f49790_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f49a90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f499a0_0, 0, 8;
    %end;
    .thread T_59, $init;
    .scope S_0x7fd451f48dc0;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f49b40_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x7fd451f4a3e0;
T_61 ;
    %wait E_0x7fd451f49f60;
    %load/vec4 v0x7fd451f4a5b0_0;
    %store/vec4 v0x7fd451f4a6e0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x7fd451f4a1d0;
T_62 ;
    %wait E_0x7fd451f4a390;
    %load/vec4 v0x7fd451f4a6e0_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f4a850_0, 0, 8;
    %store/vec4 v0x7fd451f4a640_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f4a9f0_0, 0, 1;
    %load/vec4 v0x7fd451f4a640_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0x7fd451f4a940_0, 0, 8;
    %load/vec4 v0x7fd451f4a640_0;
    %store/vec4 v0x7fd451f4a940_0, 0, 8;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x7fd451f49c10;
T_63 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f4a6e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4a640_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4a940_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4a850_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_0x7fd451f49c10;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f4a9f0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x7fd451f4b0d0;
T_65 ;
    %wait E_0x7fd451f4afa0;
    %load/vec4 v0x7fd451f4b480_0;
    %store/vec4 v0x7fd451f4b5b0_0, 0, 17;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x7fd451f4b2b0;
T_66 ;
    %wait E_0x7fd451f4b000;
    %load/vec4 v0x7fd451f4b5b0_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f4b720_0, 0, 8;
    %store/vec4 v0x7fd451f4b510_0, 0, 9;
    %load/vec4 v0x7fd451f4b510_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x7fd451f4b510_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f4b8c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f4b810_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f4b810_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f4b720_0, 0, 8;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x7fd451f4b510_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fd451f4b510_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f4b8c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4b810_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f4b810_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4b720_0, 0, 8;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f4b8c0_0, 0, 1;
    %load/vec4 v0x7fd451f4b510_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fd451f4b810_0, 0, 8;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x7fd451f4aac0;
T_67 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fd451f4b5b0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fd451f4b510_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4b810_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f4b720_0, 0, 8;
    %end;
    .thread T_67, $init;
    .scope S_0x7fd451f4aac0;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f4b8c0_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0x7fd451f480a0;
T_69 ;
    %wait E_0x7fd451f350e0;
    %load/vec4 v0x7fd451f4e3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f4de20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f4e240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f4e520_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x7fd451f4deb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x7fd451f4e470_0;
    %assign/vec4 v0x7fd451f4e520_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x7fd451f4e090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v0x7fd451f4dd40_0;
    %assign/vec4 v0x7fd451f4de20_0, 0;
    %load/vec4 v0x7fd451f4e350_0;
    %assign/vec4 v0x7fd451f4e240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd451f4e120_0, 0;
    %jmp T_69.5;
T_69.4 ;
    %load/vec4 v0x7fd451f4e090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f4e120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f4e240_0, 0;
T_69.6 ;
T_69.5 ;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7fd451f2ef50;
T_70 ;
    %wait E_0x7fd4628f2a70;
    %load/vec4 v0x7fd451f2f620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f2f570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f2f320_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x7fd451f2f280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x7fd451f2f4a0_0;
    %load/vec4 v0x7fd451f2f1d0_0;
    %add;
    %assign/vec4 v0x7fd451f2f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd451f2f320_0, 0;
    %jmp T_70.3;
T_70.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f2f320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f2f570_0, 0;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7fd451f2f780;
T_71 ;
    %wait E_0x7fd4628f2a70;
    %load/vec4 v0x7fd451f2fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f2fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f2fb30_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x7fd451f2fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x7fd451f2fc70_0;
    %load/vec4 v0x7fd451f2f9f0_0;
    %add;
    %assign/vec4 v0x7fd451f2fd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd451f2fb30_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f2fb30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f2fd60_0, 0;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7fd451f31000;
T_72 ;
    %wait E_0x7fd451f311c0;
    %load/vec4 v0x7fd451f313c0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fd451f314f0_0, 0, 24;
    %load/vec4 v0x7fd451f313c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fd451f314f0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fd451f314f0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x7fd451f314f0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fd451f314f0_0, 0, 24;
T_72.0 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x7fd451f311f0;
T_73 ;
    %wait E_0x7fd451f30f30;
    %load/vec4 v0x7fd451f314f0_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f31660_0, 0, 8;
    %store/vec4 v0x7fd451f31450_0, 0, 16;
    %load/vec4 v0x7fd451f31450_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fd451f31450_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f31800_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f31750_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f31750_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f31660_0, 0, 8;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x7fd451f31450_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fd451f31450_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f31800_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f31750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f31750_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f31660_0, 0, 8;
    %jmp T_73.3;
T_73.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f31800_0, 0, 1;
    %load/vec4 v0x7fd451f31450_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fd451f31750_0, 0, 8;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x7fd451f30a80;
T_74 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fd451f314f0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f31450_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f31750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f31660_0, 0, 8;
    %end;
    .thread T_74, $init;
    .scope S_0x7fd451f30a80;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f31800_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x7fd451f2ff50;
T_76 ;
    %wait E_0x7fd4628f2a70;
    %load/vec4 v0x7fd451f32350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f322c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f32120_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x7fd451f32070_0;
    %load/vec4 v0x7fd451f32120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x7fd451f31f30_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_76.4, 5;
    %load/vec4 v0x7fd451f31f30_0;
    %assign/vec4 v0x7fd451f322c0_0, 0;
    %jmp T_76.5;
T_76.4 ;
    %load/vec4 v0x7fd451f321f0_0;
    %assign/vec4 v0x7fd451f322c0_0, 0;
T_76.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd451f32120_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f32120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f322c0_0, 0;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x7fd451f33540;
T_77 ;
    %wait E_0x7fd451f33700;
    %load/vec4 v0x7fd451f33910_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fd451f33a40_0, 0, 24;
    %load/vec4 v0x7fd451f33910_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fd451f33a40_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fd451f33a40_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x7fd451f33a40_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fd451f33a40_0, 0, 24;
T_77.0 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x7fd451f33740;
T_78 ;
    %wait E_0x7fd451f33470;
    %load/vec4 v0x7fd451f33a40_0;
    %split/vec4 8;
    %store/vec4 v0x7fd451f33bb0_0, 0, 8;
    %store/vec4 v0x7fd451f339a0_0, 0, 16;
    %load/vec4 v0x7fd451f339a0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fd451f339a0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f33d50_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f33ca0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f33ca0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fd451f33bb0_0, 0, 8;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x7fd451f339a0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fd451f339a0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd451f33d50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f33ca0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd451f33ca0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f33bb0_0, 0, 8;
    %jmp T_78.3;
T_78.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f33d50_0, 0, 1;
    %load/vec4 v0x7fd451f339a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fd451f33ca0_0, 0, 8;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x7fd451f32fc0;
T_79 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fd451f33a40_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd451f339a0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f33ca0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd451f33bb0_0, 0, 8;
    %end;
    .thread T_79, $init;
    .scope S_0x7fd451f32fc0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd451f33d50_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0x7fd451f324a0;
T_81 ;
    %wait E_0x7fd4628f2a70;
    %load/vec4 v0x7fd451f34840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f347b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f34610_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x7fd451f34580_0;
    %load/vec4 v0x7fd451f34610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x7fd451f34410_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_81.4, 5;
    %load/vec4 v0x7fd451f34410_0;
    %assign/vec4 v0x7fd451f347b0_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0x7fd451f346e0_0;
    %assign/vec4 v0x7fd451f347b0_0, 0;
T_81.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd451f34610_0, 0;
    %jmp T_81.3;
T_81.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd451f34610_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd451f347b0_0, 0;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x7fd4628fee80;
T_82 ;
    %vpi_call/w 10 3 "$dumpfile", "waveforms/layer1.vcd" {0 0 0};
    %vpi_call/w 10 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd4628f3220 {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "src/layer1.sv";
    "src/accumulator.sv";
    "src/bias.sv";
    "src/leaky_relu.sv";
    "src/fixedpoint.sv";
    "src/systolic.sv";
    "src/pe.sv";
    "test/dump_layer1.sv";
