# My-Verilog-Journey

## repo Description
Hello and welcome, in this repo I document the projects that I have done during my journey of learning VLSI frontend, covering both Design and Verification domains. 
<br>
<br>
This repo is intended to serve as my recoard of works done in VerilogÂ® HDL.
<br>
The projects and documentation can also be used as learning reference, and I hope they are useful for you.
<br>
## repo Structure
- Each project is documented in detailed and there are many readme-s in every sub folder stating its purpose.
- Feel free to contact me about any other concerning doubts.
<br>
- **repo Structure**
  - LICENSE    // licensing of the repo
  - README.md  // you are here
  - Projects   // All the designs and testbenches are here (open you will find respective README.md)

## repo Licensing
If you want to use the code in this repo, you are free to do, this repo is under MIT License.
___
