# 2-way_Set_Associative_LRU_Cache_Controller
RTL Design and Multi Heirarchy Memory Model Design of 2 Way Set Associative LRU L1 Cache
