// Seed: 3167176753
module module_0;
  wire id_1;
  wire [1 'd0 : -1] id_2;
  module_2 modCall_1 ();
  parameter int id_3 = 1;
  assign module_1.id_4 = 0;
  logic id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input  wire id_2,
    input  tri  id_3,
    output tri0 id_4,
    input  tri  id_5
);
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1, id_2;
endmodule
module module_3 #(
    parameter id_12 = 32'd40,
    parameter id_16 = 32'd8,
    parameter id_7  = 32'd23
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1'h0 : ""],
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15[1 : id_7],
    _id_16
);
  inout wire _id_16;
  input logic [7:0] id_15;
  inout wire id_14;
  inout logic [7:0] id_13;
  input wire _id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire _id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  output reg id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 'b0 : id_16] id_17;
  initial
    if (1) id_3 <= id_13[id_16][id_12];
    else;
  module_2 modCall_1 ();
endmodule
