<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Verilog or SystemVerilog and SystemC Signal Interaction And Mappings" />
<meta name="abstract" content="SystemC design units are interconnected by using hierarchical and primitive channels. An sc_signal&lt;&gt; is one type of primitive channel." />
<meta name="description" content="SystemC design units are interconnected by using hierarchical and primitive channels. An sc_signal&lt;&gt; is one type of primitive channel." />
<meta name="DC.subject" content="mapping, VHDL to SystemC, signal interaction, Verilog and SystemC" />
<meta name="keywords" content="mapping, VHDL to SystemC, signal interaction, Verilog and SystemC" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id18a5c771-66b8-478a-a60f-8c257ea11fbb" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Verilog or SystemVerilog and SystemC Signal Interaction And Mappings</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Verilog or SystemVerilog and SystemC Signal Interaction And Mappings" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Verilog or SystemVerilog
and SystemC Signal Interaction And Mappings</h1>
<div class="body refbody GeneralRefBody" id="iddb7a33ab-3f18-4b74-bb06-bb10f128cfd6"><div class="abstract GeneralRefAbstract"><span class="shortdesc">SystemC
design units are interconnected by using hierarchical and primitive
channels. An sc_signal&lt;&gt; is one type of primitive channel. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id26bb0f57-caea-4634-988b-d7d02953c543"><h2 class="title Subheading sectiontitle">Channel and
Port Type Mapping</h2><p class="p">The <a class="xref fm:HeadingOnly" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id4378ece8-41ad-4a24-9cf3-a3bf24b7eedb">Table 1</a> table lists all channels. Three
types of primitive channels and one hierarchical channel are supported
on the language boundary (SystemC modules connected to Verilog modules). </p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id4378ece8-41ad-4a24-9cf3-a3bf24b7eedb" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Channel and Port Type Mapping</span></caption><colgroup><col style="width:1.950in" /><col style="width:1.950in" /><col style="width:1.950in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e186"><p class="p">Channels</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e189"><p class="p">Ports</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e192"><p class="p">Verilog mapping</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e186 "><p class="p">sc_signal&lt;T&gt; </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e189 "><p class="p">sc_in&lt;T&gt;</p>
<p class="p">sc_out&lt;T&gt;sc_inout&lt;T&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e192 "><p class="p">Depends on type T. See
table entitled <a class="xref fm:HeadingOnly" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id7eed109b-59d2-4bdb-9878-94a0b44584a6">Data Type Mapping from SystemC to Verilog or SystemVerilog</a>.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e186 "><p class="p">sc_signal_rv&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e189 "><p class="p">sc_in_rv&lt;W&gt;</p>
<p class="p">sc_out_rv&lt;W&gt;</p>
<p class="p">sc_inout_rv&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e192 "><p class="p">wire [W-1:0] </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e186 "><p class="p">sc_signal_resolved</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e189 "><p class="p">sc_in_resolved</p>
<p class="p">sc_out_resolved</p>
<p class="p">sc_inout_resolved</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e192 "><p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e186 "><p class="p">sc_clock</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e189 "><p class="p">sc_in_clk</p>
<p class="p">sc_out_clk</p>
<p class="p">sc_inout_clk</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e192 "><p class="p">wire</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e186 "><p class="p">sc_mutex</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e189 "><p class="p">N/A</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e192 "><p class="p">Not supported on language
boundary</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e186 "><p class="p">sc_fifo</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e189 "><p class="p">sc_fifo_in</p>
<p class="p">sc_fifo_out</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e192 "><p class="p">Not supported on language
boundary</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e186 "><p class="p">sc_semaphore</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e189 "><p class="p">N/A</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e192 "><p class="p">Not supported on language
boundary</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e186 "><p class="p">sc_buffer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e189 "><p class="p">N/A</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e192 "><p class="p">Not supported on language
boundary</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e186 "><p class="p">user-defined </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e189 "><p class="p">user-defined</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e192 "><p class="p">Not supported on language boundary<a name="fnsrc_1" href="#fntarg_1"><sup>1</sup></a></p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">A SystemC sc_out port connected to an HDL signal
higher up in the design hierarchy is treated as a pure output port.
A read() operation on such an sc_out port might give incorrect values.
Use an sc_inout port to do both read() and write() operations.</p>
</div>
<div class="section Subsection" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id7eed109b-59d2-4bdb-9878-94a0b44584a6"><h2 class="title Subheading sectiontitle">Data Type Mapping from SystemC to
Verilog or SystemVerilog</h2><p class="p">SystemC instantiations of VHDL, Verilog, or
SystemVerilog may associate SystemC elements with VHDL ports and
generics as well as Verilog nets and values. </p>
<p class="p"><a class="xref fm:Table" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id64eb4c79-bd84-4b57-bab1-9cdf620daf05">Table 2</a> shows the correspondence of SystemC
data types to SystemVerilog data types. </p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id64eb4c79-bd84-4b57-bab1-9cdf620daf05" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>Data Type Mapping – SystemC to Verilog
or SystemVerilog</span></caption><colgroup><col style="width:2.167in" /><col style="width:2.167in" /><col style="width:2.167in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e330"><p class="p">SystemC Type</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e333"><p class="p">SystemVerilog Primary
Mapping</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e336"><p class="p">SystemVerilog Secondary
Mapping</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">enum<a name="fnsrc_2" href="#fntarg_2"><sup>2</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">enum</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">-</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">bool</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic</p>
<p class="p">wire</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">char</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">byte</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">bit [7:0]</p>
<p class="p">logic [7:0]</p>
<p class="p">wire [7:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">unsigned char</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">byte unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">bit [7:0]</p>
<p class="p">logic [7:0]</p>
<p class="p">wire [7:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">short</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">shortint</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">bit [15:0]</p>
<p class="p">logic [15:0]</p>
<p class="p">wire [15:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">unsigned short</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">shortint unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">bit [15:0]</p>
<p class="p">logic [15:0]</p>
<p class="p">wire [15:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">int</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">int</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">integer</p>
<p class="p">bit [31:0]</p>
<p class="p">logic [31:0]</p>
<p class="p">wire [31:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">unsigned int</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">int unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">integer unsigned</p>
<p class="p">bit [31:0]</p>
<p class="p">logic [31:0]</p>
<p class="p">wire [31:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">long</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">longint (for 64 bit)</p>
<p class="p">int (for 32 bit)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">bit [W-1:0]</p>
<p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0], where </p>
<p class="p">W=64 on 64-bit</p>
<p class="p">W=32 on 32-bit</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">unsigned long</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">longint unsigned (64-bit)</p>
<p class="p">int unsigned (32-bit)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">bit [W-1:0]</p>
<p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0], where </p>
<p class="p">W=64 on 64-bit</p>
<p class="p">W=32 on 32-bit</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">long long</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">longint</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">bit [63:0]</p>
<p class="p">logic [63:0]</p>
<p class="p">wire [63:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">unsigned long long</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">longint unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">bit [63:0]</p>
<p class="p">logic [63:0]</p>
<p class="p">wire [63:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic</p>
<p class="p">wire</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">bit</p>
<p class="p">wire</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_bv</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">bit [W-1:0]</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_lv</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">logic [W-1:0]</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">bit [W-1:0]</p>
<p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">float</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">shortreal</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">N/A</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">double</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">N/A</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">struct<a name="fnsrc_3" href="#fntarg_3"><sup>3</sup></a>,<a name="fnsrc_4" href="#fntarg_4"><sup>4</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">struct packed</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">union<span class="ph FontProperty VariableSuperScript">2</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">packed union</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">N/A</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_int&lt;W&gt; / sc_signed<span class="ph FontProperty VariableSuperScript">2</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">shortint (ifW=16)</p>
<p class="p">int (if W=32) </p>
<p class="p">longint (if W=64) </p>
<p class="p">bit [W-1:0] (otherwise)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_uint&lt;W&gt; / sc_unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">shortint unsigned (ifW=16)</p>
<p class="p">int unsigned (if W=32) </p>
<p class="p">longint unsigned (if W=64) </p>
<p class="p">bit [W-1:0] (otherwise)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_bigint&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">bit [W-1:0]</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_biguint&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">bit [W-1:0]</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_fixed&lt;W,I,Q,O,N&gt;</p>
<p class="p">sc_ufixed&lt;W,I,Q,O,N&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">bit [W-1:0]</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_fixed_fast&lt;W,I,Q,O,N&gt;</p>
<p class="p">sc_ufixed_fast&lt;W,I,Q,O,N&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">bit [W-1:0]</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_fix</p>
<p class="p">sc_ufix</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">bit [WL-1:0]<a name="fnsrc_5" href="#fntarg_5"><sup>5</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">sc_fix_fast</p>
<p class="p">sc_ufix_fast</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">bit [WL-1:0]</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "><p class="p">logic [W-1:0]</p>
<p class="p">wire [W-1:0]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e330 "><p class="p">signal arrays<a name="fnsrc_6" href="#fntarg_6"><sup>6</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e333 "><p class="p">unpacked array<a name="fnsrc_7" href="#fntarg_7"><sup>7</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e336 "> </td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id3b0d22a7-f720-4e17-b858-4ed15ad6820f"><h2 class="title Subheading sectiontitle">Data Type
Mapping from Verilog or SystemVerilog to SystemC</h2><p class="p"><a class="xref fm:Table" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id2a2dbe2d-e3f6-45bd-a671-0e07b7394baa">Table 3</a> shows the correspondence of Verilog
or SystemVerilog data types to SystemC data types. </p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id2a2dbe2d-e3f6-45bd-a671-0e07b7394baa" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 3. </span>Data Type Mapping – Verilog or SystemVerilog
to SystemC</span></caption><colgroup><col style="width:2.058in" /><col style="width:2.058in" /><col style="width:2.058in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e785"><p class="p">Verilog/</p>
<p class="p">SystemVerilog Type</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e790"><p class="p">SystemC Primary Mapping</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e793"><p class="p">SystemC Secondary Mapping</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">bool</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_bit </p>
<p class="p">sc_logic</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">sc_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_bit</p>
<p class="p">bool</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">reg </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">sc_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_bit </p>
<p class="p">bool</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">bit vector </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">sc_bv&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_lv&lt;W&gt; </p>
<p class="p">sc_int&lt;W&gt;</p>
<p class="p">sc_uint&lt;W&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">logic vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">sc_lv&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_bv&lt;W&gt; </p>
<p class="p">sc_int&lt;W&gt;</p>
<p class="p">sc_uint&lt;W&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">reg vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">sc_lv&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_bv&lt;W&gt; </p>
<p class="p">sc_int&lt;W&gt; </p>
<p class="p">sc_uint&lt;W&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">wire vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">sc_lv&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_bv&lt;W&gt; </p>
<p class="p">sc_int&lt;W&gt;</p>
<p class="p">sc_uint&lt;W&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">wire</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">sc_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_bit</p>
<p class="p">bool</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">sc_lv&lt;32&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">int</p>
<p class="p">sc_int&lt;32&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">integer unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">sc_lv&lt;32&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">unsigned int </p>
<p class="p">sc_uint&lt;32&gt;</p>
<p class="p">sc_bv&lt;32&gt; </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">int</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">int</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_lv&lt;32&gt; </p>
<p class="p">sc_int&lt;32&gt;</p>
<p class="p">sc_bv&lt;32&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">shortint</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">short</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_lv&lt;16&gt; </p>
<p class="p">sc_int&lt;16&gt;</p>
<p class="p">sc_bv&lt;16&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">longint</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">long long</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_lv&lt;64&gt; </p>
<p class="p">sc_int&lt;64&gt;</p>
<p class="p">sc_bv&lt;64&gt;</p>
<p class="p">long (for 64-bit) </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">longint unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">unsigned long long</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_lv&lt;64&gt; sc_uint&lt;64&gt; </p>
<p class="p">sc_bv&lt;64&gt;</p>
<p class="p">unsigned long (for 64-bit)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">byte</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">char</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_lv&lt;8&gt; </p>
<p class="p">sc_int&lt;8&gt;</p>
<p class="p">sc_bv&lt;8&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">byte unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">unsigned char </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">sc_lv&lt;8&gt; sc_uint&lt;8&gt;</p>
<p class="p">sc_bv&lt;8&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">enum<a name="fnsrc_8" href="#fntarg_8"><sup>8</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">enum</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">-</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">struct1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">-</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">packed struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "> </td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">packed union1, <a name="fnsrc_9" href="#fntarg_9"><sup>9</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">union</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">-</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">real2</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">double</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">-</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">shortreal2</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">float</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">-</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e785 "><p class="p">multi-D array 2, <a name="fnsrc_10" href="#fntarg_10"><sup>10</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e790 "><p class="p">multi-D array</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e793 "><p class="p">-</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id2bb6e031-fe2e-458f-9cf8-f634e4441947"><h2 class="title Subheading sectiontitle">Type Checking—Signal
Arrays</h2><p class="p">SystemC signal arrays can be connected to Verilog/SystemVerilog
arrays only if the following conditions hold true: </p>
<ul class="ul"><li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__idaa3d30a2-8f72-40e0-8adb-977eedd0e6c7"><p class="p">The
number of elements in the SystemC signal array and the Verilog/SystemVerilog
array is the same.</p>
</li>
<li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id8dbee5cb-a483-46e6-9989-e4d9bdb8891d"><p class="p">Mapping
between the type of SystemC signal array and the type of the element
of the Verilog/SystemVerilog array is permitted at the SystemC-Verilog/SystemVerilog
boundary.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">SystemC signal arrays
are supported only for cases where Verilog/SystemVerilog instantiates
a SystemC module—not vice versa.</p>
</div>
</li>
</ul>
</div>
<div class="section Subsection" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__idafb2c639-0e68-4b9c-b454-f53554bbb259"><h2 class="title Subheading sectiontitle">enum, struct,
and union at SystemC-SystemVerilog Mixed-Language Boundary</h2><p class="p">The following guidelines apply to the use of
enumerations, structures and unions at the SystemC-SystemVerilog
mixed-language boundary. </p>
</div>
<div class="section Subsection" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id28e398aa-6685-4b2e-9ee6-9cbabbd7f94f"><h2 class="title Subheading sectiontitle">Enumerations</h2><p class="p">A SystemVerilog enum may be used at the SystemC-SystemVerilog
language boundary if it meets the following criteria: </p>
<ul class="ul"><li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id92c17025-398b-40e9-b528-a1d3f922d5ef"><p class="p">Base
type of the SystemVerilog enum must be int (32-bit 2-state integer). </p>
</li>
<li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id561868aa-febe-4573-9a76-27df2b52f637"><p class="p">The
value of enum elements are not ambiguous and are equal to the value of
the corresponding value of enum elements on the SystemC side. Enums
with different strings are allowed at the language boundary as long
as the values on both sides are identical.</p>
</li>
<li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id1c14f9a8-b7f8-4fb4-be09-7c36ea1341df"><p class="p">SystemVerilog
enums with 'range of enumeration elements' are allowed provided
the corresponding enum is correctly defined (manually) on the SystemC side.</p>
</li>
</ul>
</div>
<div class="section Subsection" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id654a4405-a01f-41de-b075-31decb3dde1a"><h2 class="title Subheading sectiontitle">Unions and Structures</h2><p class="p">You can use a SystemVerilog union or structure
at a SystemC-SystemVerilog boundary if it meets the following criteria: </p>
<ul class="ul"><li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id979d9d3f-abbe-4291-9feb-e3b7cabea015"><p class="p">The
type of all elements of the union/structure is one of the supported
types. </p>
</li>
<li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__idf04ca333-ffbf-47d6-95b8-5d173de0f0fa"><p class="p">The
type of the corresponding elements of the SystemC union/structure follow
the supported type mapping for variable ports on the SystemC-SystemVerilog language
boundary. See <a class="xref fm:HeadingOnly" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id26bb0f57-caea-4634-988b-d7d02953c543">Channel and Port Type Mapping</a> for mapping
information.</p>
</li>
<li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id86ea1ce7-b5df-4307-a964-7839d5da2302"><p class="p">The
number and order of elements in the definition of structures on SystemVerilog
and SystemC side is the same. For unions, the order of elements
may be different, but the number of elements must be the same. </p>
</li>
<li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id1a3c9357-4f3d-42d7-8ab3-dba3249f5080"><p class="p">Union
must be packed and untagged. While both packed and unpacked structures
are supported, only packed unions are supported at the SystemC-SystemVerilog
language boundary.</p>
</li>
</ul>
</div>
<div class="section Subsection" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id6de95b4a-95e3-4593-a0da-9d44b0e006fd"><h2 class="title Subheading sectiontitle">Port Direction</h2><p class="p">Verilog port directions are mapped
to SystemC as shown in <a class="xref fm:Table" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id657e21ec-daf5-4a05-89f0-2157d31b35c6">Table 4</a>. Note that you can use the wildcard
syntax convention (.*) when instantiating Verilog ports where the
instance port name matches the connecting port name and their data
types are equivalent. </p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id657e21ec-daf5-4a05-89f0-2157d31b35c6" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 4. </span>Mapping Verilog Port Directions to SystemC</span></caption><colgroup><col style="width:1.092in" /><col style="width:1.832in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1177"><p class="p">Verilog</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1180"><p class="p">SystemC</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1177 "><p class="p">input</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1180 "><p class="p">sc_in&lt;T&gt; sc_in_resolved sc_in_rv&lt;W&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1177 "><p class="p">output</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1180 "><p class="p">sc_out&lt;T&gt; sc_out_resolved sc_out_rv&lt;W&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1177 "><p class="p">inout</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1180 "><p class="p">sc_inout&lt;T&gt; sc_inout_resolved sc_inout_rv&lt;W&gt;</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id813ac458-d031-47da-b5ef-cab7689ff0e4"><h2 class="title Subheading sectiontitle">Verilog to
SystemC State Mappings</h2><p class="p">Verilog states
are mapped to sc_logic, sc_bit, and bool as shown in <a class="xref fm:Table" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id2536b8dd-4d46-4b67-a296-a628ea3d5f44">Table 5</a>. </p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id2536b8dd-4d46-4b67-a296-a628ea3d5f44" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 5. </span>Mapping Verilog States to SystemC States</span></caption><colgroup><col style="width:1.137in" /><col style="width:1.137in" /><col style="width:1.137in" /><col style="width:1.137in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1243"><p class="p">Verilog </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1246"><p class="p">sc_logic </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1249"><p class="p">sc_bit        </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1252"><p class="p">bool</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">HiZ </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'Z' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">Sm0 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">Sm1 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'1' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'1' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">true</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">SmX </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'X' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">Me0 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">Me1 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">true</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">MeX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">We0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">We1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">true</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">WeX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">La0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">La1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'1' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'1' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">true</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">LaX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'X' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">Pu0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">Pu1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'1' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'1' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">true</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">PuX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">St0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">St1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">true</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">StX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">Su0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">Su1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">true</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1243 "><p class="p">SuX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1246 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1249 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1252 "><p class="p">false</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">For Verilog states with ambiguous strength:</p>
<ul class="ul"><li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id2d199577-f7f6-4de4-b8c8-02bcadcb633d"><p class="p">sc_bit
receives '1' if the value component is 1, else it receives ’0’</p>
</li>
<li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id22bf4b2d-8214-413f-af63-0547f731dce8"><p class="p">bool
receives true if the value component is 1, else it receives false</p>
</li>
<li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id112f8b27-3d08-4baf-b208-1a682be1cef7"><p class="p">sc_logic
receives 'X' if the value component is X, H, or L</p>
</li>
<li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id11ed927a-498e-4de2-9f36-a6387241bd25"><p class="p">sc_logic
receives '0' if the value component is 0</p>
</li>
<li class="li" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id43d121fd-cd4c-44dc-9d4b-4388715d261e"><p class="p">sc_logic
receives ’1’ if the value component is 1</p>
</li>
</ul>
</div>
<div class="section Subsection" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id7be9c2c2-c114-4ff3-b5ec-43ba9da2aa75"><h2 class="title Subheading sectiontitle">SystemC to
Verilog State Mappings</h2><p class="p">SystemC
type bool is mapped to Verilog states as shown in <a class="xref fm:Table" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__iddff9340f-34b9-40a1-b6ee-1aa2de7140f1">Table 6</a>:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__iddff9340f-34b9-40a1-b6ee-1aa2de7140f1" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 6. </span>Mapping SystemC bool to Verilog States</span></caption><colgroup><col style="width:0.813in" /><col style="width:0.813in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1583"><p class="p">bool</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1586"><p class="p">Verilog</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1583 "><p class="p">false</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1586 "><p class="p">St0</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1583 "><p class="p">true</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1586 "><p class="p">St1</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">SystemC type sc_bit is mapped to Verilog states
as shown in <a class="xref fm:Table" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id6811d6ff-9935-4e0d-8257-e1bb7787ec10">Table 7</a>:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id6811d6ff-9935-4e0d-8257-e1bb7787ec10" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 7. </span>Mapping SystemC sc_bit to Verilog States</span></caption><colgroup><col style="width:0.813in" /><col style="width:0.813in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1618"><p class="p">sc_bit</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1621"><p class="p">Verilog</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1618 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1621 "><p class="p">St0</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1618 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1621 "><p class="p">St1</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">SystemC type sc_logic is mapped to Verilog
states as shown in <a class="xref fm:Table" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__id15fa72f9-5953-4821-81a3-85bff4995cba">Table 8</a>:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id18a5c771-66b8-478a-a60f-8c257ea11fbb__id15fa72f9-5953-4821-81a3-85bff4995cba" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 8. </span>Mapping SystemC sc_logic to Verilog States</span></caption><colgroup><col style="width:0.975in" /><col style="width:0.975in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1653"><p class="p">sc_logic</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d218586e1656"><p class="p">Verilog</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1653 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1656 "><p class="p">St0</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1653 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1656 "><p class="p">St1</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1653 "><p class="p">'Z'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1656 "><p class="p">HiZ</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1653 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d218586e1656 "><p class="p">StX</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_MappingDataTypes_id229919b5.html" title="Cross-language (HDL) instantiation does not require additional effort on your part. As Questa SIM loads a design, it detects cross-language instantiations because it can determine the language type of each design unit as it is loaded from a library. Questa SIM then performs the necessary adaptations and data type conversions automatically.">Mapping Data Types</a></div>
</div>
</div></div>
<div class="fn"><a name="fntarg_1" href="#fnsrc_1"><sup>1</sup></a>  User-defined SystemC channels and ports derived
from built-in SystemC primitive channels and ports can be connected
to HDL signals. The built-in SystemC primitive channel or port must be
already supported at the mixed-language boundary for the derived
class connection to work.</div><div class="fn"><a name="fntarg_2" href="#fnsrc_2"><sup>2</sup></a>  Refer
to <a class="xref fm:HeadingOnly" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__idafb2c639-0e68-4b9c-b454-f53554bbb259">enum, struct, and union at SystemC-SystemVerilog Mixed-Language Boundary</a> for more information
on these complex types.</div><div class="fn"><a name="fntarg_3" href="#fnsrc_3"><sup>3</sup></a>  To
make a port of type sc_signed or sc_unsigned of word length other
than the default (32), you must use sc_length_param and sc_length_context
to set the word length. For more information, see <a class="xref fm:HeadingOnly" href="Concept_ConstructionParametersSystemcTypesIn22_id7e25e675.html#id7e25e675-bc8b-45d2-b6d1-ed6a703d5892__Concept_ConstructionParametersSystemcTypesIn22_id7e25e675.xml#id7e25e675-bc8b-45d2-b6d1-ed6a703d5892" title="The information in this section applies only to SystemC signals, ports, variables, or fifos that use one of the following fixed-point types:">Construction Parameters for SystemC Types in 2.2</a>.</div><div class="fn"><a name="fntarg_4" href="#fnsrc_4"><sup>4</sup></a>  Supports
real and shortreal as field types. </div><div class="fn"><a name="fntarg_5" href="#fnsrc_5"><sup>5</sup></a>  WL (word length) is the total number of bits
used in the type. It is specified during runtime. To make a port of
type sc_fix, sc_ufix, sc_fix_fast, or sc_ufix_fast of word length
other than the default(32), you must use sc_fxtype_params and sc_fxtype_context
to set the word length. For more information, see <a class="xref fm:HeadingOnly" href="Concept_ConstructionParametersSystemcTypesIn22_id7e25e675.html#id7e25e675-bc8b-45d2-b6d1-ed6a703d5892__Concept_ConstructionParametersSystemcTypesIn22_id7e25e675.xml#id7e25e675-bc8b-45d2-b6d1-ed6a703d5892" title="The information in this section applies only to SystemC signals, ports, variables, or fifos that use one of the following fixed-point types:">Construction Parameters for SystemC Types in 2.2</a>. </div><div class="fn"><a name="fntarg_6" href="#fnsrc_6"><sup>6</sup></a>  SystemC signal arrays are
supported only for cases where Verilog or SystemVerilog instantiates
a SystemC module - not vice versa.</div><div class="fn"><a name="fntarg_7" href="#fnsrc_7"><sup>7</sup></a>  The number of elements
in the SystemC signal array and the SV unpacked array must match;
and the type of SystemC signal array must be compatible with the
type of the element of the SV unpacked array.</div><div class="fn"><a name="fntarg_8" href="#fnsrc_8"><sup>8</sup></a>  Refer
to <a class="xref fm:HeadingOnly" href="#id18a5c771-66b8-478a-a60f-8c257ea11fbb__idafb2c639-0e68-4b9c-b454-f53554bbb259">enum, struct, and union at SystemC-SystemVerilog Mixed-Language Boundary</a> for more information on these
complex types.</div><div class="fn"><a name="fntarg_9" href="#fnsrc_9"><sup>9</sup></a>  Unpacked and tagged unions are not supported
at the SystemC-SystemVerilog mixed language boundary.</div><div class="fn"><a name="fntarg_10" href="#fnsrc_10"><sup>10</sup></a>  Classes, multi-dimensional arrays, unpacked/tagged
unions, strings and handles are not supported for SystemC control/observe. </div></div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Verilog or SystemVerilog and SystemC Signal Interaction And Mappings"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_VerilogSystemverilogSystemcSignalInteractionMappings_id18a5c771.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>