vendor_name = ModelSim
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/DigitExtractor.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/adder_2bit.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit_tb.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/and_2bit.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/multiplier_2bit.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/or_2bit.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/segmentOutput.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/shiftLeft_2bit.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/shiftRight_2bit.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/subtractor_2bit.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/xor_2bit.sv
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/db/lpm_divide_t9m.tdf
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/db/sign_div_unsign_3kh.tdf
source_file = 1, C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/db/alt_u_div_cse.tdf
design_name = alu_2bit
instance = comp, \result[0]~output , result[0]~output, alu_2bit, 1
instance = comp, \result[1]~output , result[1]~output, alu_2bit, 1
instance = comp, \result[2]~output , result[2]~output, alu_2bit, 1
instance = comp, \result[3]~output , result[3]~output, alu_2bit, 1
instance = comp, \start~input , start~input, alu_2bit, 1
instance = comp, \op[3]~input , op[3]~input, alu_2bit, 1
instance = comp, \op[2]~input , op[2]~input, alu_2bit, 1
instance = comp, \op[1]~input , op[1]~input, alu_2bit, 1
instance = comp, \op[0]~input , op[0]~input, alu_2bit, 1
instance = comp, \result~0 , result~0, alu_2bit, 1
instance = comp, \a[1]~input , a[1]~input, alu_2bit, 1
instance = comp, \b[0]~input , b[0]~input, alu_2bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 , divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5, alu_2bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 , divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1, alu_2bit, 1
instance = comp, \b[1]~input , b[1]~input, alu_2bit, 1
instance = comp, \a[0]~input , a[0]~input, alu_2bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 , divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10, alu_2bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 , divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6, alu_2bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, alu_2bit, 1
instance = comp, \result~2 , result~2, alu_2bit, 1
instance = comp, \result~1 , result~1, alu_2bit, 1
instance = comp, \result~3 , result~3, alu_2bit, 1
instance = comp, \result~4 , result~4, alu_2bit, 1
instance = comp, \Mux1~0 , Mux1~0, alu_2bit, 1
instance = comp, \result~8 , result~8, alu_2bit, 1
instance = comp, \result~11 , result~11, alu_2bit, 1
instance = comp, \result~5 , result~5, alu_2bit, 1
instance = comp, \result~6 , result~6, alu_2bit, 1
instance = comp, \result~9 , result~9, alu_2bit, 1
instance = comp, \adder|sum[2]~0 , adder|sum[2]~0, alu_2bit, 1
instance = comp, \result~7 , result~7, alu_2bit, 1
instance = comp, \result~10 , result~10, alu_2bit, 1
instance = comp, \a[2]~input , a[2]~input, alu_2bit, 1
instance = comp, \a[3]~input , a[3]~input, alu_2bit, 1
instance = comp, \b[2]~input , b[2]~input, alu_2bit, 1
instance = comp, \b[3]~input , b[3]~input, alu_2bit, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, alu_2bit, 1
