#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 18 23:09:03 2022
# Process ID: 16284
# Current directory: D:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.runs/BRAM_SPI_Control_0_0_synth_1
# Command line: vivado.exe -log BRAM_SPI_Control_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BRAM_SPI_Control_0_0.tcl
# Log file: D:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.runs/BRAM_SPI_Control_0_0_synth_1/BRAM_SPI_Control_0_0.vds
# Journal file: D:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.runs/BRAM_SPI_Control_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source BRAM_SPI_Control_0_0.tcl -notrace
Command: synth_design -top BRAM_SPI_Control_0_0 -part xc7z035ffg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.547 ; gain = 105.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BRAM_SPI_Control_0_0' [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ip/BRAM_SPI_Control_0_0/synth/BRAM_SPI_Control_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Control_v1_0' [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/hdl/Control_v1_0.v:4]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Control_v1_0_S_AXI_CTRL' [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/hdl/Control_v1_0_S_AXI_CTRL.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/hdl/Control_v1_0_S_AXI_CTRL.v:285]
INFO: [Synth 8-226] default block is never used [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/hdl/Control_v1_0_S_AXI_CTRL.v:522]
INFO: [Synth 8-638] synthesizing module 'bram_rd' [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/src/bram_rd.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter SPI_CONFIG_DONE bound to: 3'b001 
	Parameter WAIT1 bound to: 3'b010 
	Parameter WAIT2 bound to: 3'b011 
	Parameter ALL_DONE bound to: 3'b100 
	Parameter CNT_10US bound to: 16'b0000000111110100 
	Parameter CNT_120US bound to: 16'b0001011101110000 
	Parameter CNT_1000US bound to: 16'b1100001101010000 
	Parameter RD_LEN bound to: 6'b100000 
	Parameter SPI_IDLE bound to: 4'b0000 
	Parameter SPI_WR bound to: 4'b0001 
	Parameter HOLD bound to: 4'b0010 
	Parameter SPI_RD bound to: 4'b0011 
	Parameter SPI_WR_RAM bound to: 4'b0100 
	Parameter VERIFY_ADDR bound to: 11'b00001010000 
	Parameter start_addr bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/src/bram_rd.v:108]
INFO: [Synth 8-256] done synthesizing module 'bram_rd' (1#1) [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/src/bram_rd.v:23]
INFO: [Synth 8-638] synthesizing module 'decoder' [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/src/decoder.v:22]
	Parameter dummy_decoder bound to: 12'b000000000000 
	Parameter ADDR_IDLE bound to: 2'b00 
	Parameter ADDR_HEAD bound to: 2'b01 
	Parameter ADDR_DUMMY bound to: 2'b10 
	Parameter ADDR_FRAME bound to: 2'b11 
	Parameter XHS_IDLE bound to: 2'b00 
	Parameter XHS_ACTIVE bound to: 2'b01 
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/src/decoder.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/src/decoder.v:307]
WARNING: [Synth 8-6014] Unused sequential element row_cnt_reg was removed.  [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/src/decoder.v:90]
INFO: [Synth 8-256] done synthesizing module 'decoder' (2#1) [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/src/decoder.v:22]
INFO: [Synth 8-256] done synthesizing module 'Control_v1_0_S_AXI_CTRL' (3#1) [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/hdl/Control_v1_0_S_AXI_CTRL.v:4]
INFO: [Synth 8-256] done synthesizing module 'Control_v1_0' (4#1) [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/hdl/Control_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'BRAM_SPI_Control_0_0' (5#1) [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ip/BRAM_SPI_Control_0_0/synth/BRAM_SPI_Control_0_0.v:57]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 490.543 ; gain = 159.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 490.543 ; gain = 159.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 916.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 916.062 ; gain = 584.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 916.062 ; gain = 584.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 916.062 ; gain = 584.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pwr_up_fsm_reg' in module 'bram_rd'
INFO: [Synth 8-802] inferred FSM for state register 'spi_config_fsm_reg' in module 'bram_rd'
INFO: [Synth 8-5546] ROM "fpga_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sys_rst_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_config_fsm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "spi_config_fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "spi_config_fsm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ram_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "spi_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "counter2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "loc_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_config_ing" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_config_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xhs_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xhs_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xhs_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rst_decoder" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_num_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dummy_inserted_cnt_reg was removed.  [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/src/decoder.v:145]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
         SPI_CONFIG_DONE |                              001 |                              001
                   WAIT1 |                              010 |                              010
                   WAIT2 |                              011 |                              011
                ALL_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pwr_up_fsm_reg' using encoding 'sequential' in module 'bram_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SPI_IDLE |                              000 |                             0000
                  SPI_WR |                              001 |                             0001
                    HOLD |                              010 |                             0010
                  SPI_RD |                              011 |                             0011
              SPI_WR_RAM |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_config_fsm_reg' using encoding 'sequential' in module 'bram_rd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 916.062 ; gain = 584.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   5 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 17    
	   5 Input     32 Bit        Muxes := 3     
	  16 Input     32 Bit        Muxes := 16    
	   3 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 47    
	   5 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bram_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   5 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 24    
Module decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
Module Control_v1_0_S_AXI_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "fpga_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sys_rst_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "counter2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "spi_config_fsm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "spi_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "spi_config_fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fsm_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dummy_inserted_cnt_reg was removed.  [d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/cdb1/src/decoder.v:145]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Control_v1_0_S_AXI_CTRL has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_CTRL_inst/decoder_module/fsm_de_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_CTRL_inst/axi_rresp_reg[0]' (FDRE) to 'inst/AXI_CTRL_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_CTRL_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_CTRL_inst/axi_bresp_reg[0]' (FDRE) to 'inst/AXI_CTRL_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_CTRL_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[0]' (FDCE) to 'inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_CTRL_inst/config_module/ram_we_reg[0]' (FDCE_1) to 'inst/AXI_CTRL_inst/config_module/ram_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_CTRL_inst/config_module/ram_we_reg[1]' (FDCE_1) to 'inst/AXI_CTRL_inst/config_module/ram_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_CTRL_inst/config_module/ram_we_reg[2]' (FDCE_1) to 'inst/AXI_CTRL_inst/config_module/ram_we_reg[3]'
INFO: [Synth 8-3332] Sequential element (inst/AXI_CTRL_inst/config_module/ram_addr_reg[0]) is unused and will be removed from module BRAM_SPI_Control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_CTRL_inst/decoder_module/fsm_de_reg[0]) is unused and will be removed from module BRAM_SPI_Control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_CTRL_inst/decoder_module/ctr_sig_reg[4]) is unused and will be removed from module BRAM_SPI_Control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_CTRL_inst/axi_awaddr_reg[1]) is unused and will be removed from module BRAM_SPI_Control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_CTRL_inst/axi_awaddr_reg[0]) is unused and will be removed from module BRAM_SPI_Control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_CTRL_inst/axi_bresp_reg[1]) is unused and will be removed from module BRAM_SPI_Control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_CTRL_inst/axi_araddr_reg[1]) is unused and will be removed from module BRAM_SPI_Control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_CTRL_inst/axi_araddr_reg[0]) is unused and will be removed from module BRAM_SPI_Control_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_CTRL_inst/axi_rresp_reg[1]) is unused and will be removed from module BRAM_SPI_Control_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 916.062 ; gain = 584.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 929.246 ; gain = 597.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 931.027 ; gain = 599.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 961.137 ; gain = 629.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 961.137 ; gain = 629.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 961.137 ; gain = 629.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 961.137 ; gain = 629.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 961.137 ; gain = 629.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 961.137 ; gain = 629.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 961.137 ; gain = 629.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT1   |     5|
|3     |LUT2   |    84|
|4     |LUT3   |    59|
|5     |LUT4   |   388|
|6     |LUT5   |    60|
|7     |LUT6   |   324|
|8     |MUXF7  |    65|
|9     |MUXF8  |    32|
|10    |FDCE   |   453|
|11    |FDC_1  |     3|
|12    |FDPE   |    11|
|13    |FDRE   |   607|
|14    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------------------+------+
|      |Instance             |Module                  |Cells |
+------+---------------------+------------------------+------+
|1     |top                  |                        |  2119|
|2     |  inst               |Control_v1_0            |  2119|
|3     |    AXI_CTRL_inst    |Control_v1_0_S_AXI_CTRL |  2103|
|4     |      config_module  |bram_rd                 |   875|
|5     |      decoder_module |decoder                 |   350|
+------+---------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 961.137 ; gain = 629.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 961.137 ; gain = 204.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 961.137 ; gain = 629.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 962.660 ; gain = 639.875
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.runs/BRAM_SPI_Control_0_0_synth_1/BRAM_SPI_Control_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ip/BRAM_SPI_Control_0_0/BRAM_SPI_Control_0_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_2017/Projects/gsense2020_v121/gsense2020_v121.runs/BRAM_SPI_Control_0_0_synth_1/BRAM_SPI_Control_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BRAM_SPI_Control_0_0_utilization_synth.rpt -pb BRAM_SPI_Control_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 962.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 23:10:05 2022...
