0.6
2019.1
May 24 2019
15:06:07
D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sim_1/new/simtop.v,1592617784,verilog,,,,simtop,,,,,,,,
D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/ip/mem/sim/mem.v,1592581823,verilog,,D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/aludec.v,,mem,,,,,,,,
D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/aludec.v,1592576092,verilog,,D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/controller.v,,aludec,,,,,,,,
D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/controller.v,1592583498,verilog,,D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/maindec.v,,controller,,,,,,,,
D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/maindec.v,1592583400,verilog,,D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/pc.v,,main_decoder,,,,,,,,
D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/pc.v,1592617593,verilog,,D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/pc_adder.v,,pc_module,,,,,,,,
D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/pc_adder.v,1592581884,verilog,,D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/top.v,,pc_adder,,,,,,,,
D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sources_1/new/top.v,1592617697,verilog,,D:/Software/Vivado/projects/Computer_Organization/exp2/exp2.srcs/sim_1/new/simtop.v,,top,,,,,,,,
