

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes'
================================================================
* Date:           Sat Nov  1 14:11:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  7.026 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.990 us|  0.990 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_left_bytes  |       64|       64|         2|          1|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%l = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 5 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln168 = store i7 0, i7 %l" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 9 'store' 'store_ln168' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc187" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 10 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%l_1 = load i7 %l" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 11 'load' 'l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.87ns)   --->   "%icmp_ln168 = icmp_eq  i7 %l_1, i7 64" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 12 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%l_2 = add i7 %l_1, i7 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 13 'add' 'l_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.inc187.split, void %cleanup.cont.loopexit.exitStub" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 14 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln168 = store i7 %l_2, i7 %l" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 15 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln168)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:169]   --->   Operation 16 'specpipeline' 'specpipeline_ln169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln168 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 18 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] ( I:3.47ns O:3.47ns )   --->   "%outValue = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:171]   --->   Operation 19 'read' 'outValue' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i8 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:171]   --->   Operation 20 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln172 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln171" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 21 'write' 'write_ln172' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc187" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 22 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln168', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168) of constant 0 on local variable 'l', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168 [7]  (1.588 ns)
	'load' operation 7 bit ('l', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168) on local variable 'l', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168 [10]  (0.000 ns)
	'add' operation 7 bit ('l', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168) [12]  (1.870 ns)
	'store' operation 0 bit ('store_ln168', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168) of variable 'l', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168 on local variable 'l', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168 [21]  (1.588 ns)

 <State 2>: 7.026ns
The critical path consists of the following:
	fifo read operation ('outValue', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:171) on port 'inStream' (/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:171) [18]  (3.477 ns)
	fifo write operation ('write_ln172', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:172) on port 'compressdStream' (/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:172) [20]  (3.549 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
