Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date             : Sun Sep  6 14:54:40 2020
| Host             : DESKTOP-APERTURE running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu3eg-sbva484-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.593        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.269        |
| Device Static (W)        | 0.324        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 92.9         |
| Junction Temperature (C) | 32.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.066 |        3 |       --- |             --- |
| CLB Logic                |     0.196 |    31851 |       --- |             --- |
|   LUT as Logic           |     0.146 |    14748 |     70560 |           20.90 |
|   LUT as Distributed RAM |     0.032 |      528 |     28800 |            1.83 |
|   CARRY8                 |     0.009 |      908 |      8820 |           10.29 |
|   Register               |     0.007 |    10875 |    141120 |            7.71 |
|   LUT as Shift Register  |     0.001 |      122 |     28800 |            0.42 |
|   Others                 |     0.000 |      801 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       40 |     70560 |            0.06 |
|   BUFG                   |     0.000 |        1 |        24 |            4.17 |
| Signals                  |     0.189 |    23611 |       --- |             --- |
| Block RAM                |     0.224 |       84 |       216 |           38.89 |
| DSPs                     |     0.015 |       15 |       360 |            4.17 |
| PS8                      |     1.579 |        1 |       --- |             --- |
| Static Power             |     0.324 |          |           |                 |
|   PS Static              |     0.106 |          |           |                 |
|   PL Static              |     0.218 |          |           |                 |
| Total                    |     2.593 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint          |       0.850 |     0.843 |       0.786 |      0.058 | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 | Unspecified | NA         |
| Vccbram         |       0.850 |     0.027 |       0.026 |      0.001 | Unspecified | NA         |
| Vccaux          |       1.800 |     0.047 |       0.000 |      0.047 | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.025 |       0.000 |      0.025 | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     1.066 |       1.028 |      0.038 | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.246 |       0.238 |      0.008 | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.242 |       0.237 |      0.005 | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.051 |       0.049 |      0.002 | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.237 |       0.203 |      0.034 | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------+-----------------+
| Clock    | Domain                                                 | Constraint (ns) |
+----------+--------------------------------------------------------+-----------------+
| clk_pl_0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |             5.0 |
+----------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| design_1_wrapper      |     2.269 |
|   design_1_i          |     2.269 |
|     ResNet_0          |     0.618 |
|       inst            |     0.618 |
|     axi_smc           |     0.030 |
|       inst            |     0.030 |
|     axi_smc_1         |     0.025 |
|       inst            |     0.025 |
|     ps8_0_axi_periph  |     0.014 |
|       s00_couplers    |     0.014 |
|     zynq_ultra_ps_e_0 |     1.581 |
|       inst            |     1.581 |
+-----------------------+-----------+


