Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Apr 19 14:02:50 2021
| Host         : DESKTOP-AI964DL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   181 |
|    Minimum number of control sets                        |   181 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   109 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   181 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    69 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |    86 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2216 |          609 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2201 |          566 |
| Yes          | No                    | No                     |             445 |          118 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             781 |          238 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |                                                                           Enable Signal                                                                           |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_arready0                                                                                                 | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_awready0                                                                                                 | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |         1.33 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                3 |              4 |         1.33 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/D[6]                                                                                                                  | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                          |                1 |              4 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/System_Reset/U0/EXT_LPF/lpf_int                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/axi_awready0                                                                                                        | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_0_in                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/System_Reset/U0/SEQ/seq_cnt_en                                                                                                                         | design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_0_in                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/p_0_in                                                                                |                2 |              6 |         3.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                               |                2 |              7 |         3.50 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/axi_arready0                                                                                                        | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_0_in                                                                                   |                1 |              7 |         7.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_arready0                                                                                                     | design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/p_0_in                                                                                |                1 |              7 |         7.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                    | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                          | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                   | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                          | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                          | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                          | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                          | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                          | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                          | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                        | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                   | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                          | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                           | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_0_in                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                          | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_0_in                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                          | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_0_in                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                          | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_0_in                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                   | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                         | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                5 |             10 |         2.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                        |                6 |             12 |         2.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                     |                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                4 |             13 |         3.25 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                            |                5 |             16 |         3.20 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                          |                7 |             17 |         2.43 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                6 |             20 |         3.33 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                8 |             24 |         3.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                        |               12 |             24 |         2.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                    | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                9 |             25 |         2.78 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                9 |             26 |         2.89 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                  | design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/p_0_in                                                                                |               18 |             32 |         1.78 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                     | design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_0_in                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/BTI/inst/input_signal[14] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[7]  |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[12] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[1]  |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[24]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[2]  |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[4]  |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[22] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[5]  |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[0]  |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[4]   |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[17]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[3]   |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[11]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[8]   |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[27]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[25]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[13]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[6]   |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[14]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[12]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[10]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[0]   |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[2]   |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[30]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[19]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[22]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[20]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[29]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[15]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[21]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[18] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[28]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[23]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[16]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[7]   |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[5]   |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[1]   |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[26]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[18]  |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/RO/inst/input_signal[9]   |                                                                                                                                                                   | design_1_i/RO/clk_done_BUFG                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[15] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[6]  |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                             |               32 |             32 |         1.00 |
|  design_1_i/BTI/inst/input_signal[13] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[17] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[16] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[9]  |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[8]  |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[30] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[20] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[29] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[28] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[27] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[26] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[25] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[11] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[24] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[23] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[21] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[19] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[3]  |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/BTI/inst/input_signal[10] |                                                                                                                                                                   | design_1_i/BTI/clk_done_BUFG                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                        |                9 |             34 |         3.78 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                        |               11 |             35 |         3.18 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                        |                7 |             47 |         6.71 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                        |                8 |             47 |         5.88 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                        |               11 |             48 |         4.36 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                        |               13 |             48 |         3.69 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                        |               11 |             48 |         4.36 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   | design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                        |               13 |             48 |         3.69 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   | design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                          |               31 |            115 |         3.71 |
|  design_1_i/Arm_Core/inst/FCLK_CLK0   |                                                                                                                                                                   |                                                                                                                                        |               83 |            233 |         2.81 |
|  design_1_i/RO/clk_done_BUFG          |                                                                                                                                                                   |                                                                                                                                        |              244 |            992 |         4.07 |
|  design_1_i/BTI/clk_done_BUFG         |                                                                                                                                                                   |                                                                                                                                        |              283 |            992 |         3.51 |
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


