/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allregs_n.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_BLOCK_ERASE_COMPLETEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026f04,
        0,
        0,
        1,
        soc_NAND_BLOCK_ERASE_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_BLOCK_ERASE_COMPLETE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046f04,
        0,
        0,
        1,
        soc_NAND_BLOCK_ERASE_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_BLOCK_ERASE_COMPLETE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001f04,
        0,
        0,
        1,
        soc_NAND_BLOCK_ERASE_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_COPY_BACK_COMPLETEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026f08,
        0,
        0,
        1,
        soc_NAND_COPY_BACK_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_COPY_BACK_COMPLETE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046f08,
        0,
        0,
        1,
        soc_NAND_COPY_BACK_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_COPY_BACK_COMPLETE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001f08,
        0,
        0,
        1,
        soc_NAND_COPY_BACK_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_DIRECT_READ_RD_MISSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026f00,
        0,
        0,
        1,
        soc_NAND_DIRECT_READ_RD_MISSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_DIRECT_READ_RD_MISS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046f00,
        0,
        0,
        1,
        soc_NAND_DIRECT_READ_RD_MISS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_DIRECT_READ_RD_MISS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001f00,
        0,
        0,
        1,
        soc_NAND_DIRECT_READ_RD_MISS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_ECC_MIPS_CORRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026f1c,
        0,
        0,
        1,
        soc_NAND_ECC_MIPS_CORRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_ECC_MIPS_CORR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046f1c,
        0,
        0,
        1,
        soc_NAND_ECC_MIPS_CORR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_ECC_MIPS_CORR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001f1c,
        0,
        0,
        1,
        soc_NAND_ECC_MIPS_CORR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_ECC_MIPS_UNCORRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026f18,
        0,
        0,
        1,
        soc_NAND_ECC_MIPS_UNCORRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_ECC_MIPS_UNCORR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046f18,
        0,
        0,
        1,
        soc_NAND_ECC_MIPS_UNCORR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_ECC_MIPS_UNCORR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001f18,
        0,
        0,
        1,
        soc_NAND_ECC_MIPS_UNCORR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b90c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf810590c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105904,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_COMPLETE_BCM56260_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105904,
        0,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b900,
        0,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105900,
        0,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b91c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf810591c,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105914,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105908,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811ba00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b408,
        0,
        0,
        12,
        soc_NAND_IDM_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x111f03fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105408,
        0,
        0,
        12,
        soc_NAND_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x111f03fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_IO_CONTROL_DIRECT_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811d408,
        0,
        0,
        12,
        soc_NAND_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x111f03fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_IO_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b500,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105500,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NAND_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x033f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_IO_STATUS_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811d500,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NAND_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x033f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b800,
        0,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105800,
        0,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_CONTROL_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811d800,
        0,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_READ_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf8105804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1811b80c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xf810580c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ACC_CONTROL_CS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026050,
        0,
        0,
        15,
        soc_NAND_NAND_FLASH_ACC_CONTROL_CS0r_fields,
        SOC_RESET_VAL_DEC(0xd70f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ACC_CONTROL_CS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026060,
        0,
        0,
        15,
        soc_NAND_NAND_FLASH_ACC_CONTROL_CS0r_fields,
        SOC_RESET_VAL_DEC(0xd70f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ACC_CONTROL_CS0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046050,
        0,
        0,
        15,
        soc_NAND_NAND_FLASH_ACC_CONTROL_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xd70f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ACC_CONTROL_CS0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001050,
        0,
        0,
        15,
        soc_NAND_NAND_FLASH_ACC_CONTROL_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xd70f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ACC_CONTROL_CS1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046060,
        0,
        0,
        15,
        soc_NAND_NAND_FLASH_ACC_CONTROL_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xd70f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ACC_CONTROL_CS1_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001060,
        0,
        0,
        15,
        soc_NAND_NAND_FLASH_ACC_CONTROL_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xd70f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLK_WR_PROTECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180260c8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_BLK_WR_PROTECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLK_WR_PROTECT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180460c8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_BLK_WR_PROTECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLK_WR_PROTECT_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150010c8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_BLK_WR_PROTECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_ERASE_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026138,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_ERASE_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046138,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_ERASE_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001138,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026134,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046134,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001134,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_LOCK_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026108,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NAND_NAND_FLASH_BLOCK_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_LOCK_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046108,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NAND_NAND_FLASH_BLOCK_LOCK_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_LOCK_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001108,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NAND_NAND_FLASH_BLOCK_LOCK_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_ADDRESSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802600c,
        0,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_ADDRESS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804600c,
        0,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_ADDRESS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500100c,
        0,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_END_ADDRESSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026010,
        0,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_END_ADDRESS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046010,
        0,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_END_ADDRESS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001010,
        0,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_EXT_ADDRESSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026008,
        0,
        0,
        3,
        soc_NAND_NAND_FLASH_CMD_EXT_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_EXT_ADDRESS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046008,
        0,
        0,
        3,
        soc_NAND_NAND_FLASH_CMD_EXT_ADDRESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_EXT_ADDRESS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001008,
        0,
        0,
        3,
        soc_NAND_NAND_FLASH_CMD_EXT_ADDRESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_STARTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026004,
        0,
        0,
        2,
        soc_NAND_NAND_FLASH_CMD_STARTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_START_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046004,
        0,
        0,
        2,
        soc_NAND_NAND_FLASH_CMD_START_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_START_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001004,
        0,
        0,
        2,
        soc_NAND_NAND_FLASH_CMD_START_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CONFIG_CS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026054,
        0,
        0,
        9,
        soc_NAND_NAND_FLASH_CONFIG_CS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffb777ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CONFIG_CS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026064,
        0,
        0,
        9,
        soc_NAND_NAND_FLASH_CONFIG_CS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffb777ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CONFIG_CS0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046054,
        0,
        0,
        9,
        soc_NAND_NAND_FLASH_CONFIG_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffb777ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CONFIG_CS0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001054,
        0,
        0,
        9,
        soc_NAND_NAND_FLASH_CONFIG_CS0_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x12032200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffb777ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CONFIG_CS1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046064,
        0,
        0,
        9,
        soc_NAND_NAND_FLASH_CONFIG_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffb777ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CONFIG_CS1_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001064,
        0,
        0,
        9,
        soc_NAND_NAND_FLASH_CONFIG_CS0_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x12032200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffb777ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_COPY_BACK_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026130,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_COPY_BACK_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046130,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_COPY_BACK_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001130,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_COPY_BACK_EXT_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802612c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_COPY_BACK_EXT_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804612c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_COPY_BACK_EXT_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500112c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CORR_ERROR_COUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_CORR_ERROR_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CORR_ERROR_COUNT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_CORR_ERROR_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CORR_ERROR_COUNT_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_CORR_ERROR_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CORR_STAT_THRESHOLDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180260c0,
        0,
        0,
        3,
        soc_NAND_NAND_FLASH_CORR_STAT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CORR_STAT_THRESHOLD_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180460c0,
        0,
        0,
        3,
        soc_NAND_NAND_FLASH_CORR_STAT_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CORR_STAT_THRESHOLD_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150010c0,
        0,
        0,
        3,
        soc_NAND_NAND_FLASH_CORR_STAT_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CS_NAND_SELECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026018,
        0,
        0,
        21,
        soc_NAND_NAND_FLASH_CS_NAND_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CS_NAND_SELECT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046018,
        0,
        0,
        21,
        soc_NAND_NAND_FLASH_CS_NAND_SELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CS_NAND_SELECT_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001018,
        0,
        0,
        21,
        soc_NAND_NAND_FLASH_CS_NAND_SELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CS_NAND_XORr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802601c,
        0,
        0,
        10,
        soc_NAND_NAND_FLASH_CS_NAND_XORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CS_NAND_XOR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804601c,
        0,
        0,
        10,
        soc_NAND_NAND_FLASH_CS_NAND_XOR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CS_NAND_XOR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500101c,
        0,
        0,
        10,
        soc_NAND_NAND_FLASH_CS_NAND_XOR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_CORR_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026110,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_CORR_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046110,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_CORR_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001110,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_CORR_EXT_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802610c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_CORR_EXT_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804610c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_CORR_EXT_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500110c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_UNC_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026118,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_UNC_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046118,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_UNC_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001118,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_UNC_EXT_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026114,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_UNC_EXT_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046114,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_UNC_EXT_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001114,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026400,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026404,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026408,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802640c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026410,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026414,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026418,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802641c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026420,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026424,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026428,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE11r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802642c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE12r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026430,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE13r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026434,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE14r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026438,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE15r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802643c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE16r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026440,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE17r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026444,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE18r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026448,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE19r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802644c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE20r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026450,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE21r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026454,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE22r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026458,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE23r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802645c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE24r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026460,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE25r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026464,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE26r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026468,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE27r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802646c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE28r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026470,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE29r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026474,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE30r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026478,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE31r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802647c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026480,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE33r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026484,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE34r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026488,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE35r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802648c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE36r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026490,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE37r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026494,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE38r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026498,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE39r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802649c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE40r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264a0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE41r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264a4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE42r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264a8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE43r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264ac,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE44r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264b0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE45r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264b4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE46r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264b8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE47r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264bc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE48r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264c0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE49r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264c4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE50r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264c8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE51r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264cc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE52r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264d0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE53r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264d4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE54r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264d8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE55r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264dc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE56r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264e0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE57r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264e4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE58r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264e8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE59r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264ec,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE60r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264f0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE61r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264f4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE62r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264f8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE63r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180264fc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026500,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE65r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026504,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE66r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026508,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE67r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802650c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE68r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026510,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE69r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026514,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE70r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026518,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE71r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802651c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE72r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026520,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE73r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026524,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE74r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026528,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE75r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802652c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE76r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026530,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE77r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026534,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE78r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026538,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE79r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802653c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE80r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026540,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE81r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026544,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE82r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026548,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE83r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802654c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE84r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026550,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE85r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026554,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE86r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026558,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE87r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802655c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE88r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026560,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE89r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026564,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE90r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026568,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE91r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802656c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE92r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026570,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE93r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026574,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE94r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026578,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE95r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802657c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026580,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE97r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026584,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE98r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026588,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE99r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802658c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE100r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026590,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE101r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026594,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE102r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026598,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE103r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802659c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE104r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265a0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE105r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265a4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE106r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265a8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE107r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265ac,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE108r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265b0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE109r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265b4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE110r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265b8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE111r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265bc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE112r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265c0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE113r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265c4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE114r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265c8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE115r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265cc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE116r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265d0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE117r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265d4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE118r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265d8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE119r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265dc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE120r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265e0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE121r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265e4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE122r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265e8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE123r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265ec,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE124r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265f0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE125r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265f4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE126r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265f8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE127r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180265fc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046400,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001400,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE100_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046590,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE100_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001590,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE101_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046594,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE101_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001594,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE102_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046598,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE102_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001598,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE103_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804659c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE103_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500159c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE104_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465a0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE104_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015a0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE105_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465a4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE105_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015a4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE106_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465a8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE106_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015a8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE107_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465ac,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE107_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015ac,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE108_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465b0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE108_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015b0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE109_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465b4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE109_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015b4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE10_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046428,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE10_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001428,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE110_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465b8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE110_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015b8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE111_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465bc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE111_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015bc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE112_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465c0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE112_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015c0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE113_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465c4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE113_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015c4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE114_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465c8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE114_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015c8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE115_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465cc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE115_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015cc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE116_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465d0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE116_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015d0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE117_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465d4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE117_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015d4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE118_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465d8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE118_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015d8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE119_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465dc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE119_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015dc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE11_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804642c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE11_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500142c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE120_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465e0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE120_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015e0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE121_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465e4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE121_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015e4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE122_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465e8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE122_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015e8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE123_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465ec,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE123_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015ec,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE124_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465f0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE124_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015f0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE125_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465f4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE125_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015f4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE126_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465f8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE126_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015f8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE127_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180465fc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE127_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150015fc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE12_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046430,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE12_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001430,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE13_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046434,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE13_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001434,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE14_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046438,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE14_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001438,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE15_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804643c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE15_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500143c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE16_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046440,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE16_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001440,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE17_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046444,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE17_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001444,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE18_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046448,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE18_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001448,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE19_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804644c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE19_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500144c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046404,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE1_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001404,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE20_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046450,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE20_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001450,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE21_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046454,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE21_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001454,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE22_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046458,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE22_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001458,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE23_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804645c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE23_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500145c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE24_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046460,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE24_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001460,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE25_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046464,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE25_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001464,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE26_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046468,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE26_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001468,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE27_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804646c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE27_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500146c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE28_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046470,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE28_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001470,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE29_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046474,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE29_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001474,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046408,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE2_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001408,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE30_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046478,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE30_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001478,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE31_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804647c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE31_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500147c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE32_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046480,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001480,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE33_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046484,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE33_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001484,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE34_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046488,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE34_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001488,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE35_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804648c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE35_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500148c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE36_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046490,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE36_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001490,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE37_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046494,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE37_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001494,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE38_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046498,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE38_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001498,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE39_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804649c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE39_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500149c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804640c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE3_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500140c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE40_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464a0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE40_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014a0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE41_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464a4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE41_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014a4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE42_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464a8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE42_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014a8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE43_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464ac,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE43_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014ac,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE44_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464b0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE44_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014b0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE45_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464b4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE45_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014b4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE46_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464b8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE46_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014b8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE47_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464bc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE47_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014bc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE48_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464c0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE48_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014c0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE49_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464c4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE49_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014c4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046410,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE4_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001410,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE50_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464c8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE50_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014c8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE51_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464cc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE51_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014cc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE52_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464d0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE52_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014d0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE53_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464d4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE53_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014d4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE54_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464d8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE54_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014d8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE55_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464dc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE55_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014dc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE56_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464e0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE56_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014e0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE57_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464e4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE57_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014e4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE58_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464e8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE58_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014e8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE59_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464ec,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE59_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014ec,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046414,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE5_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001414,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE60_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464f0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE60_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014f0,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE61_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464f4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE61_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014f4,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE62_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464f8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE62_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014f8,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE63_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180464fc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE63_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150014fc,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE64_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046500,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001500,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE65_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046504,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE65_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001504,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE66_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046508,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE66_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001508,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE67_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804650c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE67_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500150c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE68_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046510,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE68_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001510,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE69_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046514,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE69_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001514,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046418,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE6_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001418,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE70_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046518,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE70_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001518,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE71_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804651c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE71_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500151c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE72_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046520,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE72_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001520,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE73_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046524,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE73_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001524,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE74_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046528,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE74_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001528,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE75_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804652c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE75_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500152c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE76_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046530,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE76_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001530,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE77_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046534,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE77_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001534,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE78_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046538,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE78_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001538,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE79_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804653c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE79_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500153c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804641c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE7_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500141c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE80_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046540,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE80_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001540,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE81_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046544,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE81_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001544,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE82_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046548,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE82_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001548,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE83_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804654c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE83_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500154c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE84_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046550,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE84_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001550,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE85_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046554,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE85_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001554,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE86_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046558,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE86_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001558,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE87_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804655c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE87_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500155c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE88_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046560,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE88_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001560,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE89_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046564,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE89_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001564,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046420,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE8_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001420,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE90_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046568,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE90_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001568,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE91_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804656c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE91_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500156c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE92_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046570,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE92_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001570,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE93_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046574,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE93_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001574,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE94_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046578,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE94_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001578,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE95_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804657c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE95_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500157c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE96_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046580,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001580,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE97_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046584,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE97_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001584,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE98_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046588,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE98_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001588,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE99_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804658c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE99_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500158c,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046424,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE9_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001424,
        0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_DEVICE_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026194,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_FLASH_DEVICE_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_DEVICE_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046194,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_DEVICE_ID_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001194,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026198,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046198,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXT_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001198,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_READ_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026120,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_READ_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046120,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_READ_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001120,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_READ_EXT_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802611c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_READ_EXT_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804611c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_READ_EXT_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500111c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INIT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026144,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NAND_NAND_FLASH_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INIT_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046144,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NAND_NAND_FLASH_INIT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INIT_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001144,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NAND_NAND_FLASH_INIT_STATUS_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x20800000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INTFC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026014,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NAND_NAND_FLASH_INTFC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INTFC_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046014,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NAND_NAND_FLASH_INTFC_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INTFC_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001014,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NAND_NAND_FLASH_INTFC_STATUS_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0xc0000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INV_READ_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026140,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INV_READ_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046140,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INV_READ_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001140,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INV_READ_EXT_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802613c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INV_READ_EXT_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804613c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INV_READ_EXT_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500113c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_LL_OPr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026020,
        0,
        0,
        7,
        soc_NAND_NAND_FLASH_LL_OPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_LL_OP_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046020,
        0,
        0,
        7,
        soc_NAND_NAND_FLASH_LL_OP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_LL_OP_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001020,
        0,
        0,
        7,
        soc_NAND_NAND_FLASH_LL_OP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_LL_RDDATAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802619c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NAND_NAND_FLASH_LL_RDDATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_LL_RDDATA_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804619c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NAND_NAND_FLASH_LL_RDDATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_LL_RDDATA_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500119c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NAND_NAND_FLASH_LL_RDDATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MPLANE_BASE_ADDRESSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026028,
        0,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MPLANE_BASE_ADDRESS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046028,
        0,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MPLANE_BASE_ADDRESS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001028,
        0,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026024,
        0,
        0,
        2,
        soc_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046024,
        0,
        0,
        2,
        soc_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001024,
        0,
        0,
        2,
        soc_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180260d4,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_MULTIPLANE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_CTRL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180460d4,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_MULTIPLANE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150010d4,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_MULTIPLANE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180260cc,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1r_fields,
        SOC_RESET_VAL_DEC(0xd1708010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180260d0,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2r_fields,
        SOC_RESET_VAL_DEC(0x15780000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180460cc,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xd1708010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150010cc,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xd1708010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180460d0,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x15780000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150010d0,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x15780000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ONFI_DEBUG_DATAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802614c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_ONFI_DEBUG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ONFI_DEBUG_DATA_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804614c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_ONFI_DEBUG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ONFI_DEBUG_DATA_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500114c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_ONFI_DEBUG_DATA_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x000015b3, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ONFI_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026148,
        0,
        0,
        9,
        soc_NAND_NAND_FLASH_ONFI_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ONFI_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046148,
        0,
        0,
        9,
        soc_NAND_NAND_FLASH_ONFI_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ONFI_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001148,
        0,
        0,
        9,
        soc_NAND_NAND_FLASH_ONFI_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_PROGRAM_PAGE_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026128,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_PROGRAM_PAGE_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046128,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_PROGRAM_PAGE_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001128,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_PROGRAM_PAGE_EXT_ADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026124,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_PROGRAM_PAGE_EXT_ADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046124,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_PROGRAM_PAGE_EXT_ADDR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001124,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_READ_ERROR_COUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026104,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_READ_ERROR_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_READ_ERROR_COUNT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046104,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_READ_ERROR_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_READ_ERROR_COUNT_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001104,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_READ_ERROR_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_REVISIONr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_REVISIONr_fields,
        SOC_RESET_VAL_DEC(0x80000601, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_REVISION_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_REVISION_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x80000601, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_REVISION_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_REVISION_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x80000601, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SEMAPHOREr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026150,
        0,
        0,
        2,
        soc_NAND_NAND_FLASH_SEMAPHOREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SEMAPHORE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046150,
        0,
        0,
        2,
        soc_NAND_NAND_FLASH_SEMAPHORE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SEMAPHORE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001150,
        0,
        0,
        2,
        soc_NAND_NAND_FLASH_SEMAPHORE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026200,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026204,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026208,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026210,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026214,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026218,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026220,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026224,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026228,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026230,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026234,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026238,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046200,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001200,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046210,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001210,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046214,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001214,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046218,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001218,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1Cr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802621c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1C_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804621c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1C_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500121c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046220,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001220,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046224,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001224,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046228,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001228,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2Cr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802622c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2C_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804622c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2C_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500122c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046230,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001230,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046234,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001234,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046238,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001238,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3Cr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802623c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3C_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804623c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3C_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500123c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046204,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001204,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046208,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001208,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_Cr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802620c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_C_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804620c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_C_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500120c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026280,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026284,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026288,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026290,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026294,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026298,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180262a0,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180262a4,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180262a8,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180262b0,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180262b4,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180262b8,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046280,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001280,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046290,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001290,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046294,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001294,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046298,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001298,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1Cr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802629c,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1C_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804629c,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1C_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500129c,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180462a0,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150012a0,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180462a4,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150012a4,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180462a8,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150012a8,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2Cr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180262ac,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2C_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180462ac,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2C_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150012ac,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180462b0,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150012b0,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180462b4,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150012b4,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180462b8,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150012b8,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3Cr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180262bc,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3C_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180462bc,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3C_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150012bc,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046284,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001284,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046288,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001288,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_Cr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802628c,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_C_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804628c,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_C_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500128c,
        0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_1_CS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026058,
        0,
        0,
        8,
        soc_NAND_NAND_FLASH_TIMING_1_CS0r_fields,
        SOC_RESET_VAL_DEC(0x7695a56d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_1_CS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026068,
        0,
        0,
        8,
        soc_NAND_NAND_FLASH_TIMING_1_CS0r_fields,
        SOC_RESET_VAL_DEC(0x7695a56d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_1_CS0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046058,
        0,
        0,
        8,
        soc_NAND_NAND_FLASH_TIMING_1_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x7695a56d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_1_CS0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001058,
        0,
        0,
        8,
        soc_NAND_NAND_FLASH_TIMING_1_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x7695a56d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_1_CS1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046068,
        0,
        0,
        8,
        soc_NAND_NAND_FLASH_TIMING_1_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x7695a56d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_1_CS1_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001068,
        0,
        0,
        8,
        soc_NAND_NAND_FLASH_TIMING_1_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x7695a56d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802605c,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802606c,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804605c,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS0_BCM56150_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802605c,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb7, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500105c,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804606c,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS1_BCM56150_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802606c,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb7, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS1_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1500106c,
        0,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_FLASH_UNCORR_ERROR_COUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180260fc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_UNCORR_ERROR_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_UNCORR_ERROR_COUNT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180460fc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_UNCORR_ERROR_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_UNCORR_ERROR_COUNT_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x150010fc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NAND_NAND_FLASH_UNCORR_ERROR_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_NAND_RB_Br */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026f14,
        0,
        0,
        1,
        soc_NAND_NAND_RB_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_NAND_RB_B_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046f14,
        0,
        0,
        1,
        soc_NAND_NAND_RB_B_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_NAND_RB_B_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001f14,
        0,
        0,
        1,
        soc_NAND_NAND_RB_B_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_PROGRAM_PAGE_COMPLETEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026f0c,
        0,
        0,
        1,
        soc_NAND_PROGRAM_PAGE_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_PROGRAM_PAGE_COMPLETE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046f0c,
        0,
        0,
        1,
        soc_NAND_PROGRAM_PAGE_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_PROGRAM_PAGE_COMPLETE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001f0c,
        0,
        0,
        1,
        soc_NAND_PROGRAM_PAGE_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NAND_RO_CTLR_READYr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18026f10,
        0,
        0,
        1,
        soc_NAND_RO_CTLR_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_NAND_RO_CTLR_READY_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18046f10,
        0,
        0,
        1,
        soc_NAND_RO_CTLR_READY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NAND_RO_CTLR_READY_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x15001f10,
        0,
        0,
        1,
        soc_NAND_RO_CTLR_READY_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NANOSYNC_S0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18119800,
        0,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ADDITIONAL_RESETSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        6,
        soc_NBIH_ADDITIONAL_RESETSr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ADDITIONAL_RESETS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        6,
        soc_NBIH_ADDITIONAL_RESETS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ADDITIONAL_RESETS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        6,
        soc_NBIH_ADDITIONAL_RESETS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ADDITIONAL_RESETS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        3,
        soc_NBIH_ADDITIONAL_RESETS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000510, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ADDITIONAL_RESETS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        3,
        soc_NBIH_ADDITIONAL_RESETS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000510, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ADDITIONAL_RESETS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        6,
        soc_NBIH_ADDITIONAL_RESETS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ADDITIONAL_RESETS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        6,
        soc_NBIH_ADDITIONAL_RESETS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXTS_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb12,
        0,
        0,
        1,
        soc_NBIH_BIST_CONTEXTS_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXTS_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb12,
        0,
        0,
        1,
        soc_NBIH_BIST_CONTEXTS_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXTS_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb12,
        0,
        0,
        1,
        soc_NBIH_BIST_CONTEXTS_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXTS_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0a,
        0,
        0,
        1,
        soc_NBIH_BIST_CONTEXTS_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXTS_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0a,
        0,
        0,
        1,
        soc_NBIH_BIST_CONTEXTS_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXTS_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb12,
        0,
        0,
        1,
        soc_NBIH_BIST_CONTEXTS_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXTS_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5b0,
        0,
        0,
        1,
        soc_NBIH_BIST_CONTEXTS_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAPr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb02,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAP_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb02,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAP_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb02,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAP_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb02,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAP_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5a0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAPr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb02,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb02,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5a8,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_COUNTERS_OVFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb28,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NBIH_BIST_COUNTERS_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_COUNTERS_OVF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb28,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NBIH_BIST_COUNTERS_OVF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_COUNTERS_OVF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb28,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NBIH_BIST_COUNTERS_OVF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_COUNTERS_OVF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb20,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NBIH_BIST_COUNTERS_OVF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_COUNTERS_OVF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb20,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NBIH_BIST_COUNTERS_OVF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_COUNTERS_OVF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb28,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NBIH_BIST_COUNTERS_OVF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_COUNTERS_OVF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5c6,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NBIH_BIST_COUNTERS_OVF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_ENABLE_ILKN_PORTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2d,
        0,
        0,
        6,
        soc_NBIH_BIST_ENABLE_ILKN_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_ENABLE_ILKN_PORT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2d,
        0,
        0,
        6,
        soc_NBIH_BIST_ENABLE_ILKN_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_ENABLE_ILKN_PORT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2d,
        0,
        0,
        6,
        soc_NBIH_BIST_ENABLE_ILKN_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_ENABLE_ILKN_PORT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb24,
        0,
        0,
        4,
        soc_NBIH_BIST_ENABLE_ILKN_PORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_ENABLE_ILKN_PORT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb24,
        0,
        0,
        4,
        soc_NBIH_BIST_ENABLE_ILKN_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_ENABLE_ILKN_PORT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2d,
        0,
        0,
        6,
        soc_NBIH_BIST_ENABLE_ILKN_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_ENABLE_ILKN_PORT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5cb,
        0,
        0,
        6,
        soc_NBIH_BIST_ENABLE_ILKN_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_ERROR_GENERATORr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb87,
        0,
        0,
        4,
        soc_NBIH_BIST_ERROR_GENERATORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_ERROR_GENERATOR_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb87,
        0,
        0,
        4,
        soc_NBIH_BIST_ERROR_GENERATOR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_ERROR_GENERATOR_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb87,
        0,
        0,
        4,
        soc_NBIH_BIST_ERROR_GENERATOR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_ERROR_GENERATOR_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb87,
        0,
        0,
        4,
        soc_NBIH_BIST_ERROR_GENERATOR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_ERROR_GENERATOR_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb87,
        0,
        0,
        4,
        soc_NBIH_BIST_ERROR_GENERATOR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_ERROR_GENERATOR_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb87,
        0,
        0,
        4,
        soc_NBIH_BIST_ERROR_GENERATOR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_ERROR_GENERATOR_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5d3,
        0,
        0,
        4,
        soc_NBIH_BIST_ERROR_GENERATOR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_GENERATORr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb80,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NBIH_BIST_EVENTS_GENERATORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_GENERATOR_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb80,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NBIH_BIST_EVENTS_GENERATOR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_GENERATOR_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb80,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NBIH_BIST_EVENTS_GENERATOR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_GENERATOR_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb80,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NBIH_BIST_EVENTS_GENERATOR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_GENERATOR_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb80,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NBIH_BIST_EVENTS_GENERATOR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_GENERATOR_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb80,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NBIH_BIST_EVENTS_GENERATOR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_GENERATOR_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5cc,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NBIH_BIST_EVENTS_GENERATOR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_STATUSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb84,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_EVENTS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_STATUS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb84,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_EVENTS_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_STATUS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb84,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_EVENTS_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_STATUS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb84,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_EVENTS_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_STATUS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb84,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_EVENTS_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_STATUS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb84,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_EVENTS_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_STATUS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_EVENTS_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_FIRST_DESCRIPTORr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_BIST_FLOW_FIRST_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x0ff00010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff07fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ff00010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff07fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ff00010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff07fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ff00010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff07fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ff00010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff07fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ff00010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff07fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x5b7,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_BIST_FLOW_FIRST_DESCRIPTOR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ff00010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff07fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_SECOND_DESCRIPTORr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb1a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_BIST_FLOW_SECOND_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x00003f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb1a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb1a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb12,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb12,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xb1a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x5b8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_BIST_FLOW_SECOND_DESCRIPTOR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_GENERAL_CONFIGURATIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_NBIH_BIST_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00010000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_GENERAL_CONFIGURATION_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_NBIH_BIST_GENERAL_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00010000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_GENERAL_CONFIGURATION_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_NBIH_BIST_GENERAL_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00010000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_GENERAL_CONFIGURATION_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_NBIH_BIST_GENERAL_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00010000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_GENERAL_CONFIGURATION_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_NBIH_BIST_GENERAL_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00010000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_GENERAL_CONFIGURATION_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_NBIH_BIST_GENERAL_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00010000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_GENERAL_CONFIGURATION_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x59e,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_NBIH_BIST_GENERAL_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00010000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb24,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb25,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_3r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb26,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_1_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb24,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_1_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb24,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_1_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_1_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_1_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb24,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_1_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5c2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_2_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb25,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_2_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb25,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_2_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1d,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_2_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1d,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_2_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb25,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_2_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5c3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_3_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb26,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_3_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb26,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_3_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_3_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_3_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb26,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_3_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5c4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_RX_COUNTERS_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_FLOW_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb27,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_FLOW_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_FLOW_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb27,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_FLOW_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_FLOW_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb27,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_FLOW_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_FLOW_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_FLOW_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_FLOW_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_FLOW_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_FLOW_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb27,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_FLOW_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_FLOW_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5c5,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_FLOW_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_OK_PKT_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_OK_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_OK_PKT_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_OK_PKT_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_OK_PKT_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_OK_PKT_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_OK_PKT_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_OK_PKT_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_OK_PKT_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_OK_PKT_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_OK_PKT_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_OK_PKT_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_OK_PKT_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5c0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_RX_OK_PKT_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_SHAPERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_NBIH_BIST_RX_SHAPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_SHAPER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_NBIH_BIST_RX_SHAPER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_SHAPER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_NBIH_BIST_RX_SHAPER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_SHAPER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb22,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_NBIH_BIST_RX_SHAPER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_SHAPER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb22,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_NBIH_BIST_RX_SHAPER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_RX_SHAPER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_NBIH_BIST_RX_SHAPER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_SHAPER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5c8,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_NBIH_BIST_RX_SHAPER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_SEEDr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb18,
        0,
        0,
        1,
        soc_NBIH_BIST_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_SEED_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb18,
        0,
        0,
        1,
        soc_NBIH_BIST_SEED_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_SEED_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb18,
        0,
        0,
        1,
        soc_NBIH_BIST_SEED_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_SEED_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb10,
        0,
        0,
        1,
        soc_NBIH_BIST_SEED_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_SEED_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb10,
        0,
        0,
        1,
        soc_NBIH_BIST_SEED_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_SEED_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb18,
        0,
        0,
        1,
        soc_NBIH_BIST_SEED_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_SEED_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5b6,
        0,
        0,
        1,
        soc_NBIH_BIST_SEED_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_STATUSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb29,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_STATUS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb29,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_BIST_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_STATUS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb29,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_BIST_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_STATUS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb21,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_BIST_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_STATUS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb21,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_BIST_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_STATUS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb29,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_BIST_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_STATUS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5c7,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_BIST_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_ADDITIONAL_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb17,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_TX_ADDITIONAL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb17,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb17,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb17,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5b5,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_BIST_TX_ADDITIONAL_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5b3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_THr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb13,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_THr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_TH_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb13,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_TH_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_TH_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb13,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_TH_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_TH_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0b,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_TH_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_TH_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0b,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_TH_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_TH_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb13,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_TH_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_TH_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5b1,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_BIST_TX_PKT_TH_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ECC_1B_ERR_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ECC_2B_ERR_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_INITIATEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_INITIATE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        137,
        soc_NBIH_ECC_ERR_1B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        137,
        soc_NBIH_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        1,
        soc_NBIH_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        137,
        soc_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        137,
        soc_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_INITIATEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_INITIATE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        137,
        soc_NBIH_ECC_ERR_2B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        137,
        soc_NBIH_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        1,
        soc_NBIH_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        137,
        soc_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        137,
        soc_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIH_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIH_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIH_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIH_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_EGQ_CORE_FOR_NIF_QMLFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc22,
        0,
        0,
        1,
        soc_NBIH_EGQ_CORE_FOR_NIF_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_EGQ_CORE_FOR_NIF_QMLF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc22,
        0,
        0,
        1,
        soc_NBIH_EGQ_CORE_FOR_NIF_QMLF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_EGQ_CORE_FOR_NIF_QMLF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc22,
        0,
        0,
        1,
        soc_NBIH_EGQ_CORE_FOR_NIF_QMLF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_EGQ_CORE_FOR_NIF_QMLF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc22,
        0,
        0,
        1,
        soc_NBIH_EGQ_CORE_FOR_NIF_QMLF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_EGQ_CORE_FOR_NIF_QMLF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5ff,
        0,
        0,
        1,
        soc_NBIH_EGQ_CORE_FOR_NIF_QMLF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_HRFr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xcb3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_HRFr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xcb3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xcb3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_HRF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xd0a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xd0a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xcb3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x690,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_NIF_PORTr */
        soc_block_list[65],
        soc_genreg,
        144,
        0,
        0xc23,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_NIF_PORTr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        144,
        0,
        0xc23,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        144,
        0,
        0xc23,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        120,
        0,
        0xc92,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        120,
        0,
        0xc92,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        144,
        0,
        0xc23,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        144,
        0,
        0x600,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_EGQ_PORT_FOR_NIF_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ELK_CFGr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x105,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIH_ELK_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ELK_CFG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x105,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIH_ELK_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ELK_CFG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x105,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIH_ELK_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ELK_CFG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        7,
        soc_NBIH_ELK_CFG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ELK_CFG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        7,
        soc_NBIH_ELK_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ELK_CFG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x105,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIH_ELK_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ELK_CFG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x105,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIH_ELK_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_NBIH_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_NBIH_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKENr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        6,
        soc_NBIH_ENABLE_INTERLAKENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        6,
        soc_NBIH_ENABLE_INTERLAKEN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        6,
        soc_NBIH_ENABLE_INTERLAKEN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        6,
        soc_NBIH_ENABLE_INTERLAKEN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        6,
        soc_NBIH_ENABLE_INTERLAKEN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        6,
        soc_NBIH_ENABLE_INTERLAKEN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x375,
        0,
        0,
        8,
        soc_NBIH_ENABLE_INTERLAKEN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_HRFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17b,
        0,
        0,
        12,
        soc_NBIH_ENABLE_INTERLAKEN_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17b,
        0,
        0,
        12,
        soc_NBIH_ENABLE_INTERLAKEN_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17b,
        0,
        0,
        12,
        soc_NBIH_ENABLE_INTERLAKEN_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_HRF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        8,
        soc_NBIH_ENABLE_INTERLAKEN_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        8,
        soc_NBIH_ENABLE_INTERLAKEN_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17b,
        0,
        0,
        12,
        soc_NBIH_ENABLE_INTERLAKEN_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x2a9,
        0,
        0,
        12,
        soc_NBIH_ENABLE_INTERLAKEN_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ERROR_INITIATION_DATAr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIH_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIH_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIH_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ERROR_INITIATION_DATA_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIH_ERROR_INITIATION_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIH_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIH_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIH_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ETH_TX_GEN_LLFC_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x704,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_GEN_LLFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x704,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x704,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6bb,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6bb,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x704,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x480,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_GEN_LLFC_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ETH_TX_LLFC_STOP_TX_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x703,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_LLFC_STOP_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x703,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x703,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ba,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ba,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x703,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x47e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ETH_TX_LLFC_STOP_TX_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_BISTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb86,
        0,
        0,
        2,
        soc_NBIH_FC_BISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_BIST_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb86,
        0,
        0,
        2,
        soc_NBIH_FC_BIST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_BIST_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb86,
        0,
        0,
        2,
        soc_NBIH_FC_BIST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_BIST_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb86,
        0,
        0,
        2,
        soc_NBIH_FC_BIST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_BIST_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb86,
        0,
        0,
        2,
        soc_NBIH_FC_BIST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_BIST_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb86,
        0,
        0,
        2,
        soc_NBIH_FC_BIST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_BIST_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5d2,
        0,
        0,
        2,
        soc_NBIH_FC_BIST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_ETH_TXr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x702,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_TXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x702,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x702,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6b9,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6b9,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x702,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x47d,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_TX_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_PFCr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6e9,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_PFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6e9,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6e9,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6a8,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6a8,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6e9,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x464,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_PFC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_QSGMII_TXr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6bc,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_QSGMII_TXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_QSGMII_TX_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6bc,
        0,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_QSGMII_TX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_GEN_SAFC_REFRESH_TIMERr */
        soc_block_list[65],
        soc_genreg,
        72,
        0,
        0x64a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_FC_GEN_SAFC_REFRESH_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        72,
        0,
        0x64a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        72,
        0,
        0x64a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        48,
        0,
        0x638,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        48,
        0,
        0x638,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        72,
        0,
        0x64a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        72,
        0,
        0x3c5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_FC_GEN_SAFC_REFRESH_TIMER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKNr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x692,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        14,
        soc_NBIH_FC_ILKNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x692,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        14,
        soc_NBIH_FC_ILKN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x692,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        14,
        soc_NBIH_FC_ILKN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x668,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        14,
        soc_NBIH_FC_ILKN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x668,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        14,
        soc_NBIH_FC_ILKN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x692,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        14,
        soc_NBIH_FC_ILKN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x40d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        14,
        soc_NBIH_FC_ILKN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_CAL_LENr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x69b,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_NBIH_FC_ILKN_RX_CHFC_CAL_LENr_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x40201001)
        SOC_RESET_MASK_DEC(0xff1ff1ff, 0x7ffffff1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x69b,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x40201001)
        SOC_RESET_MASK_DEC(0xff1ff1ff, 0x7ffffff1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x69b,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x40201001)
        SOC_RESET_MASK_DEC(0xff1ff1ff, 0x7ffffff1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x66f,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x00001001)
        SOC_RESET_MASK_DEC(0xff1ff1ff, 0x00001ff1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x66f,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x00001001)
        SOC_RESET_MASK_DEC(0xff1ff1ff, 0x00001ff1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x69b,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x40201001)
        SOC_RESET_MASK_DEC(0xff1ff1ff, 0x7ffffff1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x416,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_NBIH_FC_ILKN_RX_CHFC_CAL_LEN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x40201001)
        SOC_RESET_MASK_DEC(0xff1ff1ff, 0x7ffffff1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_FORCEr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6a3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6a3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6a3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x675,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x675,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6a3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x41e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_FORCE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASKr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6af,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6af,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6af,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x67d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x67d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6af,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x42a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAWr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6d7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6d7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6d7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x69c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x69c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6d7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x452,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAWr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6d1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6d1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6d1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x698,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x698,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6d1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x44c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROCr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6dd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6dd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6dd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x6a0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x6a0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6dd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x458,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASKr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6a9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6a9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6a9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x679,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x679,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6a9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x424,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCEr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x69d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x69d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x69d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x671,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x671,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x69d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x418,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROCr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6e3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6e3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6e3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x6a4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x6a4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6e3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x45e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FORCEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x605,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x605,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x605,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x604,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x604,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x605,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x380,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FORCE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x617,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x617,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x617,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x610,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x610,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x617,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x392,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_MASK_FC_WHEN_LINK_FAILr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x646,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        2,
        soc_NBIH_FC_MASK_FC_WHEN_LINK_FAILr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x646,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        2,
        soc_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x646,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        2,
        soc_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x635,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x635,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x646,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        2,
        soc_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x3c1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        2,
        soc_NBIH_FC_MASK_FC_WHEN_LINK_FAIL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_CFGr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x601,
        0,
        0,
        6,
        soc_NBIH_FC_PFC_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_CFG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x601,
        0,
        0,
        6,
        soc_NBIH_FC_PFC_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_CFG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x601,
        0,
        0,
        6,
        soc_NBIH_FC_PFC_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_CFG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x601,
        0,
        0,
        6,
        soc_NBIH_FC_PFC_CFG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_CFG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x601,
        0,
        0,
        6,
        soc_NBIH_FC_PFC_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_CFG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x601,
        0,
        0,
        6,
        soc_NBIH_FC_PFC_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_CFG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x37c,
        0,
        0,
        6,
        soc_NBIH_FC_PFC_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_DEBUG_INDICATIONSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ea,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_PFC_DEBUG_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ea,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ea,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6a9,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6a9,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ea,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x465,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_PFC_DEBUG_INDICATIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_QMLF_MASKr */
        soc_block_list[65],
        soc_genreg,
        18,
        0,
        0x61a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_FC_PFC_QMLF_MASKr_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_QMLF_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        18,
        0,
        0x61a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_FC_PFC_QMLF_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_QMLF_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        18,
        0,
        0x61a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_FC_PFC_QMLF_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_QMLF_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        12,
        0,
        0x612,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_FC_PFC_QMLF_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_QMLF_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        12,
        0,
        0x612,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_FC_PFC_QMLF_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_QMLF_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        18,
        0,
        0x61a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_FC_PFC_QMLF_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_QMLF_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        18,
        0,
        0x395,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_FC_PFC_QMLF_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_Ar */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x61e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x61e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x3a7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_Br */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x621,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x621,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x3aa,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x632,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x632,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x632,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x624,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x624,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x632,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x3ad,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Ar */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x635,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x635,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x635,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x626,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x626,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x635,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x3b0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_A_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Br */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x638,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x638,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x638,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x629,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x629,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x638,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x3b3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_B_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Cr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x63b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x63b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x63b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x63b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x3b6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_C_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Dr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x63e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x63e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x63e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x62f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x63e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x3b9,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_D_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x641,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x641,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x641,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x632,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x632,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x641,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x3bc,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_RESETr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x600,
        0,
        0,
        1,
        soc_NBIH_FC_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_RESET_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x600,
        0,
        0,
        1,
        soc_NBIH_FC_RESET_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_RESET_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x600,
        0,
        0,
        1,
        soc_NBIH_FC_RESET_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_RESET_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x600,
        0,
        0,
        1,
        soc_NBIH_FC_RESET_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_RESET_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x600,
        0,
        0,
        1,
        soc_NBIH_FC_RESET_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_RESET_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x600,
        0,
        0,
        1,
        soc_NBIH_FC_RESET_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_RESET_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x37b,
        0,
        0,
        1,
        soc_NBIH_FC_RESET_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_RTM_CONFIGr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb88,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NBIH_FC_RTM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_RTM_CONFIG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb88,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NBIH_FC_RTM_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_RTM_CONFIG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb88,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NBIH_FC_RTM_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_RTM_CONFIG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb88,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NBIH_FC_RTM_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_RTM_CONFIG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb88,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NBIH_FC_RTM_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_RTM_CONFIG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb88,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NBIH_FC_RTM_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_RTM_CONFIG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5d4,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NBIH_FC_RTM_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_RTM_TIMERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RTM_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_RTM_TIMER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RTM_TIMER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_RTM_TIMER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RTM_TIMER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_RTM_TIMER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RTM_TIMER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_RTM_TIMER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RTM_TIMER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_RTM_TIMER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RTM_TIMER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_RTM_TIMER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5d6,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RTM_TIMER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_LLFC_FROM_QMLFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6b5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RX_GEN_LLFC_FROM_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6b5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6b5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x681,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x681,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6b5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x430,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_FC_RX_GEN_LLFC_FROM_QMLF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_PFC_FROM_QMLFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_RX_GEN_PFC_FROM_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x685,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x685,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x435,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_RX_GEN_PFC_FROM_QMLF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6eb,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6eb,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6eb,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6aa,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6aa,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6eb,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x466,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_MUBITS_TO_CFCr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ee,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_RX_MUBITS_TO_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_MUBITS_TO_CFC_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ee,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_RX_MUBITS_TO_CFC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_MUBITS_TO_CFC_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ee,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_RX_MUBITS_TO_CFC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_MUBITS_TO_CFC_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ac,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_RX_MUBITS_TO_CFC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_MUBITS_TO_CFC_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ac,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_RX_MUBITS_TO_CFC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_RX_MUBITS_TO_CFC_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ee,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_RX_MUBITS_TO_CFC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_MUBITS_TO_CFC_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x469,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_RX_MUBITS_TO_CFC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FORCEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x602,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x602,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x602,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x602,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x602,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x602,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x37d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FORCE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFCr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6bd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6bd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6bd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x687,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x687,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6bd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x438,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x611,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x611,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x611,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60c,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60c,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x611,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x38c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x614,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x614,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x614,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60e,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60e,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x614,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x38f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x389,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x608,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x608,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x386,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_TO_PMr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6c2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_TO_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6c2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6c2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x68b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x68b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6c2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x43d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_TO_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_PFC_FORCEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x608,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_PFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_PFC_FORCE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x608,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_PFC_FORCE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_PFC_FORCE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x608,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_PFC_FORCE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_PFC_FORCE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x606,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_PFC_FORCE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_PFC_FORCE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x606,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_PFC_FORCE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_PFC_FORCE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x608,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_PFC_FORCE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_PFC_FORCE_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x383,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_FC_TX_GEN_PFC_FORCE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x68f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x68f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x442,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PMr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6cc,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6cc,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6cc,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x693,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x693,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6cc,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x447,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_QSGMII_PORTSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x695,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_QSGMII_PORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_QSGMII_PORTS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x695,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PM_QSGMII_PORTS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LOW_PASS_FILTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x649,
        0,
        0,
        3,
        soc_NBIH_FC_TX_LOW_PASS_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LOW_PASS_FILTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x649,
        0,
        0,
        3,
        soc_NBIH_FC_TX_LOW_PASS_FILTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_LOW_PASS_FILTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x649,
        0,
        0,
        3,
        soc_NBIH_FC_TX_LOW_PASS_FILTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LOW_PASS_FILTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x637,
        0,
        0,
        3,
        soc_NBIH_FC_TX_LOW_PASS_FILTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_LOW_PASS_FILTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x637,
        0,
        0,
        3,
        soc_NBIH_FC_TX_LOW_PASS_FILTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_LOW_PASS_FILTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x649,
        0,
        0,
        3,
        soc_NBIH_FC_TX_LOW_PASS_FILTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LOW_PASS_FILTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x3c4,
        0,
        0,
        3,
        soc_NBIH_FC_TX_LOW_PASS_FILTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_MUBITS_FROM_CFCr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ec,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_TX_MUBITS_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ec,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ec,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ab,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ab,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6ec,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x467,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_FC_TX_MUBITS_FROM_CFC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_QMLF_SELECTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f3,
        0,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_QMLF_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f3,
        0,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f3,
        0,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9da,
        0,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9da,
        0,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f3,
        0,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x59b,
        0,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_RESULTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9db,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9db,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x59c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_RESULT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_NBIH_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_4r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        2,
        soc_NBIH_GLOBAL_GENERAL_CFG_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_2_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_NBIH_GLOBAL_GENERAL_CFG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_2_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_NBIH_GLOBAL_GENERAL_CFG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_2_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_NBIH_GLOBAL_GENERAL_CFG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_2_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_NBIH_GLOBAL_GENERAL_CFG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_4_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        2,
        soc_NBIH_GLOBAL_GENERAL_CFG_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_4_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        2,
        soc_NBIH_GLOBAL_GENERAL_CFG_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_4_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        2,
        soc_NBIH_GLOBAL_GENERAL_CFG_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_4_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        2,
        soc_NBIH_GLOBAL_GENERAL_CFG_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_MEM_OPTIONSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_NBIH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_NBIH_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_NBIH_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_NBIH_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_NBIH_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_NBIH_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_NBIH_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_GTIMER_CONFIGURATIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBIH_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBIH_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBIH_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_NBIH_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_NBIH_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBIH_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBIH_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_GTIMER_TRIGGERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_RESETr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        6,
        soc_NBIH_HRF_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_RESET_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        6,
        soc_NBIH_HRF_RESET_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_RESET_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        6,
        soc_NBIH_HRF_RESET_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_HRF_RESET_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        6,
        soc_NBIH_HRF_RESET_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_HRF_RESET_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        6,
        soc_NBIH_HRF_RESET_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_RESET_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        6,
        soc_NBIH_HRF_RESET_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_RESET_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        6,
        soc_NBIH_HRF_RESET_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONFIG_HRFr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_HRF_RX_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONFIG_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_HRF_RX_CONFIG_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONFIG_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_HRF_RX_CONFIG_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONFIG_HRF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_HRF_RX_CONFIG_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONFIG_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_HRF_RX_CONFIG_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONFIG_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_HRF_RX_CONFIG_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONFIG_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x341,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_HRF_RX_CONFIG_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_LEVELr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x515,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_CONTROLLER_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x515,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x515,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x513,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x513,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x515,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x35a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_CONTROLLER_LEVEL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCYr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x519,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x519,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x519,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x517,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x517,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x519,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x35e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_MEM_CONFIGr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x50e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_MEM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_MEM_CONFIG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x50e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_MEM_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_MEM_CONFIG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x50e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_MEM_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_MEM_CONFIG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x50e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_MEM_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_MEM_CONFIG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x353,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_RX_MEM_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x50c,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x34f,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x50e,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_0_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x50c,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_0_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x34d,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_2_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x50e,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_HRF_RX_PRD_THRESHOLDS_CONFIG_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_USE_EXTENDED_MEM_HRFr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_RX_USE_EXTENDED_MEM_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x351,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONFIG_HRFr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIH_HRF_TX_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONFIG_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIH_HRF_TX_CONFIG_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONFIG_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIH_HRF_TX_CONFIG_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONFIG_HRF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_HRF_TX_CONFIG_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x02002002, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff67ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONFIG_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_HRF_TX_CONFIG_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x02002002, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff67ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONFIG_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIH_HRF_TX_CONFIG_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONFIG_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x355,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIH_HRF_TX_CONFIG_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_LEVELr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_TX_CONTROLLER_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x362,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_HRF_TX_CONTROLLER_LEVEL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCYr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x364,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_EGRESS_CREDITS_DEBUGr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x514,
        0,
        0,
        4,
        soc_NBIH_HRF_TX_EGRESS_CREDITS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x514,
        0,
        0,
        4,
        soc_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x514,
        0,
        0,
        4,
        soc_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x512,
        0,
        0,
        4,
        soc_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x512,
        0,
        0,
        4,
        soc_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x514,
        0,
        0,
        4,
        soc_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x359,
        0,
        0,
        4,
        soc_NBIH_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_MEM_CONFIGr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_TX_MEM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_MEM_CONFIG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_TX_MEM_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_MEM_CONFIG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_TX_MEM_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_HRF_TX_MEM_CONFIG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_TX_MEM_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_MEM_CONFIG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x357,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_HRF_TX_MEM_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_HARD_CONTROLr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x234,
        0,
        0,
        2,
        soc_NBIH_ILKN_0_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x242,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_ILKN_0_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x241,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIH_ILKN_0_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x248,
        0,
        0,
        1,
        soc_NBIH_ILKN_0_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x247,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_ILKN_0_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x249,
        0,
        0,
        1,
        soc_NBIH_ILKN_0_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x235,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_ILKN_0_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x23d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_ILKN_0_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_HARD_PORT_TYPEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x239,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_ILKN_0_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x246,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_ILKN_0_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x24e,
        0,
        0,
        4,
        soc_NBIH_ILKN_0_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x24a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_ILKN_0_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x24f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_ILKN_0_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x251,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_ILKN_0_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x252,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_ILKN_0_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_0_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x250,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_ILKN_0_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_HARD_CONTROLr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x253,
        0,
        0,
        2,
        soc_NBIH_ILKN_1_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x261,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_ILKN_1_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x260,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIH_ILKN_1_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x267,
        0,
        0,
        1,
        soc_NBIH_ILKN_1_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x266,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_ILKN_1_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x268,
        0,
        0,
        1,
        soc_NBIH_ILKN_1_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x254,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_ILKN_1_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x25c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_ILKN_1_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_HARD_PORT_TYPEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x258,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_ILKN_1_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x265,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_ILKN_1_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x26d,
        0,
        0,
        4,
        soc_NBIH_ILKN_1_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x269,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_ILKN_1_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x26e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_ILKN_1_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x270,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_ILKN_1_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x271,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_ILKN_1_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_1_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x26f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_ILKN_1_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORTr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORT_0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORT_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x589,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORT_0_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORT_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORT_2_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x589,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORT_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x376,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ILKN_FC_OOB_CONFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        6,
        soc_NBIH_ILKN_FC_OOB_CONFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ILKN_FC_OOB_CONF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        6,
        soc_NBIH_ILKN_FC_OOB_CONF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ILKN_FC_OOB_CONF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        6,
        soc_NBIH_ILKN_FC_OOB_CONF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ILKN_FC_OOB_CONF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        2,
        soc_NBIH_ILKN_FC_OOB_CONF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ILKN_FC_OOB_CONF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        2,
        soc_NBIH_ILKN_FC_OOB_CONF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ILKN_FC_OOB_CONF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        6,
        soc_NBIH_ILKN_FC_OOB_CONF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_FC_OOB_CONF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        6,
        soc_NBIH_ILKN_FC_OOB_CONF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ILKN_MULTIPLE_USE_BITSr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x695,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_ILKN_MULTIPLE_USE_BITSr_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x695,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x695,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x66b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x66b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x695,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x410,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_ILKN_MULTIPLE_USE_BITS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_LLFC_FROM_RX_CNTr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6fc,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_RX_LLFC_FROM_RX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6fc,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6fc,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x6b5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x6b5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6fc,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x477,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_RX_LLFC_FROM_RX_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x583,
        0,
        0,
        6,
        soc_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x583,
        0,
        0,
        6,
        soc_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x583,
        0,
        0,
        6,
        soc_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x583,
        0,
        0,
        6,
        soc_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x378,
        0,
        0,
        6,
        soc_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_GEN_LLFC_CNTr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6f6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_GEN_LLFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6f6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6f6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x6b1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x6b1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6f6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x471,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_GEN_LLFC_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_LLFC_STOP_TX_CNTr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6f0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_LLFC_STOP_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6f0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6f0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x6ad,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x6ad,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x6f0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x46b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_ILKN_TX_LLFC_STOP_TX_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRFr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x58a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x58a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x379,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMANDr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_NBIH_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_NBIH_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_NBIH_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_NBIH_INDIRECT_COMMAND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIH_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_NBIH_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_NBIH_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_NBIH_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_NBIH_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_NBIH_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_INDIRECT_FORCE_BUBBLE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_NBIH_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_MASK_REGISTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        21,
        soc_NBIH_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        21,
        soc_NBIH_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        21,
        soc_NBIH_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        17,
        soc_NBIH_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        17,
        soc_NBIH_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        21,
        soc_NBIH_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        21,
        soc_NBIH_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        21,
        soc_NBIH_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        21,
        soc_NBIH_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        21,
        soc_NBIH_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        17,
        soc_NBIH_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        17,
        soc_NBIH_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        21,
        soc_NBIH_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        21,
        soc_NBIH_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_TESTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIH_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIH_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIH_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIH_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIH_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIH_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIH_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_CONTROLSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x985,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIH_LAST_RECEIVED_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_CONTROLS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x985,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIH_LAST_RECEIVED_CONTROLS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_CONTROLS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x985,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIH_LAST_RECEIVED_CONTROLS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_CONTROLS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x984,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIH_LAST_RECEIVED_CONTROLS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff37f7ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_CONTROLS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x984,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIH_LAST_RECEIVED_CONTROLS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff37f7ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_CONTROLS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x985,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIH_LAST_RECEIVED_CONTROLS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_CONTROLS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x4fc,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIH_LAST_RECEIVED_CONTROLS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATAr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x988,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x988,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x988,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x986,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x986,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x988,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x4ff,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_ON_SOPr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x990,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x990,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x990,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x98e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x98e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x990,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x507,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_ON_SOP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_CONTROLSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x998,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIH_LAST_SENT_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f3ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_CONTROLS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x998,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIH_LAST_SENT_CONTROLS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f3ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_CONTROLS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x998,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIH_LAST_SENT_CONTROLS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f3ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_CONTROLS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x996,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIH_LAST_SENT_CONTROLS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f7ff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_CONTROLS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x996,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIH_LAST_SENT_CONTROLS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f7ff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_CONTROLS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x998,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIH_LAST_SENT_CONTROLS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f3ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_CONTROLS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x50f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIH_LAST_SENT_CONTROLS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33ffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATAr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x519,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_ON_SOPr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x99a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_ON_SOP_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x99a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_ON_SOP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_ON_SOP_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x99a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_ON_SOP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_ON_SOP_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x998,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_ON_SOP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_ON_SOP_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x998,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_ON_SOP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_ON_SOP_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x99a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_ON_SOP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_ON_SOP_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x511,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LAST_SENT_DATA_ON_SOP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_LINK_ACTIVEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x983,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_LINK_ACTIVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_LINK_ACTIVE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x983,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_LINK_ACTIVE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_LINK_ACTIVE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x983,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_LINK_ACTIVE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_LINK_ACTIVE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x983,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_LINK_ACTIVE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_LINK_ACTIVE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x983,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_LINK_ACTIVE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_LINK_ACTIVE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x983,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_LINK_ACTIVE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_LINK_ACTIVE_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x4fa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_LINK_ACTIVE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x11,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x11,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x11,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x11,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x11,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x11,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x11,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x19,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x19,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x19,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x19,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x19,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x19,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x19,
        0,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_MEM_PTR_ASYNC_FIFO_ALWAYS_WRITEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x23a,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_MEM_PTR_ASYNC_FIFO_ALWAYS_WRITEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_MEM_PTR_ASYNC_FIFO_CLK_RATIOr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x236,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_MEM_PTR_ASYNC_FIFO_CLK_RATIOr_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        20,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        20,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        20,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        20,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1a,
        0,
        0,
        1,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1a,
        0,
        0,
        1,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1a,
        0,
        0,
        1,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1a,
        0,
        0,
        1,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1a,
        0,
        0,
        1,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1a,
        0,
        0,
        1,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1a,
        0,
        0,
        1,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_BIS_NUM_OF_SAMPLES_CFGr */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc78,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_NIF_PMH_BIS_NUM_OF_SAMPLES_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_BIS_NUM_OF_SAMPLES_CFG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc78,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_NIF_PMH_BIS_NUM_OF_SAMPLES_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_CLK_BYPASS_MUXr */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc58,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_NIF_PMH_CLK_BYPASS_MUXr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_CLK_BYPASS_MUX_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc58,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_NIF_PMH_CLK_BYPASS_MUX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_CLK_DATA_PATH_MUXr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc17,
        0,
        0,
        1,
        soc_NBIH_NIF_PMH_CLK_DATA_PATH_MUXr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_CLK_DATA_PATH_MUX_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc17,
        0,
        0,
        1,
        soc_NBIH_NIF_PMH_CLK_DATA_PATH_MUX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_DATA_BYPASS_MUXr */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc38,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_NIF_PMH_DATA_BYPASS_MUXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_DATA_BYPASS_MUX_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc38,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_NIF_PMH_DATA_BYPASS_MUX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_FGS_CFGr */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc18,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NBIH_NIF_PMH_FGS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00003020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_FGS_CFG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc18,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NBIH_NIF_PMH_FGS_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_FGS_DEBUGr */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc28,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_NIF_PMH_FGS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x007e0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_FGS_DEBUG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc28,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_NIF_PMH_FGS_DEBUG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x007e0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_FGS_RSTNr */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc48,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_NIF_PMH_FGS_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_FGS_RSTN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc48,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_NIF_PMH_FGS_RSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_FGS_SRDS_SIG_DET_CFGr */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc68,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_NIF_PMH_FGS_SRDS_SIG_DET_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_FGS_SRDS_SIG_DET_CFG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0xc68,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_NIF_PMH_FGS_SRDS_SIG_DET_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_RESOLVED_SPEEDr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xc08,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_NIF_PMH_RESOLVED_SPEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_RESOLVED_SPEED_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xc08,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_NIF_PMH_RESOLVED_SPEED_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NIF_PMH_RESOLVED_SPEED_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x5e3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_NIF_PMH_RESOLVED_SPEED_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_CFGr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xc06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NBIH_NIF_PM_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00006900, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_CFG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xc06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NBIH_NIF_PM_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00006900, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_CFG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xc04,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NBIH_NIF_PM_CFG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000069f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_CFG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xc04,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NBIH_NIF_PM_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000069f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_CFG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x5dd,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NBIH_NIF_PM_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000069f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc13,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc13,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc13,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc13,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc13,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc13,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5f0,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc11,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc11,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc11,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc11,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc11,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc11,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5ee,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LPI_INDICATIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc14,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LPI_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc14,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc14,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc14,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc14,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc14,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5f1,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc12,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc12,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc12,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc12,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc12,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc12,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5ef,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_RX_RSTNr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc15,
        0,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_RX_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc15,
        0,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc15,
        0,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc15,
        0,
        0,
        4,
        soc_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc15,
        0,
        0,
        4,
        soc_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc15,
        0,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5f2,
        0,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_RX_RSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_TX_RSTNr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc16,
        0,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_TX_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc16,
        0,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc16,
        0,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc16,
        0,
        0,
        4,
        soc_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc16,
        0,
        0,
        4,
        soc_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc16,
        0,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5f3,
        0,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_TX_RSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0e,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0e,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0e,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0e,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0e,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0e,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5eb,
        0,
        0,
        1,
        soc_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NIF_TSC_LANE_STATUSr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xc00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_NIF_TSC_LANE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NIF_TSC_LANE_STATUS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xc00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_NIF_TSC_LANE_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NIF_TSC_LANE_STATUS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xc00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_NIF_TSC_LANE_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NIF_TSC_LANE_STATUS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xc00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_NIF_TSC_LANE_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NIF_TSC_LANE_STATUS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0xc00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_NIF_TSC_LANE_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NIF_TSC_LANE_STATUS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xc00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_NIF_TSC_LANE_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NIF_TSC_LANE_STATUS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x5d7,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_NIF_TSC_LANE_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRFr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x525,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x525,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x525,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x523,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x523,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x525,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x36a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PARITY_ERR_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PARITY_ERR_CNT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PARITY_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PARITY_ERR_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PARITY_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_INITIATEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        12,
        soc_NBIH_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        12,
        soc_NBIH_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        12,
        soc_NBIH_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_INITIATE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_NBIH_PAR_ERR_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_INITIATE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_NBIH_PAR_ERR_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        12,
        soc_NBIH_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_NBIH_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_MEM_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        12,
        soc_NBIH_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        12,
        soc_NBIH_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        12,
        soc_NBIH_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_MEM_MASK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_NBIH_PAR_ERR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_MEM_MASK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_NBIH_PAR_ERR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        12,
        soc_NBIH_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_NBIH_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PKT_DROP_COUNTER_RX_HRFr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x521,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PKT_DROP_COUNTER_RX_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x521,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x521,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x521,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x366,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PKT_DROP_COUNTER_RX_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PMH_ACCUMULATE_AND_SYNC_CYCLE_NUMr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x234,
        0,
        0,
        1,
        soc_NBIH_PMH_ACCUMULATE_AND_SYNC_CYCLE_NUMr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PMH_ACCUMULATE_AND_SYNC_CYCLE_NUM_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x234,
        0,
        0,
        1,
        soc_NBIH_PMH_ACCUMULATE_AND_SYNC_CYCLE_NUM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PM_EEE_LPI_DETECTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_PM_EEE_LPI_DETECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PM_EEE_LPI_DETECT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_PM_EEE_LPI_DETECT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PM_EEE_LPI_DETECT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_PM_EEE_LPI_DETECT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PM_EEE_LPI_DETECT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_PM_EEE_LPI_DETECT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PM_EEE_LPI_DETECT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_PM_EEE_LPI_DETECT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PM_EEE_LPI_DETECT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_PM_EEE_LPI_DETECT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PM_EEE_LPI_DETECT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5ec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_PM_EEE_LPI_DETECT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_INTRA_DELAYr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0c,
        0,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_INTRA_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0c,
        0,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0c,
        0,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0c,
        0,
        0,
        4,
        soc_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00006666, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0c,
        0,
        0,
        4,
        soc_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00006666, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0c,
        0,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5e9,
        0,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_INTRA_DELAY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_OUTPUT_DELAYr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0d,
        0,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_OUTPUT_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00222222, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0d,
        0,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00222222, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0d,
        0,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00222222, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0d,
        0,
        0,
        4,
        soc_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001111, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0d,
        0,
        0,
        4,
        soc_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001111, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc0d,
        0,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00222222, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5ea,
        0,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_OUTPUT_DELAY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00222222, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PM_TX_PLL_LOCK_STATUSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc10,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_PM_TX_PLL_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc10,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc10,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc10,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc10,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc10,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5ed,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_PM_TX_PLL_LOCK_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PORTS_INDICATIONSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x980,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_PORTS_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PORTS_INDICATIONS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x980,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_PORTS_INDICATIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PORTS_INDICATIONS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x980,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_PORTS_INDICATIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PORTS_INDICATIONS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x980,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PORTS_INDICATIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PORTS_INDICATIONS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x980,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIH_PORTS_INDICATIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PORTS_INDICATIONS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x980,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_PORTS_INDICATIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PORTS_INDICATIONS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x4f7,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NBIH_PORTS_INDICATIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_ADD_CFG_RXr */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_ADD_CFG_RXr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_ADD_CFG_RX_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_ADD_CFG_RX_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_ADD_CFG_RX_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_ADD_CFG_RX_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_ADD_CFG_RX_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_ADD_CFG_RX_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_ADD_CFG_RX_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_ADD_CFG_RX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_ADD_CFG_RX_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_ADD_CFG_RX_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_ADD_CFG_RX_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x484,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_ADD_CFG_RX_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_MASK_FOR_LLFCr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x862,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_MASK_FOR_LLFCr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x862,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x862,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x842,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x842,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x862,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x4e4,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_MASK_FOR_LLFC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_PORTS_RSTNr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x801,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_PORTS_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_PORTS_RSTN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x801,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_PORTS_RSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_PORTS_RSTN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x801,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_PORTS_RSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_PORTS_RSTN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x801,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_PORTS_RSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_PORTS_RSTN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x801,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_PORTS_RSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_PORTS_RSTN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x801,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_PORTS_RSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_PORTS_RSTN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x483,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_PORTS_RSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_RSTNr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x800,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_RSTN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x800,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_RSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_RSTN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x800,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_RSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_RSTN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x800,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_RSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_RSTN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x800,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_RSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_RSTN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x800,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_RSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_RSTN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x482,
        0,
        0,
        1,
        soc_NBIH_PORT_METER_RSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_THRESHOLDS_CFGr */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x81a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_THRESHOLDS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x81a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x81a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x812,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x812,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x81a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x49c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PORT_METER_THRESHOLDS_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIGr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x15b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PRD_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x15b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PRD_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x15b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PRD_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x14e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_PRD_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x14e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_PRD_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x15b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_PRD_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_PRD_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_HRF_0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x162,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_NBIH_PRD_CONFIG_HRF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_HRF_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x167,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_NBIH_PRD_CONFIG_HRF_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_HRF_0_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x162,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_NBIH_PRD_CONFIG_HRF_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_HRF_2_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x167,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_NBIH_PRD_CONFIG_HRF_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_QMLFr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x14e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_PRD_CONFIG_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIG_QMLF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x14e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_PRD_CONFIG_QMLF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PRD_ENr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x179,
        0,
        0,
        1,
        soc_NBIH_PRD_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PRD_EN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x179,
        0,
        0,
        1,
        soc_NBIH_PRD_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PRD_EN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x179,
        0,
        0,
        1,
        soc_NBIH_PRD_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PRD_EN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x16c,
        0,
        0,
        1,
        soc_NBIH_PRD_EN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PRD_EN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x16c,
        0,
        0,
        1,
        soc_NBIH_PRD_EN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PRD_EN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x179,
        0,
        0,
        1,
        soc_NBIH_PRD_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PRD_EN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x179,
        0,
        0,
        1,
        soc_NBIH_PRD_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PRD_ERR_PKT_DROP_CNT_HRFr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_ERR_PKT_DROP_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PRD_ERR_PKT_DROP_CNT_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_ERR_PKT_DROP_CNT_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PRD_ERR_PKT_DROP_CNT_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x2a4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_ERR_PKT_DROP_CNT_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PRD_ERR_PKT_DROP_CNT_PORTr */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x17e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_ERR_PKT_DROP_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PRD_ERR_PKT_DROP_CNT_PORT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x17e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_ERR_PKT_DROP_CNT_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PRD_ERR_PKT_DROP_CNT_PORT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x28a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_ERR_PKT_DROP_CNT_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PRD_LAST_PKT_KEYr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x192,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        12,
        soc_NBIH_PRD_LAST_PKT_KEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PRD_LAST_PKT_KEY_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x192,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        12,
        soc_NBIH_PRD_LAST_PKT_KEY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PRD_LAST_PKT_KEY_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x2a6,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        12,
        soc_NBIH_PRD_LAST_PKT_KEY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_HRFr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x2a2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_PORTr */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x16e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x16e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x272,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_HARD_CONTROLr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17a,
        0,
        0,
        2,
        soc_NBIH_QMLF_0_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x188,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_0_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIH_QMLF_0_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18e,
        0,
        0,
        1,
        soc_NBIH_QMLF_0_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_0_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18f,
        0,
        0,
        1,
        soc_NBIH_QMLF_0_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x17b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_0_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x183,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_QMLF_0_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_HARD_PORT_TYPEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x17f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_QMLF_0_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x18c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_0_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        4,
        soc_NBIH_QMLF_0_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_QMLF_0_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_0_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x197,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_0_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x198,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_0_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_0_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x196,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_0_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_HARD_CONTROLr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        2,
        soc_NBIH_QMLF_1_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1a7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_1_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1a6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIH_QMLF_1_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1ad,
        0,
        0,
        1,
        soc_NBIH_QMLF_1_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1ac,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_1_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1ae,
        0,
        0,
        1,
        soc_NBIH_QMLF_1_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x19a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_1_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1a2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_QMLF_1_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_HARD_PORT_TYPEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x19e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_QMLF_1_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1ab,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_1_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1b3,
        0,
        0,
        4,
        soc_NBIH_QMLF_1_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1af,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_QMLF_1_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1b4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_1_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1b6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_1_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_1_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_1_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1b5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_1_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_HARD_CONTROLr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1b8,
        0,
        0,
        2,
        soc_NBIH_QMLF_2_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1c6,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_2_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1c5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIH_QMLF_2_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1cc,
        0,
        0,
        1,
        soc_NBIH_QMLF_2_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1cb,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_2_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1cd,
        0,
        0,
        1,
        soc_NBIH_QMLF_2_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1b9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_2_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1c1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_QMLF_2_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_HARD_PORT_TYPEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1bd,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_QMLF_2_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1ca,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_2_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1d2,
        0,
        0,
        4,
        soc_NBIH_QMLF_2_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1ce,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_QMLF_2_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1d3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_2_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1d5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_2_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1d6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_2_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_2_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_2_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_HARD_CONTROLr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1d7,
        0,
        0,
        2,
        soc_NBIH_QMLF_3_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1e5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_3_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1e4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIH_QMLF_3_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1eb,
        0,
        0,
        1,
        soc_NBIH_QMLF_3_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1ea,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_3_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1ec,
        0,
        0,
        1,
        soc_NBIH_QMLF_3_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1d8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_3_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1e0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_QMLF_3_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_HARD_PORT_TYPEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1dc,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_QMLF_3_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1e9,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_3_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f1,
        0,
        0,
        4,
        soc_NBIH_QMLF_3_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1ed,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_QMLF_3_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f2,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_3_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_3_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_3_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_3_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_3_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_HARD_CONTROLr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x1f6,
        0,
        0,
        2,
        soc_NBIH_QMLF_4_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x204,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_4_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x203,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIH_QMLF_4_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x20a,
        0,
        0,
        1,
        soc_NBIH_QMLF_4_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x209,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_4_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x20b,
        0,
        0,
        1,
        soc_NBIH_QMLF_4_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1f7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_4_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1ff,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_QMLF_4_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_HARD_PORT_TYPEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x1fb,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_QMLF_4_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_4_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x210,
        0,
        0,
        4,
        soc_NBIH_QMLF_4_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_QMLF_4_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_4_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_4_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_4_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_4_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_4_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_HARD_CONTROLr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x215,
        0,
        0,
        2,
        soc_NBIH_QMLF_5_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x223,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_5_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x222,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIH_QMLF_5_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x229,
        0,
        0,
        1,
        soc_NBIH_QMLF_5_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x228,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_5_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x22a,
        0,
        0,
        1,
        soc_NBIH_QMLF_5_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x216,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_QMLF_5_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x21e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_QMLF_5_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_HARD_PORT_TYPEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x21a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_QMLF_5_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x227,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_QMLF_5_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x22f,
        0,
        0,
        4,
        soc_NBIH_QMLF_5_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x22b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_QMLF_5_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x230,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_5_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x232,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_5_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x233,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_5_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_QMLF_5_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x231,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIH_QMLF_5_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_QSGMII_TX_GEN_LLFC_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6be,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_QSGMII_TX_GEN_LLFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_QSGMII_TX_GEN_LLFC_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6be,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_QSGMII_TX_GEN_LLFC_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_QSGMII_TX_LLFC_STOP_TX_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6bd,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_QSGMII_TX_LLFC_STOP_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_QSGMII_TX_LLFC_STOP_TX_CNT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x6bd,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_QSGMII_TX_LLFC_STOP_TX_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RECEIVED_RETRANSMIT_DEBUGr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x52d,
        0,
        0,
        2,
        soc_NBIH_RECEIVED_RETRANSMIT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x52d,
        0,
        0,
        2,
        soc_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x52d,
        0,
        0,
        2,
        soc_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x52b,
        0,
        0,
        2,
        soc_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x52b,
        0,
        0,
        2,
        soc_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x52d,
        0,
        0,
        2,
        soc_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x372,
        0,
        0,
        2,
        soc_NBIH_RECEIVED_RETRANSMIT_DEBUG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_REG_0C06r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xc06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NBIH_REG_0C06r_fields,
        SOC_RESET_VAL_DEC(0x00006900, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_REG_0C06_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0xc06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NBIH_REG_0C06_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00006900, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc21,
        0,
        0,
        1,
        soc_NBIH_RESERVED_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_0_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc21,
        0,
        0,
        1,
        soc_NBIH_RESERVED_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_0_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc21,
        0,
        0,
        1,
        soc_NBIH_RESERVED_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_0_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc21,
        0,
        0,
        1,
        soc_NBIH_RESERVED_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_0_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5fe,
        0,
        0,
        1,
        soc_NBIH_RESERVED_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MIRROR_ADDRr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIH_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIH_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIH_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MIRROR_ADDR_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIH_RESERVED_MIRROR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIH_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIH_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIH_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCDr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIH_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIH_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIH_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIH_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIH_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIH_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIH_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCPr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIH_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIH_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIH_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIH_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIH_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIH_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIH_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_4r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_Sr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_S_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_0_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_S_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_0_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_S_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_0_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_S_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_0_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_S_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_0_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_S_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_0_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_Tr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_T_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_0_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_T_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_0_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_T_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_0_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_T_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_0_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_T_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_0_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_0_T_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_0_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_Sr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_S_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_1_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_S_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_1_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_S_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_1_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_S_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_1_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_S_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_1_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_S_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_1_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_Tr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_T_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_1_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_T_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_1_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_T_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_1_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_T_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_1_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_T_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_1_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_1_T_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_1_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_Sr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_S_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_2_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_S_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_2_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_S_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_2_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_S_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_2_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_S_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_2_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_S_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_2_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_Tr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_T_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_2_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_T_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_2_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_T_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_2_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_T_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_2_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_T_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_2_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_2_T_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_2_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_Sr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_S_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_3_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_S_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_3_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_S_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_3_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_S_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_3_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_S_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_3_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_S_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_3_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_Tr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_T_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_3_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_T_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_3_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_T_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_3_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_T_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_3_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_T_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_3_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_3_T_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_3_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIH_RESERVED_PCMI_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_Sr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_4_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_S_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_4_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_S_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_4_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_S_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_4_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_S_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_4_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_S_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_4_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_S_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIH_RESERVED_PCMI_4_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_Tr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_4_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_T_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_4_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_T_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_4_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_T_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_4_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_T_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_4_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_T_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_4_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_PCMI_4_T_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIH_RESERVED_PCMI_4_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_3r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_0_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_1_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_2_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIH_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RES_CAL_0_STATUSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RES_CAL_0_STATUS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_0_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RES_CAL_0_STATUS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_0_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RES_CAL_0_STATUS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc8e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_0_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RES_CAL_0_STATUS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc8e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_0_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RES_CAL_0_STATUS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_0_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RES_CAL_0_STATUS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5fa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_0_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RES_CAL_1_STATUSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RES_CAL_1_STATUS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_1_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RES_CAL_1_STATUS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_1_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RES_CAL_1_STATUS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc90,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_1_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RES_CAL_1_STATUS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc90,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_1_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RES_CAL_1_STATUS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_1_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RES_CAL_1_STATUS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5fc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIH_RES_CAL_1_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_BYTE_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9df,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9df,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9df,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9cd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9cd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9df,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x573,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_BYTE_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_PKT_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9de,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_PKT_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9de,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_PKT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_PKT_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9de,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_PKT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_PKT_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9cc,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_PKT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_PKT_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9cc,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_PKT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_PKT_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9de,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_PKT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_PKT_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x571,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_0_PKT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_BYTE_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_1_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_BYTE_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_1_BYTE_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_BYTE_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_1_BYTE_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_BYTE_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_1_BYTE_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_BYTE_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x579,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_1_BYTE_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_PKT_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e1,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_1_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_PKT_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e1,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_1_PKT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_PKT_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e1,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_1_PKT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_PKT_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e1,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_1_PKT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_PKT_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x577,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_CORE_1_PKT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURSTS_CNT_ELKr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x900,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURSTS_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x900,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x900,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x900,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x4e5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURSTS_CNT_ELK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURST_DROP_CNT_ELKr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x906,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURST_DROP_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x906,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x906,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x903,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x903,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x906,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x4eb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_BURST_DROP_CNT_ELK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_ERR_BURSTS_CNT_ELKr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x902,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_ERR_BURSTS_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x902,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x902,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x901,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x901,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x902,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x4e7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_ERR_BURSTS_CNT_ELK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_OCTETS_CNT_ELKr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x904,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_OCTETS_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x904,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x904,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x902,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x902,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x904,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x4e9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_ELK_OCTETS_CNT_ELK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_STATUSr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_ELK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_STATUS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_ELK_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_STATUS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_ELK_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_STATUS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x906,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_RX_ELK_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_STATUS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x906,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_RX_ELK_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_ELK_STATUS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_ELK_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_STATUS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x4f1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_ELK_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_ENABLE_DATAPATHr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x235,
        0,
        0,
        1,
        soc_NBIH_RX_ENABLE_DATAPATHr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_ERROR_PMr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x224,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_RX_MLF_ERROR_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_ERROR_PM_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x224,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_RX_MLF_ERROR_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_ERROR_PM_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x224,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_RX_MLF_ERROR_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_ERROR_PM_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x218,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_RX_MLF_ERROR_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_ERROR_PM_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x218,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_RX_MLF_ERROR_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_ERROR_PM_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x224,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_RX_MLF_ERROR_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_ERROR_PM_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x2ce,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_RX_MLF_ERROR_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LEVEL_PMr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIH_RX_MLF_LEVEL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LEVEL_PM_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIH_RX_MLF_LEVEL_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LEVEL_PM_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIH_RX_MLF_LEVEL_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LEVEL_PM_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x21c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIH_RX_MLF_LEVEL_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LEVEL_PM_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x21c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIH_RX_MLF_LEVEL_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LEVEL_PM_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIH_RX_MLF_LEVEL_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LEVEL_PM_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x2d4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIH_RX_MLF_LEVEL_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIGr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x218,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x218,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x218,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x210,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x210,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x218,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x2c2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_MAX_OCCUPANCYr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_RX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x224,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x224,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x2e0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_RX_MLF_MAX_OCCUPANCY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIGr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x21e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x21e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x21e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x214,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x214,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x21e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x2c8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIGr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x242,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x242,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x242,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x22c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x22c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x242,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x2ec,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_NUM_TOTAL_DROPPED_EOPSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9aa,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_NUM_TOTAL_DROPPED_EOPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9aa,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9aa,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a8,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9a8,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9aa,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x521,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_NUM_TOTAL_DROPPED_EOPS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_DROP_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x9ab,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_DROP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_DROP_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x9ab,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_DROP_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_PKT_DROP_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x9ab,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_DROP_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_DROP_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x9a9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_DROP_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_PKT_DROP_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x9a9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_DROP_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_PKT_DROP_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x9ab,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_DROP_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_DROP_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x523,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_DROP_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_FC_DROP_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x53b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_FC_DROP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_FC_ERR_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x9c3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_FC_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x9c3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x9c3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x9b9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        16,
        0,
        0x9b9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x9c3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        24,
        0,
        0x553,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_PKT_FC_ERR_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_PORTS_SRSTNr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBIH_RX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_PORTS_SRSTN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBIH_RX_PORTS_SRSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_PORTS_SRSTN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBIH_RX_PORTS_SRSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_PORTS_SRSTN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBIH_RX_PORTS_SRSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_PORTS_SRSTN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBIH_RX_PORTS_SRSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_PORTS_SRSTN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBIH_RX_PORTS_SRSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_PORTS_SRSTN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBIH_RX_PORTS_SRSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_PORT_OVFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x981,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_RX_PORT_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_PORT_OVF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x981,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_RX_PORT_OVF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_PORT_OVF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x981,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_RX_PORT_OVF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_PORT_OVF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x981,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_RX_PORT_OVF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_PORT_OVF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x981,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_RX_PORT_OVF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_PORT_OVF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x981,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_RX_PORT_OVF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_PORT_OVF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x4f8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_RX_PORT_OVF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_PRD_VLAN_ETHERTYPEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17a,
        0,
        0,
        2,
        soc_NBIH_RX_PRD_VLAN_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_PRD_VLAN_ETHERTYPE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17a,
        0,
        0,
        2,
        soc_NBIH_RX_PRD_VLAN_ETHERTYPE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_PRD_VLAN_ETHERTYPE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17a,
        0,
        0,
        2,
        soc_NBIH_RX_PRD_VLAN_ETHERTYPE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_PRD_VLAN_ETHERTYPE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x16d,
        0,
        0,
        2,
        soc_NBIH_RX_PRD_VLAN_ETHERTYPE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_PRD_VLAN_ETHERTYPE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x16d,
        0,
        0,
        2,
        soc_NBIH_RX_PRD_VLAN_ETHERTYPE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_PRD_VLAN_ETHERTYPE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x17a,
        0,
        0,
        2,
        soc_NBIH_RX_PRD_VLAN_ETHERTYPE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_QMLF_CONFIGr */
        soc_block_list[65],
        soc_genreg,
        18,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_RX_QMLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_QMLF_CONFIG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        18,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_RX_QMLF_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_QMLF_CONFIG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        18,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_RX_QMLF_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_QMLF_CONFIG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        12,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_RX_QMLF_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_QMLF_CONFIG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        12,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_RX_QMLF_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_QMLF_CONFIG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        18,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_RX_QMLF_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_QMLF_CONFIG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        18,
        0,
        0x2aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_RX_QMLF_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_HIGH_ENr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x144,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_HIGH_ENr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x144,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x144,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x144,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x144,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x144,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x144,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_HIGH_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_LOW_ENr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_LOW_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_LOW_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_TDM_ENr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x145,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_TDM_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x145,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x145,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x145,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x145,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x145,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x145,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_TDM_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_HIGH_ENr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14a,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_HIGH_ENr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_HIGH_EN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14a,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_HIGH_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_HIGH_EN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14a,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_HIGH_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_HIGH_EN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14a,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_HIGH_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_HIGH_EN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14a,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_HIGH_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_LOW_ENr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x146,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_LOW_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_LOW_EN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x146,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_LOW_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_LOW_EN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x146,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_LOW_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_LOW_EN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x146,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_LOW_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_LOW_EN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x146,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_LOW_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_TDM_ENr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14b,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_TDM_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_TDM_EN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14b,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_TDM_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_TDM_EN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14b,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_TDM_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_TDM_EN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14b,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_TDM_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_TDM_EN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14b,
        0,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_TDM_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14c,
        0,
        0,
        6,
        soc_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFS_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14c,
        0,
        0,
        6,
        soc_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFS_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14c,
        0,
        0,
        6,
        soc_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFS_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14c,
        0,
        0,
        6,
        soc_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFS_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14c,
        0,
        0,
        6,
        soc_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRFr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x14d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_4r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_5r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_8r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_9r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x152,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_4_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_4_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_4_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_4_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_5_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_5_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_5_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_5_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_8_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_8_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_8_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_8_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_8_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_8_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_8_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_8_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_9_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x152,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_9_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_9_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x152,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_9_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_9_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x152,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_9_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_9_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x152,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_9_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x14d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x14d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x14d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x14d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_CONFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x153,
        0,
        0,
        1,
        soc_NBIH_RX_SCH_DEBUG_CONFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_CONF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x153,
        0,
        0,
        1,
        soc_NBIH_RX_SCH_DEBUG_CONF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_CONF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x153,
        0,
        0,
        1,
        soc_NBIH_RX_SCH_DEBUG_CONF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_CONF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x146,
        0,
        0,
        1,
        soc_NBIH_RX_SCH_DEBUG_CONF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_CONF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x146,
        0,
        0,
        1,
        soc_NBIH_RX_SCH_DEBUG_CONF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_CONF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x153,
        0,
        0,
        1,
        soc_NBIH_RX_SCH_DEBUG_CONF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_CONF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x153,
        0,
        0,
        1,
        soc_NBIH_RX_SCH_DEBUG_CONF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_RESULTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBIH_RX_SCH_DEBUG_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_RESULT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBIH_RX_SCH_DEBUG_RESULT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_RESULT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBIH_RX_SCH_DEBUG_RESULT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_RESULT_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x147,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBIH_RX_SCH_DEBUG_RESULT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_RESULT_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x147,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBIH_RX_SCH_DEBUG_RESULT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_RESULT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBIH_RX_SCH_DEBUG_RESULT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_RESULT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBIH_RX_SCH_DEBUG_RESULT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_TDM_BYTE_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_TDM_BYTE_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_BYTE_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_TDM_BYTE_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_BYTE_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_TDM_BYTE_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_BYTE_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_TDM_BYTE_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_BYTE_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_TDM_BYTE_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_BYTE_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_TDM_BYTE_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x57f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_BYTE_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_TDM_PKT_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e4,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_TDM_PKT_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e4,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_PKT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_TDM_PKT_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e4,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_PKT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_TDM_PKT_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9cf,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_PKT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_TDM_PKT_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9cf,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_PKT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_TDM_PKT_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e4,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_PKT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_TDM_PKT_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x57d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TDM_PKT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLFr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x212,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x212,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x212,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x212,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x2bc,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_BYTE_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ca,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ca,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x56d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_BYTE_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_PKT_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9db,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_PKT_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9db,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_PKT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_PKT_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9db,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_PKT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_PKT_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9c9,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_PKT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_PKT_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9c9,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_PKT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_PKT_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9db,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_PKT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_PKT_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x56b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_RX_TOTAL_PKT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_SBUS_BROADCAST_IDr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIH_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIH_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIH_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_SBUS_BROADCAST_ID_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIH_SBUS_BROADCAST_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIH_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIH_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIH_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_SBUS_LAST_IN_CHAINr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIH_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIH_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIH_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_SBUS_LAST_IN_CHAIN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIH_SBUS_LAST_IN_CHAIN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIH_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIH_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIH_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_SIF_CFGr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_SIF_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007f111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_SIF_CFG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_SIF_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007f111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_SIF_CFG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_SIF_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007f111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_SIF_CFG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBIH_SIF_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007f111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_SIF_CFG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIH_SIF_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007f113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_STATS_BURSTS_CNT_PORTr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_STATS_BURSTS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_STATS_BURSTS_CNT_PORT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_STATS_BURSTS_CNT_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_STATS_BURSTS_CNT_PORT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_STATS_BURSTS_CNT_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_STATS_BURSTS_CNT_PORT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_STATS_BURSTS_CNT_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_STATS_BURSTS_CNT_PORT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x4f3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_STATS_BURSTS_CNT_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_STATS_OCTETS_CNT_PORTr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x910,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_STATS_OCTETS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_STATS_OCTETS_CNT_PORT_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x910,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_STATS_OCTETS_CNT_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_STATS_OCTETS_CNT_PORT_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x910,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_STATS_OCTETS_CNT_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_STATS_OCTETS_CNT_PORT_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x910,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_STATS_OCTETS_CNT_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_STATS_OCTETS_CNT_PORT_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x4f5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_STATS_OCTETS_CNT_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_CFGr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc17,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_SYNC_ETH_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00070000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_CFG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc17,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_SYNC_ETH_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00070000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_CFG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc17,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_SYNC_ETH_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00070000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_CFG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc88,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_SYNC_ETH_CFG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_CFG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc88,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_SYNC_ETH_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0001c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_CFG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc17,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_SYNC_ETH_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00070000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_CFG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x5f4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_SYNC_ETH_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00070000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_SYNC_ETH_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_SYNC_ETH_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_SYNC_ETH_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc8a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_SYNC_ETH_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc8a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_SYNC_ETH_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0xc19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_SYNC_ETH_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x5f6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_SYNC_ETH_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REGr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1b,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1b,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1b,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc8c,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc8c,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1b,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5f8,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_EN_TH_REGr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1c,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_EN_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1c,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1c,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc8d,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc8d,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0xc1c,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x5f9,
        0,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_0_NOT_READYr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_0_NOT_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_0_NOT_READY_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_0_NOT_READY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_0_NOT_READY_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_0_NOT_READY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_0_NOT_READY_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_0_NOT_READY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_0_NOT_READY_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_0_NOT_READY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_0_NOT_READY_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_0_NOT_READY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_0_NOT_READY_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x595,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_0_NOT_READY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_1_NOT_READYr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_1_NOT_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_1_NOT_READY_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_1_NOT_READY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_1_NOT_READY_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_1_NOT_READY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_1_NOT_READY_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_1_NOT_READY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_1_NOT_READY_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x597,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_PIPE_1_NOT_READY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TXI_TDM_NOT_READYr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_TDM_NOT_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TXI_TDM_NOT_READY_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_TDM_NOT_READY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TXI_TDM_NOT_READY_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_TDM_NOT_READY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TXI_TDM_NOT_READY_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_TDM_NOT_READY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TXI_TDM_NOT_READY_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_TDM_NOT_READY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TXI_TDM_NOT_READY_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9f2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_TDM_NOT_READY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TXI_TDM_NOT_READY_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x599,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIH_TXI_TDM_NOT_READY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_BYTE_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9eb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9eb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9eb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9eb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x58b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_BYTE_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_PKT_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ea,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_PKT_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ea,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_PKT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_PKT_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ea,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_PKT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_PKT_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d5,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_PKT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_PKT_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d5,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_PKT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_PKT_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ea,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_PKT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_PKT_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x589,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_0_PKT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_BYTE_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ee,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_1_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_BYTE_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ee,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_1_BYTE_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_BYTE_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ee,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_1_BYTE_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_BYTE_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ee,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_1_BYTE_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_BYTE_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x591,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_1_BYTE_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_PKT_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ed,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_1_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_PKT_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ed,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_1_PKT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_PKT_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ed,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_1_PKT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_PKT_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9ed,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_1_PKT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_PKT_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x58f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_CORE_1_PKT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_EGRESS_CREDITS_DEBUG_PMr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_EGRESS_CREDITS_DEBUG_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x409,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x409,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x305,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_EGRESS_CREDITS_DEBUG_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_ELK_BURSTS_CNT_ELKr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x908,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_BURSTS_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x908,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x908,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x904,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x904,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x908,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x4ed,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_BURSTS_CNT_ELK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_ELK_OCTETS_CNT_ELKr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_OCTETS_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x905,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x905,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x90a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x4ef,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ELK_OCTETS_CNT_ELK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_ENABLE_DATAPATHr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x431,
        0,
        0,
        1,
        soc_NBIH_TX_ENABLE_DATAPATHr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATEr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x43d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x43d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x43d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x429,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x429,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x43d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x335,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRFr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x52e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x52e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x52e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x52c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x52c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x52e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x373,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRFr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x52b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x52b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x52b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x52b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x370,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_LEVEL_PMr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x419,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_LEVEL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00003ff3)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_LEVEL_PM_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x419,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_LEVEL_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00003ff3)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_LEVEL_PM_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x419,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_LEVEL_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00003ff3)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_LEVEL_PM_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x411,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_LEVEL_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00003ff3)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_LEVEL_PM_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x411,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_LEVEL_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00003ff3)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_LEVEL_PM_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x419,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_LEVEL_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00003ff3)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_LEVEL_PM_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x311,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_LEVEL_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00003ff3)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_MAX_OCCUPANCYr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x425,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_TX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x425,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x425,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x419,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x419,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x425,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x31d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIH_TX_MLF_MAX_OCCUPANCY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_NUM_CREDITS_FROM_PMr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x431,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_NUM_CREDITS_FROM_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x431,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x431,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x421,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x421,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x431,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x329,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_NUM_CREDITS_FROM_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_OVERFLOW_PMr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_OVERFLOW_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_OVERFLOW_PM_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_OVERFLOW_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_OVERFLOW_PM_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_OVERFLOW_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_OVERFLOW_PM_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_OVERFLOW_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_OVERFLOW_PM_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_OVERFLOW_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_MLF_OVERFLOW_PM_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_OVERFLOW_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_OVERFLOW_PM_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x30b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_MLF_OVERFLOW_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_NO_DATA_IN_BUFFERr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x437,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_NO_DATA_IN_BUFFERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_NO_DATA_IN_BUFFER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x437,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_NO_DATA_IN_BUFFER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_NO_DATA_IN_BUFFER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x437,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_NO_DATA_IN_BUFFER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_NO_DATA_IN_BUFFER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x425,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_NO_DATA_IN_BUFFER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_NO_DATA_IN_BUFFER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x425,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_NO_DATA_IN_BUFFER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_NO_DATA_IN_BUFFER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x437,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_NO_DATA_IN_BUFFER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_NO_DATA_IN_BUFFER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x32f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIH_TX_NO_DATA_IN_BUFFER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_CONFIGr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIH_TX_PORTS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_CONFIG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIH_TX_PORTS_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_CONFIG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIH_TX_PORTS_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_CONFIG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIH_TX_PORTS_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_CONFIG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIH_TX_PORTS_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_CONFIG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIH_TX_PORTS_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_CONFIG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x2f8,
        0,
        0,
        2,
        soc_NBIH_TX_PORTS_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_SRSTNr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBIH_TX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_SRSTN_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBIH_TX_PORTS_SRSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_SRSTN_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBIH_TX_PORTS_SRSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_SRSTN_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBIH_TX_PORTS_SRSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_SRSTN_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBIH_TX_PORTS_SRSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_SRSTN_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBIH_TX_PORTS_SRSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_SRSTN_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBIH_TX_PORTS_SRSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_PORT_OVFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x982,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_TX_PORT_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_PORT_OVF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x982,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_TX_PORT_OVF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_PORT_OVF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x982,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_TX_PORT_OVF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_PORT_OVF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x982,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_TX_PORT_OVF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_PORT_OVF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x982,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_TX_PORT_OVF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_PORT_OVF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x982,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_TX_PORT_OVF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_PORT_OVF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x4f9,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIH_TX_PORT_OVF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_QMLF_CONFIGr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_QMLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_QMLF_CONFIG_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_QMLF_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_QMLF_CONFIG_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_QMLF_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_QMLF_CONFIG_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_QMLF_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_QMLF_CONFIG_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_QMLF_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_QMLF_CONFIG_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_QMLF_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_QMLF_CONFIG_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x2f9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIH_TX_QMLF_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRFr */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x527,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x527,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        2,
        0,
        0x36e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_BYTE_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x585,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_BYTE_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_PKT_COUNTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_PKT_COUNTER_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_PKT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_PKT_COUNTER_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_PKT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_PKT_COUNTER_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_PKT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_PKT_COUNTER_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9d2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_PKT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_PKT_COUNTER_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x9e7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_PKT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_PKT_COUNTER_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0x583,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_TOTAL_PKT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLFr */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x443,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88375_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x443,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88375_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x443,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88470_A0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x42d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88470_B0r */
        soc_block_list[65],
        soc_genreg,
        4,
        0,
        0x42d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88675_B0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x443,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88680_A0r */
        soc_block_list[65],
        soc_genreg,
        6,
        0,
        0x33b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ADDITIONAL_RESETSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        5,
        soc_NBIL_ADDITIONAL_RESETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ADDITIONAL_RESETS_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        5,
        soc_NBIL_ADDITIONAL_RESETS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ADDITIONAL_RESETS_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        5,
        soc_NBIL_ADDITIONAL_RESETS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ADDITIONAL_RESETS_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        3,
        soc_NBIL_ADDITIONAL_RESETS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000051, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ADDITIONAL_RESETS_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        3,
        soc_NBIL_ADDITIONAL_RESETS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000051, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ADDITIONAL_RESETS_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        5,
        soc_NBIL_ADDITIONAL_RESETS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ADDITIONAL_RESETS_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        5,
        soc_NBIL_ADDITIONAL_RESETS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ECC_1B_ERR_CNTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ECC_2B_ERR_CNTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_INITIATEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_INITIATE_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        118,
        soc_NBIL_ECC_ERR_1B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        118,
        soc_NBIL_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        1,
        soc_NBIL_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        118,
        soc_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        118,
        soc_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_INITIATEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_INITIATE_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        118,
        soc_NBIL_ECC_ERR_2B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        118,
        soc_NBIL_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        1,
        soc_NBIL_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        118,
        soc_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        118,
        soc_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        56,
        soc_NBIL_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NBIL_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIL_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NBIL_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ELK_CFGr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x106,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_ELK_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001073, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ELK_CFG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x106,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_ELK_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001073, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ELK_CFG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x106,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_ELK_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001073, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ELK_CFG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        3,
        soc_NBIL_ELK_CFG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001071, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ELK_CFG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        3,
        soc_NBIL_ELK_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001071, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ELK_CFG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x106,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_ELK_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001073, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ELK_CFG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x106,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_ELK_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001073, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_NBIL_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_NBIL_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ENABLE_INTERLAKENr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        2,
        soc_NBIL_ENABLE_INTERLAKENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ENABLE_INTERLAKEN_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        2,
        soc_NBIL_ENABLE_INTERLAKEN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ENABLE_INTERLAKEN_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        2,
        soc_NBIL_ENABLE_INTERLAKEN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ENABLE_INTERLAKEN_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        3,
        soc_NBIL_ENABLE_INTERLAKEN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ENABLE_INTERLAKEN_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        3,
        soc_NBIL_ENABLE_INTERLAKEN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ENABLE_INTERLAKEN_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        2,
        soc_NBIL_ENABLE_INTERLAKEN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ENABLE_INTERLAKEN_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        4,
        soc_NBIL_ENABLE_INTERLAKEN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ERROR_INITIATION_DATAr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIL_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIL_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIL_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ERROR_INITIATION_DATA_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIL_ERROR_INITIATION_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIL_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIL_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBIL_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_QMLF_SELECTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92b,
        0,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_QMLF_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92b,
        0,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92b,
        0,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8f6,
        0,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8f6,
        0,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92b,
        0,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x968,
        0,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_QMLF_SELECT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_RESULTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8f7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8f7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x969,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_FIFO_WRITE_POINTER_RESULT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_NBIL_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        2,
        soc_NBIL_GLOBAL_GENERAL_CFG_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_2_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_NBIL_GLOBAL_GENERAL_CFG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_2_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_NBIL_GLOBAL_GENERAL_CFG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_2_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_NBIL_GLOBAL_GENERAL_CFG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_2_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_NBIL_GLOBAL_GENERAL_CFG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        2,
        soc_NBIL_GLOBAL_GENERAL_CFG_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        2,
        soc_NBIL_GLOBAL_GENERAL_CFG_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_4_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        2,
        soc_NBIL_GLOBAL_GENERAL_CFG_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        2,
        soc_NBIL_GLOBAL_GENERAL_CFG_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_MEM_OPTIONSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_NBIL_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_NBIL_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_NBIL_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_NBIL_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_NBIL_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_NBIL_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_NBIL_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_GTIMER_CONFIGURATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBIL_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBIL_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBIL_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_NBIL_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_NBIL_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBIL_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBIL_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_GTIMER_TRIGGERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_RESETr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        6,
        soc_NBIL_HRF_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_RESET_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        6,
        soc_NBIL_HRF_RESET_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_RESET_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        6,
        soc_NBIL_HRF_RESET_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_HRF_RESET_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        3,
        soc_NBIL_HRF_RESET_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_HRF_RESET_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        3,
        soc_NBIL_HRF_RESET_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_RESET_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        6,
        soc_NBIL_HRF_RESET_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_RESET_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        6,
        soc_NBIL_HRF_RESET_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONFIG_HRFr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_HRF_RX_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONFIG_HRF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_HRF_RX_CONFIG_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONFIG_HRF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_HRF_RX_CONFIG_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONFIG_HRF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_HRF_RX_CONFIG_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONFIG_HRF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_HRF_RX_CONFIG_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONFIG_HRF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_HRF_RX_CONFIG_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONFIG_HRF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x349,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_HRF_RX_CONFIG_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_LEVELr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x515,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_CONTROLLER_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x515,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x515,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x515,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x362,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_CONTROLLER_LEVEL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCYr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x519,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x519,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x519,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x519,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x366,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_MEM_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_MEM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_MEM_CONFIG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_MEM_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_MEM_CONFIG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_MEM_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_MEM_CONFIG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_MEM_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_MEM_CONFIG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x35b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_RX_MEM_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_PRD_THRESHOLDS_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x507,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIL_HRF_RX_PRD_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_PRD_THRESHOLDS_CONFIG_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x355,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIL_HRF_RX_PRD_THRESHOLDS_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_PRD_THRESHOLDS_CONFIG_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x357,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIL_HRF_RX_PRD_THRESHOLDS_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_PRD_THRESHOLDS_CONFIG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x507,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIL_HRF_RX_PRD_THRESHOLDS_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_USE_EXTENDED_MEM_HRFr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_HRF_RX_USE_EXTENDED_MEM_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x359,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_HRF_RX_USE_EXTENDED_MEM_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONFIG_HRFr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIL_HRF_TX_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONFIG_HRF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIL_HRF_TX_CONFIG_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONFIG_HRF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIL_HRF_TX_CONFIG_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONFIG_HRF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x506,
        0,
        0,
        5,
        soc_NBIL_HRF_TX_CONFIG_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x02002002, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff67ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONFIG_HRF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x506,
        0,
        0,
        5,
        soc_NBIL_HRF_TX_CONFIG_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x02002002, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff67ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONFIG_HRF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIL_HRF_TX_CONFIG_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONFIG_HRF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x35d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_NBIL_HRF_TX_CONFIG_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_LEVELr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_TX_CONTROLLER_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x50e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x50e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x36a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_HRF_TX_CONTROLLER_LEVEL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCYr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x50f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x50f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x36c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_EGRESS_CREDITS_DEBUGr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x514,
        0,
        0,
        4,
        soc_NBIL_HRF_TX_EGRESS_CREDITS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x514,
        0,
        0,
        4,
        soc_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x514,
        0,
        0,
        4,
        soc_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x509,
        0,
        0,
        2,
        soc_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x509,
        0,
        0,
        2,
        soc_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x514,
        0,
        0,
        4,
        soc_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x361,
        0,
        0,
        4,
        soc_NBIL_HRF_TX_EGRESS_CREDITS_DEBUG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_MEM_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_TX_MEM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_MEM_CONFIG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_TX_MEM_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_MEM_CONFIG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_TX_MEM_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_HRF_TX_MEM_CONFIG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_TX_MEM_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_MEM_CONFIG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x35f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_HRF_TX_MEM_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_HARD_CONTROLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        2,
        soc_NBIL_ILKN_0_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x20f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_ILKN_0_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIL_ILKN_0_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x215,
        0,
        0,
        1,
        soc_NBIL_ILKN_0_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_ILKN_0_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x216,
        0,
        0,
        1,
        soc_NBIL_ILKN_0_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x202,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_ILKN_0_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x20a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_ILKN_0_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_HARD_PORT_TYPEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x206,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_ILKN_0_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_ILKN_0_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x21b,
        0,
        0,
        4,
        soc_NBIL_ILKN_0_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x217,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_ILKN_0_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x21c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_ILKN_0_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x21e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_ILKN_0_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x21f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_ILKN_0_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_0_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x21d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_ILKN_0_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_HARD_CONTROLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x220,
        0,
        0,
        2,
        soc_NBIL_ILKN_1_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x22e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_ILKN_1_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x22d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIL_ILKN_1_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x234,
        0,
        0,
        1,
        soc_NBIL_ILKN_1_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x233,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_ILKN_1_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x235,
        0,
        0,
        1,
        soc_NBIL_ILKN_1_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_ILKN_1_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x229,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_ILKN_1_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_HARD_PORT_TYPEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x225,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_ILKN_1_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x232,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_ILKN_1_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x23a,
        0,
        0,
        4,
        soc_NBIL_ILKN_1_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x236,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_ILKN_1_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x23b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_ILKN_1_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x23d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_ILKN_1_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x23e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_ILKN_1_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_1_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x23c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_ILKN_1_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ILKN_CHANNEL_IS_TDM_PORTr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_ILKN_CHANNEL_IS_TDM_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_ILKN_CHANNEL_IS_TDM_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRFr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x583,
        0,
        0,
        2,
        soc_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x583,
        0,
        0,
        2,
        soc_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x583,
        0,
        0,
        2,
        soc_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x583,
        0,
        0,
        2,
        soc_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x583,
        0,
        0,
        2,
        soc_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRFr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x582,
        0,
        0,
        6,
        soc_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x582,
        0,
        0,
        6,
        soc_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMANDr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_NBIL_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_NBIL_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_NBIL_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_NBIL_INDIRECT_COMMAND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_NBIL_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_NBIL_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_NBIL_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_NBIL_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_NBIL_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_INDIRECT_FORCE_BUBBLE_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_NBIL_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        15,
        soc_NBIL_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        15,
        soc_NBIL_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        15,
        soc_NBIL_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        14,
        soc_NBIL_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff8e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        14,
        soc_NBIL_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff8e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        15,
        soc_NBIL_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        15,
        soc_NBIL_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        15,
        soc_NBIL_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        15,
        soc_NBIL_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        15,
        soc_NBIL_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        14,
        soc_NBIL_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff8e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        14,
        soc_NBIL_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff8e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        15,
        soc_NBIL_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        15,
        soc_NBIL_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_TESTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIL_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIL_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIL_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIL_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIL_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIL_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NBIL_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_CONTROLSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIL_LAST_RECEIVED_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_CONTROLS_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIL_LAST_RECEIVED_CONTROLS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_CONTROLS_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIL_LAST_RECEIVED_CONTROLS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_CONTROLS_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIL_LAST_RECEIVED_CONTROLS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_CONTROLS_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        10,
        soc_NBIL_LAST_RECEIVED_CONTROLS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATAr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x890,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_RECEIVED_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATA_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x890,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_RECEIVED_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATA_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x890,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_RECEIVED_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATA_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x890,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_RECEIVED_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATA_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x890,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_RECEIVED_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATA_ON_SOPr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x898,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_RECEIVED_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATA_ON_SOP_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x898,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_RECEIVED_DATA_ON_SOP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATA_ON_SOP_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x898,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_RECEIVED_DATA_ON_SOP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATA_ON_SOP_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x898,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_RECEIVED_DATA_ON_SOP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATA_ON_SOP_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x898,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_RECEIVED_DATA_ON_SOP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_CONTROLSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8a0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIL_LAST_SENT_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f3ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_CONTROLS_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8a0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIL_LAST_SENT_CONTROLS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f3ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_CONTROLS_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8a0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIL_LAST_SENT_CONTROLS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f3ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_CONTROLS_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8a0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIL_LAST_SENT_CONTROLS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f3ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_CONTROLS_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8a0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIL_LAST_SENT_CONTROLS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33ffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATAr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8aa,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_SENT_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATA_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8aa,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_SENT_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATA_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8aa,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_SENT_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATA_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8aa,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_SENT_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATA_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8aa,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_SENT_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATA_ON_SOPr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8a2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_SENT_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATA_ON_SOP_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8a2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_SENT_DATA_ON_SOP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATA_ON_SOP_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8a2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_SENT_DATA_ON_SOP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATA_ON_SOP_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8a2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_SENT_DATA_ON_SOP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATA_ON_SOP_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8a2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LAST_SENT_DATA_ON_SOP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LINK_ACTIVEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x889,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_LINK_ACTIVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LINK_ACTIVE_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x889,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_LINK_ACTIVE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LINK_ACTIVE_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x889,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_LINK_ACTIVE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_LINK_ACTIVE_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x889,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_LINK_ACTIVE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_LINK_ACTIVE_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x889,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_LINK_ACTIVE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LINK_ACTIVE_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x889,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_LINK_ACTIVE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LINK_ACTIVE_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x889,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_LINK_ACTIVE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_TO_CMIC_SEL_REGr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa18,
        0,
        0,
        1,
        soc_NBIL_LINK_STATUS_TO_CMIC_SEL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa18,
        0,
        0,
        1,
        soc_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa18,
        0,
        0,
        1,
        soc_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa18,
        0,
        0,
        1,
        soc_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa18,
        0,
        0,
        1,
        soc_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa18,
        0,
        0,
        1,
        soc_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa1e,
        0,
        0,
        1,
        soc_NBIL_LINK_STATUS_TO_CMIC_SEL_REG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_MEM_PTR_ASYNC_FIFO_ALWAYS_WRITEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x241,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBIL_MEM_PTR_ASYNC_FIFO_ALWAYS_WRITEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_MEM_PTR_ASYNC_FIFO_CLK_RATIOr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x23d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_MEM_PTR_ASYNC_FIFO_CLK_RATIOr_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS,
        0,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS,
        0,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS,
        0,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS,
        0,
        54,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS,
        0,
        54,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS,
        0,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_64_BITS,
        0,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        54,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        54,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PMH_RESOLVED_SPEEDr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0xa0c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_NIF_PMH_RESOLVED_SPEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PML_BIS_NUM_OF_SAMPLES_CFGr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0xa1c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_NIF_PML_BIS_NUM_OF_SAMPLES_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PML_BIS_NUM_OF_SAMPLES_CFG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0xa1c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_NIF_PML_BIS_NUM_OF_SAMPLES_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PML_CLK_DATA_PATH_MUXr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa17,
        0,
        0,
        1,
        soc_NBIL_NIF_PML_CLK_DATA_PATH_MUXr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PML_CLK_DATA_PATH_MUX_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa17,
        0,
        0,
        1,
        soc_NBIL_NIF_PML_CLK_DATA_PATH_MUX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PML_RESOLVED_SPEEDr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0xa08,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_NIF_PML_RESOLVED_SPEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PML_RESOLVED_SPEED_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0xa08,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_NIF_PML_RESOLVED_SPEED_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFGr */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0xa06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_NBIL_NIF_PM_CFGr_fields,
        SOC_RESET_VAL_DEC(0x000d0100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa09,
        0,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x000d2100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0a,
        0,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_4r_fields,
        SOC_RESET_VAL_DEC(0x000d2100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0b,
        0,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_5r_fields,
        SOC_RESET_VAL_DEC(0x000d2100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa09,
        0,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d2100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa04,
        0,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d01f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa04,
        0,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000d01f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa09,
        0,
        0,
        10,
        soc_NBIL_NIF_PM_CFG_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0a,
        0,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d2100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0a,
        0,
        0,
        10,
        soc_NBIL_NIF_PM_CFG_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_5_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0b,
        0,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d2100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_5_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0b,
        0,
        0,
        10,
        soc_NBIL_NIF_PM_CFG_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0xa06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d0100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0xa05,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0xa05,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0xa06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NBIL_NIF_PM_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d01f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa14,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa14,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa14,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa13,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa13,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa14,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa1a,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa12,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa12,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa12,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa11,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa11,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa12,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa18,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LPI_INDICATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa15,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LPI_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa15,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa15,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa14,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa14,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa15,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa1b,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_LPI_INDICATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa13,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa13,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa13,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa12,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa12,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa13,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa19,
        0,
        0,
        1,
        soc_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_RX_RSTNr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa16,
        0,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_RX_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa16,
        0,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa16,
        0,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa15,
        0,
        0,
        4,
        soc_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa15,
        0,
        0,
        4,
        soc_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa16,
        0,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa1c,
        0,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_RX_RSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_TX_RSTNr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa17,
        0,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_TX_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa17,
        0,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa17,
        0,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa16,
        0,
        0,
        4,
        soc_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa16,
        0,
        0,
        4,
        soc_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa17,
        0,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa1d,
        0,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_TX_RSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NIF_TSC_LANE_STATUSr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0xa00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_NIF_TSC_LANE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NIF_TSC_LANE_STATUS_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0xa00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_NIF_TSC_LANE_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NIF_TSC_LANE_STATUS_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0xa00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_NIF_TSC_LANE_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NIF_TSC_LANE_STATUS_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0xa00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_NIF_TSC_LANE_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NIF_TSC_LANE_STATUS_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0xa00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_NIF_TSC_LANE_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NIF_TSC_LANE_STATUS_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0xa00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_NIF_TSC_LANE_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NIF_TSC_LANE_STATUS_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0xa00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_NIF_TSC_LANE_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRFr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x525,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x525,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x525,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x525,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x372,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PARITY_ERR_CNTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_INITIATEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        12,
        soc_NBIL_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        12,
        soc_NBIL_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        12,
        soc_NBIL_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        12,
        soc_NBIL_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_NBIL_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_MEM_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        12,
        soc_NBIL_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        12,
        soc_NBIL_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        12,
        soc_NBIL_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        12,
        soc_NBIL_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_NBIL_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PHY_LED_PMLQ_BYPASSr */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0xa19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_PHY_LED_PMLQ_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x000008c2, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PHY_LED_PMLQ_BYPASS_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0xa19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_PHY_LED_PMLQ_BYPASS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000008c2, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PKT_DROP_COUNTER_RX_HRFr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x521,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PKT_DROP_COUNTER_RX_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x521,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x521,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x521,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x36e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PKT_DROP_COUNTER_RX_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PML_ACCUMULATE_AND_SYNC_CYCLE_NUMr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x23a,
        0,
        0,
        4,
        soc_NBIL_PML_ACCUMULATE_AND_SYNC_CYCLE_NUMr_fields,
        SOC_RESET_VAL_DEC(0x00000b6d, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PML_ACCUMULATE_AND_SYNC_CYCLE_NUM_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x23a,
        0,
        0,
        4,
        soc_NBIL_PML_ACCUMULATE_AND_SYNC_CYCLE_NUM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000b6d, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_INTRA_DELAYr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0c,
        0,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_INTRA_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0c,
        0,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0c,
        0,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0c,
        0,
        0,
        4,
        soc_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00006666, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0c,
        0,
        0,
        4,
        soc_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00006666, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0c,
        0,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa12,
        0,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_INTRA_DELAY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_OUTPUT_DELAYr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0d,
        0,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_OUTPUT_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00112222, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0d,
        0,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00112222, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0d,
        0,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00112222, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0d,
        0,
        0,
        4,
        soc_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001111, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0d,
        0,
        0,
        4,
        soc_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001111, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0d,
        0,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00112222, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa13,
        0,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_OUTPUT_DELAY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00112222, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PM_TX_PLL_LOCK_STATUSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa11,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_PM_TX_PLL_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa11,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa11,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa10,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa10,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa11,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa17,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_PM_TX_PLL_LOCK_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PORTS_INDICATIONSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x880,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIL_PORTS_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PORTS_INDICATIONS_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x880,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIL_PORTS_INDICATIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PORTS_INDICATIONS_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x880,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIL_PORTS_INDICATIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PORTS_INDICATIONS_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x880,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBIL_PORTS_INDICATIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PORTS_INDICATIONS_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x880,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBIL_PORTS_INDICATIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PORTS_INDICATIONS_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x880,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIL_PORTS_INDICATIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PORTS_INDICATIONS_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x880,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBIL_PORTS_INDICATIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PORT_EEE_LPI_DETECTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PORT_EEE_LPI_DETECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PORT_EEE_LPI_DETECT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PORT_EEE_LPI_DETECT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PORT_EEE_LPI_DETECT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PORT_EEE_LPI_DETECT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PORT_EEE_LPI_DETECT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PORT_EEE_LPI_DETECT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PORT_EEE_LPI_DETECT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PORT_EEE_LPI_DETECT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PORT_EEE_LPI_DETECT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PORT_EEE_LPI_DETECT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PORT_EEE_LPI_DETECT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa14,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PORT_EEE_LPI_DETECT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_ADD_CFG_RXr */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x702,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_ADD_CFG_RXr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_ADD_CFG_RX_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x702,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_ADD_CFG_RX_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_ADD_CFG_RX_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x702,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_ADD_CFG_RX_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_ADD_CFG_RX_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        16,
        0,
        0x702,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_ADD_CFG_RX_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_ADD_CFG_RX_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        16,
        0,
        0x702,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_ADD_CFG_RX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_ADD_CFG_RX_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x702,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_ADD_CFG_RX_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_ADD_CFG_RX_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x702,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_ADD_CFG_RX_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x762,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_MASK_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x762,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_MASK_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x762,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_MASK_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x742,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_MASK_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x742,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_MASK_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x762,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_MASK_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x762,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_PORTS_RSTNr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x701,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_PORTS_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_PORTS_RSTN_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x701,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_PORTS_RSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_PORTS_RSTN_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x701,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_PORTS_RSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_PORTS_RSTN_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x701,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_PORTS_RSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_PORTS_RSTN_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x701,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_PORTS_RSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_PORTS_RSTN_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x701,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_PORTS_RSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_PORTS_RSTN_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x701,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_PORTS_RSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_RSTNr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x700,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_RSTN_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x700,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_RSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_RSTN_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x700,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_RSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_RSTN_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x700,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_RSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_RSTN_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x700,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_RSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_RSTN_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x700,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_RSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_RSTN_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x700,
        0,
        0,
        1,
        soc_NBIL_PORT_METER_RSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_THRESHOLDS_CFGr */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x71a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_THRESHOLDS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x71a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x71a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        16,
        0,
        0x712,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        16,
        0,
        0x712,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x71a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x71a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PORT_METER_THRESHOLDS_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PRD_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PRD_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PRD_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_PRD_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_PRD_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_PRD_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x140,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_PRD_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIG_HRF_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_NBIL_PRD_CONFIG_HRF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIG_HRF_0_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_NBIL_PRD_CONFIG_HRF_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIG_QMLFr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_PRD_CONFIG_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIG_QMLF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_PRD_CONFIG_QMLF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_PRD_ENr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15e,
        0,
        0,
        1,
        soc_NBIL_PRD_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_PRD_EN_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15e,
        0,
        0,
        1,
        soc_NBIL_PRD_EN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_PRD_EN_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15e,
        0,
        0,
        1,
        soc_NBIL_PRD_EN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PRD_EN_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x159,
        0,
        0,
        1,
        soc_NBIL_PRD_EN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PRD_EN_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x159,
        0,
        0,
        1,
        soc_NBIL_PRD_EN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_PRD_EN_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15e,
        0,
        0,
        1,
        soc_NBIL_PRD_EN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PRD_EN_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x146,
        0,
        0,
        1,
        soc_NBIL_PRD_EN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PRD_ERR_PKT_DROP_CNT_HRFr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x271,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_ERR_PKT_DROP_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PRD_ERR_PKT_DROP_CNT_HRF_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_ERR_PKT_DROP_CNT_HRF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PRD_ERR_PKT_DROP_CNT_HRF_0_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_ERR_PKT_DROP_CNT_HRF_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PRD_ERR_PKT_DROP_CNT_PORTr */
        soc_block_list[62],
        soc_genreg,
        16,
        0,
        0x16b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_ERR_PKT_DROP_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PRD_ERR_PKT_DROP_CNT_PORT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        16,
        0,
        0x16b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_ERR_PKT_DROP_CNT_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PRD_ERR_PKT_DROP_CNT_PORT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x257,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_ERR_PKT_DROP_CNT_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PRD_LAST_PKT_KEYr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIL_PRD_LAST_PKT_KEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PRD_LAST_PKT_KEY_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIL_PRD_LAST_PKT_KEY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PRD_LAST_PKT_KEY_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x273,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        12,
        soc_NBIL_PRD_LAST_PKT_KEY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PRD_PKT_DROP_CNT_HRFr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x26f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_PKT_DROP_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PRD_PKT_DROP_CNT_HRF_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_PKT_DROP_CNT_HRF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PRD_PKT_DROP_CNT_HRF_0_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_PKT_DROP_CNT_HRF_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_PRD_PKT_DROP_CNT_PORTr */
        soc_block_list[62],
        soc_genreg,
        16,
        0,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_PKT_DROP_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_PRD_PKT_DROP_CNT_PORT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        16,
        0,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_PKT_DROP_CNT_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_PRD_PKT_DROP_CNT_PORT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x23f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_PRD_PKT_DROP_CNT_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_HARD_CONTROLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x147,
        0,
        0,
        2,
        soc_NBIL_QMLF_0_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x155,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_0_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIL_QMLF_0_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15b,
        0,
        0,
        1,
        soc_NBIL_QMLF_0_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_0_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15c,
        0,
        0,
        1,
        soc_NBIL_QMLF_0_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x148,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_0_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x150,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_QMLF_0_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_HARD_PORT_TYPEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x14c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_QMLF_0_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x159,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_0_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x161,
        0,
        0,
        4,
        soc_NBIL_QMLF_0_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x15d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_QMLF_0_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x162,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_0_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_0_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x165,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_0_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_0_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x163,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_0_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_HARD_CONTROLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x166,
        0,
        0,
        2,
        soc_NBIL_QMLF_1_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x174,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_1_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x173,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIL_QMLF_1_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17a,
        0,
        0,
        1,
        soc_NBIL_QMLF_1_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x179,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_1_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x17b,
        0,
        0,
        1,
        soc_NBIL_QMLF_1_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_1_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x16f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_QMLF_1_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_HARD_PORT_TYPEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x16b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_QMLF_1_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x178,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_1_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x180,
        0,
        0,
        4,
        soc_NBIL_QMLF_1_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_QMLF_1_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x181,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_1_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_1_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x184,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_1_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_1_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x182,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_1_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_HARD_CONTROLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x185,
        0,
        0,
        2,
        soc_NBIL_QMLF_2_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x193,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_2_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x192,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIL_QMLF_2_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        1,
        soc_NBIL_QMLF_2_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x198,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_2_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x19a,
        0,
        0,
        1,
        soc_NBIL_QMLF_2_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x186,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_2_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_QMLF_2_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_HARD_PORT_TYPEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x18a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_QMLF_2_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x197,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_2_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x19f,
        0,
        0,
        4,
        soc_NBIL_QMLF_2_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x19b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_QMLF_2_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_2_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a2,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_2_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_2_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_2_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_2_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_HARD_CONTROLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1a4,
        0,
        0,
        2,
        soc_NBIL_QMLF_3_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1b2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_3_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1b1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIL_QMLF_3_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1b8,
        0,
        0,
        1,
        soc_NBIL_QMLF_3_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_3_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1b9,
        0,
        0,
        1,
        soc_NBIL_QMLF_3_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1a5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_3_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1ad,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_QMLF_3_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_HARD_PORT_TYPEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1a9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_QMLF_3_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1b6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_3_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1be,
        0,
        0,
        4,
        soc_NBIL_QMLF_3_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1ba,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_QMLF_3_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1bf,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_3_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1c1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_3_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1c2,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_3_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_3_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1c0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_3_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_HARD_CONTROLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1c3,
        0,
        0,
        2,
        soc_NBIL_QMLF_4_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1d1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_4_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1d0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIL_QMLF_4_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1d7,
        0,
        0,
        1,
        soc_NBIL_QMLF_4_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1d6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_4_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1d8,
        0,
        0,
        1,
        soc_NBIL_QMLF_4_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1c4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_4_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1cc,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_QMLF_4_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_HARD_PORT_TYPEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1c8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_QMLF_4_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1d5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_4_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1dd,
        0,
        0,
        4,
        soc_NBIL_QMLF_4_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1d9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_QMLF_4_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1de,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_4_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1e0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_4_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1e1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_4_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_4_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1df,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_4_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_HARD_CONTROLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1e2,
        0,
        0,
        2,
        soc_NBIL_QMLF_5_PARSER_HARD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_HARD_CONTROL_PLANEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1f0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_5_PARSER_HARD_CONTROL_PLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_HARD_ETHER_TYPEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1ef,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBIL_QMLF_5_PARSER_HARD_ETHER_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f6,
        0,
        0,
        1,
        soc_NBIL_QMLF_5_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0xffaa5500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_5_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f7,
        0,
        0,
        1,
        soc_NBIL_QMLF_5_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_HARD_PORT_ETH_TPIDr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1e3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_QMLF_5_PARSER_HARD_PORT_ETH_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_HARD_PORT_PROPERTIESr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1eb,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_QMLF_5_PARSER_HARD_PORT_PROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_HARD_PORT_TYPEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1e7,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_QMLF_5_PARSER_HARD_PORT_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1f4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBIL_QMLF_5_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_SOFT_KEY_CONSTRUCTIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1fc,
        0,
        0,
        4,
        soc_NBIL_QMLF_5_PARSER_SOFT_KEY_CONSTRUCTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x1f8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_QMLF_5_PARSER_SOFT_PORT_SOFT_STAGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_SOFT_TCAM_0_TO_7r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1fd,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_5_PARSER_SOFT_TCAM_0_TO_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_SOFT_TCAM_16_TO_23r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1ff,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_5_PARSER_SOFT_TCAM_16_TO_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_SOFT_TCAM_24_TO_31r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_5_PARSER_SOFT_TCAM_24_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_QMLF_5_PARSER_SOFT_TCAM_8_TO_15r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x1fe,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        40,
        soc_NBIL_QMLF_5_PARSER_SOFT_TCAM_8_TO_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RECEIVED_RETRANSMIT_DEBUGr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x52d,
        0,
        0,
        2,
        soc_NBIL_RECEIVED_RETRANSMIT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x52d,
        0,
        0,
        2,
        soc_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x52d,
        0,
        0,
        2,
        soc_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x516,
        0,
        0,
        1,
        soc_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x516,
        0,
        0,
        1,
        soc_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x52d,
        0,
        0,
        2,
        soc_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x37a,
        0,
        0,
        2,
        soc_NBIL_RECEIVED_RETRANSMIT_DEBUG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_REG_0A06r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0xa06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_NBIL_REG_0A06r_fields,
        SOC_RESET_VAL_DEC(0x000d01f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_REG_0A06_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0xa06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_NBIL_REG_0A06_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000d01f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_REG_0A09_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa09,
        0,
        0,
        9,
        soc_NBIL_REG_0A09_3r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_REG_0A09_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0a,
        0,
        0,
        9,
        soc_NBIL_REG_0A09_4r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_REG_0A09_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0b,
        0,
        0,
        9,
        soc_NBIL_REG_0A09_5r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_REG_0A09_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa09,
        0,
        0,
        9,
        soc_NBIL_REG_0A09_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_REG_0A09_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0a,
        0,
        0,
        9,
        soc_NBIL_REG_0A09_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_REG_0A09_5_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa0b,
        0,
        0,
        9,
        soc_NBIL_REG_0A09_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000d21f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa19,
        0,
        0,
        1,
        soc_NBIL_RESERVED_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_0_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa19,
        0,
        0,
        1,
        soc_NBIL_RESERVED_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_0_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa19,
        0,
        0,
        1,
        soc_NBIL_RESERVED_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_0_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa19,
        0,
        0,
        1,
        soc_NBIL_RESERVED_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_0_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xa1f,
        0,
        0,
        1,
        soc_NBIL_RESERVED_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MIRROR_ADDRr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIL_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIL_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIL_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MIRROR_ADDR_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIL_RESERVED_MIRROR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIL_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIL_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBIL_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCDr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIL_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIL_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIL_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIL_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIL_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIL_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NBIL_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCPr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIL_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIL_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIL_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIL_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIL_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIL_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NBIL_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_4r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_Sr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_S_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_0_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_S_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_0_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_S_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_0_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_S_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_0_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_S_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_0_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_S_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_0_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_Tr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_T_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_0_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_T_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_0_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_T_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_0_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_T_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_0_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_T_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_0_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_0_T_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_0_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_Sr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_S_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_1_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_S_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_1_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_S_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_1_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_S_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_1_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_S_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_1_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_S_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_1_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_Tr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_T_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_1_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_T_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_1_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_T_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_1_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_T_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_1_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_T_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_1_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_1_T_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_1_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_Sr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_S_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_2_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_S_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_2_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_S_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_2_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_S_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_2_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_S_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_2_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_S_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_2_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_Tr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_T_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_2_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_T_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_2_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_T_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_2_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_T_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_2_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_T_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_2_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_2_T_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_2_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_Sr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_S_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_3_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_S_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_3_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_S_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_3_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_S_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_3_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_S_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_3_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_S_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_3_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_Tr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_T_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_3_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_T_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_3_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_T_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_3_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_T_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_3_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_T_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_3_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_3_T_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_3_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBIL_RESERVED_PCMI_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_Sr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_4_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_S_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_4_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_S_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_4_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_S_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_4_S_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_S_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_4_S_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_S_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_4_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_S_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBIL_RESERVED_PCMI_4_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_Tr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_4_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_T_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_4_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_T_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_4_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_T_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_4_T_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_T_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_4_T_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_T_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_4_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_PCMI_4_T_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NBIL_RESERVED_PCMI_4_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_0_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_1_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_2_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NBIL_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURSTS_CNTr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURSTS_CNT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_BURSTS_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURSTS_CNT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_BURSTS_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURSTS_CNT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_RX_ELK_BURSTS_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURSTS_CNT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_RX_ELK_BURSTS_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURSTS_CNT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_BURSTS_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURSTS_CNT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_BURSTS_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURST_DROP_CNTr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x808,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_BURST_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURST_DROP_CNT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x808,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_BURST_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURST_DROP_CNT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x808,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_BURST_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURST_DROP_CNT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x804,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_RX_ELK_BURST_DROP_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURST_DROP_CNT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x804,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_RX_ELK_BURST_DROP_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURST_DROP_CNT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x808,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_BURST_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURST_DROP_CNT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x808,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_BURST_DROP_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_ERR_BURSTS_CNTr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_ERR_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x801,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x801,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x802,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_ERR_BURSTS_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_OCTETS_CNTr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x804,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_OCTETS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_OCTETS_CNT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x804,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_OCTETS_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_OCTETS_CNT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x804,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_OCTETS_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_OCTETS_CNT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x802,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_RX_ELK_OCTETS_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_OCTETS_CNT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x802,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_RX_ELK_OCTETS_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_OCTETS_CNT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x804,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_OCTETS_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_OCTETS_CNT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x804,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_OCTETS_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_STATUSr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x810,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_STATUS_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x810,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_STATUS_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x810,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_STATUS_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_RX_ELK_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_STATUS_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x808,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_RX_ELK_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_ELK_STATUS_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x810,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_STATUS_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x810,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_ELK_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_ENABLE_DATAPATHr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x23c,
        0,
        0,
        1,
        soc_NBIL_RX_ENABLE_DATAPATHr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PMr */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x215,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_RX_MLF_ERROR_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIL_RX_MLF_ERROR_PM_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBIL_RX_MLF_ERROR_PM_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_3_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x288,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_4_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x289,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_5_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_5_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_5_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_5_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x28a,
        SOC_REG_FLAG_RO,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x215,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_RX_MLF_ERROR_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x215,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_RX_MLF_ERROR_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x215,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_RX_MLF_ERROR_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x28b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_RX_MLF_ERROR_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PMr */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x230,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIL_RX_MLF_LEVEL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x218,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x228,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x218,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x218,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x228,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        12,
        soc_NBIL_RX_MLF_LEVEL_PM_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x228,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        12,
        soc_NBIL_RX_MLF_LEVEL_PM_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_3_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x218,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x28e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_4_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x296,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_5_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x228,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_5_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x228,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_5_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x228,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_5_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x29e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x230,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIL_RX_MLF_LEVEL_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x230,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIL_RX_MLF_LEVEL_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x210,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x210,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x230,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIL_RX_MLF_LEVEL_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x2a6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NBIL_RX_MLF_LEVEL_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x206,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x206,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x206,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x204,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x204,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x206,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x27c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_MAX_OCCUPANCYr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_RX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x2ac,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_RX_MLF_MAX_OCCUPANCY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x208,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x208,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x282,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x242,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x242,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x242,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x232,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x232,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x242,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x2b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_NUM_TOTAL_DROPPED_EOPSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8b2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_NUM_TOTAL_DROPPED_EOPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8b2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8b2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x88d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8b2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x8b2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_NUM_TOTAL_DROPPED_EOPS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_DROP_COUNTERr */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x8b3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_DROP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_DROP_COUNTER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x8b3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_DROP_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_PKT_DROP_COUNTER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x8b3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_DROP_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_DROP_COUNTER_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        52,
        0,
        0x88e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_DROP_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_PKT_DROP_COUNTER_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        52,
        0,
        0x88e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_DROP_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_PKT_DROP_COUNTER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x8b3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_DROP_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_DROP_COUNTER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x8b4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_DROP_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_FC_DROP_COUNTERr */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x8f0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_FC_DROP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_FC_ERR_COUNTERr */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x8ef,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_FC_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x8ef,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x8ef,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        52,
        0,
        0x8c2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        52,
        0,
        0x8c2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x8ef,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        60,
        0,
        0x92c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_RX_PKT_FC_ERR_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_PORTS_SRSTNr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_RX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_PORTS_SRSTN_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_RX_PORTS_SRSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_PORTS_SRSTN_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_RX_PORTS_SRSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_PORTS_SRSTN_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_RX_PORTS_SRSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_PORTS_SRSTN_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_RX_PORTS_SRSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_PORTS_SRSTN_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_RX_PORTS_SRSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_PORTS_SRSTN_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_RX_PORTS_SRSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_PORT_OVFr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x885,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_RX_PORT_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_PORT_OVF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x885,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_RX_PORT_OVF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_PORT_OVF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x885,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_RX_PORT_OVF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_PORT_OVF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x885,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_RX_PORT_OVF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_PORT_OVF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x885,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_RX_PORT_OVF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_PORT_OVF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x885,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_RX_PORT_OVF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_PORT_OVF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x885,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_RX_PORT_OVF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_PRD_PKT_DROP_CNTr */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_PRD_PKT_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_PRD_PKT_DROP_CNT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_PRD_PKT_DROP_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_PRD_PKT_DROP_CNT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_PRD_PKT_DROP_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_PRD_PKT_DROP_CNT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        24,
        0,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_PRD_PKT_DROP_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_PRD_VLAN_ETHERTYPEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15f,
        0,
        0,
        2,
        soc_NBIL_RX_PRD_VLAN_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_PRD_VLAN_ETHERTYPE_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15f,
        0,
        0,
        2,
        soc_NBIL_RX_PRD_VLAN_ETHERTYPE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_PRD_VLAN_ETHERTYPE_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15f,
        0,
        0,
        2,
        soc_NBIL_RX_PRD_VLAN_ETHERTYPE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_PRD_VLAN_ETHERTYPE_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15a,
        0,
        0,
        2,
        soc_NBIL_RX_PRD_VLAN_ETHERTYPE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_PRD_VLAN_ETHERTYPE_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15a,
        0,
        0,
        2,
        soc_NBIL_RX_PRD_VLAN_ETHERTYPE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_PRD_VLAN_ETHERTYPE_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x15f,
        0,
        0,
        2,
        soc_NBIL_RX_PRD_VLAN_ETHERTYPE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_RX_QMLF_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_QMLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000640, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_RX_QMLF_CONFIG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_QMLF_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000640, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_RX_QMLF_CONFIG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_QMLF_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000640, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_RX_QMLF_CONFIG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_QMLF_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000640, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_RX_QMLF_CONFIG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_QMLF_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000640, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_RX_QMLF_CONFIG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_QMLF_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000640, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_RX_QMLF_CONFIG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x276,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_RX_QMLF_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000640, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_SBUS_BROADCAST_IDr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIL_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIL_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIL_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_SBUS_BROADCAST_ID_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIL_SBUS_BROADCAST_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIL_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIL_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NBIL_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_SBUS_LAST_IN_CHAINr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIL_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIL_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIL_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_SBUS_LAST_IN_CHAIN_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIL_SBUS_LAST_IN_CHAIN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIL_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIL_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NBIL_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_SIF_CFGr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x108,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_SIF_CFGr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013f1103, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_SIF_CFG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x108,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_SIF_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013f1103, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_SIF_CFG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x108,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_SIF_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013f1103, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_SIF_CFG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        6,
        soc_NBIL_SIF_CFG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013f1103, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_SIF_CFG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        6,
        soc_NBIL_SIF_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013f1103, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_SIF_CFG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x108,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_SIF_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013f1103, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_SIF_CFG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x108,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBIL_SIF_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013f1103, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_STATS_BURSTS_CNT_PORTr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x812,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_BURSTS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_STATS_BURSTS_CNT_PORT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x812,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_BURSTS_CNT_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_STATS_BURSTS_CNT_PORT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x812,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_BURSTS_CNT_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_STATS_BURSTS_CNT_PORT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x809,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_BURSTS_CNT_PORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_STATS_BURSTS_CNT_PORT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x809,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_BURSTS_CNT_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_STATS_BURSTS_CNT_PORT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x812,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_BURSTS_CNT_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_STATS_BURSTS_CNT_PORT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x812,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_BURSTS_CNT_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_STATS_OCTETS_CNT_PORTr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x814,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_OCTETS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_STATS_OCTETS_CNT_PORT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x814,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_OCTETS_CNT_PORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_STATS_OCTETS_CNT_PORT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x814,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_OCTETS_CNT_PORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_STATS_OCTETS_CNT_PORT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x80a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_OCTETS_CNT_PORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_STATS_OCTETS_CNT_PORT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x80a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_OCTETS_CNT_PORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_STATS_OCTETS_CNT_PORT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x814,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_OCTETS_CNT_PORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_STATS_OCTETS_CNT_PORT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x814,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_STATS_OCTETS_CNT_PORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PMr */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03030303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x411,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x412,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x409,
        0,
        0,
        8,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03030303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x409,
        0,
        0,
        8,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03030303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2d4,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x411,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x411,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x411,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2d5,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x412,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x412,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x412,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2d6,
        0,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03030303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03030303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x40a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x40a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03030303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x2d1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03030303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_ELK_BURSTS_CNTr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x80a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_TX_ELK_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_ELK_BURSTS_CNT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x80a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_TX_ELK_BURSTS_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_ELK_BURSTS_CNT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x80a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_TX_ELK_BURSTS_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_ELK_BURSTS_CNT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x805,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_TX_ELK_BURSTS_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_ELK_BURSTS_CNT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x805,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_TX_ELK_BURSTS_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_ELK_BURSTS_CNT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x80a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_TX_ELK_BURSTS_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_ELK_BURSTS_CNT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x80a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_TX_ELK_BURSTS_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_ELK_OCTETS_CNTr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x80c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_TX_ELK_OCTETS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_ELK_OCTETS_CNT_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x80c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_TX_ELK_OCTETS_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_ELK_OCTETS_CNT_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x80c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_TX_ELK_OCTETS_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_ELK_OCTETS_CNT_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x806,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_TX_ELK_OCTETS_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_ELK_OCTETS_CNT_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x806,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBIL_TX_ELK_OCTETS_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_ELK_OCTETS_CNT_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x80c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_TX_ELK_OCTETS_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_ELK_OCTETS_CNT_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x80c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBIL_TX_ELK_OCTETS_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_ENABLE_DATAPATHr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x459,
        0,
        0,
        1,
        soc_NBIL_TX_ENABLE_DATAPATHr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATEr */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x479,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47c,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47d,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47e,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47c,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47c,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x451,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x451,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47c,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x340,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47d,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47d,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47d,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x341,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47e,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47e,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x47e,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x342,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x479,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x479,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x452,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x452,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x479,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x33d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRFr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x52e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x52e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x52e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x517,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x517,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x52e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x37b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRFr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x52b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x52b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x52b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x515,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x515,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x52b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x378,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PMr */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x419,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_LEVEL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x42b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x431,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x437,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x42b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x42b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x411,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_TX_MLF_LEVEL_PM_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x411,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_TX_MLF_LEVEL_PM_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_3_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x42b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2ef,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x431,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x431,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_4_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x431,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2f5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_5_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x437,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_5_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x437,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_5_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x437,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_5_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2fb,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x419,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_LEVEL_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x419,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_LEVEL_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x417,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x417,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x419,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_LEVEL_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x2dd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_LEVEL_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_MAX_OCCUPANCYr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x43d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_TX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x43d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x43d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x429,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x429,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x43d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x301,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBIL_TX_MLF_MAX_OCCUPANCY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PMr */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x449,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x455,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x459,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x45d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x455,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x455,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x431,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x431,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x455,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x319,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x459,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x459,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x459,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x31d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x45d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x45d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x45d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x321,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x449,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x449,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x435,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x435,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x449,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x30d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PMr */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_OVERFLOW_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x416,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x417,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x418,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x416,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x416,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x40d,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x40d,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x416,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2da,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x417,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x417,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_4_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x417,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2db,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_5_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x418,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_5_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x418,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_5_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x418,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_5_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2dc,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_OVERFLOW_PM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_OVERFLOW_PM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x40e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x40e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_OVERFLOW_PM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x2d7,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_MLF_OVERFLOW_PM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFERr */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x461,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_NO_DATA_IN_BUFFERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x46d,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x471,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x475,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x46d,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x46d,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x441,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x441,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x46d,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x331,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_4_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x471,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_4_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x471,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_4_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x471,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_4_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x335,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_5_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x475,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_5_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x475,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_5_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x475,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_5_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x339,
        SOC_REG_FLAG_RO,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x461,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x461,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x445,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x445,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x461,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        3,
        0,
        0x325,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIL_TX_PORTS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_CONFIG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIL_TX_PORTS_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_CONFIG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIL_TX_PORTS_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_CONFIG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIL_TX_PORTS_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_CONFIG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIL_TX_PORTS_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_CONFIG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NBIL_TX_PORTS_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_CONFIG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x2c4,
        0,
        0,
        2,
        soc_NBIL_TX_PORTS_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_SRSTNr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_TX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_SRSTN_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_TX_PORTS_SRSTN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_SRSTN_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_TX_PORTS_SRSTN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_SRSTN_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_TX_PORTS_SRSTN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_SRSTN_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_TX_PORTS_SRSTN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_SRSTN_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_TX_PORTS_SRSTN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_SRSTN_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBIL_TX_PORTS_SRSTN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_PORT_OVFr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x887,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_TX_PORT_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_PORT_OVF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x887,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_TX_PORT_OVF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_PORT_OVF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x887,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_TX_PORT_OVF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_PORT_OVF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x887,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_TX_PORT_OVF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_PORT_OVF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x887,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_TX_PORT_OVF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_PORT_OVF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x887,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_TX_PORT_OVF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_PORT_OVF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x887,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBIL_TX_PORT_OVF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_QMLF_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_QMLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_QMLF_CONFIG_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_QMLF_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_QMLF_CONFIG_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_QMLF_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_QMLF_CONFIG_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_QMLF_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_QMLF_CONFIG_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_QMLF_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_QMLF_CONFIG_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_QMLF_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_QMLF_CONFIG_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x2c5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBIL_TX_QMLF_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRFr */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x514,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        0x514,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        2,
        0,
        0x376,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLFr */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x47f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88375_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x47f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88375_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x47f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88470_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x455,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88470_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0,
        0x455,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88675_B0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x47f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88680_A0r */
        soc_block_list[62],
        soc_genreg,
        6,
        0,
        0x343,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_CONTEXTS_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x501,
        0,
        0,
        1,
        soc_NBI_BIST_CONTEXTS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_CONTEXTS_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x501,
        0,
        0,
        1,
        soc_NBI_BIST_CONTEXTS_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_CONTEXTS_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x501,
        0,
        0,
        1,
        soc_NBI_BIST_CONTEXTS_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_ERROR_GENERATORr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x527,
        0,
        0,
        4,
        soc_NBI_BIST_ERROR_GENERATORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_ERROR_GENERATOR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x527,
        0,
        0,
        4,
        soc_NBI_BIST_ERROR_GENERATOR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_ERROR_GENERATOR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x527,
        0,
        0,
        4,
        soc_NBI_BIST_ERROR_GENERATOR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_EVENTS_GENERATORr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x520,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NBI_BIST_EVENTS_GENERATORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_EVENTS_GENERATOR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x520,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NBI_BIST_EVENTS_GENERATOR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_EVENTS_GENERATOR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x520,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NBI_BIST_EVENTS_GENERATOR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_EVENTS_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x524,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_EVENTS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_EVENTS_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x524,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_EVENTS_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_EVENTS_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x524,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_EVENTS_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_FLOW_FIRST_DESCRIPTORr */
        soc_block_list[19],
        soc_genreg,
        4,
        0,
        0x509,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_BIST_FLOW_FIRST_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x000f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_FLOW_FIRST_DESCRIPTOR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        4,
        0,
        0x509,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_BIST_FLOW_FIRST_DESCRIPTOR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_FLOW_FIRST_DESCRIPTOR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        4,
        0,
        0x509,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_BIST_FLOW_FIRST_DESCRIPTOR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_FLOW__SECOND_DESCRIPTORr */
        soc_block_list[19],
        soc_genreg,
        4,
        0,
        0x50a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_BIST_FLOW__SECOND_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_FLOW__SECOND_DESCRIPTOR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        4,
        0,
        0x50a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_BIST_FLOW__SECOND_DESCRIPTOR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_FLOW__SECOND_DESCRIPTOR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        4,
        0,
        0x50a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_BIST_FLOW__SECOND_DESCRIPTOR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_GENERAL_CONFIGURATIONr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x500,
        0,
        0,
        6,
        soc_NBI_BIST_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000770f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_GENERAL_CONFIGURATION_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x500,
        0,
        0,
        6,
        soc_NBI_BIST_GENERAL_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000770f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_GENERAL_CONFIGURATION_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x500,
        0,
        0,
        6,
        soc_NBI_BIST_GENERAL_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000770f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_1r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x514,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_RX_COUNTERS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_2r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x515,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_RX_COUNTERS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_3r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x516,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_RX_COUNTERS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_1_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x514,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_RX_COUNTERS_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_1_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x514,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_RX_COUNTERS_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_2_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x515,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_RX_COUNTERS_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_2_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x515,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_RX_COUNTERS_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_3_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x516,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_RX_COUNTERS_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_3_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x516,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_RX_COUNTERS_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_FLOW_COUNTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x517,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_BIST_RX_FLOW_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_RX_FLOW_COUNTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x517,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_BIST_RX_FLOW_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_FLOW_COUNTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x517,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_BIST_RX_FLOW_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_OK_BURSTS_COUNTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x512,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_BIST_RX_OK_BURSTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_RX_OK_BURSTS_COUNTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x512,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_BIST_RX_OK_BURSTS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_OK_BURSTS_COUNTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x512,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_BIST_RX_OK_BURSTS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_SHAPERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x502,
        0,
        0,
        4,
        soc_NBI_BIST_RX_SHAPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_RX_SHAPER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x502,
        0,
        0,
        4,
        soc_NBI_BIST_RX_SHAPER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_SHAPER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x502,
        0,
        0,
        4,
        soc_NBI_BIST_RX_SHAPER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_SEEDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x508,
        0,
        0,
        1,
        soc_NBI_BIST_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_SEED_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x508,
        0,
        0,
        1,
        soc_NBI_BIST_SEED_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_SEED_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x508,
        0,
        0,
        1,
        soc_NBI_BIST_SEED_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x518,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBI_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x518,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBI_BIST_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x518,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBI_BIST_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_TX_ADDITIONAL_COUNTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x507,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_TX_ADDITIONAL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_TX_ADDITIONAL_COUNTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x507,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_TX_ADDITIONAL_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_TX_ADDITIONAL_COUNTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x507,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_BIST_TX_ADDITIONAL_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_TX_BURSTS_COUNTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x505,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_BIST_TX_BURSTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_TX_BURSTS_COUNTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x505,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_BIST_TX_BURSTS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_TX_BURSTS_COUNTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x505,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_BIST_TX_BURSTS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_BIST_TX_BURSTS_THRESHOLDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x503,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_BIST_TX_BURSTS_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_BIST_TX_BURSTS_THRESHOLD_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x503,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_BIST_TX_BURSTS_THRESHOLD_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_TX_BURSTS_THRESHOLD_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x503,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_BIST_TX_BURSTS_THRESHOLD_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_CHOOSE_RX_WCLK_33_LANE_FOR_MLDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_NBI_CHOOSE_RX_WCLK_33_LANE_FOR_MLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_CRC_32_LANE_ERR_INDICATIONr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29d,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_CRC_32_LANE_ERR_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_CRC_32_LANE_ERR_INDICATION_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29d,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_CRC_32_LANE_ERR_INDICATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_CRC_32_LANE_ERR_INDICATION_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29d,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_CRC_32_LANE_ERR_INDICATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_CRC_32_LANE_VALID_INDICATIONr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_CRC_32_LANE_VALID_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_CRC_32_LANE_VALID_INDICATION_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_CRC_32_LANE_VALID_INDICATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_CRC_32_LANE_VALID_INDICATION_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_CRC_32_LANE_VALID_INDICATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_DPRC_SHARED_DDR_PLL_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_DPRC_SHARED_DDR_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ECC_1B_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ECC_1B_ERR_CNT_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ECC_1B_ERR_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ECC_1B_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ECC_1B_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_1B_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ECC_1B_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ECC_2B_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ECC_2B_ERR_CNT_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ECC_2B_ERR_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ECC_2B_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ECC_2B_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_2B_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ECC_2B_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        47,
        soc_NBI_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        2,
        soc_NBI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        47,
        soc_NBI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        47,
        soc_NBI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        47,
        soc_NBI_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9b,
        0,
        0,
        2,
        soc_NBI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        47,
        soc_NBI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        47,
        soc_NBI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBI_ECC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBI_ECC_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBI_ECC_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBI_ECC_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBI_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBI_ECC_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBI_ECC_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_NBI_ECC_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_ECC_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_ECC_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_ECC_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_EGR_FIFO_DATA_WATER_MARKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1ab,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_EGR_FIFO_DATA_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ELK_CFGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        6,
        soc_NBI_ELK_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ELK_CFG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        6,
        soc_NBI_ELK_CFG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ELK_CFG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        6,
        soc_NBI_ELK_CFG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ELK_CFG_ON_ILKN_PORT_10r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_NBI_ELK_CFG_ON_ILKN_PORT_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ENABLE_DATA_PATHr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x114,
        0,
        0,
        5,
        soc_NBI_ENABLE_DATA_PATHr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ENABLE_INTERLAKENr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x280,
        0,
        0,
        11,
        soc_NBI_ENABLE_INTERLAKENr_fields,
        SOC_RESET_VAL_DEC(0x0000070c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001107ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ENABLE_INTERLAKEN_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x280,
        0,
        0,
        11,
        soc_NBI_ENABLE_INTERLAKEN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000070c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001107ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ENABLE_INTERLAKEN_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x280,
        0,
        0,
        11,
        soc_NBI_ENABLE_INTERLAKEN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000070c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001107ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ENABLE_PKT_BOUNDARY_LLFCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1ae,
        0,
        0,
        1,
        soc_NBI_ENABLE_PKT_BOUNDARY_LLFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ENABLE_PKT_GEN_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x34d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        2,
        soc_NBI_ENABLE_PKT_GEN_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ERROR_INITIATION_DATAr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBI_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ERROR_INITIATION_DATA_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBI_ERROR_INITIATION_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ERROR_INITIATION_DATA_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBI_ERROR_INITIATION_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ERROR_INITIATION_DATA_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NBI_ERROR_INITIATION_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_BISTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x526,
        0,
        0,
        2,
        soc_NBI_FC_BISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_BIST_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x526,
        0,
        0,
        2,
        soc_NBI_FC_BIST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_BIST_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x526,
        0,
        0,
        2,
        soc_NBI_FC_BIST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_CHOOSE_PORT_FOR_PFCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e8,
        0,
        0,
        1,
        soc_NBI_FC_CHOOSE_PORT_FOR_PFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_CHOOSE_PORT_FOR_PFC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e8,
        0,
        0,
        1,
        soc_NBI_FC_CHOOSE_PORT_FOR_PFC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_CHOOSE_PORT_FOR_PFC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e8,
        0,
        0,
        1,
        soc_NBI_FC_CHOOSE_PORT_FOR_PFC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_GEN_SAFC_REFRESH_TIMERr */
        soc_block_list[19],
        soc_genreg,
        28,
        0,
        0x3a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_FC_GEN_SAFC_REFRESH_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_GEN_SAFC_REFRESH_TIMER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        28,
        0,
        0x3a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_FC_GEN_SAFC_REFRESH_TIMER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_GEN_SAFC_REFRESH_TIMER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        28,
        0,
        0x3a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_FC_GEN_SAFC_REFRESH_TIMER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKNr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3bc,
        0,
        0,
        10,
        soc_NBI_FC_ILKNr_fields,
        SOC_RESET_VAL_DEC(0x03003330, 0x00000000)
        SOC_RESET_MASK_DEC(0x33333f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3bc,
        0,
        0,
        10,
        soc_NBI_FC_ILKN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x03003330, 0x00000000)
        SOC_RESET_MASK_DEC(0x33333f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3bc,
        0,
        0,
        10,
        soc_NBI_FC_ILKN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x03003330, 0x00000000)
        SOC_RESET_MASK_DEC(0x33333f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FORCEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c6,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FORCE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c6,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FORCE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FORCE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c6,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FORCE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAWr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAW_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAW_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAW_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAW_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAWr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAW_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAW_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAW_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAW_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ce,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ce,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ce,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ef,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ef,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ef,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FORCEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c8,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FORCE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c8,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FORCE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FORCE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c8,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FORCE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAWr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3de,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAW_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3de,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAW_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAW_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3de,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAW_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAWr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3da,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAW_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3da,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAW_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAW_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3da,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAW_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d0,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d0,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d0,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3f2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3f2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3f2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_CHFC_CAL_LENr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c1,
        0,
        0,
        2,
        soc_NBI_FC_ILKN_RX_CHFC_CAL_LENr_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff1ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_CHFC_CAL_LEN_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c1,
        0,
        0,
        2,
        soc_NBI_FC_ILKN_RX_CHFC_CAL_LEN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff1ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_CHFC_CAL_LEN_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c1,
        0,
        0,
        2,
        soc_NBI_FC_ILKN_RX_CHFC_CAL_LEN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff1ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_FORCEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c2,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_FORCE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c2,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_FORCE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_FORCE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c2,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_FORCE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ca,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ca,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ca,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_ROCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_ROC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_ROC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_ROC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_ROC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_LLFC_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ee,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_0_GEN_LLFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_LLFC_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ee,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_0_GEN_LLFC_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_LLFC_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ee,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_0_GEN_LLFC_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ed,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ed,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ed,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_FORCEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c4,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_FORCE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c4,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_FORCE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_FORCE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3c4,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_FORCE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3cc,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3cc,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3cc,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_ROCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_ROC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_ROC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_ROC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_ROC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_LLFC_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3f1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_1_GEN_LLFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_LLFC_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3f1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_1_GEN_LLFC_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_LLFC_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3f1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_1_GEN_LLFC_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3f0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_LLFC_STOP_TX_FORCEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x383,
        0,
        0,
        1,
        soc_NBI_FC_LLFC_STOP_TX_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_LLFC_STOP_TX_FORCE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x383,
        0,
        0,
        1,
        soc_NBI_FC_LLFC_STOP_TX_FORCE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_LLFC_STOP_TX_FORCE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x383,
        0,
        0,
        1,
        soc_NBI_FC_LLFC_STOP_TX_FORCE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_LLFC_STOP_TX_FROM_CFC_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x388,
        0,
        0,
        1,
        soc_NBI_FC_LLFC_STOP_TX_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x388,
        0,
        0,
        1,
        soc_NBI_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x388,
        0,
        0,
        1,
        soc_NBI_FC_LLFC_STOP_TX_FROM_CFC_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_MASK_FC_WHEN_LINK_FAILr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39e,
        0,
        0,
        2,
        soc_NBI_FC_MASK_FC_WHEN_LINK_FAILr_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_MASK_FC_WHEN_LINK_FAIL_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39e,
        0,
        0,
        2,
        soc_NBI_FC_MASK_FC_WHEN_LINK_FAIL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_MASK_FC_WHEN_LINK_FAIL_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39e,
        0,
        0,
        2,
        soc_NBI_FC_MASK_FC_WHEN_LINK_FAIL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_CFGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x381,
        0,
        0,
        6,
        soc_NBI_FC_PFC_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000111, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000173, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_PFC_CFG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x381,
        0,
        0,
        6,
        soc_NBI_FC_PFC_CFG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000111, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000173, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_CFG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x381,
        0,
        0,
        6,
        soc_NBI_FC_PFC_CFG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000111, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000173, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_DEBUG_INDICATIONSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e9,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_FC_PFC_DEBUG_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_PFC_DEBUG_INDICATIONS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e9,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_FC_PFC_DEBUG_INDICATIONS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_DEBUG_INDICATIONS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3e9,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_FC_PFC_DEBUG_INDICATIONS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_MLF_MASKr */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x389,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_FC_PFC_MLF_MASKr_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_PFC_MLF_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x389,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_FC_PFC_MLF_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_MLF_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x389,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_FC_PFC_MLF_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_Ar */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x390,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_A_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x390,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_A_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_A_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x390,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_A_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_Br */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x393,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_B_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x393,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_B_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x393,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x396,
        0,
        0,
        1,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x396,
        0,
        0,
        1,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x396,
        0,
        0,
        1,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_Ar */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x397,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_A_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x397,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_A_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_A_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x397,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_A_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_Br */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_B_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_B_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39d,
        0,
        0,
        1,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39d,
        0,
        0,
        1,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39d,
        0,
        0,
        1,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_RESETr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x380,
        0,
        0,
        1,
        soc_NBI_FC_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_RESET_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x380,
        0,
        0,
        1,
        soc_NBI_FC_RESET_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RESET_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x380,
        0,
        0,
        1,
        soc_NBI_FC_RESET_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_RTM_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x528,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NBI_FC_RTM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_RTM_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x528,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NBI_FC_RTM_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RTM_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x528,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NBI_FC_RTM_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_RTM_TIMERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x52a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_RTM_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_RTM_TIMER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x52a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_RTM_TIMER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RTM_TIMER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x52a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_RTM_TIMER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_RX_GEN_LLFC_FROM_MLFr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d2,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_RX_GEN_LLFC_FROM_MLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_RX_GEN_LLFC_FROM_MLF_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d2,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_RX_GEN_LLFC_FROM_MLF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RX_GEN_LLFC_FROM_MLF_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d2,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_RX_GEN_LLFC_FROM_MLF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_RX_GEN_PFC_FROM_MLFr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_RX_GEN_PFC_FROM_MLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_RX_GEN_PFC_FROM_MLF_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_RX_GEN_PFC_FROM_MLF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RX_GEN_PFC_FROM_MLF_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_RX_GEN_PFC_FROM_MLF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ea,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ea,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ea,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_RX_MUBITS_TO_CFCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ec,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_RX_MUBITS_TO_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_RX_MUBITS_TO_CFC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ec,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_RX_MUBITS_TO_CFC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RX_MUBITS_TO_CFC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3ec,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_RX_MUBITS_TO_CFC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FORCEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x382,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FORCE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x382,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FORCE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FORCE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x382,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FORCE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_CFCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_CFC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_CFC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_CFC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_CFC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_CFC_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x387,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x387,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x387,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_CFC_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_MLF_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x385,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_MLF_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_MLF_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x385,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_MLF_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_MLF_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x385,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_MLF_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_NPM_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x386,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_NPM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x386,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x386,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_NPM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_TO_XMALr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d5,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_TO_XMALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_TO_XMAL_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d5,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_TO_XMAL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_TO_XMAL_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d5,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_TO_XMAL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_PFC_FORCEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x384,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_PFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_PFC_FORCE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x384,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_PFC_FORCE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_PFC_FORCE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x384,
        0,
        0,
        1,
        soc_NBI_FC_TX_GEN_PFC_FORCE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_LLFC_STOP_TX_FROM_CFCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d6,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_LLFC_STOP_TX_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d6,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d6,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_LLFC_STOP_TX_FROM_CFC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_LLFC_STOP_TX_TO_XMALr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d7,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_LLFC_STOP_TX_TO_XMALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_LLFC_STOP_TX_TO_XMAL_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d7,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_LLFC_STOP_TX_TO_XMAL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_LLFC_STOP_TX_TO_XMAL_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3d7,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_FC_TX_LLFC_STOP_TX_TO_XMAL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_LOW_PASS_FILTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39f,
        0,
        0,
        3,
        soc_NBI_FC_TX_LOW_PASS_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_LOW_PASS_FILTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39f,
        0,
        0,
        3,
        soc_NBI_FC_TX_LOW_PASS_FILTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_LOW_PASS_FILTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x39f,
        0,
        0,
        3,
        soc_NBI_FC_TX_LOW_PASS_FILTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FC_TX_MUBITS_FROM_CFCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3eb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_TX_MUBITS_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FC_TX_MUBITS_FROM_CFC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3eb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_TX_MUBITS_FROM_CFC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_MUBITS_FROM_CFC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3eb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FC_TX_MUBITS_FROM_CFC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORTSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ee,
        0,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORTS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ee,
        0,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORTS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORTS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ee,
        0,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORTS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_THr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ef,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_THr_fields,
        SOC_RESET_VAL_DEC(0x30020010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_TH_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ef,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_TH_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x30020010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_TH_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ef,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_TH_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x30020010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f7,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4fa,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f7,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f7,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4fa,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4fa,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_THr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f5,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_THr_fields,
        SOC_RESET_VAL_DEC(0x30020010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_TH_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f5,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_TH_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x30020010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_TH_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4f5,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_TH_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x30020010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_WRITE_POINTER_MLF_SELECTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ec,
        0,
        0,
        2,
        soc_NBI_FIFO_WRITE_POINTER_MLF_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_WRITE_POINTER_MLF_SELECT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ec,
        0,
        0,
        2,
        soc_NBI_FIFO_WRITE_POINTER_MLF_SELECT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_WRITE_POINTER_MLF_SELECT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ec,
        0,
        0,
        2,
        soc_NBI_FIFO_WRITE_POINTER_MLF_SELECT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_FIFO_WRITE_POINTER_RESULTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ed,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_WRITE_POINTER_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_FIFO_WRITE_POINTER_RESULT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ed,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_WRITE_POINTER_RESULT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_WRITE_POINTER_RESULT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ed,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_FIFO_WRITE_POINTER_RESULT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_GTIMER_CONFIGURATIONr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBI_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBI_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_GTIMER_CONFIGURATION_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBI_GTIMER_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_GTIMER_CONFIGURATION_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_NBI_GTIMER_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_GTIMER_TRIGGERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_GTIMER_TRIGGER_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_GTIMER_TRIGGER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_GTIMER_TRIGGER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_GTIMER_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_GTIMER_TRIGGER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_GTIMER_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_CONFIG_1r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x220,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBI_HRF_RX_CONTROLLER_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_CONFIG_1_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x220,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBI_HRF_RX_CONTROLLER_CONFIG_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_CONFIG_1_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x220,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBI_HRF_RX_CONTROLLER_CONFIG_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCYr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x2fff2fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x2fff2fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x2fff2fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22a,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_HRF_RX_CONTROLLER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x2fff2fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22a,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_HRF_RX_CONTROLLER_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x2fff2fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22a,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_HRF_RX_CONTROLLER_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x2fff2fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_HRF_TX_CONTROLLER_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x226,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBI_HRF_TX_CONTROLLER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0900f004, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_HRF_TX_CONTROLLER_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x226,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBI_HRF_TX_CONTROLLER_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0900f004, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_TX_CONTROLLER_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x226,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBI_HRF_TX_CONTROLLER_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0900f004, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_HRF_TX_CONTROLLER_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_HRF_TX_CONTROLLER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11ff11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_HRF_TX_CONTROLLER_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_HRF_TX_CONTROLLER_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11ff11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_TX_CONTROLLER_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_HRF_TX_CONTROLLER_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11ff11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_HRF_TX_MLF_MAX_OCCUPANCYr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22d,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_HRF_TX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff1ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_HRF_TX_MLF_MAX_OCCUPANCY_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22d,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_HRF_TX_MLF_MAX_OCCUPANCY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff1ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_TX_MLF_MAX_OCCUPANCY_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22d,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_HRF_TX_MLF_MAX_OCCUPANCY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff1ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_0_MULTIPLE_USE_BITSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3bd,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_0_MULTIPLE_USE_BITSr_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_0_MULTIPLE_USE_BITS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3bd,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_0_MULTIPLE_USE_BITS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_0_MULTIPLE_USE_BITS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3bd,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_0_MULTIPLE_USE_BITS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_0_RETRANS_SEQ_AT_DISCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ab,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_0_RETRANS_SEQ_AT_DISCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_0_RETRANS_SEQ_AT_DISC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ab,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_0_RETRANS_SEQ_AT_DISC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_0_RETRANS_SEQ_AT_DISC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ab,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_0_RETRANS_SEQ_AT_DISC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_1_MULTIPLE_USE_BITSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3bf,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_1_MULTIPLE_USE_BITSr_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_1_MULTIPLE_USE_BITS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3bf,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_1_MULTIPLE_USE_BITS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_1_MULTIPLE_USE_BITS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3bf,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_1_MULTIPLE_USE_BITS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_1_RETRANS_SEQ_AT_DISCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ac,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_1_RETRANS_SEQ_AT_DISCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_1_RETRANS_SEQ_AT_DISC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ac,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_1_RETRANS_SEQ_AT_DISC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_1_RETRANS_SEQ_AT_DISC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ac,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_1_RETRANS_SEQ_AT_DISC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_DEBUG_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cf,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_NBI_ILKN_DEBUG_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f1f33, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_DEBUG_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cf,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_NBI_ILKN_DEBUG_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f1f33, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_DEBUG_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cf,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_NBI_ILKN_DEBUG_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f1f33, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_DEBUG_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2d1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_DEBUG_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2d1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_DEBUG_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_DEBUG_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2d1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_DEBUG_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_MASK_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x14,
        SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_ILKN_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x14,
        SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_ILKN_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x14,
        SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_ILKN_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_ILKN_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_ILKN_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_ILKN_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_REGISTER_TESTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_ILKN_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_ILKN_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_ILKN_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_INVERT_POLARITY_SIGNALSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cd,
        0,
        0,
        12,
        soc_NBI_ILKN_INVERT_POLARITY_SIGNALSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_INVERT_POLARITY_SIGNALS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cd,
        0,
        0,
        12,
        soc_NBI_ILKN_INVERT_POLARITY_SIGNALS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_INVERT_POLARITY_SIGNALS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cd,
        0,
        0,
        12,
        soc_NBI_ILKN_INVERT_POLARITY_SIGNALS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ILKN_MODEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x117,
        0,
        0,
        1,
        soc_NBI_ILKN_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_MULTIPLE_USE_BITS_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2aa,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_MULTIPLE_USE_BITS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_MULTIPLE_USE_BITS_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2aa,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_MULTIPLE_USE_BITS_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_MULTIPLE_USE_BITS_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2aa,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_ILKN_MULTIPLE_USE_BITS_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_RESETr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        19,
        soc_NBI_ILKN_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00013ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f13fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_RESET_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        19,
        soc_NBI_ILKN_RESET_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00013ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f13fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RESET_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        19,
        soc_NBI_ILKN_RESET_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00013ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f13fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bc,
        0,
        0,
        2,
        soc_NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bc,
        0,
        0,
        2,
        soc_NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bc,
        0,
        0,
        2,
        soc_NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28a,
        0,
        0,
        13,
        soc_NBI_ILKN_RX_0_RETRANSMIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28a,
        0,
        0,
        13,
        soc_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28a,
        0,
        0,
        13,
        soc_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28b,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x005003d4, 0x000001c8)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28b,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x005003d4, 0x000001c8)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28b,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x005003d4, 0x000001c8)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATIONr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28d,
        SOC_REG_FLAG_RO,
        0,
        20,
        soc_NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATION_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28d,
        SOC_REG_FLAG_RO,
        0,
        20,
        soc_NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATION_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28d,
        SOC_REG_FLAG_RO,
        0,
        20,
        soc_NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28e,
        0,
        0,
        13,
        soc_NBI_ILKN_RX_1_RETRANSMIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28e,
        0,
        0,
        13,
        soc_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28e,
        0,
        0,
        13,
        soc_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28f,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x005003d4, 0x000001c8)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28f,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x005003d4, 0x000001c8)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x28f,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x005003d4, 0x000001c8)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATIONr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x291,
        SOC_REG_FLAG_RO,
        0,
        20,
        soc_NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATION_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x291,
        SOC_REG_FLAG_RO,
        0,
        20,
        soc_NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATION_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x291,
        SOC_REG_FLAG_RO,
        0,
        20,
        soc_NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_FORCE_RESYNCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x281,
        0,
        0,
        1,
        soc_NBI_ILKN_RX_FORCE_RESYNCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_RX_FORCE_RESYNC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x281,
        0,
        0,
        1,
        soc_NBI_ILKN_RX_FORCE_RESYNC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_FORCE_RESYNC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x281,
        0,
        0,
        1,
        soc_NBI_ILKN_RX_FORCE_RESYNC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_LANES_RESETr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        1,
        soc_NBI_ILKN_RX_LANES_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_RX_LANES_RESET_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        1,
        soc_NBI_ILKN_RX_LANES_RESET_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_LANES_RESET_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        1,
        soc_NBI_ILKN_RX_LANES_RESET_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_TX_0_RETRANSMIT_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x292,
        0,
        0,
        7,
        soc_NBI_ILKN_TX_0_RETRANSMIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00110ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33111ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_TX_0_RETRANSMIT_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x292,
        0,
        0,
        7,
        soc_NBI_ILKN_TX_0_RETRANSMIT_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00110ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33111ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_TX_0_RETRANSMIT_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x292,
        0,
        0,
        7,
        soc_NBI_ILKN_TX_0_RETRANSMIT_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00110ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33111ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_TX_1_RETRANSMIT_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x293,
        0,
        0,
        7,
        soc_NBI_ILKN_TX_1_RETRANSMIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00110ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33111ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_TX_1_RETRANSMIT_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x293,
        0,
        0,
        7,
        soc_NBI_ILKN_TX_1_RETRANSMIT_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00110ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33111ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_TX_1_RETRANSMIT_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x293,
        0,
        0,
        7,
        soc_NBI_ILKN_TX_1_RETRANSMIT_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00110ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33111ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_ILKN_TX_LANES_RESETr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        1,
        soc_NBI_ILKN_TX_LANES_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ILKN_TX_LANES_RESET_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        1,
        soc_NBI_ILKN_TX_LANES_RESET_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_TX_LANES_RESET_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        1,
        soc_NBI_ILKN_TX_LANES_RESET_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMANDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_NBI_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_NBI_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_NBI_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_NBI_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_NBI_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_NBI_INDIRECT_COMMAND_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_NBI_INDIRECT_COMMAND_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_NBI_INDIRECT_COMMAND_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_RD_DATA_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_RD_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_WR_DATA_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_WR_DATA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_EGRESS_DATA_LSB_SELr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_EGRESS_DATA_LSB_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_WR_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INDIRECT_WR_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_WR_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_WR_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INDIRECT_WR_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ING_FIFO_DATA_WATER_MARKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1aa,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_ING_FIFO_DATA_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INITIATE_1B_ECC_ERRORSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        24,
        soc_NBI_INITIATE_1B_ECC_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INITIATE_1B_ECC_ERRORS_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_NBI_INITIATE_1B_ECC_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INITIATE_1B_ECC_ERRORS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        24,
        soc_NBI_INITIATE_1B_ECC_ERRORS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INITIATE_1B_ECC_ERRORS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        24,
        soc_NBI_INITIATE_1B_ECC_ERRORS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INITIATE_2B_ECC_ERRORSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        24,
        soc_NBI_INITIATE_2B_ECC_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INITIATE_2B_ECC_ERRORS_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa5,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_NBI_INITIATE_2B_ECC_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INITIATE_2B_ECC_ERRORS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        24,
        soc_NBI_INITIATE_2B_ECC_ERRORS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INITIATE_2B_ECC_ERRORS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        24,
        soc_NBI_INITIATE_2B_ECC_ERRORS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INITIATE_PARITY_ERRORSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa8,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        33,
        soc_NBI_INITIATE_PARITY_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INITIATE_PARITY_ERRORS_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_NBI_INITIATE_PARITY_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INITIATE_PARITY_ERRORS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa8,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        33,
        soc_NBI_INITIATE_PARITY_ERRORS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INITIATE_PARITY_ERRORS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xa8,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        33,
        soc_NBI_INITIATE_PARITY_ERRORS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_MASK_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        19,
        soc_NBI_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        5,
        soc_NBI_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        19,
        soc_NBI_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        19,
        soc_NBI_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        19,
        soc_NBI_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        5,
        soc_NBI_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        19,
        soc_NBI_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        19,
        soc_NBI_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTER_TESTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_IPG_CRC_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x34e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_IPG_CRC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_IREN_RDY_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1ac,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_IREN_RDY_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_IRE_SHAPER_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_IRE_SHAPER_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_IRE_SHAPER_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_IRE_SHAPER_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_IRE_SHAPER_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_IRE_SHAPER_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LANE_BAD_FRAMING_LAYER_ERRr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a2,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_BAD_FRAMING_LAYER_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LANE_BAD_FRAMING_LAYER_ERR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a2,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_BAD_FRAMING_LAYER_ERR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_BAD_FRAMING_LAYER_ERR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a2,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_BAD_FRAMING_LAYER_ERR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LANE_FRAMING_ERRr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a1,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_FRAMING_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LANE_FRAMING_ERR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a1,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_FRAMING_ERR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_FRAMING_ERR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a1,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_FRAMING_ERR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_LENGTH_ERRr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a5,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_META_FRAME_LENGTH_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_LENGTH_ERR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a5,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_META_FRAME_LENGTH_ERR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_LENGTH_ERR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a5,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_META_FRAME_LENGTH_ERR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_REPEAT_ERRr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a6,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_META_FRAME_REPEAT_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_REPEAT_ERR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a6,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_META_FRAME_REPEAT_ERR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_REPEAT_ERR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a6,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_META_FRAME_REPEAT_ERR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_SYNC_WORD_ERRr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_META_FRAME_SYNC_WORD_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_SYNC_WORD_ERR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_META_FRAME_SYNC_WORD_ERR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_SYNC_WORD_ERR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_META_FRAME_SYNC_WORD_ERR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LANE_SCRAMBLER_STATE_ERRr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_SCRAMBLER_STATE_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LANE_SCRAMBLER_STATE_ERR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_SCRAMBLER_STATE_ERR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_SCRAMBLER_STATE_ERR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_SCRAMBLER_STATE_ERR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LANE_SYNCHRONIZATION_ACHIEVEDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_SYNCHRONIZATION_ACHIEVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LANE_SYNCHRONIZATION_ACHIEVED_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_SYNCHRONIZATION_ACHIEVED_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_SYNCHRONIZATION_ACHIEVED_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_SYNCHRONIZATION_ACHIEVED_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LANE_SYNCHRONIZATION_ERRr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_SYNCHRONIZATION_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LANE_SYNCHRONIZATION_ERR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_SYNCHRONIZATION_ERR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_SYNCHRONIZATION_ERR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_SYNCHRONIZATION_ERR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVEDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVED_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVED_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVED_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVED_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LAST_RECEIVED_CONTROLSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBI_LAST_RECEIVED_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f1ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LAST_RECEIVED_CONTROLS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBI_LAST_RECEIVED_CONTROLS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f1ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LAST_RECEIVED_CONTROLS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBI_LAST_RECEIVED_CONTROLS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f1ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LAST_RECEIVED_DATAr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LAST_RECEIVED_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LAST_RECEIVED_DATA_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LAST_RECEIVED_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LAST_RECEIVED_DATA_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LAST_RECEIVED_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LAST_SENT_CONTROLSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4d7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBI_LAST_SENT_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f1ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LAST_SENT_CONTROLS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4d7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBI_LAST_SENT_CONTROLS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f1ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LAST_SENT_CONTROLS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4d7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NBI_LAST_SENT_CONTROLS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f1ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LAST_SENT_DATAr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4d9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LAST_SENT_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LAST_SENT_DATA_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4d9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LAST_SENT_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LAST_SENT_DATA_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4d9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LAST_SENT_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LINK_ACTIVEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_LINK_ACTIVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LINK_ACTIVE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_LINK_ACTIVE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_ACTIVE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_LINK_ACTIVE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_INTERFACE_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x299,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LINK_PARTNER_INTERFACE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_INTERFACE_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x299,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LINK_PARTNER_INTERFACE_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_INTERFACE_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x299,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LINK_PARTNER_INTERFACE_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_LANES_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x298,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LINK_PARTNER_LANES_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_LANES_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x298,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LINK_PARTNER_LANES_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_LANES_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x298,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_LINK_PARTNER_LANES_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_LANES_STATUS_FROM_OOBr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_LINK_PARTNER_LANES_STATUS_FROM_OOBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_LANES_STATUS_FROM_OOB_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_LINK_PARTNER_LANES_STATUS_FROM_OOB_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_LANES_STATUS_FROM_OOB_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x29a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_LINK_PARTNER_LANES_STATUS_FROM_OOB_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x11,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x11,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x11,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_LOOP_BACK_MODEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x116,
        0,
        0,
        2,
        soc_NBI_LOOP_BACK_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATHr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xd0,
        0,
        0,
        11,
        soc_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATHr_fields,
        SOC_RESET_VAL_DEC(0x00006266, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATH_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xd0,
        0,
        0,
        4,
        soc_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATH_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATH_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xd0,
        0,
        0,
        11,
        soc_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATH_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00006266, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATH_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xd0,
        0,
        0,
        11,
        soc_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATH_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00006266, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x15,
        SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x15,
        SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x15,
        SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x5,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x5,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x5,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        30,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NIF_CONNECT_XLP_1_TO_NBIr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55d,
        0,
        0,
        1,
        soc_NBI_NIF_CONNECT_XLP_1_TO_NBIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NIF_CONNECT_XLP_1_TO_NBI_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55d,
        0,
        0,
        1,
        soc_NBI_NIF_CONNECT_XLP_1_TO_NBI_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_CONNECT_XLP_1_TO_NBI_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55d,
        0,
        0,
        1,
        soc_NBI_NIF_CONNECT_XLP_1_TO_NBI_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_NIF_GENERAL_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1af,
        0,
        0,
        4,
        soc_NBI_NIF_GENERAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NIF_PORTS_CFGr */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x540,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_NIF_PORTS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0001f00d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001f11f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NIF_PORTS_CFG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x540,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_NIF_PORTS_CFG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0001f00d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001f11f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_PORTS_CFG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x540,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_NIF_PORTS_CFG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001f00d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001f11f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NIF_STATISTIC_DUPLICATE_ENABLEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55b,
        0,
        0,
        1,
        soc_NBI_NIF_STATISTIC_DUPLICATE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NIF_STATISTIC_DUPLICATE_ENABLE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55b,
        0,
        0,
        1,
        soc_NBI_NIF_STATISTIC_DUPLICATE_ENABLE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_STATISTIC_DUPLICATE_ENABLE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55b,
        0,
        0,
        1,
        soc_NBI_NIF_STATISTIC_DUPLICATE_ENABLE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NIF_WC_CFGr */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x542,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBI_NIF_WC_CFGr_fields,
        SOC_RESET_VAL_DEC(0x05040302, 0x000001f1)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x000001f1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NIF_WC_CFG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x542,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBI_NIF_WC_CFG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x05040302, 0x000001f1)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x000001f1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_WC_CFG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x542,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBI_NIF_WC_CFG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x05040302, 0x000001f1)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x000001f1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NIF_WC_RX_SEQ_DONEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_NIF_WC_RX_SEQ_DONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NIF_WC_RX_SEQ_DONE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_NIF_WC_RX_SEQ_DONE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_WC_RX_SEQ_DONE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_NIF_WC_RX_SEQ_DONE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NIF_WC_TX_PLL_OVERRIDEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x556,
        0,
        0,
        1,
        soc_NBI_NIF_WC_TX_PLL_OVERRIDEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NIF_WC_TX_PLL_OVERRIDE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x556,
        0,
        0,
        1,
        soc_NBI_NIF_WC_TX_PLL_OVERRIDE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_WC_TX_PLL_OVERRIDE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x556,
        0,
        0,
        1,
        soc_NBI_NIF_WC_TX_PLL_OVERRIDE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_NPUN_RDY_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1ad,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_NPUN_RDY_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_NPU_DATA_PATH_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x115,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_NPU_DATA_PATH_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x22f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1b1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1b8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1bf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1c6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1b1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1b1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1b8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1b8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1bf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1bf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1c6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1c6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_CNT_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_PARITY_ERR_CNT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_PARITY_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_PARITY_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_MONITOR_MEM_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        67,
        soc_NBI_PARITY_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        2,
        soc_NBI_PARITY_ERR_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        67,
        soc_NBI_PARITY_ERR_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x9e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        67,
        soc_NBI_PARITY_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_CAPTURE_CONTROLSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x34c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_NBI_PKT_GEN_CAPTURE_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_CRC_CONTROLSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x349,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_NBI_PKT_GEN_CRC_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_CRC_SOP_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x34a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBI_PKT_GEN_CRC_SOP_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_DATA_REGISTER_1023_512r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x311,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBI_PKT_GEN_DATA_REGISTER_1023_512r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_DATA_REGISTER_1535_1024r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x321,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBI_PKT_GEN_DATA_REGISTER_1535_1024r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_DATA_REGISTER_2047_1536r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x331,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBI_PKT_GEN_DATA_REGISTER_2047_1536r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_DATA_REGISTER_511_0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x301,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBI_PKT_GEN_DATA_REGISTER_511_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x341,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x342,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        2,
        soc_NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_LFSR_CONTROL_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x346,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        11,
        soc_NBI_PKT_GEN_LFSR_CONTROL_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_REC_CAPTURE_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x34f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NBI_PKT_REC_CAPTURE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_PORTS_INDICATIONSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c0,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_PORTS_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_PORTS_INDICATIONS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c0,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_PORTS_INDICATIONS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORTS_INDICATIONS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c0,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_PORTS_INDICATIONS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_PORT_EEE_LPI_RX_STATEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x559,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_PORT_EEE_LPI_RX_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_PORT_EEE_LPI_RX_STATE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x559,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_PORT_EEE_LPI_RX_STATE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_EEE_LPI_RX_STATE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x559,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_PORT_EEE_LPI_RX_STATE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_PORT_EEE_LPI_TX_STATEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_PORT_EEE_LPI_TX_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_PORT_EEE_LPI_TX_STATE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_PORT_EEE_LPI_TX_STATE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_EEE_LPI_TX_STATE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x55a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_PORT_EEE_LPI_TX_STATE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_ADD_CFG_RXr */
        soc_block_list[19],
        soc_genreg,
        28,
        0,
        0x402,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_PORT_METER_ADD_CFG_RXr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_PORT_METER_ADD_CFG_RX_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        28,
        0,
        0x402,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_PORT_METER_ADD_CFG_RX_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_ADD_CFG_RX_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        28,
        0,
        0x402,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_PORT_METER_ADD_CFG_RX_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_MASK_FOR_LLFCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x457,
        0,
        0,
        1,
        soc_NBI_PORT_METER_MASK_FOR_LLFCr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_PORT_METER_MASK_FOR_LLFC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x457,
        0,
        0,
        1,
        soc_NBI_PORT_METER_MASK_FOR_LLFC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_MASK_FOR_LLFC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x457,
        0,
        0,
        1,
        soc_NBI_PORT_METER_MASK_FOR_LLFC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_PORTS_RSTNr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x401,
        0,
        0,
        1,
        soc_NBI_PORT_METER_PORTS_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_PORT_METER_PORTS_RSTN_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x401,
        0,
        0,
        1,
        soc_NBI_PORT_METER_PORTS_RSTN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_PORTS_RSTN_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x401,
        0,
        0,
        1,
        soc_NBI_PORT_METER_PORTS_RSTN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_RSTNr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        1,
        soc_NBI_PORT_METER_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_PORT_METER_RSTN_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        1,
        soc_NBI_PORT_METER_RSTN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_RSTN_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        1,
        soc_NBI_PORT_METER_RSTN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_THRESHOLDS_CFGr */
        soc_block_list[19],
        soc_genreg,
        28,
        0,
        0x403,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_PORT_METER_THRESHOLDS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_PORT_METER_THRESHOLDS_CFG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        28,
        0,
        0x403,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_PORT_METER_THRESHOLDS_CFG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_THRESHOLDS_CFG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        28,
        0,
        0x403,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_PORT_METER_THRESHOLDS_CFG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PORT_TO_CHANNLE_MAPPINGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1a8,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_NBI_PORT_TO_CHANNLE_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x03020100, 0x07060504)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RECEIVED_RETRANSMIT_DEBUGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x232,
        0,
        0,
        2,
        soc_NBI_RECEIVED_RETRANSMIT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RECEIVED_RETRANSMIT_DEBUG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x232,
        0,
        0,
        2,
        soc_NBI_RECEIVED_RETRANSMIT_DEBUG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RECEIVED_RETRANSMIT_DEBUG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x232,
        0,
        0,
        2,
        soc_NBI_RECEIVED_RETRANSMIT_DEBUG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_0085r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBI_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_REG_0090r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_0091r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_0092r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_0093r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_REG_0085_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBI_REG_0085_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_0085_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBI_REG_0085_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_0085_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NBI_REG_0085_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_REG_0091_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0091_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_0091_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0091_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_0091_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0091_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_REG_0092_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0092_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_0092_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0092_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_REG_0093_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0093_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_0093_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_REG_0093_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_REG_00AEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_NBI_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00AFr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_NBI_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00AF_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_NBI_REG_00AF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00AF_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_NBI_REG_00AF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBI_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00B1r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00B2r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        1,
        soc_NBI_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00B3r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00B4r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb4,
        0,
        0,
        1,
        soc_NBI_REG_00B4r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00B5r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_REG_00B5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00B6r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBI_REG_00B6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00B7r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_REG_00B7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00B0_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBI_REG_00B0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B0_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NBI_REG_00B0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00B1_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_REG_00B1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B1_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_REG_00B1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00B2_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        1,
        soc_NBI_REG_00B2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B2_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        1,
        soc_NBI_REG_00B2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00B3_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_REG_00B3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B3_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_REG_00B3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00B4_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb4,
        0,
        0,
        1,
        soc_NBI_REG_00B4_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B4_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb4,
        0,
        0,
        1,
        soc_NBI_REG_00B4_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00B5_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_REG_00B5_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B5_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_REG_00B5_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00B6_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBI_REG_00B6_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B6_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NBI_REG_00B6_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00B7_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_REG_00B7_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B7_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_REG_00B7_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00BCr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBI_REG_00BCr_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00BC_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBI_REG_00BC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00BC_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NBI_REG_00BC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00BDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_REG_00BDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00BD_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_REG_00BD_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00BD_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_REG_00BD_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00BEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        1,
        soc_NBI_REG_00BEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00BE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        1,
        soc_NBI_REG_00BE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00BE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        1,
        soc_NBI_REG_00BE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00BFr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbf,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_REG_00BFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00BF_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbf,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_REG_00BF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00BF_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xbf,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_REG_00BF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_REG_00CFr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        3,
        soc_NBI_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_REG_00CF_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        3,
        soc_NBI_REG_00CF_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_00CF_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        3,
        soc_NBI_REG_00CF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00CF_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        3,
        soc_NBI_REG_00CF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RESET_NBI_WITHOUT_ILKN_PORTSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        1,
        soc_NBI_RESET_NBI_WITHOUT_ILKN_PORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RESET_NBI_WITHOUT_ILKN_PORTS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        1,
        soc_NBI_RESET_NBI_WITHOUT_ILKN_PORTS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RESET_NBI_WITHOUT_ILKN_PORTS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        1,
        soc_NBI_RESET_NBI_WITHOUT_ILKN_PORTS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_0_ILKN_CONTROLr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x282,
        0,
        0,
        6,
        soc_NBI_RX_0_ILKN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0b07ff30, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_0_ILKN_CONTROL_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x282,
        0,
        0,
        6,
        soc_NBI_RX_0_ILKN_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0b07ff30, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_0_ILKN_CONTROL_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x282,
        0,
        0,
        6,
        soc_NBI_RX_0_ILKN_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0b07ff30, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_1_ILKN_CONTROLr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x283,
        0,
        0,
        6,
        soc_NBI_RX_1_ILKN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0b07ff30, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ffffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_1_ILKN_CONTROL_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x283,
        0,
        0,
        6,
        soc_NBI_RX_1_ILKN_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0b07ff30, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ffffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_1_ILKN_CONTROL_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x283,
        0,
        0,
        6,
        soc_NBI_RX_1_ILKN_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0b07ff30, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ffffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_BYTE_CNTr */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x190,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_RX_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_BYTE_TOTAL_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_BYTE_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_CFG_THRESHOLDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBI_RX_CFG_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_BURSTS_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x480,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ELK_BURSTS_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x480,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_BURSTS_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_BURSTS_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x480,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_BURSTS_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_ERR_BURSTS_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x481,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_ERR_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ELK_ERR_BURSTS_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x481,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_ERR_BURSTS_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_ERR_BURSTS_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x481,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_ERR_BURSTS_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_OCTETS_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x482,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_OCTETS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ELK_OCTETS_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x482,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_OCTETS_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_OCTETS_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x482,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_OCTETS_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x488,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ELK_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x488,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x488,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_THROWN_BURSTS_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x484,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_THROWN_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ELK_THROWN_BURSTS_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x484,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_THROWN_BURSTS_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_THROWN_BURSTS_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x484,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ELK_THROWN_BURSTS_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_EOP_PKT_CNTr */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x158,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_RX_EOP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_EOP_PKT_TOTAL_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_EOP_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_ERR_PKT_CNTr */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_RX_ERR_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_ERR_PKT_TOTAL_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ERR_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_BURST_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2af,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_BURST_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_BURST_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2af,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_BURST_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_BURST_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2af,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_BURST_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_CRC_24_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ae,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_CRC_24_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_CRC_24_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ae,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_CRC_24_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_CRC_24_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ae,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_CRC_24_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISALIGNED_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_MISALIGNED_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISALIGNED_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_MISALIGNED_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISALIGNED_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_MISALIGNED_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISS_EOP_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_MISS_EOP_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISS_EOP_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_MISS_EOP_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISS_EOP_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_MISS_EOP_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISS_SOP_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_MISS_SOP_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISS_SOP_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_MISS_SOP_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISS_SOP_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_MISS_SOP_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2be,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2be,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2be,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bd,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bd,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bd,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c6,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c6,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c6,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c5,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c5,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c5,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ba,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ba,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ba,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_BURST_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b5,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_BURST_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_BURST_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b5,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_BURST_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_BURST_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b5,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_BURST_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_CRC_24_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_CRC_24_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_CRC_24_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_CRC_24_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_CRC_24_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_CRC_24_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISALIGNED_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_MISALIGNED_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISALIGNED_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_MISALIGNED_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISALIGNED_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_MISALIGNED_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISS_EOP_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b7,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_MISS_EOP_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISS_EOP_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b7,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_MISS_EOP_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISS_EOP_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b7,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_MISS_EOP_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISS_SOP_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b6,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_MISS_SOP_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISS_SOP_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b6,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_MISS_SOP_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISS_SOP_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b6,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_MISS_SOP_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c7,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c7,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c7,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bf,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bf,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bf,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cc,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cc,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cc,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2c9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ca,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ca,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ca,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2cb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2bb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_CRC_32_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ad,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_CRC_32_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_CRC_32_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ad,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_CRC_32_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_CRC_32_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ad,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_ILKN_CRC_32_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_STATUSr */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x294,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        15,
        soc_NBI_RX_ILKN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf111113f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x294,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        15,
        soc_NBI_RX_ILKN_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf111113f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x294,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        15,
        soc_NBI_RX_ILKN_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf111113f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_STATUS_PARITY_ERRORr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_RX_ILKN_STATUS_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ILKN_STATUS_PARITY_ERROR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_RX_ILKN_STATUS_PARITY_ERROR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_STATUS_PARITY_ERROR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_RX_ILKN_STATUS_PARITY_ERROR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_RX_MLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000000c2, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff3ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_MLF_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_RX_MLF_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000c2, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff3ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_RX_MLF_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c2, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff3ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_LLFC_THRESHOLDS_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x187,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_RX_MLF_LLFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0003c040, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x187,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003c040, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x187,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_RX_MLF_LLFC_THRESHOLDS_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c040, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_MAX_OCCUPANCYr */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1a3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_MAX_OCCUPANCY_1r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_MAX_OCCUPANCY_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_MLF_MAX_OCCUPANCY_1_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_MAX_OCCUPANCY_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_MAX_OCCUPANCY_1_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_MAX_OCCUPANCY_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_MLF_MAX_OCCUPANCY_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1a3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_MAX_OCCUPANCY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_MAX_OCCUPANCY_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x1a3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_MAX_OCCUPANCY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_PFC_THRESHOLDS_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_RX_MLF_PFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00020024, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00020024, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_RX_MLF_PFC_THRESHOLDS_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020024, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_RESET_PORTSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBI_RX_MLF_RESET_PORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_MLF_RESET_PORTS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBI_RX_MLF_RESET_PORTS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_RESET_PORTS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_NBI_RX_MLF_RESET_PORTS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_STATUSr */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x195,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_STATUS_1r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x19c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_MLF_STATUS_1_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x19c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_STATUS_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_STATUS_1_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x19c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_STATUS_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_MLF_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x195,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x195,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NBI_RX_MLF_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_NUM_RUNTSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ea,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_NUM_RUNTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_NUM_RUNTS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ea,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_NUM_RUNTS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_NUM_RUNTS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4ea,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_NUM_RUNTS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_NUM_THROWN_EOPS_COUNTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4e9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_NUM_THROWN_EOPS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_NUM_THROWN_EOPS_COUNTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4e9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_NUM_THROWN_EOPS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_NUM_THROWN_EOPS_COUNTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4e9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_NUM_THROWN_EOPS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_OVF_DROP_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1b2,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_OVF_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_OVF_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1b0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_OVF_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_PORT_OVF_PORTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c1,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_RX_PORT_OVF_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_PORT_OVF_PORT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c1,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_RX_PORT_OVF_PORT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_PORT_OVF_PORT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c1,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_RX_PORT_OVF_PORT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_REQUEST_HIGH_ENABLEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x109,
        0,
        0,
        1,
        soc_NBI_RX_REQUEST_HIGH_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_REQUEST_HIGH_ENABLE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x109,
        0,
        0,
        1,
        soc_NBI_RX_REQUEST_HIGH_ENABLE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_REQUEST_HIGH_ENABLE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x109,
        0,
        0,
        1,
        soc_NBI_RX_REQUEST_HIGH_ENABLE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_REQUEST_LOW_ENABLEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_NBI_RX_REQUEST_LOW_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_REQUEST_LOW_ENABLE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_NBI_RX_REQUEST_LOW_ENABLE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_REQUEST_LOW_ENABLE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_NBI_RX_REQUEST_LOW_ENABLE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_RX_ROUND_ROBIN_REQr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_RX_ROUND_ROBIN_REQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_RX_ROUND_ROBIN_REQ_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_RX_ROUND_ROBIN_REQ_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ROUND_ROBIN_REQ_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NBI_RX_ROUND_ROBIN_REQ_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_SOP_PKT_CNTr */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x148,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_RX_SOP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_SOP_PKT_TOTAL_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_RX_SOP_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_SBUS_BROADCAST_IDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_SBUS_BROADCAST_ID_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_SBUS_BROADCAST_ID_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_SBUS_BROADCAST_ID_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_SBUS_BROADCAST_ID_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SBUS_BROADCAST_ID_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_SBUS_BROADCAST_ID_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_SBUS_LAST_IN_CHAINr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_SBUS_LAST_IN_CHAIN_BCM88202_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_SBUS_LAST_IN_CHAIN_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_SBUS_LAST_IN_CHAIN_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_SBUS_LAST_IN_CHAIN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SBUS_LAST_IN_CHAIN_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_SBUS_LAST_IN_CHAIN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x300,
        0,
        0,
        24,
        soc_NBI_STATISTICSr_fields,
        SOC_RESET_VAL_DEC(0x00000f34, 0x00000000)
        SOC_RESET_MASK_DEC(0xf7307fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x300,
        0,
        0,
        24,
        soc_NBI_STATISTICS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000f34, 0x00000000)
        SOC_RESET_MASK_DEC(0xf7307fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x300,
        0,
        0,
        24,
        soc_NBI_STATISTICS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f34, 0x00000000)
        SOC_RESET_MASK_DEC(0xf7307fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_READ_DATAr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x305,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_STATISTICS_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_READ_DATA_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x305,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_STATISTICS_READ_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_READ_DATA_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x305,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_STATISTICS_READ_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_READ_SELECTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x304,
        0,
        0,
        2,
        soc_NBI_STATISTICS_READ_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_READ_SELECT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x304,
        0,
        0,
        2,
        soc_NBI_STATISTICS_READ_SELECT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_READ_SELECT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x304,
        0,
        0,
        2,
        soc_NBI_STATISTICS_READ_SELECT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BINNINGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x301,
        0,
        0,
        2,
        soc_NBI_STATISTICS_RX_BINNINGr_fields,
        SOC_RESET_VAL_DEC(0x0023fd3b, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BINNING_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x301,
        0,
        0,
        2,
        soc_NBI_STATISTICS_RX_BINNING_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0023fd3b, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BINNING_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x301,
        0,
        0,
        2,
        soc_NBI_STATISTICS_RX_BINNING_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0023fd3b, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BURSTS_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x30b,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_RX_BURSTS_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BURSTS_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x30b,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_RX_BURSTS_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BURSTS_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x30b,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_RX_BURSTS_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BURSTS_OK_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x309,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_RX_BURSTS_OK_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BURSTS_OK_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x309,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_RX_BURSTS_OK_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BURSTS_OK_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x309,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_RX_BURSTS_OK_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_FRAME_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x307,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_NBI_STATISTICS_RX_FRAME_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_FRAME_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x307,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_NBI_STATISTICS_RX_FRAME_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_FRAME_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x307,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_NBI_STATISTICS_RX_FRAME_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_TOTAL_LENG_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x30e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_RX_TOTAL_LENG_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_TOTAL_LENG_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x30e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_RX_TOTAL_LENG_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_TOTAL_LENG_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x30e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_RX_TOTAL_LENG_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x303,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_STATISTICS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x303,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_STATISTICS_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x303,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NBI_STATISTICS_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_BINNINGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x302,
        0,
        0,
        2,
        soc_NBI_STATISTICS_TX_BINNINGr_fields,
        SOC_RESET_VAL_DEC(0x0023fd3b, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_BINNING_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x302,
        0,
        0,
        2,
        soc_NBI_STATISTICS_TX_BINNING_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0023fd3b, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_BINNING_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x302,
        0,
        0,
        2,
        soc_NBI_STATISTICS_TX_BINNING_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0023fd3b, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_BURSTS_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x30c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_TX_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_BURSTS_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x30c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_TX_BURSTS_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_BURSTS_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x30c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_TX_BURSTS_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_FRAME_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x308,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_NBI_STATISTICS_TX_FRAME_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_FRAME_ERR_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x308,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_NBI_STATISTICS_TX_FRAME_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_FRAME_ERR_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x308,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_NBI_STATISTICS_TX_FRAME_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_TOTAL_LENG_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x310,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_TX_TOTAL_LENG_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_TOTAL_LENG_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x310,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_TX_TOTAL_LENG_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_TOTAL_LENG_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x310,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_STATISTICS_TX_TOTAL_LENG_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_MASK_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_NBI_STAT_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_NBI_STAT_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_NBI_STAT_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_REGISTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_NBI_STAT_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_NBI_STAT_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_NBI_STAT_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_REGISTER_TESTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_STAT_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_STAT_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NBI_STAT_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_CFGr */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x552,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBI_SYNC_ETH_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00011000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f11131f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_CFG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x552,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBI_SYNC_ETH_CFG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00011000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f11131f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_CFG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x552,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NBI_SYNC_ETH_CFG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00011000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f11131f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_COUNTERr */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x557,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBI_SYNC_ETH_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_COUNTER_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x557,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBI_SYNC_ETH_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_COUNTER_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x557,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NBI_SYNC_ETH_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_SQUELCH_DIS_TH_REGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x554,
        0,
        0,
        1,
        soc_NBI_SYNC_ETH_SQUELCH_DIS_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x554,
        0,
        0,
        1,
        soc_NBI_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x554,
        0,
        0,
        1,
        soc_NBI_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_SQUELCH_EN_TH_REGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x555,
        0,
        0,
        1,
        soc_NBI_SYNC_ETH_SQUELCH_EN_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x555,
        0,
        0,
        1,
        soc_NBI_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x555,
        0,
        0,
        1,
        soc_NBI_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TRANSMIT_RETRANSMIT_DEBUGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ce,
        0,
        0,
        4,
        soc_NBI_TRANSMIT_RETRANSMIT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TRANSMIT_RETRANSMIT_DEBUG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ce,
        0,
        0,
        4,
        soc_NBI_TRANSMIT_RETRANSMIT_DEBUG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TRANSMIT_RETRANSMIT_DEBUG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2ce,
        0,
        0,
        4,
        soc_NBI_TRANSMIT_RETRANSMIT_DEBUG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TXI_IRDYr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4eb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TXI_IRDYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TXI_IRDY_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4eb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TXI_IRDY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TXI_IRDY_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4eb,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TXI_IRDY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_0_ILKN_CONTROLr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x284,
        SOC_REG_FLAG_64_BITS,
        0,
        19,
        soc_NBI_TX_0_ILKN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x7ff61300, 0x0000bd00)
        SOC_RESET_MASK_DEC(0xfff77f3f, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_0_ILKN_CONTROL_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x284,
        SOC_REG_FLAG_64_BITS,
        0,
        19,
        soc_NBI_TX_0_ILKN_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x7ff61300, 0x0000bd00)
        SOC_RESET_MASK_DEC(0xfff77f3f, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_0_ILKN_CONTROL_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x284,
        SOC_REG_FLAG_64_BITS,
        0,
        19,
        soc_NBI_TX_0_ILKN_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x7ff61300, 0x0000bd00)
        SOC_RESET_MASK_DEC(0xfff77f3f, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_0_ILKN_STATUS_PARITY_ERRORr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_0_ILKN_STATUS_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_0_ILKN_STATUS_PARITY_ERROR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_0_ILKN_STATUS_PARITY_ERROR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_0_ILKN_STATUS_PARITY_ERROR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_0_ILKN_STATUS_PARITY_ERROR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_1_ILKN_CONTROLr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x286,
        SOC_REG_FLAG_64_BITS,
        0,
        19,
        soc_NBI_TX_1_ILKN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x7ff61300, 0x0000bd00)
        SOC_RESET_MASK_DEC(0xfff77f3f, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_1_ILKN_CONTROL_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x286,
        SOC_REG_FLAG_64_BITS,
        0,
        19,
        soc_NBI_TX_1_ILKN_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x7ff61300, 0x0000bd00)
        SOC_RESET_MASK_DEC(0xfff77f3f, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_1_ILKN_CONTROL_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x286,
        SOC_REG_FLAG_64_BITS,
        0,
        19,
        soc_NBI_TX_1_ILKN_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x7ff61300, 0x0000bd00)
        SOC_RESET_MASK_DEC(0xfff77f3f, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_1_ILKN_STATUS_PARITY_ERRr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_1_ILKN_STATUS_PARITY_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_1_ILKN_STATUS_PARITY_ERR_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_1_ILKN_STATUS_PARITY_ERR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_1_ILKN_STATUS_PARITY_ERR_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2a9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_1_ILKN_STATUS_PARITY_ERR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_BYTE_CNTr */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x178,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_TX_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_BYTE_TOTAL_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x10e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_BYTE_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_CFG_THRESHOLDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBI_TX_CFG_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_ELK_BURSTS_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x485,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ELK_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_ELK_BURSTS_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x485,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ELK_BURSTS_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ELK_BURSTS_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x485,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ELK_BURSTS_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_ELK_OCTETS_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x486,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ELK_OCTETS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_ELK_OCTETS_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x486,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ELK_OCTETS_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ELK_OCTETS_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x486,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ELK_OCTETS_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_EOP_PKT_CNTr */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x128,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_TX_EOP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_EOP_PKT_TOTAL_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_EOP_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_ERR_PKT_CNTr */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x138,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_TX_ERR_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_ERR_PKT_TOTAL_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ERR_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_FLUSH_EGRESSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x588,
        0,
        0,
        1,
        soc_NBI_TX_FLUSH_EGRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_FLUSH_EGRESS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x588,
        0,
        0,
        1,
        soc_NBI_TX_FLUSH_EGRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_FLUSH_EGRESS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x588,
        0,
        0,
        1,
        soc_NBI_TX_FLUSH_EGRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_0_FLUSHED_BURSTS_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_0_FLUSHED_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_ILKN_0_FLUSHED_BURSTS_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_0_FLUSHED_BURSTS_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_0_FLUSHED_BURSTS_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_0_FLUSHED_BURSTS_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x230,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x230,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x230,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_1_FLUSHED_BURSTS_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_1_FLUSHED_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_ILKN_1_FLUSHED_BURSTS_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_1_FLUSHED_BURSTS_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_1_FLUSHED_BURSTS_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x2b9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_1_FLUSHED_BURSTS_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x231,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x231,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x231,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_RATE_LIMITER_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x288,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_TX_ILKN_RATE_LIMITER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x100011ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_ILKN_RATE_LIMITER_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x288,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_TX_ILKN_RATE_LIMITER_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x100011ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_RATE_LIMITER_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x288,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NBI_TX_ILKN_RATE_LIMITER_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x100011ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_STATUSr */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x296,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_TX_ILKN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_ILKN_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x296,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_TX_ILKN_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        2,
        0,
        0x296,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_TX_ILKN_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x581,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_TX_MLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0001f042, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ff7f7f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_MLF_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x581,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_TX_MLF_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0001f042, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ff7f7f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x581,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_NBI_TX_MLF_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001f042, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ff7f7f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_MAX_OCCUPANCYr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x591,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBI_TX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x007f7f7f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_MLF_MAX_OCCUPANCY_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x591,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBI_TX_MLF_MAX_OCCUPANCY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x007f7f7f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_MAX_OCCUPANCY_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x591,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_NBI_TX_MLF_MAX_OCCUPANCY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x007f7f7f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x593,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        30,
        soc_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x593,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        30,
        soc_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x593,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        30,
        soc_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_RESET_PORTSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBI_TX_MLF_RESET_PORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_MLF_RESET_PORTS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBI_TX_MLF_RESET_PORTS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_RESET_PORTS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_NBI_TX_MLF_RESET_PORTS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_STATUSr */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x58a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBI_TX_MLF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_MLF_STATUS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x58a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBI_TX_MLF_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_STATUS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        7,
        0,
        0x58a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NBI_TX_MLF_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_OVF_DROP_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1b3,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_OVF_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_OVF_ERR_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x1b1,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_OVF_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_PORTS_CONFIGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        3,
        soc_NBI_TX_PORTS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_PORTS_CONFIG_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        3,
        soc_NBI_TX_PORTS_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_PORTS_CONFIG_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x580,
        0,
        0,
        3,
        soc_NBI_TX_PORTS_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_PORT_OVF_PORTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c2,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_TX_PORT_OVF_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_PORT_OVF_PORT_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c2,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_TX_PORT_OVF_PORT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_PORT_OVF_PORT_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x4c2,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NBI_TX_PORT_OVF_PORT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_SOP_PKT_CNTr */
        soc_block_list[19],
        soc_genreg,
        8,
        0,
        0x118,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NBI_TX_SOP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_SOP_PKT_TOTAL_CNTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NBI_TX_SOP_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_TX_STOP_EGRESSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x589,
        0,
        0,
        1,
        soc_NBI_TX_STOP_EGRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_TX_STOP_EGRESS_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x589,
        0,
        0,
        1,
        soc_NBI_TX_STOP_EGRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_STOP_EGRESS_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x589,
        0,
        0,
        1,
        soc_NBI_TX_STOP_EGRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_NBI_WC_BYPASS_MODEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_NBI_WC_BYPASS_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000077, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_WC_BYPASS_MODE_BCM88650_B0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_NBI_WC_BYPASS_MODE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000077, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_WC_BYPASS_MODE_BCM88660_A0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_NBI_WC_BYPASS_MODE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000077, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_NHI_GROUP_TC_PROFILE_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a012500,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ADDITIONAL_RESETSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        2,
        soc_NIF_ADDITIONAL_RESETSr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000030, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_CONTEXTS_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb08,
        0,
        0,
        1,
        soc_NIF_BIST_CONTEXTS_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_CONTEXT_TO_NIF_PORT_MAPr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb02,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NIF_BIST_CONTEXT_TO_NIF_PORT_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_COUNTERS_OVFr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb1e,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NIF_BIST_COUNTERS_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_EVENTS_GENERATORr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb80,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_NIF_BIST_EVENTS_GENERATORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_EVENTS_STATUSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb84,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NIF_BIST_EVENTS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_FLOW_FIRST_DESCRIPTORr */
        soc_block_list[148],
        soc_genreg,
        4,
        0,
        0xb0f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_BIST_FLOW_FIRST_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x0ff00010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff07fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_FLOW_SECOND_DESCRIPTORr */
        soc_block_list[148],
        soc_genreg,
        4,
        0,
        0xb10,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NIF_BIST_FLOW_SECOND_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x00003f40, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_GENERAL_CONFIGURATIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_NIF_BIST_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00310000)
        SOC_RESET_MASK_DEC(0xffff000f, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_RX_COUNTERS_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb1a,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NIF_BIST_RX_COUNTERS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_RX_COUNTERS_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb1b,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NIF_BIST_RX_COUNTERS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_RX_COUNTERS_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb1c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NIF_BIST_RX_COUNTERS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_RX_FLOW_CNTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb1d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_BIST_RX_FLOW_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_RX_OK_PKT_CNTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb18,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_BIST_RX_OK_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_RX_SHAPERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb20,
        0,
        0,
        4,
        soc_NIF_BIST_RX_SHAPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_SEEDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb0e,
        0,
        0,
        1,
        soc_NIF_BIST_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_STATUSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb1f,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_NIF_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_TX_ADDITIONAL_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb0d,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NIF_BIST_TX_ADDITIONAL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_TX_PKT_CNTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb0b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_BIST_TX_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_BIST_TX_PKT_THr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb09,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_BIST_TX_PKT_THr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ECC_1B_ERR_CNTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NIF_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ECC_2B_ERR_CNTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NIF_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ECC_ERR_1B_INITIATEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        217,
        soc_NIF_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        217,
        soc_NIF_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ECC_ERR_2B_INITIATEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        217,
        soc_NIF_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        217,
        soc_NIF_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ECC_INTERRUPT_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_NIF_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NIF_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NIF_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_EGQ_PORT_FOR_NIF_PORTr */
        soc_block_list[148],
        soc_genreg,
        36,
        0,
        0xc2e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NIF_EGQ_PORT_FOR_NIF_PORTr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_NIF_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ERROR_INITIATION_DATAr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_NIF_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ETH_TX_GEN_LLFC_CNTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x66d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_ETH_TX_GEN_LLFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_ETH_TX_LLFC_STOP_TX_CNTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x66c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_ETH_TX_LLFC_STOP_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_BISTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb86,
        0,
        0,
        2,
        soc_NIF_FC_BISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_CHOOSE_PORT_FOR_ETH_TXr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x66b,
        0,
        0,
        1,
        soc_NIF_FC_CHOOSE_PORT_FOR_ETH_TXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_CHOOSE_PORT_FOR_PFCr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x669,
        0,
        0,
        1,
        soc_NIF_FC_CHOOSE_PORT_FOR_PFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_GEN_SAFC_REFRESH_TIMERr */
        soc_block_list[148],
        soc_genreg,
        36,
        0,
        0x639,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NIF_FC_GEN_SAFC_REFRESH_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_LLFC_STOP_TX_FORCEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x604,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_LLFC_STOP_TX_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_LLFC_STOP_TX_FROM_CFC_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x610,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_LLFC_STOP_TX_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_MASK_FC_WHEN_LINK_FAILr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x636,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_MASK_FC_WHEN_LINK_FAILr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_CFGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x601,
        0,
        0,
        6,
        soc_NIF_FC_PFC_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_DEBUG_INDICATIONSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x66a,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NIF_FC_PFC_DEBUG_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_QMLF_MASKr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x612,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_FC_PFC_QMLF_MASKr_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_RX_BITMAP_MAP_8_TO_2_TYPE_Ar */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x621,
        0,
        0,
        9,
        soc_NIF_FC_PFC_RX_BITMAP_MAP_8_TO_2_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x0000aa55, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_RX_BITMAP_MAP_8_TO_2_TYPE_Br */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x622,
        0,
        0,
        9,
        soc_NIF_FC_PFC_RX_BITMAP_MAP_8_TO_2_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x0000aa55, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_RX_BITMAP_MAP_FORCE_ENr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x623,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_PFC_RX_BITMAP_MAP_FORCE_ENr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_RX_BITMAP_TYPE_Ar */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x61b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NIF_FC_PFC_RX_BITMAP_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_RX_BITMAP_TYPE_Br */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x61e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NIF_FC_PFC_RX_BITMAP_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_RX_BITMAP_TYPE_PER_PORTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x625,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_TX_BITMAP_TYPE_Ar */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x627,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NIF_FC_PFC_TX_BITMAP_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_TX_BITMAP_TYPE_Br */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x62a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NIF_FC_PFC_TX_BITMAP_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_TX_BITMAP_TYPE_Cr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x62d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NIF_FC_PFC_TX_BITMAP_TYPE_Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_TX_BITMAP_TYPE_Dr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x630,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_NIF_FC_PFC_TX_BITMAP_TYPE_Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_PFC_TX_BITMAP_TYPE_PER_PORTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x633,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NIF_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_RESETr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x600,
        0,
        0,
        1,
        soc_NIF_FC_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_RX_GEN_LLFC_FROM_QMLFr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x65d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NIF_FC_RX_GEN_LLFC_FROM_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_RX_GEN_PFC_FROM_QMLFr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x65f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_FC_RX_GEN_PFC_FROM_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_GEN_LLFC_FORCEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x602,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_TX_GEN_LLFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_GEN_LLFC_FROM_CFCr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x661,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_FC_TX_GEN_LLFC_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_GEN_LLFC_FROM_CFC_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x60c,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_TX_GEN_LLFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x60e,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_GEN_LLFC_FROM_NPM_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x60a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_TX_GEN_LLFC_FROM_NPM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_GEN_LLFC_FROM_QMLF_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x608,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_TX_GEN_LLFC_FROM_QMLF_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_GEN_LLFC_TO_PMr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x663,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_FC_TX_GEN_LLFC_TO_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_GEN_PFC_FORCEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x606,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_FC_TX_GEN_PFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_LLFC_STOP_TX_FROM_CFCr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x665,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_FC_TX_LLFC_STOP_TX_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_LLFC_STOP_TX_TO_PMr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x667,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_FC_TX_LLFC_STOP_TX_TO_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FC_TX_LOW_PASS_FILTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x638,
        0,
        0,
        3,
        soc_NIF_FC_TX_LOW_PASS_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FIFO_WRITE_POINTER_QMLF_SELECTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa26,
        0,
        0,
        2,
        soc_NIF_FIFO_WRITE_POINTER_QMLF_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_FIFO_WRITE_POINTER_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa27,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NIF_FIFO_WRITE_POINTER_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_GLOBAL_MEM_OPTIONSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_NIF_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_GTIMER_CONFIGURATIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_NIF_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_INDIRECT_COMMANDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_NIF_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_NIF_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_NIF_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_NIF_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_NIF_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_INTERRUPT_MASK_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        15,
        soc_NIF_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000feff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_INTERRUPT_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        15,
        soc_NIF_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000feff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_INTERRUPT_REGISTER_TESTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NIF_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_LAST_RECEIVED_CONTROLSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x988,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NIF_LAST_RECEIVED_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0037f7ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_LAST_RECEIVED_DATAr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x98a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_LAST_RECEIVED_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_LAST_RECEIVED_DATA_ON_SOPr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x992,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_LAST_RECEIVED_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_LAST_SENT_CONTROLSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x99a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NIF_LAST_SENT_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff7ff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_LAST_SENT_DATAr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x9a4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_LAST_SENT_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_LAST_SENT_DATA_ON_SOPr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x99c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_LAST_SENT_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_LINK_ACTIVEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x985,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_NIF_LINK_ACTIVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x11,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_MEM_PTR_ASYNC_FIFO_ALWAYS_WRITEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x26f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_NIF_MEM_PTR_ASYNC_FIFO_ALWAYS_WRITEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_MEM_PTR_ASYNC_FIFO_CLK_RATIOr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x266,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NIF_MEM_PTR_ASYNC_FIFO_CLK_RATIOr_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_64_BITS,
        0,
        36,
        soc_NIF_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        36,
        soc_NIF_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NIF_PM_CFGr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0xc09,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_NIF_NIF_PM_CFGr_fields,
        SOC_RESET_VAL_DEC(0x000681f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc20,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc1c,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NIF_PM_EXTERNAL_LPI_INDICATIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc22,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_NIF_PM_EXTERNAL_LPI_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc1e,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NIF_PM_RESOLVED_SPEEDr */
        soc_block_list[148],
        soc_genreg,
        2,
        0,
        0xc12,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_NIF_PM_RESOLVED_SPEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc18,
        0,
        0,
        1,
        soc_NIF_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_NIF_TSC_LANE_STATUSr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0xc00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_NIF_TSC_LANE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_OOB_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x1c1,
        0,
        0,
        8,
        soc_NIF_OOB_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_OOB_INDICATIONSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x1c2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NIF_OOB_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_OOB_RSTNr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x1c6,
        0,
        0,
        2,
        soc_NIF_OOB_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PARITY_ERR_CNTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_NIF_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PAR_ERR_INITIATEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_NIF_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PAR_ERR_MEM_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_NIF_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_NIF_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_NIF_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_NIF_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_NIF_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_4r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_NIF_PCMI_4r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_0_Sr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NIF_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_0_Tr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_NIF_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_1_Sr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NIF_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_1_Tr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_NIF_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_2_Sr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NIF_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_2_Tr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_NIF_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_3_Sr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NIF_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_3_Tr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_NIF_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_4_Sr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NIF_PCMI_4_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PCMI_4_Tr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_NIF_PCMI_4_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PMX_MODE_SINGLE_OR_MULTIr */
        soc_block_list[148],
        soc_genreg,
        7,
        0,
        0xc52,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NIF_PMX_MODE_SINGLE_OR_MULTIr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PM_ACCUMULATE_AND_SYNC_CYCLE_NUMr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x263,
        0,
        0,
        1,
        soc_NIF_PM_ACCUMULATE_AND_SYNC_CYCLE_NUMr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PM_EEE_LPI_DETECTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc19,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NIF_PM_EEE_LPI_DETECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PM_MDIO_CTRLr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc5a,
        0,
        0,
        2,
        soc_NIF_PM_MDIO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PM_PWRDWN_INDICATIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc5b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_PM_PWRDWN_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PM_STRAP_LED_INTRA_DELAYr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc14,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NIF_PM_STRAP_LED_INTRA_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x66666666, 0x00000006)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PM_STRAP_LED_OUTPUT_DELAYr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc16,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_NIF_PM_STRAP_LED_OUTPUT_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x11111111, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PM_TIMESTAMPING_MODEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc59,
        0,
        0,
        1,
        soc_NIF_PM_TIMESTAMPING_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PM_TX_PLL_LOCK_STATUSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc1b,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_NIF_PM_TX_PLL_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PORTS_INDICATIONSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x980,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NIF_PORTS_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PRD_CONFIG_QMLFr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x147,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_PRD_CONFIG_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PRD_ENr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_PRD_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PRD_ERR_PKT_DROP_CNT_PORTr */
        soc_block_list[148],
        soc_genreg,
        36,
        0,
        0x19b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_PRD_ERR_PKT_DROP_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PRD_LAST_PKT_KEYr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x1bf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        9,
        soc_NIF_PRD_LAST_PKT_KEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_PRD_PKT_DROP_CNT_PORTr */
        soc_block_list[148],
        soc_genreg,
        36,
        0,
        0x177,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_PRD_PKT_DROP_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RESERVED_MIRROR_ADDRr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NIF_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RESERVED_MTCDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_NIF_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RESERVED_MTCPr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_NIF_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RESERVED_SPARE_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NIF_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RESERVED_SPARE_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NIF_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RESERVED_SPARE_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NIF_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RESERVED_SPARE_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NIF_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RES_CAL_0_STATUSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc2a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NIF_RES_CAL_0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RES_CAL_1_STATUSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_NIF_RES_CAL_1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_CORE_0_BYTE_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_RX_CORE_0_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_CORE_0_PKT_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa1c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_RX_CORE_0_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_ENABLE_DATAPATHr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x264,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_RX_ENABLE_DATAPATHr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_MLF_ERROR_PMr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x224,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NIF_RX_MLF_ERROR_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_MLF_LEVEL_PMr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x22d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        12,
        soc_NIF_RX_MLF_LEVEL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_MLF_LLFC_THRESHOLDS_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x212,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NIF_RX_MLF_LLFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_MLF_MAX_OCCUPANCYr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x23f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_RX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_MLF_PFC_THRESHOLDS_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x21b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NIF_RX_MLF_PFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_MLF_PRD_THRESHOLDS_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x251,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NIF_RX_MLF_PRD_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_NUM_TOTAL_DROPPED_EOPSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x9ac,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_RX_NUM_TOTAL_DROPPED_EOPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_PKT_DROP_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        36,
        0,
        0x9ad,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_RX_PKT_DROP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_PKT_FC_DROP_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        36,
        0,
        0x9f5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_RX_PKT_FC_DROP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_PKT_FC_ERR_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        36,
        0,
        0x9d1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_RX_PKT_FC_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_PORTS_SRSTNr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_RX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_PORT_OVFr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x981,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NIF_RX_PORT_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_PRD_VLAN_ETHERTYPEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x176,
        0,
        0,
        2,
        soc_NIF_RX_PRD_VLAN_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_QMLF_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NIF_RX_QMLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_REQ_PIPE_0_HIGH_ENr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x142,
        0,
        0,
        1,
        soc_NIF_RX_REQ_PIPE_0_HIGH_ENr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_REQ_PIPE_0_LOW_ENr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_RX_REQ_PIPE_0_LOW_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_SCH_DEBUG_CONFr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x143,
        0,
        0,
        1,
        soc_NIF_RX_SCH_DEBUG_CONFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_SCH_DEBUG_RESULTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x144,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_NIF_RX_SCH_DEBUG_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_THRESHOLD_AFTER_OVERFLOW_QMLFr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x209,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NIF_RX_THRESHOLD_AFTER_OVERFLOW_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_TOTAL_BYTE_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_RX_TOTAL_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_RX_TOTAL_PKT_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa19,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_RX_TOTAL_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_SBUS_BROADCAST_IDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NIF_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_SBUS_LAST_IN_CHAINr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NIF_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_SIF_CFGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        3,
        soc_NIF_SIF_CFGr_fields,
        SOC_RESET_VAL_DEC(0x000004d6, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_STATS_BURSTS_CNT_PORTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_STATS_BURSTS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_STATS_OCTETS_CNT_PORTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x107,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_STATS_OCTETS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_SYNC_ETH_CFGr */
        soc_block_list[148],
        soc_genreg,
        2,
        0,
        0xc24,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NIF_SYNC_ETH_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0001c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_SYNC_ETH_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        2,
        0,
        0xc26,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NIF_SYNC_ETH_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_SYNC_ETH_SQUELCH_DIS_TH_REGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc28,
        0,
        0,
        1,
        soc_NIF_SYNC_ETH_SQUELCH_DIS_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_SYNC_ETH_SQUELCH_EN_TH_REGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xc29,
        0,
        0,
        1,
        soc_NIF_SYNC_ETH_SQUELCH_EN_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TXI_PIPE_0_NOT_READYr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa25,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NIF_TXI_PIPE_0_NOT_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_CORE_0_BYTE_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa23,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_TX_CORE_0_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_CORE_0_PKT_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa22,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_TX_CORE_0_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_EGRESS_CREDITS_DEBUG_PMr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NIF_TX_EGRESS_CREDITS_DEBUG_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_ENABLE_DATAPATHr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x46d,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_TX_ENABLE_DATAPATHr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_ERROR_FROM_MEM_DIDNT_PROPAGATEr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x45b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_TX_ERROR_FROM_MEM_DIDNT_PROPAGATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_MLF_LEVEL_PMr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x425,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_TX_MLF_LEVEL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00003ff3)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_MLF_MAX_OCCUPANCYr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x437,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_TX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_MLF_NUM_CREDITS_FROM_PMr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x449,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_TX_MLF_NUM_CREDITS_FROM_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_MLF_OVERFLOW_PMr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x41c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_TX_MLF_OVERFLOW_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_NO_DATA_IN_BUFFERr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x452,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NIF_TX_NO_DATA_IN_BUFFERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_PORTS_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x400,
        0,
        0,
        2,
        soc_NIF_TX_PORTS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0003fe00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_PORTS_SRSTNr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NIF_TX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_PORT_OVFr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0x983,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NIF_TX_PORT_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_QMLF_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_NIF_TX_QMLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff3ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_TOTAL_BYTE_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa20,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_TX_TOTAL_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_TOTAL_PKT_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        0xa1f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_TX_TOTAL_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_NIF_TX_WRONG_PORT_FROM_EGQ_QMLFr */
        soc_block_list[148],
        soc_genreg,
        9,
        0,
        0x464,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NIF_TX_WRONG_PORT_FROM_EGQ_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d96,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019c00,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018800,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019800,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d97,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d91,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019900,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d98,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d92,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019a00,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_ETHERTYPEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080650,
        0,
        0,
        4,
        soc_NIV_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003000,
        0,
        0,
        4,
        soc_NIV_ETHERTYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa002900,
        0,
        0,
        4,
        soc_NIV_ETHERTYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001f00,
        0,
        0,
        4,
        soc_NIV_ETHERTYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002500,
        0,
        SOC_REG_FLAG_CCH,
        4,
        soc_NIV_ETHERTYPE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001f00,
        0,
        0,
        4,
        soc_NIV_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa005000,
        0,
        0,
        4,
        soc_NIV_ETHERTYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa002500,
        0,
        0,
        4,
        soc_NIV_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa005000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_NIV_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        4,
        soc_NIV_ETHERTYPE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e001400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_NIV_ETHERTYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52001400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_NIV_ETHERTYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d99,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019f00,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019b00,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d9a,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d94,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019c00,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d9b,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d95,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019d00,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d9c,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e01a200,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018e00,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019e00,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d9d,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d97,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019f00,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d9e,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d98,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e01a000,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_ADDITIONAL_RESETSr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x10a,
        0,
        0,
        6,
        soc_NMG_ADDITIONAL_RESETSr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_ADDITIONAL_RESETS_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x10a,
        0,
        0,
        6,
        soc_NMG_ADDITIONAL_RESETS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_1r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1af,
        0,
        0,
        6,
        soc_NMG_AUTO_DOC_NAME_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_8r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b0,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_12r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b1,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_16r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b2,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_20r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b3,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_24r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b4,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_28r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b5,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_28r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_32r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1bc,
        0,
        0,
        20,
        soc_NMG_AUTO_DOC_NAME_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_53r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1c3,
        0,
        0,
        4,
        soc_NMG_AUTO_DOC_NAME_53r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_58r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1c4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NMG_AUTO_DOC_NAME_58r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_59r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1c8,
        0,
        0,
        6,
        soc_NMG_AUTO_DOC_NAME_59r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_12_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b1,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_12_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_16_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b2,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_16_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_1_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1af,
        0,
        0,
        6,
        soc_NMG_AUTO_DOC_NAME_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_20_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b3,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_20_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_24_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b4,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_24_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_28_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b5,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_28_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_32_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1bc,
        0,
        0,
        20,
        soc_NMG_AUTO_DOC_NAME_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_53_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1c3,
        0,
        0,
        4,
        soc_NMG_AUTO_DOC_NAME_53_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_58_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1c4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NMG_AUTO_DOC_NAME_58_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_59_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1c8,
        0,
        0,
        6,
        soc_NMG_AUTO_DOC_NAME_59_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_AUTO_DOC_NAME_8_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b0,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_NMG_AUTO_DOC_NAME_8_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_CONTEXTS_MASKr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1df,
        0,
        0,
        1,
        soc_NMG_BIST_CONTEXTS_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_CONTEXTS_MASK_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1df,
        0,
        0,
        1,
        soc_NMG_BIST_CONTEXTS_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_CONTEXT_TO_NIF_PORT_MAPr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NMG_BIST_CONTEXT_TO_NIF_PORT_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NMG_BIST_CONTEXT_TO_NIF_PORT_MAP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_COUNTERS_OVFr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1fc,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NMG_BIST_COUNTERS_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_COUNTERS_OVF_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1fc,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_NMG_BIST_COUNTERS_OVF_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_FLOW_FIRST_DESCRIPTORr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1e6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NMG_BIST_FLOW_FIRST_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x0ff00010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff07fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_FLOW_FIRST_DESCRIPTOR_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1e6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NMG_BIST_FLOW_FIRST_DESCRIPTOR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ff00010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff07fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_FLOW_SECOND_DESCRIPTORr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1ee,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NMG_BIST_FLOW_SECOND_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x000fc040, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_FLOW_SECOND_DESCRIPTOR_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1ee,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_NMG_BIST_FLOW_SECOND_DESCRIPTOR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000fc040, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_GENERAL_CONFIGURATIONr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1d5,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_NMG_BIST_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00010000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00010000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_GENERAL_CONFIGURATION_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1d5,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_NMG_BIST_GENERAL_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00010000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00010000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_RX_COUNTERS_1r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1f8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NMG_BIST_RX_COUNTERS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_RX_COUNTERS_2r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1f9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NMG_BIST_RX_COUNTERS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_RX_COUNTERS_3r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1fa,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NMG_BIST_RX_COUNTERS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_RX_COUNTERS_1_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1f8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NMG_BIST_RX_COUNTERS_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_RX_COUNTERS_2_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1f9,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NMG_BIST_RX_COUNTERS_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_RX_COUNTERS_3_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1fa,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NMG_BIST_RX_COUNTERS_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_RX_FLOW_CNTr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1fb,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_BIST_RX_FLOW_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_RX_FLOW_CNT_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1fb,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_BIST_RX_FLOW_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_RX_OK_PKT_CNTr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1f6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_BIST_RX_OK_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_RX_OK_PKT_CNT_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1f6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_BIST_RX_OK_PKT_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_RX_SHAPERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1fe,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_NMG_BIST_RX_SHAPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_RX_SHAPER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1fe,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_NMG_BIST_RX_SHAPER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_SEEDr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1e5,
        0,
        0,
        1,
        soc_NMG_BIST_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_SEED_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1e5,
        0,
        0,
        1,
        soc_NMG_BIST_SEED_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_STATUSr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1fd,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        9,
        soc_NMG_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x31111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_STATUS_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1fd,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        9,
        soc_NMG_BIST_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x31111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_TX_ADDITIONAL_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1e4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NMG_BIST_TX_ADDITIONAL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_TX_ADDITIONAL_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1e4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NMG_BIST_TX_ADDITIONAL_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_TX_PKT_CNTr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_BIST_TX_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_TX_PKT_CNT_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_BIST_TX_PKT_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_BIST_TX_PKT_THr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1e0,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NMG_BIST_TX_PKT_THr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_BIST_TX_PKT_TH_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1e0,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NMG_BIST_TX_PKT_TH_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_ECC_INTERRUPT_REGISTERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_NMG_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_ECC_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_NMG_ECC_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NMG_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_NMG_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NMG_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_NMG_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_EGQ_CRDT_BALANCE_CNT_PER_NIF_PORTr */
        soc_block_list[157],
        soc_genreg,
        48,
        0,
        0x23f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NMG_EGQ_CRDT_BALANCE_CNT_PER_NIF_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_EGQ_CRDT_BALANCE_CNT_PER_NIF_PORT_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        48,
        0,
        0x23f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NMG_EGQ_CRDT_BALANCE_CNT_PER_NIF_PORT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_EGQ_PORT_FOR_NIF_PORTr */
        soc_block_list[157],
        soc_genreg,
        48,
        0,
        0x209,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NMG_EGQ_PORT_FOR_NIF_PORTr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_EGQ_PORT_FOR_NIF_PORT_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        48,
        0,
        0x209,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NMG_EGQ_PORT_FOR_NIF_PORT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_EGQ_SEND_BICAST_WITH_NO_VALIDr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x26f,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_NMG_EGQ_SEND_BICAST_WITH_NO_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_EGQ_SEND_BICAST_WITH_NO_VALID_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x26f,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_NMG_EGQ_SEND_BICAST_WITH_NO_VALID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_ETH_LINK_STAUS_CHANGEr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x276,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_NMG_ETH_LINK_STAUS_CHANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_ETH_LINK_STAUS_CHANGE_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x276,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_NMG_ETH_LINK_STAUS_CHANGE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_FC_RX_PFC_CAL_LENr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x23e,
        0,
        0,
        1,
        soc_NMG_FC_RX_PFC_CAL_LENr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_FC_RX_PFC_CAL_LEN_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x23e,
        0,
        0,
        1,
        soc_NMG_FC_RX_PFC_CAL_LEN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_FLUSH_OR_STOP_RX_FIFOr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1a5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        2,
        soc_NMG_FLUSH_OR_STOP_RX_FIFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_FLUSH_OR_STOP_RX_FIFO_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1a5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        2,
        soc_NMG_FLUSH_OR_STOP_RX_FIFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_GTIMER_CONFIGURATIONr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_NMG_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_GTIMER_CONFIGURATION_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_NMG_GTIMER_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_GTIMER_CYCLEr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_NMG_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_GTIMER_CYCLE_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_NMG_GTIMER_CYCLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_INTERRUPT_MASK_REGISTERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_NMG_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000e031, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_NMG_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000e031, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_INTERRUPT_REGISTERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        6,
        soc_NMG_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000e031, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        6,
        soc_NMG_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000e031, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_INTERRUPT_REGISTER_TESTr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NMG_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_NMG_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_IRE_CRDT_FIXr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x275,
        0,
        0,
        1,
        soc_NMG_IRE_CRDT_FIXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_IRE_CRDT_FIX_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x275,
        0,
        0,
        1,
        soc_NMG_IRE_CRDT_FIX_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_IRE_TXI_RXI_INDICATIONr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x270,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        6,
        soc_NMG_IRE_TXI_RXI_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_IRE_TXI_RXI_INDICATION_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x270,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        6,
        soc_NMG_IRE_TXI_RXI_INDICATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_LAST_RECEIVED_FROM_EGQ_CONTROLSr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        13,
        soc_NMG_LAST_RECEIVED_FROM_EGQ_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_LAST_RECEIVED_FROM_EGQ_CONTROLS_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        13,
        soc_NMG_LAST_RECEIVED_FROM_EGQ_CONTROLS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_LAST_RECEIVED_FROM_EGQ_DATAr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x153,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_LAST_RECEIVED_FROM_EGQ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_LAST_RECEIVED_FROM_EGQ_DATA_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x153,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_LAST_RECEIVED_FROM_EGQ_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_LAST_RECEIVED_FROM_EGQ_DATA_ON_SOPr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x163,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_LAST_RECEIVED_FROM_EGQ_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_LAST_RECEIVED_FROM_EGQ_DATA_ON_SOP_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x163,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_LAST_RECEIVED_FROM_EGQ_DATA_ON_SOP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_LAST_SENT_TO_IRE_CONTROLSr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x173,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        11,
        soc_NMG_LAST_SENT_TO_IRE_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_LAST_SENT_TO_IRE_CONTROLS_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x173,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        11,
        soc_NMG_LAST_SENT_TO_IRE_CONTROLS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_LAST_SENT_TO_IRE_DATAr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x175,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_LAST_SENT_TO_IRE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_LAST_SENT_TO_IRE_DATA_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x175,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_LAST_SENT_TO_IRE_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_LAST_SENT_TO_IRE_DATA_ON_SOPr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_LAST_SENT_TO_IRE_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_LAST_SENT_TO_IRE_DATA_ON_SOP_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_LAST_SENT_TO_IRE_DATA_ON_SOP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NMG_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NMG_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        1,
        soc_NMG_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        1,
        soc_NMG_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NMG_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NMG_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_NON_TDM_TXI_RXI_ERR_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x273,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_NON_TDM_TXI_RXI_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_NON_TDM_TXI_RXI_ERR_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x273,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_NON_TDM_TXI_RXI_ERR_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_REG_0098r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_NMG_REG_0098r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_REG_0098_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_NMG_REG_0098_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_REG_00A0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_NMG_REG_00A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_REG_00A0_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_NMG_REG_00A0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_REG_00AAr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_NMG_REG_00AAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_REG_00AA_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_NMG_REG_00AA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_REG_00C4r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        3,
        soc_NMG_REG_00C4r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_REG_00C4_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        3,
        soc_NMG_REG_00C4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RESERVED_MIRROR_ADDRr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NMG_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RESERVED_MIRROR_ADDR_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_NMG_RESERVED_MIRROR_ADDR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RESERVED_SPARE_0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NMG_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RESERVED_SPARE_1r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NMG_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RESERVED_SPARE_2r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NMG_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RESERVED_SPARE_3r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NMG_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RESERVED_SPARE_0_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_NMG_RESERVED_SPARE_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RESERVED_SPARE_1_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_NMG_RESERVED_SPARE_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RESERVED_SPARE_2_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_NMG_RESERVED_SPARE_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RESERVED_SPARE_3_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_NMG_RESERVED_SPARE_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RX_CDU_UNIT_CONFIGr */
        soc_block_list[157],
        soc_genreg,
        6,
        0,
        0x1bd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        32,
        soc_NMG_RX_CDU_UNIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffffc, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RX_CDU_UNIT_CONFIG_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        6,
        0,
        0x1bd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        32,
        soc_NMG_RX_CDU_UNIT_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffffc, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RX_ILKN_VIRTUAL_TDM_MODEr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1ae,
        0,
        0,
        1,
        soc_NMG_RX_ILKN_VIRTUAL_TDM_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RX_ILKN_VIRTUAL_TDM_MODE_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1ae,
        0,
        0,
        1,
        soc_NMG_RX_ILKN_VIRTUAL_TDM_MODE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RX_PORTS_SRSTNr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NMG_RX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RX_PORTS_SRSTN_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_NMG_RX_PORTS_SRSTN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RX_REQ_HIGH_ENr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        1,
        soc_NMG_RX_REQ_HIGH_ENr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RX_REQ_HIGH_EN_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x197,
        0,
        0,
        1,
        soc_NMG_RX_REQ_HIGH_EN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RX_REQ_LOW_ENr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NMG_RX_REQ_LOW_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RX_REQ_LOW_EN_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NMG_RX_REQ_LOW_EN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RX_REQ_LOW_RMC_ENr */
        soc_block_list[157],
        soc_genreg,
        6,
        0,
        0x199,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NMG_RX_REQ_LOW_RMC_ENr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RX_REQ_LOW_RMC_EN_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        6,
        0,
        0x199,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NMG_RX_REQ_LOW_RMC_EN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RX_REQ_TDM_ENr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        1,
        soc_NMG_RX_REQ_TDM_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RX_REQ_TDM_EN_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x198,
        0,
        0,
        1,
        soc_NMG_RX_REQ_TDM_EN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RX_SCH_DEBUG_CONFr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b6,
        0,
        0,
        1,
        soc_NMG_RX_SCH_DEBUG_CONFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RX_SCH_DEBUG_CONF_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b6,
        0,
        0,
        1,
        soc_NMG_RX_SCH_DEBUG_CONF_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RX_SCH_DEBUG_RESULTr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_NMG_RX_SCH_DEBUG_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RX_SCH_DEBUG_RESULT_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_NMG_RX_SCH_DEBUG_RESULT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_RX_WITH_ERR_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x27c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_RX_WITH_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_RX_WITH_ERR_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x27c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_RX_WITH_ERR_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SBUS_BROADCAST_IDr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NMG_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SBUS_BROADCAST_ID_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_NMG_SBUS_BROADCAST_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SBUS_LAST_IN_CHAINr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NMG_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SBUS_LAST_IN_CHAIN_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_NMG_SBUS_LAST_IN_CHAIN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_CFGr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x10f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NMG_SIF_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_CFG_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x10f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_NMG_SIF_CFG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_EGQ_DIS_SIF_FOR_N_CYCLES_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x12b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_SIF_EGQ_DIS_SIF_FOR_N_CYCLES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_EGQ_DIS_SIF_FOR_N_CYCLES_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x12b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_SIF_EGQ_DIS_SIF_FOR_N_CYCLES_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_EGQ_DIS_SIF_REQr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x123,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_NMG_SIF_EGQ_DIS_SIF_REQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_EGQ_DIS_SIF_REQ_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x123,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_NMG_SIF_EGQ_DIS_SIF_REQ_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_IF_STICKY_VALUESr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1d1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_NMG_SIF_IF_STICKY_VALUESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_IF_STICKY_VALUES_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1d1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_NMG_SIF_IF_STICKY_VALUES_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_IF_TABLE_TO_WIN_MACHINEr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x23d,
        0,
        0,
        5,
        soc_NMG_SIF_IF_TABLE_TO_WIN_MACHINEr_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_IF_TABLE_TO_WIN_MACHINE_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x23d,
        0,
        0,
        5,
        soc_NMG_SIF_IF_TABLE_TO_WIN_MACHINE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_LAST_SENT_CONTROLSr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        6,
        soc_NMG_SIF_LAST_SENT_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_LAST_SENT_CONTROLS_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        6,
        soc_NMG_SIF_LAST_SENT_CONTROLS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_LAST_SENT_DATAr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_SIF_LAST_SENT_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_LAST_SENT_DATA_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_SIF_LAST_SENT_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_LAST_SENT_DATA_ON_SOPr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_SIF_LAST_SENT_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_LAST_SENT_DATA_ON_SOP_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_NMG_SIF_LAST_SENT_DATA_ON_SOP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_MAP_TABLEr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x239,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NMG_SIF_MAP_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_MAP_TABLE_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x239,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_NMG_SIF_MAP_TABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_MISS_EOP_ERR_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x11f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_SIF_MISS_EOP_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_MISS_EOP_ERR_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x11f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_SIF_MISS_EOP_ERR_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_MISS_SOP_ERR_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x11b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_SIF_MISS_SOP_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_MISS_SOP_ERR_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x11b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_SIF_MISS_SOP_ERR_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_NO_TMC_CRDT_DIS_SIF_REQr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x127,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_NMG_SIF_NO_TMC_CRDT_DIS_SIF_REQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_NO_TMC_CRDT_DIS_SIF_REQ_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x127,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_NMG_SIF_NO_TMC_CRDT_DIS_SIF_REQ_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_TOTAL_PACKETS_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_SIF_TOTAL_PACKETS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_TOTAL_PACKETS_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_SIF_TOTAL_PACKETS_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SIF_TOTAL_PACKETS_WITH_ERR_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x117,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_SIF_TOTAL_PACKETS_WITH_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SIF_TOTAL_PACKETS_WITH_ERR_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x117,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_SIF_TOTAL_PACKETS_WITH_ERR_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_STATS_BURSTS_CNT_PORTr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1c9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_STATS_BURSTS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_STATS_BURSTS_CNT_PORT_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1c9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_STATS_BURSTS_CNT_PORT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_STATS_OCTETS_CNT_PORTr */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1cd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_STATS_OCTETS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_STATS_OCTETS_CNT_PORT_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        4,
        0,
        0x1cd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_NMG_STATS_OCTETS_CNT_PORT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SYNC_ETH_CFGr */
        soc_block_list[157],
        soc_genreg,
        2,
        0,
        0x201,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NMG_SYNC_ETH_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0000002c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SYNC_ETH_CFG_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        2,
        0,
        0x201,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        6,
        soc_NMG_SYNC_ETH_CFG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000002c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SYNC_ETH_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        2,
        0,
        0x203,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NMG_SYNC_ETH_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SYNC_ETH_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        2,
        0,
        0x203,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_NMG_SYNC_ETH_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SYNC_ETH_LINK_STATUS_CHANGESr */
        soc_block_list[157],
        soc_genreg,
        2,
        0,
        0x207,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_NMG_SYNC_ETH_LINK_STATUS_CHANGESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SYNC_ETH_LINK_STATUS_CHANGES_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        2,
        0,
        0x207,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_NMG_SYNC_ETH_LINK_STATUS_CHANGES_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SYNC_ETH_SQUELCH_DIS_TH_REGr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x205,
        0,
        0,
        1,
        soc_NMG_SYNC_ETH_SQUELCH_DIS_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x205,
        0,
        0,
        1,
        soc_NMG_SYNC_ETH_SQUELCH_DIS_TH_REG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_SYNC_ETH_SQUELCH_EN_TH_REGr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x206,
        0,
        0,
        1,
        soc_NMG_SYNC_ETH_SQUELCH_EN_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x206,
        0,
        0,
        1,
        soc_NMG_SYNC_ETH_SQUELCH_EN_TH_REG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_TDM_TXI_RXI_ERR_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x271,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_TDM_TXI_RXI_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_TDM_TXI_RXI_ERR_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x271,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_TDM_TXI_RXI_ERR_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_TXI_NOT_READYr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_TXI_NOT_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_TXI_NOT_READY_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_TXI_NOT_READY_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_TXI_TDM_NOT_READYr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x10d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_TXI_TDM_NOT_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_TXI_TDM_NOT_READY_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x10d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_TXI_TDM_NOT_READY_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_TX_PORTS_SRSTNr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NMG_TX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_TX_PORTS_SRSTN_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_NMG_TX_PORTS_SRSTN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_TX_WITH_ERR_COUNTERr */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x279,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_TX_WITH_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_TX_WITH_ERR_COUNTER_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        1,
        0,
        0x279,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_NMG_TX_WITH_ERR_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_NMG_UNIT_LOW_RMC_EN_IS_ALL_MASKEDr */
        soc_block_list[157],
        soc_genreg,
        6,
        0,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        16,
        soc_NMG_UNIT_LOW_RMC_EN_IS_ALL_MASKEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_NMG_UNIT_LOW_RMC_EN_IS_ALL_MASKED_BCM88690_B0r */
        soc_block_list[157],
        soc_genreg,
        6,
        0,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        16,
        soc_NMG_UNIT_LOW_RMC_EN_IS_ALL_MASKED_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080258,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42011e00,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e012500,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e012100,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d24,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e012400,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d1f,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42011f00,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42012b00,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080259,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d25,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e012500,
        0,
        0,
        3,
        soc_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d20,
        0,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08025a,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d26,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e012600,
        0,
        0,
        3,
        soc_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d21,
        0,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BROADSYNC0_CLK_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235348,
        0,
        0,
        2,
        soc_NS_BROADSYNC0_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffffd, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BROADSYNC0_CLK_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c348,
        0,
        0,
        2,
        soc_NS_BROADSYNC0_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BROADSYNC1_CLK_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323534c,
        0,
        0,
        2,
        soc_NS_BROADSYNC0_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffffd, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BROADSYNC1_CLK_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c34c,
        0,
        0,
        2,
        soc_NS_BROADSYNC0_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BROADSYNC_REF_CLK_GEN_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235350,
        0,
        0,
        2,
        soc_NS_BROADSYNC_REF_CLK_GEN_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BROADSYNC_REF_CLK_GEN_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c350,
        0,
        0,
        2,
        soc_NS_BROADSYNC_REF_CLK_GEN_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BROADSYNC_SYNC_MODEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235354,
        0,
        0,
        2,
        soc_NS_BROADSYNC_SYNC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BROADSYNC_SYNC_MODE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c354,
        0,
        0,
        2,
        soc_NS_BROADSYNC_SYNC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_CLK_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d004,
        0,
        0,
        3,
        soc_CMIC_BS0_CLK_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_CONFIGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d000,
        0,
        0,
        7,
        soc_CMIC_BS0_CONFIG_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_HEARTBEAT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d008,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_HEARTBEAT_DOWN_DURATIONr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d010,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_DOWN_DURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_HEARTBEAT_UP_DURATIONr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d00c,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_UP_DURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_INITIAL_CRCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d02c,
        0,
        0,
        1,
        soc_CMIC_BS0_INITIAL_CRC_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_INPUT_TIME_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d020,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_BS0_INPUT_TIME_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_INPUT_TIME_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_BS0_INPUT_TIME_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_INPUT_TIME_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d028,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_CMIC_BS0_INPUT_TIME_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_OUTPUT_TIME_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d014,
        0,
        0,
        3,
        soc_CMIC_BS0_OUTPUT_TIME_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_OUTPUT_TIME_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d018,
        0,
        0,
        1,
        soc_CMIC_BS0_OUTPUT_TIME_1_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_OUTPUT_TIME_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d01c,
        0,
        0,
        1,
        soc_CMIC_BS0_OUTPUT_TIME_2_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS0_BS_TC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234030,
        0,
        0,
        2,
        soc_NS_BS0_BS_TC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS0_BS_TC_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d030,
        0,
        0,
        2,
        soc_NS_BS0_BS_TC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_CLK_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234104,
        0,
        0,
        3,
        soc_CMIC_BS0_CLK_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_CLK_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d104,
        0,
        0,
        3,
        soc_CMIC_BS0_CLK_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_CONFIGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234100,
        0,
        0,
        7,
        soc_CMIC_BS0_CONFIG_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_CONFIG_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d100,
        0,
        0,
        7,
        soc_CMIC_BS0_CONFIG_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_HEARTBEAT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234108,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_HEARTBEAT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d108,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_HEARTBEAT_DOWN_DURATIONr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234110,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_DOWN_DURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_HEARTBEAT_DOWN_DURATION_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d110,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_DOWN_DURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_HEARTBEAT_UP_DURATIONr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323410c,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_UP_DURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_HEARTBEAT_UP_DURATION_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d10c,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_UP_DURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_INITIAL_CRCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323412c,
        0,
        0,
        1,
        soc_CMIC_BS0_INITIAL_CRC_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_INITIAL_CRC_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d12c,
        0,
        0,
        1,
        soc_CMIC_BS0_INITIAL_CRC_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_INPUT_TIME_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234120,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_BS0_INPUT_TIME_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_INPUT_TIME_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234124,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_BS0_INPUT_TIME_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_INPUT_TIME_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234128,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_CMIC_BS0_INPUT_TIME_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_INPUT_TIME_0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d120,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_BS0_INPUT_TIME_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_INPUT_TIME_1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d124,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMIC_BS0_INPUT_TIME_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_INPUT_TIME_2_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d128,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_CMIC_BS0_INPUT_TIME_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_OUTPUT_TIME_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234114,
        0,
        0,
        3,
        soc_CMIC_BS0_OUTPUT_TIME_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_OUTPUT_TIME_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234118,
        0,
        0,
        1,
        soc_CMIC_BS0_OUTPUT_TIME_1_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_OUTPUT_TIME_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323411c,
        0,
        0,
        1,
        soc_CMIC_BS0_OUTPUT_TIME_2_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_OUTPUT_TIME_0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d114,
        0,
        0,
        3,
        soc_CMIC_BS0_OUTPUT_TIME_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_OUTPUT_TIME_1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d118,
        0,
        0,
        1,
        soc_CMIC_BS0_OUTPUT_TIME_1_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_OUTPUT_TIME_2_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d11c,
        0,
        0,
        1,
        soc_CMIC_BS0_OUTPUT_TIME_2_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_BS1_BS_TC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3234130,
        0,
        0,
        2,
        soc_NS_BS0_BS_TC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_BS1_BS_TC_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326d130,
        0,
        0,
        2,
        soc_NS_BS0_BS_TC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_COMMON_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235000,
        0,
        0,
        3,
        soc_NS_COMMON_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_COMMON_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c000,
        0,
        0,
        3,
        soc_NS_COMMON_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_M7DG_BSTATEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708d0,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NS_GDPLL_DEBUG_M7DG_BSTATEr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00008000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_M7DG_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708c8,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_M7DG_INT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708d8,
        0,
        0,
        1,
        soc_NS_GDPLL_DEBUG_M7DG_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_M7DG_INT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708d4,
        0,
        0,
        4,
        soc_NS_GDPLL_DEBUG_M7DG_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_M7DG_RSTATEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708cc,
        0,
        0,
        1,
        soc_NS_GDPLL_DEBUG_M7DG_RSTATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_M7DG_THRESHOLDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708c4,
        0,
        0,
        1,
        soc_NS_GDPLL_DEBUG_M7DG_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_MEM0_ECC_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708b4,
        0,
        0,
        4,
        soc_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_MEM0_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708b0,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NS_GDPLL_DEBUG_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_MEM1_ECC_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708bc,
        0,
        0,
        4,
        soc_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_MEM1_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708b8,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NS_GDPLL_DEBUG_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_DEBUG_MEM_TM_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708c0,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_GDPLL_COMMON_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270000,
        0,
        0,
        1,
        soc_NS_GDPLL_GDPLL_COMMON_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_GDPLL_COMMON_INT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270890,
        0,
        0,
        1,
        soc_NS_GDPLL_DEBUG_M7DG_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_GDPLL_COMMON_INT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327088c,
        0,
        0,
        4,
        soc_NS_GDPLL_GDPLL_COMMON_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_ERROR_CODEr */
        soc_block_list[61],
        soc_iprocreg,
        128,
        0,
        0x3270414,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_GDPLL_IA_ERROR_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_IN_ENABLE0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327086c,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_IN_ENABLE1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270870,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_IN_ENABLE2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270874,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_IN_ENABLE3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270878,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_IN_STATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327083c,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_IN_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270840,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_IN_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270844,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_IN_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270848,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_MEM_ECC_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327081c,
        0,
        0,
        4,
        soc_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_MEM_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270818,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NS_GDPLL_IA_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_MEM_TM_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270820,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_TS_PAIR_AVAILABLE0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270404,
        0,
        0,
        1,
        soc_NS_GDPLL_IA_TS_PAIR_AVAILABLE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_TS_PAIR_AVAILABLE1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270408,
        0,
        0,
        1,
        soc_NS_GDPLL_IA_TS_PAIR_AVAILABLE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_TS_PAIR_AVAILABLE2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327040c,
        0,
        0,
        1,
        soc_NS_GDPLL_IA_TS_PAIR_AVAILABLE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_TS_PAIR_AVAILABLE3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270410,
        0,
        0,
        1,
        soc_NS_GDPLL_IA_TS_PAIR_AVAILABLE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_UPDATE_CONFIGr */
        soc_block_list[61],
        soc_iprocreg,
        128,
        0,
        0x3270004,
        SOC_REG_FLAG_ARRAY,
        0,
        6,
        soc_NS_GDPLL_IA_UPDATE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffff03, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_IA_WDOG_CONFIGr */
        soc_block_list[61],
        soc_iprocreg,
        128,
        0,
        0x3270204,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_NS_GDPLL_IA_WDOG_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x010fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271004,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271000,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_001_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327100c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_001_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271008,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_002_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271014,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_002_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271010,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_003_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327101c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_003_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271018,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_004_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271024,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_004_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271020,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_005_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327102c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_005_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271028,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_006_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271034,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_006_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271030,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_007_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327103c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_007_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271038,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_008_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271044,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_008_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271040,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_009_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327104c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_009_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271048,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_010_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271054,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_010_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271050,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_011_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327105c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_011_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271058,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_012_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271064,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_012_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271060,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_013_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327106c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_013_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271068,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_014_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271074,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_014_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271070,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_015_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327107c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_015_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271078,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_016_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271084,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_016_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271080,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_017_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327108c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_017_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271088,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_018_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271094,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_018_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271090,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_019_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327109c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_019_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271098,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_020_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_020_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710a0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_021_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_021_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710a8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_022_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_022_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710b0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_023_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_023_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710b8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_024_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_024_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710c0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_025_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_025_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710c8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_026_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_026_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710d0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_027_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_027_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710d8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_028_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_028_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710e0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_029_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_029_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710e8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_030_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_030_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710f0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_031_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_031_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32710f8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_032_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271104,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_032_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271100,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_033_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327110c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_033_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271108,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_034_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271114,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_034_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271110,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_035_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327111c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_035_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271118,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_036_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271124,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_036_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271120,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_037_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327112c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_037_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271128,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_038_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271134,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_038_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271130,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_039_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327113c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_039_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271138,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_040_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271144,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_040_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271140,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_041_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327114c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_041_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271148,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_042_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271154,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_042_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271150,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_043_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327115c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_043_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271158,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_044_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271164,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_044_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271160,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_045_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327116c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_045_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271168,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_046_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271174,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_046_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271170,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_047_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327117c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_047_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271178,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_048_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271184,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_048_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271180,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_049_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327118c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_049_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271188,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_050_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271194,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_050_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271190,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_051_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327119c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_051_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271198,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_052_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_052_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711a0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_053_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_053_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711a8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_054_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_054_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711b0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_055_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_055_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711b8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_056_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_056_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711c0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_057_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_057_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711c8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_058_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_058_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711d0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_059_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_059_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711d8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_060_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_060_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711e0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_061_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_061_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711e8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_062_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_062_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711f0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_063_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_063_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32711f8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_064_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271204,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_064_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271200,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_065_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327120c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_065_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271208,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_066_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271214,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_066_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271210,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_067_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327121c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_067_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271218,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_068_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271224,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_068_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271220,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_069_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327122c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_069_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271228,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_070_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271234,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_070_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271230,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_071_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327123c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_071_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271238,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_072_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271244,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_072_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271240,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_073_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327124c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_073_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271248,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_074_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271254,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_074_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271250,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_075_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327125c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_075_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271258,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_076_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271264,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_076_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271260,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_077_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327126c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_077_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271268,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_078_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271274,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_078_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271270,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_079_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327127c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_079_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271278,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_080_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271284,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_080_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271280,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_081_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327128c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_081_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271288,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_082_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271294,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_082_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271290,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_083_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327129c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_083_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271298,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_084_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_084_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712a0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_085_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_085_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712a8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_086_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_086_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712b0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_087_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_087_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712b8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_088_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_088_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712c0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_089_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_089_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712c8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_090_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_090_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712d0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_091_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_091_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712d8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_092_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_092_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712e0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_093_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_093_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712e8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_094_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_094_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712f0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_095_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_095_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32712f8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_096_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271304,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_096_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271300,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_097_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327130c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_097_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271308,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_098_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271314,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_098_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271310,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_099_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327131c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_099_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271318,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_100_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271324,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_100_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271320,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_101_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327132c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_101_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271328,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_102_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271334,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_102_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271330,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_103_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327133c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_103_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271338,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_104_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271344,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_104_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271340,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_105_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327134c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_105_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271348,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_106_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271354,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_106_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271350,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_107_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327135c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_107_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271358,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_108_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271364,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_108_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271360,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_109_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327136c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_109_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271368,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_110_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271374,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_110_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271370,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_111_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327137c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_111_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271378,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_112_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271384,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_112_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271380,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_113_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327138c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_113_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271388,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_114_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271394,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_114_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271390,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_115_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327139c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_115_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271398,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_116_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_116_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713a0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_117_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_117_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713a8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_118_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_118_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713b0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_119_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_119_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713b8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_120_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_120_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713c0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_121_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_121_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713c8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_122_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_122_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713d0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_123_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_123_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713d8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_124_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_124_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713e0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_125_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_125_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713e8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_126_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_126_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713f0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_127_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_127_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32713f8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_128_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271404,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_128_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271400,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_129_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327140c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_129_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271408,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_130_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271414,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_130_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271410,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_131_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327141c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_131_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271418,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_132_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271424,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_132_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271420,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_133_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327142c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_133_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271428,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_134_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271434,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_134_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271430,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_135_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327143c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_135_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271438,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_136_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271444,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_136_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271440,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_137_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327144c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_137_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271448,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_138_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271454,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_138_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271450,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_139_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327145c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_139_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271458,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_140_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271464,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_140_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271460,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_141_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327146c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_141_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271468,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_142_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271474,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_142_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271470,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_143_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327147c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_143_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271478,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_144_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271484,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_144_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271480,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_145_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327148c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_145_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271488,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_146_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271494,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_146_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271490,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_147_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327149c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_147_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271498,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_148_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_148_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714a0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_149_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_149_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714a8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_150_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_150_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714b0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_151_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_151_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714b8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_152_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_152_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714c0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_153_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_153_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714c8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_154_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_154_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714d0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_155_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_155_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714d8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_156_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_156_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714e0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_157_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_157_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714e8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_158_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_158_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714f0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_159_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_159_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32714f8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_160_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271504,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_160_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271500,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_161_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327150c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_161_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271508,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_162_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271514,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_162_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271510,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_163_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327151c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_163_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271518,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_164_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271524,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_164_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271520,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_165_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327152c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_165_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271528,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_166_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271534,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_166_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271530,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_167_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327153c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_167_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271538,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_168_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271544,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_168_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271540,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_169_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327154c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_169_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271548,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_170_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271554,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_170_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271550,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_171_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327155c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_171_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271558,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_172_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271564,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_172_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271560,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_173_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327156c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_173_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271568,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_174_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271574,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_174_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271570,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_175_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327157c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_175_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271578,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_176_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271584,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_176_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271580,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_177_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327158c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_177_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271588,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_178_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271594,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_178_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271590,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_179_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327159c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_179_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271598,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_180_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_180_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715a0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_181_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_181_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715a8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_182_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_182_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715b0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_183_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_183_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715b8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_184_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_184_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715c0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_185_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_185_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715c8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_186_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_186_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715d0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_187_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_187_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715d8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_188_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_188_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715e0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_189_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_189_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715e8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_190_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_190_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715f0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_191_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_191_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32715f8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_192_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271604,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_192_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271600,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_193_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327160c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_193_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271608,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_194_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271614,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_194_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271610,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_195_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327161c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_195_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271618,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_196_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271624,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_196_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271620,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_197_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327162c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_197_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271628,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_198_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271634,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_198_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271630,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_199_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327163c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_199_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271638,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_200_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271644,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_200_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271640,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_201_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327164c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_201_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271648,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_202_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271654,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_202_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271650,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_203_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327165c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_203_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271658,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_204_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271664,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_204_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271660,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_205_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327166c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_205_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271668,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_206_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271674,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_206_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271670,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_207_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327167c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_207_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271678,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_208_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271684,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_208_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271680,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_209_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327168c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_209_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271688,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_210_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271694,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_210_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271690,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_211_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327169c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_211_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271698,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_212_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_212_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716a0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_213_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_213_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716a8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_214_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_214_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716b0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_215_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_215_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716b8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_216_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_216_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716c0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_217_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_217_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716c8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_218_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_218_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716d0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_219_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_219_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716d8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_220_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_220_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716e0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_221_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_221_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716e8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_222_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_222_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716f0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_223_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_223_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32716f8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_224_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271704,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_224_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271700,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_225_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327170c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_225_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271708,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_226_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271714,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_226_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271710,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_227_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327171c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_227_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271718,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_228_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271724,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_228_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271720,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_229_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327172c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_229_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271728,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_230_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271734,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_230_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271730,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_231_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327173c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_231_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271738,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_232_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271744,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_232_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271740,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_233_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327174c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_233_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271748,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_234_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271754,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_234_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271750,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_235_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327175c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_235_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271758,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_236_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271764,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_236_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271760,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_237_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327176c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_237_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271768,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_238_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271774,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_238_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271770,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_239_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327177c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_239_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271778,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_240_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271784,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_240_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271780,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_241_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327178c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_241_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271788,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_242_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271794,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_242_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271790,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_243_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327179c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_243_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3271798,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_244_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_244_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717a0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_245_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_245_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717a8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_246_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_246_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717b0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_247_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_247_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717b8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_248_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_248_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717c0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_249_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_249_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717c8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_250_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_250_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717d0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_251_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_251_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717d8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_252_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_252_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717e0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_253_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_253_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717e8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_254_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_254_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717f0,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_255_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_INPUT_ARRAY_TS_255_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32717f8,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_M7_CORE_INT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708a0,
        0,
        0,
        1,
        soc_NS_GDPLL_DEBUG_M7DG_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_M7_CORE_INT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327089c,
        0,
        0,
        4,
        soc_NS_GDPLL_M7_CORE_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_M7_ERROR_INFOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270894,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_M7_ERROR_INFO_INTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270898,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_ERROR_INFO_INTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_M7_TCM_1B_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708ac,
        0,
        0,
        3,
        soc_NS_GDPLL_M7_TCM_1B_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_M7_TCM_2B_ECC_INT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708a8,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_TCM_2B_ECC_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_M7_TCM_2B_ECC_INT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32708a4,
        0,
        0,
        3,
        soc_NS_GDPLL_M7_TCM_1B_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_MEM_ECC_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270834,
        0,
        0,
        4,
        soc_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_MEM_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270830,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_CMIC_RPE_COMPLETION_BUF_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_MEM_TM_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270838,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OUT_ENABLE0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327087c,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OUT_ENABLE1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270880,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OUT_ENABLE2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270884,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OUT_ENABLE3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270888,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OUT_STATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327084c,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OUT_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270850,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OUT_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270854,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OUT_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270858,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OVERLOAD_STATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327085c,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OVERLOAD_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270860,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OVERLOAD_STATUS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270864,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_OVERLOAD_STATUS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270868,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_UPDATE_COMMON_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270814,
        0,
        0,
        2,
        soc_NS_GDPLL_NCO_UPDATE_COMMON_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_NCO_UPDATE_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        128,
        0,
        0x3270614,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_NS_GDPLL_NCO_UPDATE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000037f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_000_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272004,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_000_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272000,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_001_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327200c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_001_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272008,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_002_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272014,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_002_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272010,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_003_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327201c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_003_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272018,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_004_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272024,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_004_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272020,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_005_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327202c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_005_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272028,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_006_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272034,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_006_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272030,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_007_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327203c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_007_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272038,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_008_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272044,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_008_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272040,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_009_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327204c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_009_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272048,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_010_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272054,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_010_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272050,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_011_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327205c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_011_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272058,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_012_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272064,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_012_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272060,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_013_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327206c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_013_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272068,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_014_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272074,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_014_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272070,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_015_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327207c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_015_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272078,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_016_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272084,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_016_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272080,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_017_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327208c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_017_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272088,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_018_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272094,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_018_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272090,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_019_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327209c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_019_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272098,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_020_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_020_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720a0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_021_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_021_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720a8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_022_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_022_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720b0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_023_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_023_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720b8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_024_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_024_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720c0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_025_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_025_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720c8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_026_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_026_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720d0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_027_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_027_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720d8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_028_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_028_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720e0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_029_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_029_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720e8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_030_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_030_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720f0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_031_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_031_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32720f8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_032_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272104,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_032_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272100,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_033_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327210c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_033_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272108,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_034_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272114,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_034_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272110,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_035_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327211c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_035_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272118,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_036_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272124,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_036_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272120,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_037_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327212c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_037_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272128,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_038_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272134,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_038_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272130,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_039_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327213c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_039_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272138,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_040_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272144,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_040_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272140,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_041_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327214c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_041_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272148,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_042_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272154,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_042_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272150,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_043_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327215c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_043_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272158,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_044_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272164,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_044_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272160,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_045_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327216c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_045_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272168,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_046_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272174,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_046_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272170,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_047_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327217c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_047_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272178,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_048_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272184,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_048_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272180,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_049_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327218c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_049_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272188,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_050_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272194,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_050_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272190,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_051_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327219c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_051_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272198,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_052_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_052_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721a0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_053_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_053_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721a8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_054_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_054_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721b0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_055_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_055_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721b8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_056_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_056_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721c0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_057_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_057_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721c8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_058_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_058_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721d0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_059_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_059_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721d8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_060_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_060_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721e0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_061_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_061_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721e8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_062_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_062_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721f0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_063_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_063_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32721f8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_064_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272204,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_064_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272200,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_065_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327220c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_065_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272208,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_066_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272214,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_066_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272210,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_067_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327221c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_067_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272218,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_068_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272224,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_068_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272220,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_069_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327222c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_069_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272228,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_070_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272234,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_070_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272230,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_071_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327223c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_071_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272238,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_072_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272244,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_072_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272240,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_073_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327224c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_073_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272248,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_074_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272254,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_074_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272250,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_075_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327225c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_075_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272258,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_076_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272264,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_076_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272260,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_077_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327226c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_077_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272268,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_078_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272274,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_078_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272270,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_079_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327227c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_079_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272278,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_080_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272284,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_080_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272280,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_081_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327228c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_081_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272288,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_082_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272294,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_082_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272290,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_083_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327229c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_083_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272298,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_084_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_084_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722a0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_085_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_085_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722a8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_086_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_086_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722b0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_087_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_087_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722b8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_088_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_088_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722c0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_089_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_089_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722c8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_090_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_090_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722d0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_091_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_091_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722d8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_092_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_092_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722e0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_093_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_093_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722e8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_094_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_094_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722f0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_095_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_095_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32722f8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_096_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272304,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_096_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272300,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_097_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327230c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_097_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272308,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_098_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272314,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_098_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272310,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_099_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327231c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_099_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272318,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_100_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272324,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_100_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272320,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_101_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327232c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_101_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272328,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_102_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272334,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_102_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272330,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_103_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327233c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_103_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272338,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_104_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272344,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_104_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272340,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_105_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327234c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_105_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272348,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_106_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272354,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_106_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272350,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_107_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327235c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_107_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272358,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_108_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272364,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_108_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272360,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_109_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327236c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_109_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272368,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_110_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272374,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_110_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272370,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_111_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327237c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_111_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272378,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_112_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272384,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_112_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272380,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_113_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327238c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_113_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272388,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_114_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272394,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_114_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272390,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_115_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327239c,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_115_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3272398,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_116_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723a4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_116_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723a0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_117_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723ac,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_117_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723a8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_118_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723b4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_118_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723b0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_119_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723bc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_119_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723b8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_120_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723c4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_120_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723c0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_121_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723cc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_121_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723c8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_122_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723d4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_122_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723d0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_123_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723dc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_123_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723d8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_124_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723e4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_124_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723e0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_125_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723ec,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_125_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723e8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_126_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723f4,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_126_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723f0,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_127_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723fc,
        0,
        0,
        1,
        soc_NS_GDPLL_INPUT_ARRAY_TS_000_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_OUTPUT_ARRAY_127_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32723f8,
        0,
        0,
        1,
        soc_NS_GDPLL_OUTPUT_ARRAY_000_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_TRIGGER_ACKr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3273014,
        0,
        0,
        1,
        soc_NS_GDPLL_TRIGGER_ACKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_TRIGGER_FB_TS_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327300c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_GDPLL_TRIGGER_FB_TS_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_TRIGGER_FB_TS_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3273010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_GDPLL_TRIGGER_FB_TS_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_TRIGGER_REF_TS_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3273004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_GDPLL_TRIGGER_FB_TS_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_TRIGGER_REF_TS_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3273008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_GDPLL_TRIGGER_FB_TS_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_TRIGGER_UPDATEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3273000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_NS_GDPLL_TRIGGER_UPDATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000006ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_WTCHDG_MEM_ECC_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270828,
        0,
        0,
        4,
        soc_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_WTCHDG_MEM_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3270824,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_CMIC_RPE_COMPLETION_BUF_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_GDPLL_WTCHDG_MEM_TM_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x327082c,
        0,
        0,
        1,
        soc_IDB_CA_CPU_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_IA_SRC_FREQ_PPM_CHK_PROFILE_NOMINALr */
        soc_block_list[61],
        soc_iprocreg,
        16,
        0,
        0x32358cc,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_NS_IA_SRC_FREQ_PPM_CHK_PROFILE_NOMINALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_IA_SRC_FREQ_PPM_CHK_PROFILE_NOMINAL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        16,
        0,
        0x326c8cc,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_NS_IA_SRC_FREQ_PPM_CHK_PROFILE_NOMINALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_IA_SRC_FREQ_PPM_CHK_PROFILE_VARIATIONr */
        soc_block_list[61],
        soc_iprocreg,
        16,
        0,
        0x323590c,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_NS_IA_SRC_FREQ_PPM_CHK_PROFILE_VARIATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_IA_SRC_FREQ_PPM_CHK_PROFILE_VARIATION_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        16,
        0,
        0x326c90c,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_NS_IA_SRC_FREQ_PPM_CHK_PROFILE_VARIATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_MISC_CLK_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235358,
        0,
        0,
        7,
        soc_NS_MISC_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f03ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_MISC_CLK_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c358,
        0,
        0,
        7,
        soc_NS_MISC_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_MISC_EVENT_OVRD_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235698,
        0,
        0,
        22,
        soc_NS_MISC_EVENT_OVRD_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_MISC_EVENT_OVRD_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c698,
        0,
        0,
        22,
        soc_NS_MISC_EVENT_OVRD_STATUS_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_MISC_EVENT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235684,
        0,
        0,
        22,
        soc_NS_MISC_EVENT_OVRD_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_MISC_EVENT_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c684,
        0,
        0,
        22,
        soc_NS_MISC_EVENT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_ROE_TS_INT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323595c,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_ROE_TS_INT_ENABLE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c95c,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_ROE_TS_INT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235958,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_ROE_TS_INT_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c958,
        0,
        0,
        1,
        soc_NS_ROE_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_RX_CDR_EVENT_OVRD_STATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235688,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_RX_CDR_EVENT_OVRD_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323568c,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_RX_CDR_EVENT_OVRD_STATUS0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c688,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_RX_CDR_EVENT_OVRD_STATUS1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c68c,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_RX_CDR_EVENT_STATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235674,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_RX_CDR_EVENT_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235678,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_RX_CDR_EVENT_STATUS0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c674,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_RX_CDR_EVENT_STATUS1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c678,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_COUNTER_CONFIG_SELECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235004,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_COUNTER_CONFIG_SELECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_COUNTER_CONFIG_SELECT_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c004,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_COUNTER_CONFIG_SELECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350a8,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0a8,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350b4,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0b4,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350ac,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0ac,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350b8,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0b8,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350bc,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0bc,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350b0,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_0_UP_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0b0,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350c0,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0c0,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350cc,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0cc,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350c4,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_OUTPUT_ENABLE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0c4,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350d0,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0d0,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350d4,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0d4,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350c8,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_1_UP_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0c8,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350d8,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0d8,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350e4,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0e4,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350dc,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_OUTPUT_ENABLE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0dc,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350e8,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0e8,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350ec,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0ec,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350e0,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_2_UP_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0e0,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350f0,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0f0,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350fc,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0fc,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350f4,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_OUTPUT_ENABLE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0f4,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235100,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c100,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235104,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c104,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350f8,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_3_UP_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0f8,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235108,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c108,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235114,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c114,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323510c,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_OUTPUT_ENABLE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c10c,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235118,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c118,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323511c,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c11c,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235110,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_4_UP_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c110,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235120,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c120,
        0,
        0,
        4,
        soc_NS_TIMESYNC_GPIO_0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323512c,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c12c,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235124,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_OUTPUT_ENABLE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c124,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235130,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c130,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235134,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c134,
        0,
        0,
        1,
        soc_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235128,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_GPIO_5_UP_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c128,
        0,
        0,
        1,
        soc_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323566c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_INPUT_TIME_FIFO_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c66c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_INPUT_TIME_FIFO_TS_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323565c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_INPUT_TIME_FIFO_TS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_INPUT_TIME_FIFO_TS_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235660,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NS_TIMESYNC_INPUT_TIME_FIFO_TS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_INPUT_TIME_FIFO_TS_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235664,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_INPUT_TIME_FIFO_TS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_INPUT_TIME_FIFO_TS_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235668,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_NS_TIMESYNC_INPUT_TIME_FIFO_TS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_INPUT_TIME_FIFO_TS_0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c65c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_INPUT_TIME_FIFO_TS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_INPUT_TIME_FIFO_TS_1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c660,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_NS_TIMESYNC_INPUT_TIME_FIFO_TS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_INPUT_TIME_FIFO_TS_2_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c664,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_INPUT_TIME_FIFO_TS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_INPUT_TIME_FIFO_TS_3_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c668,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_NS_TIMESYNC_INPUT_TIME_FIFO_TS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_FWD_CFGr */
        soc_block_list[61],
        soc_iprocreg,
        128,
        0,
        0x32356cc,
        SOC_REG_FLAG_ARRAY,
        0,
        6,
        soc_NS_TIMESYNC_MAPPER_FWD_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01fbffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_FWD_CFG_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        128,
        0,
        0x326c6cc,
        SOC_REG_FLAG_ARRAY,
        0,
        6,
        soc_NS_TIMESYNC_MAPPER_FWD_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01fbffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_PORT_ENABLE_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323569c,
        0,
        0,
        8,
        soc_NS_TIMESYNC_MAPPER_PORT_ENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_PORT_ENABLE_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356a0,
        0,
        0,
        8,
        soc_NS_TIMESYNC_MAPPER_PORT_ENABLE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_PORT_ENABLE_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356a4,
        0,
        0,
        8,
        soc_NS_TIMESYNC_MAPPER_PORT_ENABLE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_PORT_ENABLE_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356a8,
        0,
        0,
        8,
        soc_NS_TIMESYNC_MAPPER_PORT_ENABLE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_PORT_ENABLE_0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c69c,
        0,
        0,
        8,
        soc_NS_TIMESYNC_MAPPER_PORT_ENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_PORT_ENABLE_1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6a0,
        0,
        0,
        8,
        soc_NS_TIMESYNC_MAPPER_PORT_ENABLE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_PORT_ENABLE_2_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6a4,
        0,
        0,
        8,
        soc_NS_TIMESYNC_MAPPER_PORT_ENABLE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_PORT_ENABLE_3_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6a8,
        0,
        0,
        8,
        soc_NS_TIMESYNC_MAPPER_PORT_ENABLE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE0_OVRD_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356c0,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE0_OVRD_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6c0,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE0_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356b4,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE0_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6b4,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE1_OVRD_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356c4,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE1_OVRD_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6c4,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE1_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356b8,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE1_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6b8,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE2_OVRD_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356c8,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE2_OVRD_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6c8,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE2_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356bc,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_RX_TYPE2_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6bc,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_TYPE2_FORMATr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356ac,
        0,
        0,
        1,
        soc_NS_TIMESYNC_MAPPER_TYPE2_FORMATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_MAPPER_TYPE2_FORMAT_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6ac,
        0,
        0,
        1,
        soc_NS_TIMESYNC_MAPPER_TYPE2_FORMATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_ROE_MAX_DELTAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32356b0,
        0,
        0,
        1,
        soc_NS_TIMESYNC_ROE_MAX_DELTAr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_ROE_MAX_DELTA_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c6b0,
        0,
        0,
        1,
        soc_NS_TIMESYNC_ROE_MAX_DELTAr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_RX_CDR_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        64,
        0,
        0x3235138,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_NS_BROADSYNC0_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffffd, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_RX_CDR_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        64,
        0,
        0x326c138,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_NS_BROADSYNC0_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_SERDES_LCPLL_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        4,
        0,
        0x3235338,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_NS_BROADSYNC0_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffffd, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_SERDES_LCPLL_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        4,
        0,
        0x326c338,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_NS_BROADSYNC0_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_ACCUMULATOR_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_ACCUMULATOR_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323506c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_ACCUMULATOR_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_ACCUMULATOR_0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_ACCUMULATOR_1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c06c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_ACCUMULATOR_2_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_BS_INIT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235030,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_BS_INIT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_BS_INIT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c030,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_BS_INIT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_COUNTER_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235020,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_COUNTER_ENABLE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c020,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323507c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c07c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235018,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c018,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323501c,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c01c,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235010,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c010,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235014,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c014,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235008,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c008,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323500c,
        0,
        0,
        2,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c00c,
        0,
        0,
        2,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323502c,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235028,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235024,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c02c,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c028,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c024,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235060,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c060,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_ACCUMULATOR_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323508c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_ACCUMULATOR_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235090,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_ACCUMULATOR_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235094,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_ACCUMULATOR_0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c08c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_ACCUMULATOR_1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c090,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_ACCUMULATOR_2_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c094,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_ACCUMULATOR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_BS_INIT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323505c,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_BS_INIT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_BS_INIT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c05c,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_BS_INIT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_COUNTER_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323504c,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_COUNTER_ENABLE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c04c,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350a0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0a0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x32350a4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c0a4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235044,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c044,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235048,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c048,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323503c,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c03c,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235040,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c040,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235034,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c034,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235038,
        0,
        0,
        2,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPER_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c038,
        0,
        0,
        2,
        soc_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235058,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235054,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235050,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c058,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c054,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c050,
        0,
        0,
        1,
        soc_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235084,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c084,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235098,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c098,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323509c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c09c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS_EVENT_FWD_CFGr */
        soc_block_list[61],
        soc_iprocreg,
        150,
        0,
        0x323535c,
        SOC_REG_FLAG_ARRAY,
        0,
        7,
        soc_NS_TIMESYNC_TS_EVENT_FWD_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TS_EVENT_FWD_CFG_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        150,
        0,
        0x326c35c,
        SOC_REG_FLAG_ARRAY,
        0,
        7,
        soc_NS_TIMESYNC_TS_EVENT_FWD_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TX_PI_CLK_EVENT_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        64,
        0,
        0x3235238,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_NS_BROADSYNC0_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffffd, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TIMESYNC_TX_PI_CLK_EVENT_CTRL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        64,
        0,
        0x326c238,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_NS_BROADSYNC0_CLK_EVENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TS_CAPTURE_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235670,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_NS_TS_CAPTURE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TS_CAPTURE_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c670,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_NS_TS_CAPTURE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TS_CPU_FIFO_ECC_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235950,
        0,
        0,
        4,
        soc_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TS_CPU_FIFO_ECC_CONTROL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c950,
        0,
        0,
        4,
        soc_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TS_CPU_FIFO_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323594c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NS_TS_CPU_FIFO_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TS_CPU_FIFO_ECC_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c94c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NS_TS_CPU_FIFO_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TS_CPU_FIFO_TM_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235954,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TS_CPU_FIFO_TM_CONTROL_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c954,
        0,
        0,
        1,
        soc_ICFG_A9JTAG_CONFIG_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TS_INT_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235964,
        0,
        0,
        1,
        soc_NS_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TS_INT_ENABLE_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c964,
        0,
        0,
        1,
        soc_NS_TS_INT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TS_INT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235960,
        0,
        0,
        24,
        soc_NS_TS_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TS_INT_STATUS_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c960,
        0,
        0,
        24,
        soc_NS_TS_INT_STATUS_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TX_PI_EVENT_OVRD_STATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235690,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TX_PI_EVENT_OVRD_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235694,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TX_PI_EVENT_OVRD_STATUS0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c690,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TX_PI_EVENT_OVRD_STATUS1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c694,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TX_PI_EVENT_STATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x323567c,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_NS_TX_PI_EVENT_STATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x3235680,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TX_PI_EVENT_STATUS0_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c67c,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NS_TX_PI_EVENT_STATUS1_BCM56670_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x326c680,
        0,
        0,
        1,
        soc_NS_RX_CDR_EVENT_OVRD_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000100,
        0,
        0,
        3,
        soc_IEEE1588_TIME_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001500,
        0,
        0,
        3,
        soc_IEEE1588_TIME_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001400,
        0,
        0,
        3,
        soc_IEEE1588_TIME_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001500,
        0,
        0,
        3,
        soc_IEEE1588_TIME_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000200,
        0,
        0,
        3,
        soc_IEEE1588_TIME_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000200,
        0,
        0,
        3,
        soc_IEEE1588_TIME_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76000100,
        0,
        0,
        3,
        soc_IEEE1588_TIME_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IEEE1588_TIME_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000300,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001700,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001600,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001700,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000400,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000400,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76000300,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000400,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001800,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001700,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001800,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000500,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000500,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76000400,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000200,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001600,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001500,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001600,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000300,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000300,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76000200,
        0,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001100,
        0,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001f00,
        0,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001e00,
        0,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001f00,
        0,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000c00,
        0,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000c00,
        0,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76001100,
        0,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76001100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_SECr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000500,
        0,
        0,
        2,
        soc_IEEE1588_TIME_SECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001900,
        0,
        0,
        2,
        soc_IEEE1588_TIME_SEC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001800,
        0,
        0,
        2,
        soc_IEEE1588_TIME_SEC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001900,
        0,
        0,
        2,
        soc_IEEE1588_TIME_SECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000600,
        0,
        0,
        2,
        soc_IEEE1588_TIME_SEC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000600,
        0,
        0,
        2,
        soc_IEEE1588_TIME_SECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76000500,
        0,
        0,
        2,
        soc_IEEE1588_TIME_SEC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76000500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IEEE1588_TIME_SECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_NTSW_AVS_PVTMON_TMON_RESULTr */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x2007800,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NTSW_AVS_PVTMON_TMON_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_NTSW_AVS_PVTMON_TMON_RESULT_BCM56270_A0r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x2003500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_NTSW_AVS_PVTMON_TMON_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_NTSW_AVS_STATUSr */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x2007700,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NTSW_AVS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_NTSW_AVS_STATUS_BCM56270_A0r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x2003400,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_NTSW_AVS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

