INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_CV
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DigLog Project CV/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CV
