// Seed: 420391961
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri   id_5,
    input  tri0  id_6,
    input  tri   id_7
    , id_9, id_10
);
  id_11(
      .id_0(1), .id_1(id_3 == id_7)
  );
  uwire id_12;
  always @(id_4 or(~id_7 ? 1 : id_12 > 1) or id_0 or 1 - 1, 1 or 1 or posedge id_6)
    force id_11 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    output wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    output logic id_7,
    input tri1 id_8,
    output wand id_9
);
  always @(posedge 1) begin
    id_7 <= id_1;
  end
  module_0(
      id_8, id_6, id_5, id_0, id_0, id_0, id_0, id_0
  );
endmodule
