#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f8682c043f0 .scope module, "alu_test" "alu_test" 2 4;
 .timescale -9 -12;
v0x7f8682c158b0_0 .net "flags", 2 0, L_0x7f8682c15cd0;  1 drivers
v0x7f8682c15940_0 .var "instruction", 31 0;
v0x7f8682c159d0_0 .var "regA", 31 0;
v0x7f8682c15aa0_0 .var "regB", 31 0;
v0x7f8682c15b50_0 .net "result", 31 0, L_0x7f8682c15c20;  1 drivers
S_0x7f8682c04570 .scope task, "test_bench" "test_bench" 2 12, 2 12 0, S_0x7f8682c043f0;
 .timescale -9 -12;
v0x7f8682c04730_0 .var "flags_t", 2 0;
v0x7f8682c147e0_0 .var "instruction_t", 31 0;
v0x7f8682c14880_0 .var "regA_t", 31 0;
v0x7f8682c14930_0 .var "regB_t", 31 0;
v0x7f8682c149e0_0 .var "result_t", 31 0;
TD_alu_test.test_bench ;
    %load/vec4 v0x7f8682c147e0_0;
    %store/vec4 v0x7f8682c15940_0, 0, 32;
    %load/vec4 v0x7f8682c14880_0;
    %store/vec4 v0x7f8682c159d0_0, 0, 32;
    %load/vec4 v0x7f8682c14930_0;
    %store/vec4 v0x7f8682c15aa0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 22 "$write", "instruction:%b; regA:%h regB:%h opcode:%h funct:%h; result:%h flags:%b;\011Info: ", v0x7f8682c147e0_0, v0x7f8682c14880_0, v0x7f8682c14930_0, v0x7f8682c153b0_0, v0x7f8682c150b0_0, v0x7f8682c15b50_0, v0x7f8682c158b0_0 {0 0 0};
    %load/vec4 v0x7f8682c15b50_0;
    %load/vec4 v0x7f8682c149e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8682c158b0_0;
    %load/vec4 v0x7f8682c04730_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 24 "$display", "PASS" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 26 "$display", "WRONG" {0 0 0};
T_0.1 ;
    %end;
S_0x7f8682c14ad0 .scope module, "testalu" "alu" 2 10, 3 23 0, S_0x7f8682c043f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 32 "regA";
    .port_info 2 /INPUT 32 "regB";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 3 "flags";
L_0x7f8682c15c20 .functor BUFZ 32, v0x7f8682c156d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8682c15cd0 .functor BUFZ 3, v0x7f8682c15000_0, C4<000>, C4<000>, C4<000>;
v0x7f8682c14de0_0 .var "alu_flags", 2 0;
v0x7f8682c14e90_0 .var "alu_result", 31 0;
v0x7f8682c14f40_0 .net "flags", 2 0, L_0x7f8682c15cd0;  alias, 1 drivers
v0x7f8682c15000_0 .var "flags_reg", 2 0;
v0x7f8682c150b0_0 .var "funct", 5 0;
v0x7f8682c151a0_0 .var "imm", 15 0;
v0x7f8682c15250_0 .var "imm_ext", 31 0;
v0x7f8682c15300_0 .net "instruction", 31 0, v0x7f8682c15940_0;  1 drivers
v0x7f8682c153b0_0 .var "opcode", 5 0;
v0x7f8682c154c0_0 .net "regA", 31 0, v0x7f8682c159d0_0;  1 drivers
v0x7f8682c15570_0 .net "regB", 31 0, v0x7f8682c15aa0_0;  1 drivers
v0x7f8682c15620_0 .net "result", 31 0, L_0x7f8682c15c20;  alias, 1 drivers
v0x7f8682c156d0_0 .var "result_reg", 31 0;
v0x7f8682c15780_0 .var "shamt", 31 0;
E_0x7f8682c14d50 .event edge, v0x7f8682c14de0_0, v0x7f8682c14e90_0;
E_0x7f8682c14d80/0 .event edge, v0x7f8682c15780_0, v0x7f8682c15250_0, v0x7f8682c15570_0, v0x7f8682c154c0_0;
E_0x7f8682c14d80/1 .event edge, v0x7f8682c150b0_0, v0x7f8682c153b0_0;
E_0x7f8682c14d80 .event/or E_0x7f8682c14d80/0, E_0x7f8682c14d80/1;
    .scope S_0x7f8682c14ad0;
T_1 ;
    %wait E_0x7f8682c14d80;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8682c15000_0, 0, 3;
    %load/vec4 v0x7f8682c15300_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7f8682c153b0_0, 0, 6;
    %load/vec4 v0x7f8682c15300_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7f8682c150b0_0, 0, 6;
    %load/vec4 v0x7f8682c15300_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7f8682c151a0_0, 0, 16;
    %load/vec4 v0x7f8682c151a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7f8682c151a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8682c15250_0, 0, 32;
    %load/vec4 v0x7f8682c15300_0;
    %parti/s 5, 6, 4;
    %pad/u 32;
    %store/vec4 v0x7f8682c15780_0, 0, 32;
    %load/vec4 v0x7f8682c153b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %load/vec4 v0x7f8682c150b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.27;
T_1.13 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %add;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %load/vec4 v0x7f8682c154c0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %load/vec4 v0x7f8682c15570_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %and;
    %load/vec4 v0x7f8682c14e90_0;
    %parti/s 1, 31, 6;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f8682c154c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7f8682c15570_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7f8682c14e90_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.28, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8682c15000_0, 4, 1;
T_1.28 ;
    %jmp T_1.27;
T_1.14 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %add;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.27;
T_1.15 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %sub;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %load/vec4 v0x7f8682c154c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7f8682c15570_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x7f8682c14e90_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x7f8682c154c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x7f8682c15570_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7f8682c14e90_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8682c15000_0, 4, 1;
T_1.30 ;
    %jmp T_1.27;
T_1.16 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %sub;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.27;
T_1.17 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %and;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.27;
T_1.18 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %or;
    %inv;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.27;
T_1.19 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %or;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %xor;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.32, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.33, 8;
T_1.32 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.33, 8;
 ; End of false expr.
    %blend;
T_1.33;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %load/vec4 v0x7f8682c14e90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8682c15000_0, 4, 1;
T_1.34 ;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.37, 8;
T_1.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.37, 8;
 ; End of false expr.
    %blend;
T_1.37;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %load/vec4 v0x7f8682c14e90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8682c15000_0, 4, 1;
T_1.38 ;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.41, 8;
T_1.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.41, 8;
 ; End of false expr.
    %blend;
T_1.41;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %load/vec4 v0x7f8682c14e90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8682c15000_0, 4, 1;
T_1.42 ;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.44, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.45, 8;
T_1.44 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.45, 8;
 ; End of false expr.
    %blend;
T_1.45;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %load/vec4 v0x7f8682c14e90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8682c15000_0, 4, 1;
T_1.46 ;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0x7f8682c15780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.55;
T_1.48 ;
    %load/vec4 v0x7f8682c154c0_0;
    %ix/getv 4, v0x7f8682c15780_0;
    %shiftl 4;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.55;
T_1.49 ;
    %load/vec4 v0x7f8682c154c0_0;
    %ix/getv 4, v0x7f8682c15780_0;
    %shiftl 4;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.55;
T_1.50 ;
    %load/vec4 v0x7f8682c154c0_0;
    %ix/getv 4, v0x7f8682c15780_0;
    %shiftr 4;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.55;
T_1.51 ;
    %load/vec4 v0x7f8682c154c0_0;
    %ix/getv 4, v0x7f8682c15780_0;
    %shiftr 4;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.55;
T_1.52 ;
    %load/vec4 v0x7f8682c154c0_0;
    %ix/getv 4, v0x7f8682c15780_0;
    %shiftr/s 4;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.55;
T_1.53 ;
    %load/vec4 v0x7f8682c154c0_0;
    %ix/getv 4, v0x7f8682c15780_0;
    %shiftr/s 4;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.55;
T_1.55 ;
    %pop/vec4 1;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1.12;
T_1.0 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15250_0;
    %add;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %load/vec4 v0x7f8682c154c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7f8682c15250_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8682c14e90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7f8682c154c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.56, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8682c15000_0, 4, 1;
T_1.56 ;
    %jmp T_1.12;
T_1.1 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15250_0;
    %add;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15250_0;
    %and;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15250_0;
    %or;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15250_0;
    %xor;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15250_0;
    %add;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15250_0;
    %add;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %sub;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %load/vec4 v0x7f8682c14e90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.58, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8682c15000_0, 4, 1;
T_1.58 ;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %sub;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %load/vec4 v0x7f8682c14e90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.60, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8682c15000_0, 4, 1;
T_1.60 ;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.62, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.63, 8;
T_1.62 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.63, 8;
 ; End of false expr.
    %blend;
T_1.63;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x7f8682c154c0_0;
    %load/vec4 v0x7f8682c15250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.65, 8;
T_1.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.65, 8;
 ; End of false expr.
    %blend;
T_1.65;
    %store/vec4 v0x7f8682c14e90_0, 0, 32;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7f8682c14e90_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.66, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.67, 8;
T_1.66 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.67, 8;
 ; End of false expr.
    %blend;
T_1.67;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8682c15000_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8682c14ad0;
T_2 ;
    %wait E_0x7f8682c14d50;
    %load/vec4 v0x7f8682c14e90_0;
    %assign/vec4 v0x7f8682c156d0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8682c043f0;
T_3 ;
    %delay 10000, 0;
    %vpi_call 2 32 "$display", "add" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097184, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097184, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097184, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 2147483646, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "\012addi" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 537001982, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %pushi/vec4 536969216, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 2147450880, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %pushi/vec4 536936450, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 2147483646, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %pushi/vec4 536936450, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %vpi_call 2 43 "$display", "\012addu" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097185, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097185, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097185, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2097185, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "\012addiu" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 604045319, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %pushi/vec4 604078080, 0, 32;
    %store/vec4 v0x7f8682c147e0_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7f8682c14880_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f8682c14930_0, 0, 32;
    %pushi/vec4 2147450880, 0, 32;
    %store/vec4 v0x7f8682c149e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8682c04730_0, 0, 3;
    %fork TD_alu_test.test_bench, S_0x7f8682c04570;
    %join;
    %delay 10000, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb_edgar.v";
    "./alu.v";
