module Latch_IF_ID (
	input							clk_i,
	input							rst_ni,
	input				[31:0]	if_inst_i,
	output	reg	[31:0]	id_inst_o

);
	//FF D
	always @(posedge clk_i, negedge rst_ni)
	begin
		if(!rst_ni)								//si reset
			ifid_inst_o <= 32'h0;			//salida = 0
		else										//no reset
			ifid_inst_o <= if_inst_i;		//salida = entrada
		end
		
endmodule 