#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0xc4487dc43e70 .scope module, "tb_heterogeneous_processor_test" "tb_heterogeneous_processor_test" 2 3;
 .timescale -9 -12;
v0xc4487dc67f90_0 .net "bus_data_out", 31 0, v0xc4487dc62860_0;  1 drivers
v0xc4487dc680c0_0 .var "core_a_busy", 0 0;
v0xc4487dc681d0_0 .var "core_a_input_A", 31 0;
v0xc4487dc682c0_0 .var "core_a_input_B", 31 0;
v0xc4487dc683b0_0 .net "core_a_result", 31 0, v0xc4487dc63420_0;  1 drivers
v0xc4487dc684c0_0 .var "core_b_busy", 0 0;
v0xc4487dc68560_0 .var "core_b_input_A", 127 0;
v0xc4487dc68670_0 .var "core_b_input_B", 127 0;
v0xc4487dc68780_0 .net "core_b_result", 255 0, v0xc4487dc644d0_0;  1 drivers
v0xc4487dc688d0_0 .net "corrected_data_out", 7 0, v0xc4487dc66930_0;  1 drivers
v0xc4487dc68990_0 .net "encrypted_data_out", 255 0, v0xc4487dc422d0_0;  1 drivers
v0xc4487dc68aa0_0 .net "frequency_level_out", 1 0, v0xc4487dc64b80_0;  1 drivers
v0xc4487dc68bb0_0 .net "optimized_parameters_out", 15 0, v0xc4487dc61ca0_0;  1 drivers
v0xc4487dc68cc0_0 .net "reconfig_trigger_out", 0 0, v0xc4487dc66af0_0;  1 drivers
v0xc4487dc68db0_0 .var "task_ready", 0 0;
v0xc4487dc68ea0_0 .net "voltage_level_out", 1 0, v0xc4487dc64c80_0;  1 drivers
S_0xc4487dc44000 .scope module, "uut" "heterogeneous_processor" 2 24, 3 1 0, S_0xc4487dc43e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 128 "A_flat";
    .port_info 3 /INPUT 128 "B_flat";
    .port_info 4 /INPUT 1 "core_a_busy";
    .port_info 5 /INPUT 1 "core_b_busy";
    .port_info 6 /INPUT 1 "task_ready";
    .port_info 7 /OUTPUT 32 "result_core_a";
    .port_info 8 /OUTPUT 256 "result_core_b";
    .port_info 9 /OUTPUT 32 "bus_data_out";
    .port_info 10 /OUTPUT 256 "encrypted_data_out";
    .port_info 11 /OUTPUT 1 "reconfig_trigger_out";
    .port_info 12 /OUTPUT 8 "corrected_data_out";
    .port_info 13 /OUTPUT 2 "voltage_level_out";
    .port_info 14 /OUTPUT 2 "frequency_level_out";
    .port_info 15 /OUTPUT 16 "optimized_parameters_out";
v0xc4487dc66d10_0 .net "A", 31 0, v0xc4487dc681d0_0;  1 drivers
v0xc4487dc66dd0_0 .net "A_flat", 127 0, v0xc4487dc68560_0;  1 drivers
v0xc4487dc66ea0_0 .net "B", 31 0, v0xc4487dc682c0_0;  1 drivers
v0xc4487dc66fa0_0 .net "B_flat", 127 0, v0xc4487dc68670_0;  1 drivers
v0xc4487dc67070_0 .net *"_ivl_7", 7 0, L_0xc4487dc7a4b0;  1 drivers
L_0xf565b7ef60a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xc4487dc67110_0 .net/2u *"_ivl_8", 3 0, L_0xf565b7ef60a8;  1 drivers
v0xc4487dc671f0_0 .net "assign_to_a", 0 0, v0xc4487dc621a0_0;  1 drivers
v0xc4487dc672e0_0 .net "assign_to_b", 0 0, v0xc4487dc62260_0;  1 drivers
v0xc4487dc673d0_0 .net "bus_data_out", 31 0, v0xc4487dc62860_0;  alias, 1 drivers
v0xc4487dc67490_0 .net "bus_grant_a", 0 0, v0xc4487dc62960_0;  1 drivers
v0xc4487dc67530_0 .net "bus_grant_b", 0 0, v0xc4487dc62a20_0;  1 drivers
v0xc4487dc675d0_0 .net "core_a_busy", 0 0, v0xc4487dc680c0_0;  1 drivers
v0xc4487dc676a0_0 .net "core_b_busy", 0 0, v0xc4487dc684c0_0;  1 drivers
v0xc4487dc67770_0 .net "corrected_data_out", 7 0, v0xc4487dc66930_0;  alias, 1 drivers
v0xc4487dc67840_0 .net "encrypted_data_out", 255 0, v0xc4487dc422d0_0;  alias, 1 drivers
v0xc4487dc67910_0 .net "frequency_level_out", 1 0, v0xc4487dc64b80_0;  alias, 1 drivers
v0xc4487dc679e0_0 .net "optimized_parameters_out", 15 0, v0xc4487dc61ca0_0;  alias, 1 drivers
v0xc4487dc67ab0_0 .net "reconfig_trigger_out", 0 0, v0xc4487dc66af0_0;  alias, 1 drivers
v0xc4487dc67b80_0 .net "result_core_a", 31 0, v0xc4487dc63420_0;  alias, 1 drivers
v0xc4487dc67c20_0 .net "result_core_b", 255 0, v0xc4487dc644d0_0;  alias, 1 drivers
v0xc4487dc67cc0_0 .net "task_ready", 0 0, v0xc4487dc68db0_0;  1 drivers
v0xc4487dc67d60_0 .net "voltage_level_out", 1 0, v0xc4487dc64c80_0;  alias, 1 drivers
L_0xc4487dc68fb0 .part v0xc4487dc644d0_0, 0, 32;
L_0xc4487dc7a4b0 .part v0xc4487dc63420_0, 0, 8;
L_0xc4487dc7a550 .concat [ 4 8 0 0], L_0xf565b7ef60a8, L_0xc4487dc7a4b0;
L_0xc4487dc7a690 .part v0xc4487dc63420_0, 0, 8;
L_0xc4487dc7a730 .part v0xc4487dc63420_0, 0, 16;
S_0xc4487dc1a0b0 .scope module, "aes_encrypt_inst" "aes_encrypt" 3 68, 4 1 0, S_0xc4487dc44000;
 .timescale -9 -12;
    .port_info 0 /INPUT 256 "plaintext";
    .port_info 1 /INPUT 256 "key";
    .port_info 2 /OUTPUT 256 "ciphertext";
v0xc4487dc422d0_0 .var "ciphertext", 255 0;
L_0xf565b7ef6060 .functor BUFT 1, C4<1010101111001101101010111100110110101011110011011010101111001101101010111100110110101011110011011010101111001101101010111100110110101011110011011010101111001101101010111100110110101011110011011010101111001101101010111100110110101011110011011010101111001101>, C4<0>, C4<0>, C4<0>;
v0xc4487dc42370_0 .net "key", 255 0, L_0xf565b7ef6060;  1 drivers
v0xc4487dc617f0_0 .net "plaintext", 255 0, v0xc4487dc644d0_0;  alias, 1 drivers
E_0xc4487dc15d30 .event edge, v0xc4487dc617f0_0, v0xc4487dc42370_0;
S_0xc4487dc61930 .scope module, "ai_optimizer_inst" "ai_optimizer" 3 88, 5 1 0, S_0xc4487dc44000;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "sensor_data";
    .port_info 1 /INPUT 16 "target_performance";
    .port_info 2 /OUTPUT 16 "optimized_parameters";
v0xc4487dc61ba0_0 .var "adjusted_parameters", 15 0;
v0xc4487dc61ca0_0 .var "optimized_parameters", 15 0;
v0xc4487dc61d80_0 .net "sensor_data", 15 0, L_0xc4487dc7a730;  1 drivers
L_0xf565b7ef60f0 .functor BUFT 1, C4<0001001000110100>, C4<0>, C4<0>, C4<0>;
v0xc4487dc61e40_0 .net "target_performance", 15 0, L_0xf565b7ef60f0;  1 drivers
E_0xc4487dc15870 .event edge, v0xc4487dc61d80_0, v0xc4487dc61e40_0, v0xc4487dc61ba0_0;
S_0xc4487dc61fa0 .scope module, "ai_scheduler_inst" "ai_scheduler" 3 52, 6 1 0, S_0xc4487dc44000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "core_a_busy";
    .port_info 1 /INPUT 1 "core_b_busy";
    .port_info 2 /INPUT 1 "task_ready";
    .port_info 3 /OUTPUT 1 "assign_to_a";
    .port_info 4 /OUTPUT 1 "assign_to_b";
v0xc4487dc621a0_0 .var "assign_to_a", 0 0;
v0xc4487dc62260_0 .var "assign_to_b", 0 0;
v0xc4487dc62320_0 .net "core_a_busy", 0 0, v0xc4487dc680c0_0;  alias, 1 drivers
v0xc4487dc623c0_0 .net "core_b_busy", 0 0, v0xc4487dc684c0_0;  alias, 1 drivers
v0xc4487dc62480_0 .net "task_ready", 0 0, v0xc4487dc68db0_0;  alias, 1 drivers
E_0xc4487dbea9d0 .event edge, v0xc4487dc62480_0, v0xc4487dc62320_0, v0xc4487dc623c0_0;
S_0xc4487dc62630 .scope module, "bus_interface_inst" "bus_interface" 3 41, 7 1 0, S_0xc4487dc44000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "core_a_data";
    .port_info 1 /INPUT 32 "core_b_data";
    .port_info 2 /INPUT 1 "core_a_req";
    .port_info 3 /INPUT 1 "core_b_req";
    .port_info 4 /OUTPUT 32 "bus_data";
    .port_info 5 /OUTPUT 1 "bus_grant_a";
    .port_info 6 /OUTPUT 1 "bus_grant_b";
v0xc4487dc62860_0 .var "bus_data", 31 0;
v0xc4487dc62960_0 .var "bus_grant_a", 0 0;
v0xc4487dc62a20_0 .var "bus_grant_b", 0 0;
v0xc4487dc62ac0_0 .net "core_a_data", 31 0, v0xc4487dc63420_0;  alias, 1 drivers
v0xc4487dc62ba0_0 .net "core_a_req", 0 0, v0xc4487dc621a0_0;  alias, 1 drivers
v0xc4487dc62c90_0 .net "core_b_data", 31 0, L_0xc4487dc68fb0;  1 drivers
v0xc4487dc62d50_0 .net "core_b_req", 0 0, v0xc4487dc62260_0;  alias, 1 drivers
E_0xc4487dc41bc0 .event edge, v0xc4487dc621a0_0, v0xc4487dc62260_0, v0xc4487dc62ac0_0, v0xc4487dc62c90_0;
S_0xc4487dc62ee0 .scope module, "core_a_inst" "core_a" 3 26, 8 1 0, S_0xc4487dc44000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "result";
v0xc4487dc63150_0 .net "A", 31 0, v0xc4487dc681d0_0;  alias, 1 drivers
v0xc4487dc63250_0 .net "B", 31 0, v0xc4487dc682c0_0;  alias, 1 drivers
L_0xf565b7ef6018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xc4487dc63330_0 .net "opcode", 3 0, L_0xf565b7ef6018;  1 drivers
v0xc4487dc63420_0 .var "result", 31 0;
E_0xc4487dc41990 .event edge, v0xc4487dc63330_0, v0xc4487dc63150_0, v0xc4487dc63250_0;
S_0xc4487dc635a0 .scope module, "core_b_inst" "core_b" 3 34, 9 1 0, S_0xc4487dc44000;
 .timescale -9 -12;
    .port_info 0 /INPUT 128 "A_flat";
    .port_info 1 /INPUT 128 "B_flat";
    .port_info 2 /OUTPUT 256 "C_flat";
v0xc4487dc639f0 .array "A", 15 0, 7 0;
v0xc4487dc63cd0_0 .net "A_flat", 127 0, v0xc4487dc68560_0;  alias, 1 drivers
v0xc4487dc63db0 .array "B", 15 0, 7 0;
v0xc4487dc64050_0 .net "B_flat", 127 0, v0xc4487dc68670_0;  alias, 1 drivers
v0xc4487dc64130 .array "C", 15 0, 15 0;
v0xc4487dc644d0_0 .var "C_flat", 255 0;
v0xc4487dc64590_0 .var/i "i", 31 0;
v0xc4487dc64650_0 .var/i "j", 31 0;
v0xc4487dc64730_0 .var/i "k", 31 0;
v0xc4487dc64130_0 .array/port v0xc4487dc64130, 0;
v0xc4487dc64130_1 .array/port v0xc4487dc64130, 1;
E_0xc4487dc637f0/0 .event edge, v0xc4487dc63cd0_0, v0xc4487dc64050_0, v0xc4487dc64130_0, v0xc4487dc64130_1;
v0xc4487dc64130_2 .array/port v0xc4487dc64130, 2;
v0xc4487dc64130_3 .array/port v0xc4487dc64130, 3;
v0xc4487dc64130_4 .array/port v0xc4487dc64130, 4;
v0xc4487dc64130_5 .array/port v0xc4487dc64130, 5;
E_0xc4487dc637f0/1 .event edge, v0xc4487dc64130_2, v0xc4487dc64130_3, v0xc4487dc64130_4, v0xc4487dc64130_5;
v0xc4487dc64130_6 .array/port v0xc4487dc64130, 6;
v0xc4487dc64130_7 .array/port v0xc4487dc64130, 7;
v0xc4487dc64130_8 .array/port v0xc4487dc64130, 8;
v0xc4487dc64130_9 .array/port v0xc4487dc64130, 9;
E_0xc4487dc637f0/2 .event edge, v0xc4487dc64130_6, v0xc4487dc64130_7, v0xc4487dc64130_8, v0xc4487dc64130_9;
v0xc4487dc64130_10 .array/port v0xc4487dc64130, 10;
v0xc4487dc64130_11 .array/port v0xc4487dc64130, 11;
v0xc4487dc64130_12 .array/port v0xc4487dc64130, 12;
v0xc4487dc64130_13 .array/port v0xc4487dc64130, 13;
E_0xc4487dc637f0/3 .event edge, v0xc4487dc64130_10, v0xc4487dc64130_11, v0xc4487dc64130_12, v0xc4487dc64130_13;
v0xc4487dc64130_14 .array/port v0xc4487dc64130, 14;
v0xc4487dc64130_15 .array/port v0xc4487dc64130, 15;
v0xc4487dc639f0_0 .array/port v0xc4487dc639f0, 0;
v0xc4487dc639f0_1 .array/port v0xc4487dc639f0, 1;
E_0xc4487dc637f0/4 .event edge, v0xc4487dc64130_14, v0xc4487dc64130_15, v0xc4487dc639f0_0, v0xc4487dc639f0_1;
v0xc4487dc639f0_2 .array/port v0xc4487dc639f0, 2;
v0xc4487dc639f0_3 .array/port v0xc4487dc639f0, 3;
v0xc4487dc639f0_4 .array/port v0xc4487dc639f0, 4;
v0xc4487dc639f0_5 .array/port v0xc4487dc639f0, 5;
E_0xc4487dc637f0/5 .event edge, v0xc4487dc639f0_2, v0xc4487dc639f0_3, v0xc4487dc639f0_4, v0xc4487dc639f0_5;
v0xc4487dc639f0_6 .array/port v0xc4487dc639f0, 6;
v0xc4487dc639f0_7 .array/port v0xc4487dc639f0, 7;
v0xc4487dc639f0_8 .array/port v0xc4487dc639f0, 8;
v0xc4487dc639f0_9 .array/port v0xc4487dc639f0, 9;
E_0xc4487dc637f0/6 .event edge, v0xc4487dc639f0_6, v0xc4487dc639f0_7, v0xc4487dc639f0_8, v0xc4487dc639f0_9;
v0xc4487dc639f0_10 .array/port v0xc4487dc639f0, 10;
v0xc4487dc639f0_11 .array/port v0xc4487dc639f0, 11;
v0xc4487dc639f0_12 .array/port v0xc4487dc639f0, 12;
v0xc4487dc639f0_13 .array/port v0xc4487dc639f0, 13;
E_0xc4487dc637f0/7 .event edge, v0xc4487dc639f0_10, v0xc4487dc639f0_11, v0xc4487dc639f0_12, v0xc4487dc639f0_13;
v0xc4487dc639f0_14 .array/port v0xc4487dc639f0, 14;
v0xc4487dc639f0_15 .array/port v0xc4487dc639f0, 15;
v0xc4487dc63db0_0 .array/port v0xc4487dc63db0, 0;
v0xc4487dc63db0_1 .array/port v0xc4487dc63db0, 1;
E_0xc4487dc637f0/8 .event edge, v0xc4487dc639f0_14, v0xc4487dc639f0_15, v0xc4487dc63db0_0, v0xc4487dc63db0_1;
v0xc4487dc63db0_2 .array/port v0xc4487dc63db0, 2;
v0xc4487dc63db0_3 .array/port v0xc4487dc63db0, 3;
v0xc4487dc63db0_4 .array/port v0xc4487dc63db0, 4;
v0xc4487dc63db0_5 .array/port v0xc4487dc63db0, 5;
E_0xc4487dc637f0/9 .event edge, v0xc4487dc63db0_2, v0xc4487dc63db0_3, v0xc4487dc63db0_4, v0xc4487dc63db0_5;
v0xc4487dc63db0_6 .array/port v0xc4487dc63db0, 6;
v0xc4487dc63db0_7 .array/port v0xc4487dc63db0, 7;
v0xc4487dc63db0_8 .array/port v0xc4487dc63db0, 8;
v0xc4487dc63db0_9 .array/port v0xc4487dc63db0, 9;
E_0xc4487dc637f0/10 .event edge, v0xc4487dc63db0_6, v0xc4487dc63db0_7, v0xc4487dc63db0_8, v0xc4487dc63db0_9;
v0xc4487dc63db0_10 .array/port v0xc4487dc63db0, 10;
v0xc4487dc63db0_11 .array/port v0xc4487dc63db0, 11;
v0xc4487dc63db0_12 .array/port v0xc4487dc63db0, 12;
v0xc4487dc63db0_13 .array/port v0xc4487dc63db0, 13;
E_0xc4487dc637f0/11 .event edge, v0xc4487dc63db0_10, v0xc4487dc63db0_11, v0xc4487dc63db0_12, v0xc4487dc63db0_13;
v0xc4487dc63db0_14 .array/port v0xc4487dc63db0, 14;
v0xc4487dc63db0_15 .array/port v0xc4487dc63db0, 15;
E_0xc4487dc637f0/12 .event edge, v0xc4487dc63db0_14, v0xc4487dc63db0_15;
E_0xc4487dc637f0 .event/or E_0xc4487dc637f0/0, E_0xc4487dc637f0/1, E_0xc4487dc637f0/2, E_0xc4487dc637f0/3, E_0xc4487dc637f0/4, E_0xc4487dc637f0/5, E_0xc4487dc637f0/6, E_0xc4487dc637f0/7, E_0xc4487dc637f0/8, E_0xc4487dc637f0/9, E_0xc4487dc637f0/10, E_0xc4487dc637f0/11, E_0xc4487dc637f0/12;
S_0xc4487dc64920 .scope module, "dvfs_controller_inst" "dvfs_controller" 3 61, 10 1 0, S_0xc4487dc44000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "workload";
    .port_info 1 /OUTPUT 2 "voltage_level";
    .port_info 2 /OUTPUT 2 "frequency_level";
v0xc4487dc64b80_0 .var "frequency_level", 1 0;
v0xc4487dc64c80_0 .var "voltage_level", 1 0;
v0xc4487dc64d60_0 .net "workload", 31 0, v0xc4487dc63420_0;  alias, 1 drivers
E_0xc4487dc64b00 .event edge, v0xc4487dc62ac0_0;
S_0xc4487dc64f00 .scope module, "ecc_inst" "ecc" 3 82, 11 1 0, S_0xc4487dc44000;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 12 "data_out";
v0xc4487dc651a0_0 .net "data_in", 7 0, L_0xc4487dc7a690;  1 drivers
v0xc4487dc652a0_0 .var "data_out", 11 0;
E_0xc4487dc65120 .event edge, v0xc4487dc651a0_0;
S_0xc4487dc653e0 .scope module, "fault_monitor_inst" "fault_monitor" 3 75, 12 1 0, S_0xc4487dc44000;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "data_in";
    .port_info 1 /OUTPUT 1 "reconfig_trigger";
    .port_info 2 /OUTPUT 8 "corrected_data";
L_0xc4487dc79230 .functor XOR 1, L_0xc4487dc790f0, L_0xc4487dc79190, C4<0>, C4<0>;
L_0xc4487dc793e0 .functor XOR 1, L_0xc4487dc79230, L_0xc4487dc79340, C4<0>, C4<0>;
L_0xc4487dc796c0 .functor XOR 1, L_0xc4487dc794f0, L_0xc4487dc79620, C4<0>, C4<0>;
L_0xc4487dc79860 .functor XOR 1, L_0xc4487dc796c0, L_0xc4487dc79780, C4<0>, C4<0>;
L_0xc4487dc79b00 .functor XOR 1, L_0xc4487dc79970, L_0xc4487dc79a10, C4<0>, C4<0>;
L_0xc4487dc79cb0 .functor XOR 1, L_0xc4487dc79b00, L_0xc4487dc79c10, C4<0>, C4<0>;
L_0xc4487dc79fa0 .functor XOR 1, L_0xc4487dc79e00, L_0xc4487dc79f00, C4<0>, C4<0>;
L_0xc4487dc7a170 .functor XOR 1, L_0xc4487dc79fa0, L_0xc4487dc7a060, C4<0>, C4<0>;
v0xc4487dc656d0_0 .net *"_ivl_1", 0 0, L_0xc4487dc790f0;  1 drivers
v0xc4487dc657d0_0 .net *"_ivl_11", 0 0, L_0xc4487dc794f0;  1 drivers
v0xc4487dc658b0_0 .net *"_ivl_13", 0 0, L_0xc4487dc79620;  1 drivers
v0xc4487dc65970_0 .net *"_ivl_14", 0 0, L_0xc4487dc796c0;  1 drivers
v0xc4487dc65a50_0 .net *"_ivl_17", 0 0, L_0xc4487dc79780;  1 drivers
v0xc4487dc65b80_0 .net *"_ivl_18", 0 0, L_0xc4487dc79860;  1 drivers
v0xc4487dc65c60_0 .net *"_ivl_21", 0 0, L_0xc4487dc79970;  1 drivers
v0xc4487dc65d40_0 .net *"_ivl_23", 0 0, L_0xc4487dc79a10;  1 drivers
v0xc4487dc65e20_0 .net *"_ivl_24", 0 0, L_0xc4487dc79b00;  1 drivers
v0xc4487dc65f90_0 .net *"_ivl_27", 0 0, L_0xc4487dc79c10;  1 drivers
v0xc4487dc66070_0 .net *"_ivl_28", 0 0, L_0xc4487dc79cb0;  1 drivers
v0xc4487dc66150_0 .net *"_ivl_3", 0 0, L_0xc4487dc79190;  1 drivers
v0xc4487dc66230_0 .net *"_ivl_31", 0 0, L_0xc4487dc79e00;  1 drivers
v0xc4487dc66310_0 .net *"_ivl_33", 0 0, L_0xc4487dc79f00;  1 drivers
v0xc4487dc663f0_0 .net *"_ivl_34", 0 0, L_0xc4487dc79fa0;  1 drivers
v0xc4487dc664d0_0 .net *"_ivl_37", 0 0, L_0xc4487dc7a060;  1 drivers
v0xc4487dc665b0_0 .net *"_ivl_38", 0 0, L_0xc4487dc7a170;  1 drivers
v0xc4487dc66690_0 .net *"_ivl_4", 0 0, L_0xc4487dc79230;  1 drivers
v0xc4487dc66770_0 .net *"_ivl_7", 0 0, L_0xc4487dc79340;  1 drivers
v0xc4487dc66850_0 .net *"_ivl_8", 0 0, L_0xc4487dc793e0;  1 drivers
v0xc4487dc66930_0 .var "corrected_data", 7 0;
v0xc4487dc66a10_0 .net "data_in", 11 0, L_0xc4487dc7a550;  1 drivers
v0xc4487dc66af0_0 .var "reconfig_trigger", 0 0;
v0xc4487dc66bb0_0 .net "syndrome", 3 0, L_0xc4487dc7a2d0;  1 drivers
E_0xc4487dc65650 .event edge, v0xc4487dc66bb0_0, v0xc4487dc66a10_0;
L_0xc4487dc790f0 .part L_0xc4487dc7a550, 11, 1;
L_0xc4487dc79190 .part L_0xc4487dc7a550, 10, 1;
L_0xc4487dc79340 .part L_0xc4487dc7a550, 9, 1;
L_0xc4487dc794f0 .part L_0xc4487dc7a550, 11, 1;
L_0xc4487dc79620 .part L_0xc4487dc7a550, 10, 1;
L_0xc4487dc79780 .part L_0xc4487dc7a550, 8, 1;
L_0xc4487dc79970 .part L_0xc4487dc7a550, 11, 1;
L_0xc4487dc79a10 .part L_0xc4487dc7a550, 9, 1;
L_0xc4487dc79c10 .part L_0xc4487dc7a550, 8, 1;
L_0xc4487dc79e00 .part L_0xc4487dc7a550, 10, 1;
L_0xc4487dc79f00 .part L_0xc4487dc7a550, 9, 1;
L_0xc4487dc7a060 .part L_0xc4487dc7a550, 8, 1;
L_0xc4487dc7a2d0 .concat [ 1 1 1 1], L_0xc4487dc7a170, L_0xc4487dc79cb0, L_0xc4487dc79860, L_0xc4487dc793e0;
    .scope S_0xc4487dc62ee0;
T_0 ;
    %wait E_0xc4487dc41990;
    %load/vec4 v0xc4487dc63330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4487dc63420_0, 0, 32;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0xc4487dc63150_0;
    %load/vec4 v0xc4487dc63250_0;
    %add;
    %store/vec4 v0xc4487dc63420_0, 0, 32;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0xc4487dc63150_0;
    %load/vec4 v0xc4487dc63250_0;
    %sub;
    %store/vec4 v0xc4487dc63420_0, 0, 32;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0xc4487dc63150_0;
    %load/vec4 v0xc4487dc63250_0;
    %and;
    %store/vec4 v0xc4487dc63420_0, 0, 32;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0xc4487dc63150_0;
    %load/vec4 v0xc4487dc63250_0;
    %or;
    %store/vec4 v0xc4487dc63420_0, 0, 32;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0xc4487dc63150_0;
    %load/vec4 v0xc4487dc63250_0;
    %xor;
    %store/vec4 v0xc4487dc63420_0, 0, 32;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0xc4487dc63150_0;
    %ix/getv 4, v0xc4487dc63250_0;
    %shiftl 4;
    %store/vec4 v0xc4487dc63420_0, 0, 32;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0xc4487dc63150_0;
    %ix/getv 4, v0xc4487dc63250_0;
    %shiftr 4;
    %store/vec4 v0xc4487dc63420_0, 0, 32;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0xc4487dc63150_0;
    %load/vec4 v0xc4487dc63250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v0xc4487dc63420_0, 0, 32;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xc4487dc635a0;
T_1 ;
    %wait E_0xc4487dc637f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4487dc64590_0, 0, 32;
T_1.0 ;
    %load/vec4 v0xc4487dc64590_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4487dc64650_0, 0, 32;
T_1.2 ;
    %load/vec4 v0xc4487dc64650_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0xc4487dc63cd0_0;
    %load/vec4 v0xc4487dc64590_0;
    %muli 4, 0, 32;
    %load/vec4 v0xc4487dc64650_0;
    %add;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0xc4487dc64590_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0xc4487dc64650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0xc4487dc639f0, 4, 0;
    %load/vec4 v0xc4487dc64050_0;
    %load/vec4 v0xc4487dc64590_0;
    %muli 4, 0, 32;
    %load/vec4 v0xc4487dc64650_0;
    %add;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0xc4487dc64590_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0xc4487dc64650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0xc4487dc63db0, 4, 0;
    %load/vec4 v0xc4487dc64650_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc4487dc64650_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0xc4487dc64590_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc4487dc64590_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4487dc64590_0, 0, 32;
T_1.4 ;
    %load/vec4 v0xc4487dc64590_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4487dc64650_0, 0, 32;
T_1.6 ;
    %load/vec4 v0xc4487dc64650_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.7, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0xc4487dc64590_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0xc4487dc64650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0xc4487dc64130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4487dc64730_0, 0, 32;
T_1.8 ;
    %load/vec4 v0xc4487dc64730_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.9, 5;
    %load/vec4 v0xc4487dc64590_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0xc4487dc64650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0xc4487dc64130, 4;
    %load/vec4 v0xc4487dc64590_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0xc4487dc64730_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0xc4487dc639f0, 4;
    %pad/u 16;
    %load/vec4 v0xc4487dc64730_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0xc4487dc64650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0xc4487dc63db0, 4;
    %pad/u 16;
    %mul;
    %add;
    %load/vec4 v0xc4487dc64590_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0xc4487dc64650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0xc4487dc64130, 4, 0;
    %load/vec4 v0xc4487dc64730_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc4487dc64730_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %load/vec4 v0xc4487dc64650_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc4487dc64650_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %load/vec4 v0xc4487dc64590_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc4487dc64590_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4487dc64590_0, 0, 32;
T_1.10 ;
    %load/vec4 v0xc4487dc64590_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4487dc64650_0, 0, 32;
T_1.12 ;
    %load/vec4 v0xc4487dc64650_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.13, 5;
    %load/vec4 v0xc4487dc64590_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0xc4487dc64650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0xc4487dc64130, 4;
    %load/vec4 v0xc4487dc64590_0;
    %muli 4, 0, 32;
    %load/vec4 v0xc4487dc64650_0;
    %add;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xc4487dc644d0_0, 4, 16;
    %load/vec4 v0xc4487dc64650_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc4487dc64650_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %load/vec4 v0xc4487dc64590_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc4487dc64590_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xc4487dc62630;
T_2 ;
    %wait E_0xc4487dc41bc0;
    %load/vec4 v0xc4487dc62ba0_0;
    %load/vec4 v0xc4487dc62d50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0xc4487dc62ac0_0;
    %store/vec4 v0xc4487dc62860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4487dc62960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc62a20_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xc4487dc62ba0_0;
    %nor/r;
    %load/vec4 v0xc4487dc62d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xc4487dc62c90_0;
    %store/vec4 v0xc4487dc62860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc62960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4487dc62a20_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0xc4487dc62ba0_0;
    %load/vec4 v0xc4487dc62d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0xc4487dc62ac0_0;
    %store/vec4 v0xc4487dc62860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4487dc62960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc62a20_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4487dc62860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc62960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc62a20_0, 0, 1;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xc4487dc61fa0;
T_3 ;
    %wait E_0xc4487dbea9d0;
    %load/vec4 v0xc4487dc62480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0xc4487dc62320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4487dc621a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc62260_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xc4487dc623c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc621a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4487dc62260_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc621a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc62260_0, 0, 1;
T_3.5 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc621a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc62260_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xc4487dc64920;
T_4 ;
    %wait E_0xc4487dc64b00;
    %load/vec4 v0xc4487dc64d60_0;
    %cmpi/u 100000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xc4487dc64c80_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xc4487dc64b80_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xc4487dc64d60_0;
    %cmpi/u 50000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc4487dc64c80_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc4487dc64b80_0, 0, 2;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xc4487dc64d60_0;
    %cmpi/u 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc4487dc64c80_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc4487dc64b80_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc4487dc64c80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc4487dc64b80_0, 0, 2;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xc4487dc1a0b0;
T_5 ;
    %wait E_0xc4487dc15d30;
    %load/vec4 v0xc4487dc617f0_0;
    %load/vec4 v0xc4487dc42370_0;
    %xor;
    %store/vec4 v0xc4487dc422d0_0, 0, 256;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xc4487dc653e0;
T_6 ;
    %wait E_0xc4487dc65650;
    %load/vec4 v0xc4487dc66bb0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc66af0_0, 0, 1;
    %load/vec4 v0xc4487dc66a10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0xc4487dc66930_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4487dc66af0_0, 0, 1;
    %load/vec4 v0xc4487dc66a10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0xc4487dc66930_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xc4487dc64f00;
T_7 ;
    %wait E_0xc4487dc65120;
    %load/vec4 v0xc4487dc651a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4487dc652a0_0, 4, 8;
    %load/vec4 v0xc4487dc651a0_0;
    %parti/s 4, 4, 4;
    %xor/r;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4487dc652a0_0, 4, 1;
    %load/vec4 v0xc4487dc651a0_0;
    %parti/s 6, 2, 3;
    %xor/r;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4487dc652a0_0, 4, 1;
    %load/vec4 v0xc4487dc651a0_0;
    %parti/s 7, 1, 2;
    %xor/r;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4487dc652a0_0, 4, 1;
    %load/vec4 v0xc4487dc651a0_0;
    %xor/r;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4487dc652a0_0, 4, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xc4487dc61930;
T_8 ;
    %wait E_0xc4487dc15870;
    %load/vec4 v0xc4487dc61e40_0;
    %load/vec4 v0xc4487dc61d80_0;
    %cmp/u;
    %jmp/0xz  T_8.0, 5;
    %load/vec4 v0xc4487dc61d80_0;
    %load/vec4 v0xc4487dc61e40_0;
    %sub;
    %store/vec4 v0xc4487dc61ba0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xc4487dc61e40_0;
    %load/vec4 v0xc4487dc61d80_0;
    %sub;
    %store/vec4 v0xc4487dc61ba0_0, 0, 16;
T_8.1 ;
    %load/vec4 v0xc4487dc61ba0_0;
    %store/vec4 v0xc4487dc61ca0_0, 0, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xc4487dc43e70;
T_9 ;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0xc4487dc681d0_0, 0, 32;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0xc4487dc682c0_0, 0, 32;
    %pushi/vec4 4275878552, 0, 32;
    %concati/vec4 3970458657, 0, 33;
    %concati/vec4 4256789808, 0, 32;
    %concati/vec4 1985229328, 0, 31;
    %store/vec4 v0xc4487dc68560_0, 0, 128;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 28036591, 0, 25;
    %store/vec4 v0xc4487dc68670_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc680c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc684c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4487dc68db0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4487dc680c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc680c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4487dc684c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc684c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4487dc68db0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4487dc68db0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0xc4487dc43e70;
T_10 ;
    %vpi_call 2 72 "$monitor", "At time %t, core_a_result = %h, core_b_result = %h, bus_data_out = %h, encrypted_data_out = %h, reconfig_trigger_out = %b, corrected_data_out = %h, voltage_level_out = %b, frequency_level_out = %b, optimized_parameters_out = %h", $time, v0xc4487dc683b0_0, v0xc4487dc68780_0, v0xc4487dc67f90_0, v0xc4487dc68990_0, v0xc4487dc68cc0_0, v0xc4487dc688d0_0, v0xc4487dc68ea0_0, v0xc4487dc68aa0_0, v0xc4487dc68bb0_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_heterogeneous_processor.v";
    "heterogeneous_processor.v";
    "aes_encrypt.v";
    "ai_optimizer.v";
    "ai_scheduler.v";
    "bus_interface.v";
    "core_a.v";
    "core_b.v";
    "dvfs_controller.v";
    "ecc.v";
    "fault_monitor.v";
