0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/kccistc/Documents/GitHub/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Verilog/project_1/project_1.srcs/sim_1/new/tb_gates.v,1730698445,verilog,,,,tb_gates,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Verilog/project_1/project_1.srcs/sources_1/new/gates.v,1730688603,verilog,,C:/Users/kccistc/Documents/GitHub/Verilog/project_1/project_1.srcs/sim_1/new/tb_gates.v,,gates,,,,,,,,
