<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: csirx_soc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('csirx__soc_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">csirx_soc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="csirx__soc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Copyright (c) Texas Instruments Incorporated 2018-2022</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *  All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#ifndef CSIRX_SOC_H_</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define CSIRX_SOC_H_</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*                             Include Files                                  */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* None */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/*                           Macros &amp; Typedefs                                */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gaed9266871b7261bcb97284ffb5871037">   72</a></span>&#160;<span class="preprocessor">#define CSIRX_INSTANCE_ID_0                         ((uint32_t) 0x0U)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gaa1afa0be483b42fdfc76681aba2fa610">   74</a></span>&#160;<span class="preprocessor">#define CSIRX_INSTANCE_ID_1                         ((uint32_t) 0x1U)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#if defined (SOC_J784S4)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define CSIRX_INSTANCE_ID_2                         ((uint32_t) 0x2U)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define CSIRX_INSTANCE_ID_MAX                       ((uint32_t) 0x3U)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gafb173779428d133347ccee16859e5408">   83</a></span>&#160;<span class="preprocessor">#define CSIRX_INSTANCE_ID_MAX                       ((uint32_t) 0x2U)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga81020428a1ef9a232639e45b8b3489ab">   89</a></span>&#160;<span class="preprocessor">#define CSIRX_NUM_VIRTUAL_CONTEXT                   (8U)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* TODO: This should be &#39;CSIRX_MAX_NUM_OF_STREAMS&#39; when OTF is supported*/</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Capture and Loop-back streams are supported */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga62289b1dfdbdf30fbc76c2a5ce73bf7d">   94</a></span>&#160;<span class="preprocessor">#define CSIRX_NUM_STREAM                             (2U)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gaf584b712b7128c09543384280ac1201e">  105</a></span>&#160;<span class="preprocessor">#define CSIRX_NUM_STRMS_CAPT                     CSIRX_INSTANCE_ID_MAX</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gae9e1d1a115513ed47d6295e37a5137a9">  108</a></span>&#160;<span class="preprocessor">#define CSIRX_NUM_STRMS_OTF                      ((uint32_t) 1U)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gaa44d6bcc8994bc4126258c80847355ee">  110</a></span>&#160;<span class="preprocessor">#define CSIRX_NUM_STRMS_LPBK                     CSIRX_INSTANCE_ID_MAX</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gadf0f18431c6a2233ec7236e0c40885c0">  112</a></span>&#160;<span class="preprocessor">#define CSIRX_NUM_CH_CAPT                        ((uint32_t) 32U)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gaaa2873ea4b03179af0597ea34e6a2989">  114</a></span>&#160;<span class="preprocessor">#define CSIRX_NUM_CH_CAPT_MAX         ((uint32_t) (CSIRX_NUM_CH_CAPT *\</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">                                                        CSIRX_INSTANCE_ID_MAX))</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga176a57769b8c080e83a11c047a7df007">  117</a></span>&#160;<span class="preprocessor">#define CSIRX_NUM_CH_OTF_MAX                   ((uint32_t) 1U)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gaef85f44881b577f9a166ddf498921622">  122</a></span>&#160;<span class="preprocessor">#define CSIRX_NUM_CH_LPBK_MAX                  ((uint32_t) 4U)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga99fad98f7f59aaaf17602ae132065fba">  126</a></span>&#160;<span class="preprocessor">#define CSIRX_NUM_CH_MAX         ((uint32_t) (CSIRX_NUM_CH_CAPT +\</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">                                              CSIRX_NUM_CH_OTF_MAX +\</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">                                              CSIRX_NUM_CH_LPBK_MAX))</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga8548fe98befd26c49c42e52ff165d346">  131</a></span>&#160;<span class="preprocessor">#define CSIRX_CAPT_DATA_LANES_MAX                  ((uint32_t)4U)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga91b1ea5b3574350d629ec6c6e1f2ca81">  142</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_80_TO_100_MBPS              ((uint32_t) 0x00U)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga7a6da9f58c84d807e49f8367e6b8b134">  144</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_100_TO_120_MBPS             ((uint32_t) 0x01U)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gaeba29a52618d5b80f25fdd9ed1ed0cc7">  146</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_120_TO_160_MBPS             ((uint32_t) 0x02U)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga22445855ff3ed27298343d71b14e5f07">  148</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_160_TO_200_MBPS             ((uint32_t) 0x03U)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga92001c2b1928b823815a6ff4801419cf">  150</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_200_TO_240_MBPS             ((uint32_t) 0x04U)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga6cbc28e170af38ad2583c01314f6a0ac">  152</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_240_TO_280_MBPS             ((uint32_t) 0x05U)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga76fd219c78e5f72d24d457fcb24433b4">  154</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_280_TO_320_MBPS             ((uint32_t) 0x06U)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga5b3aff55464c815c289ce0a04e722ce4">  156</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_320_TO_360_MBPS             ((uint32_t) 0x07U)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga053a7ecbc555d31acc151c4133b616b9">  158</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_360_TO_400_MBPS             ((uint32_t) 0x08U)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga00b7abea075f8570aca25a789eed7de8">  160</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_400_TO_480_MBPS             ((uint32_t) 0x09U)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga79164ae997cf39702bb6630985382324">  162</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_480_TO_560_MBPS             ((uint32_t) 0x0AU)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gac3add2caf15da2714cda87b89e32c6fd">  164</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_560_TO_640_MBPS             ((uint32_t) 0x0BU)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gafb848ba919b57978797a115a51c96d68">  166</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_640_TO_720_MBPS             ((uint32_t) 0x0CU)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga0ba417a3a72eb8f34f624386aa0196ae">  168</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_720_TO_800_MBPS             ((uint32_t) 0x0DU)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gaa41ae1b8a88d870b2c8ba6e56eb66048">  170</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_800_TO_880_MBPS             ((uint32_t) 0x0EU)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga34545c51c045a841afe0555e35e6399e">  172</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_880_TO_1040_MBPS            ((uint32_t) 0x0FU)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga753784797beb7372494775f3ab9f362a">  174</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_1040_TO_1200_MBPS           ((uint32_t) 0x10U)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga20c9513b9a3db60c8114028246403cad">  176</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_1200_TO_1350_MBPS           ((uint32_t) 0x11U)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga60e0e4ca9cbdfb34ac667459c723a3ac">  178</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_1350_TO_1500_MBPS           ((uint32_t) 0x12U)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga13f8a95c587ea2a2b7e2da1ccea7b696">  180</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_1500_TO_1750_MBPS           ((uint32_t) 0x13U)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gaf2affb6f533359a338c4a0d095c38bbc">  182</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_1750_TO_2000_MBPS           ((uint32_t) 0x14U)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga84fbdcc32e60ea1f2e8f0d59e60d30bc">  184</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_2000_TO_2250_MBPS           ((uint32_t) 0x15U)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gaca98fc0d3ade88a16973601b00def200">  186</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_2250_TO_2500_MBPS           ((uint32_t) 0x16U)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gac971f0141b9930d3abbaf66f994cbe66">  188</a></span>&#160;<span class="preprocessor">#define CSIRX_LANE_BAND_SPEED_RESERVED                    ((uint32_t) 0x17U)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#if defined (BUILD_MCU2_0) || defined (BUILD_MCU2_1)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_0_ERR_INTR                \</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">                            (CSLR_R5FSS0_CORE0_INTR_CSI_RX_IF0_CSI_ERR_IRQ_0)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_0_INFO_INTR               \</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">                            (CSLR_R5FSS0_CORE0_INTR_CSI_RX_IF0_CSI_IRQ_0)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_0_LEVEL_INTR              \</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">                            (CSLR_R5FSS0_CORE0_INTR_CSI_RX_IF0_CSI_LEVEL_0)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_1_ERR_INTR                \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">                            (CSLR_R5FSS0_CORE0_INTR_CSI_RX_IF1_CSI_ERR_IRQ_0)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_1_INFO_INTR               \</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">                            (CSLR_R5FSS0_CORE0_INTR_CSI_RX_IF1_CSI_IRQ_0)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_1_LEVEL_INTR              \</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">                            (CSLR_R5FSS0_CORE0_INTR_CSI_RX_IF1_CSI_LEVEL_0)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#if defined (SOC_J784S4)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_2_ERR_INTR                \</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">                            (CSLR_R5FSS0_CORE0_INTR_CSI_RX_IF2_CSI_ERR_IRQ_0)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_2_INFO_INTR               \</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">                            (CSLR_R5FSS0_CORE0_INTR_CSI_RX_IF2_CSI_IRQ_0)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_2_LEVEL_INTR              \</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">                            (CSLR_R5FSS0_CORE0_INTR_CSI_RX_IF2_CSI_LEVEL_0)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#if defined (BUILD_MPU1_0)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_0_ERR_INTR                \</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">                (CSLR_COMPUTE_CLUSTER0_GIC500SS_SPI_CSI_RX_IF0_CSI_ERR_IRQ_0)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_0_INFO_INTR               \</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">                (CSLR_COMPUTE_CLUSTER0_GIC500SS_SPI_CSI_RX_IF0_CSI_IRQ_0)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_0_LEVEL_INTR              \</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">                (CSLR_COMPUTE_CLUSTER0_GIC500SS_SPI_CSI_RX_IF0_CSI_LEVEL_0)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_1_ERR_INTR                \</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">                (CSLR_COMPUTE_CLUSTER0_GIC500SS_SPI_CSI_RX_IF1_CSI_ERR_IRQ_0)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_1_INFO_INTR               \</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">                (CSLR_COMPUTE_CLUSTER0_GIC500SS_SPI_CSI_RX_IF1_CSI_IRQ_0)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_1_LEVEL_INTR              \</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">                (CSLR_COMPUTE_CLUSTER0_GIC500SS_SPI_CSI_RX_IF1_CSI_LEVEL_0)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#if defined (SOC_J784S4)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_2_ERR_INTR                \</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">                (CSLR_COMPUTE_CLUSTER0_GIC500SS_SPI_CSI_RX_IF2_CSI_ERR_IRQ_0)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_2_INFO_INTR               \</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">                (CSLR_COMPUTE_CLUSTER0_GIC500SS_SPI_CSI_RX_IF2_CSI_IRQ_0)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define CSIRX_CORE_INTR_NUM_MOD_2_LEVEL_INTR              \</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">                (CSLR_COMPUTE_CLUSTER0_GIC500SS_SPI_CSI_RX_IF2_CSI_LEVEL_0)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#ga8708477c20c42c908c22a14dd230c493">  265</a></span>&#160;<span class="preprocessor">#define CSIRX_CORE_PIXEL_OUTPUT_BUS_WIDTH                    (32U)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/*                         Structure Declarations                             */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structCsirx__DPhyCfg.html">  272</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structCsirx__DPhyCfg.html#a403dfa9527784a2e68f78282f14fefe5">  274</a></span>&#160;    uint32_t <a class="code" href="structCsirx__DPhyCfg.html#a403dfa9527784a2e68f78282f14fefe5">inst</a>;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="structCsirx__DPhyCfg.html#a958b00ab60b42d774fcc52758b11f16b">  277</a></span>&#160;    uint32_t <a class="code" href="structCsirx__DPhyCfg.html#a958b00ab60b42d774fcc52758b11f16b">psmClkFreqDiv</a>;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structCsirx__DPhyCfg.html#a648f7e3b653a562b6f5fe4df8c68675c">  280</a></span>&#160;    uint32_t <a class="code" href="structCsirx__DPhyCfg.html#a648f7e3b653a562b6f5fe4df8c68675c">leftLaneBandSpeed</a>;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="structCsirx__DPhyCfg.html#af7e4610040608189005d699aeaabbf09">  283</a></span>&#160;    uint32_t <a class="code" href="structCsirx__DPhyCfg.html#af7e4610040608189005d699aeaabbf09">rightLaneBandSpeed</a>;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="structCsirx__DPhyCfg.html#a88b53f92055504528d691aaed8605e7e">  286</a></span>&#160;    uint32_t <a class="code" href="structCsirx__DPhyCfg.html#a88b53f92055504528d691aaed8605e7e">bandGapTimerVal</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;} <a class="code" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/*                            Global Variables                                */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* None */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/*                          Function Declarations                             */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gafdd5956592dfaaa9a23b63de3d6abc1d">Csirx_initDPhyCfg</a>(<a class="code" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *dphyCfg);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gad0263fc885770009524c67b3b26f335c">CsirxDrv_dphyrxWrapPsmClockConfig</a>(uint32_t <a class="code" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="code" href="tisci__otp__revision_8h.html#ae7f66047e6e39ba2bb6af8b95f00d1dd">value</a>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#ga268aae561018d312fde8e0427bb8bf7e">CsirxDrv_dphyrxCorePpiClockConfig</a>(uint32_t <a class="code" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *dphyCfg);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gae7ae9091e5f63e2d60a81cec74184fad">CsirxDrv_dphyrxCoreLaneReady</a>(uint32_t <a class="code" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t numLanes);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#ga1d77b66ee3d980db4341c6f5a8c3e742">CsirxDrv_dphyrxCoreCommonReady</a>(uint32_t <a class="code" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;int32_t <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gacc812b808d35dc3a5208c97f08abf855">CsirxDrv_checkDphyrxConfig</a>(<span class="keyword">const</span> <a class="code" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *programmedCfg,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *newCfg);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gadf36ef5c0c95d7a5d6843036d8efc32a">CsirxDrv_dphyrxPsoDisable</a>(uint32_t <a class="code" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="code" href="tisci__otp__revision_8h.html#ae7f66047e6e39ba2bb6af8b95f00d1dd">value</a>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#ga702b4d036bf3ac749fe400be460e779f">CsirxDrv_dphyCommonReset</a>(uint32_t <a class="code" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="code" href="tisci__otp__revision_8h.html#ae7f66047e6e39ba2bb6af8b95f00d1dd">value</a>);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#ga72d30b7824cd52dca2290895fd77ed15">CsirxDrv_dphyrxSetLaneBandSpeed</a>(uint32_t <a class="code" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *dphyCfg);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/*                       Static Function Definitions                          */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__DRV__CSIRX__SOC__MODULE.html#gafdd5956592dfaaa9a23b63de3d6abc1d">  331</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gafdd5956592dfaaa9a23b63de3d6abc1d">Csirx_initDPhyCfg</a>(<a class="code" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *dphyCfg)</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;{</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    dphyCfg-&gt;<a class="code" href="structCsirx__DPhyCfg.html#a403dfa9527784a2e68f78282f14fefe5">inst</a>               = <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gaed9266871b7261bcb97284ffb5871037">CSIRX_INSTANCE_ID_0</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    dphyCfg-&gt;<a class="code" href="structCsirx__DPhyCfg.html#a958b00ab60b42d774fcc52758b11f16b">psmClkFreqDiv</a>      = 0x53;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    dphyCfg-&gt;<a class="code" href="structCsirx__DPhyCfg.html#a648f7e3b653a562b6f5fe4df8c68675c">leftLaneBandSpeed</a>  = <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#ga60e0e4ca9cbdfb34ac667459c723a3ac">CSIRX_LANE_BAND_SPEED_1350_TO_1500_MBPS</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    dphyCfg-&gt;<a class="code" href="structCsirx__DPhyCfg.html#af7e4610040608189005d699aeaabbf09">rightLaneBandSpeed</a> = <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#ga60e0e4ca9cbdfb34ac667459c723a3ac">CSIRX_LANE_BAND_SPEED_1350_TO_1500_MBPS</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    dphyCfg-&gt;<a class="code" href="structCsirx__DPhyCfg.html#a88b53f92055504528d691aaed8605e7e">bandGapTimerVal</a>     = 0x14;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;}</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifndef CSIRX_SOC_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* @} */</span></div><div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_ga1d77b66ee3d980db4341c6f5a8c3e742"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#ga1d77b66ee3d980db4341c6f5a8c3e742">CsirxDrv_dphyrxCoreCommonReady</a></div><div class="ttdeci">void CsirxDrv_dphyrxCoreCommonReady(uint32_t addr)</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_gaed9266871b7261bcb97284ffb5871037"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#gaed9266871b7261bcb97284ffb5871037">CSIRX_INSTANCE_ID_0</a></div><div class="ttdeci">#define CSIRX_INSTANCE_ID_0</div><div class="ttdoc">CSIRX Module Instance ID: CSI2RX Module 0.</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:72</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_gadf36ef5c0c95d7a5d6843036d8efc32a"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#gadf36ef5c0c95d7a5d6843036d8efc32a">CsirxDrv_dphyrxPsoDisable</a></div><div class="ttdeci">void CsirxDrv_dphyrxPsoDisable(uint32_t addr, uint32_t value)</div></div>
<div class="ttc" id="tisci__otp__revision_8h_html_ae7f66047e6e39ba2bb6af8b95f00d1dd"><div class="ttname"><a href="tisci__otp__revision_8h.html#ae7f66047e6e39ba2bb6af8b95f00d1dd">value</a></div><div class="ttdeci">uint32_t value</div><div class="ttdef"><b>Definition:</b> tisci_otp_revision.h:199</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_gafdd5956592dfaaa9a23b63de3d6abc1d"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#gafdd5956592dfaaa9a23b63de3d6abc1d">Csirx_initDPhyCfg</a></div><div class="ttdeci">static void Csirx_initDPhyCfg(Csirx_DPhyCfg *dphyCfg)</div><div class="ttdoc">Csirx_DPhyCfg structure init function. Called through 'IOCTL_CSIRX_SET_DPHY_CONFIG' IOCTL.</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:331</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_ga72d30b7824cd52dca2290895fd77ed15"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#ga72d30b7824cd52dca2290895fd77ed15">CsirxDrv_dphyrxSetLaneBandSpeed</a></div><div class="ttdeci">void CsirxDrv_dphyrxSetLaneBandSpeed(uint32_t addr, const Csirx_DPhyCfg *dphyCfg)</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_ga60e0e4ca9cbdfb34ac667459c723a3ac"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#ga60e0e4ca9cbdfb34ac667459c723a3ac">CSIRX_LANE_BAND_SPEED_1350_TO_1500_MBPS</a></div><div class="ttdeci">#define CSIRX_LANE_BAND_SPEED_1350_TO_1500_MBPS</div><div class="ttdoc">Lane Band Speed: 1350 Mbps to 1500 Mbps.</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:178</div></div>
<div class="ttc" id="structCsirx__DPhyCfg_html_a403dfa9527784a2e68f78282f14fefe5"><div class="ttname"><a href="structCsirx__DPhyCfg.html#a403dfa9527784a2e68f78282f14fefe5">Csirx_DPhyCfg::inst</a></div><div class="ttdeci">uint32_t inst</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:274</div></div>
<div class="ttc" id="structCsirx__DPhyCfg_html"><div class="ttname"><a href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a></div><div class="ttdoc">D-PHY configuration structure.</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:272</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_ga702b4d036bf3ac749fe400be460e779f"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#ga702b4d036bf3ac749fe400be460e779f">CsirxDrv_dphyCommonReset</a></div><div class="ttdeci">void CsirxDrv_dphyCommonReset(uint32_t addr, uint32_t value)</div></div>
<div class="ttc" id="structCsirx__DPhyCfg_html_a958b00ab60b42d774fcc52758b11f16b"><div class="ttname"><a href="structCsirx__DPhyCfg.html#a958b00ab60b42d774fcc52758b11f16b">Csirx_DPhyCfg::psmClkFreqDiv</a></div><div class="ttdeci">uint32_t psmClkFreqDiv</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:277</div></div>
<div class="ttc" id="csl__udmap__tr_8h_html_a0e89cf6b9f6cd3125470b1bed2b823df"><div class="ttname"><a href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a></div><div class="ttdeci">uint64_t addr</div><div class="ttdef"><b>Definition:</b> csl_udmap_tr.h:216</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_gae7ae9091e5f63e2d60a81cec74184fad"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#gae7ae9091e5f63e2d60a81cec74184fad">CsirxDrv_dphyrxCoreLaneReady</a></div><div class="ttdeci">void CsirxDrv_dphyrxCoreLaneReady(uint32_t addr, uint32_t numLanes)</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_ga268aae561018d312fde8e0427bb8bf7e"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#ga268aae561018d312fde8e0427bb8bf7e">CsirxDrv_dphyrxCorePpiClockConfig</a></div><div class="ttdeci">void CsirxDrv_dphyrxCorePpiClockConfig(uint32_t addr, const Csirx_DPhyCfg *dphyCfg)</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_gacc812b808d35dc3a5208c97f08abf855"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#gacc812b808d35dc3a5208c97f08abf855">CsirxDrv_checkDphyrxConfig</a></div><div class="ttdeci">int32_t CsirxDrv_checkDphyrxConfig(const Csirx_DPhyCfg *programmedCfg, const Csirx_DPhyCfg *newCfg)</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_gad0263fc885770009524c67b3b26f335c"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#gad0263fc885770009524c67b3b26f335c">CsirxDrv_dphyrxWrapPsmClockConfig</a></div><div class="ttdeci">void CsirxDrv_dphyrxWrapPsmClockConfig(uint32_t addr, uint32_t value)</div></div>
<div class="ttc" id="structCsirx__DPhyCfg_html_a88b53f92055504528d691aaed8605e7e"><div class="ttname"><a href="structCsirx__DPhyCfg.html#a88b53f92055504528d691aaed8605e7e">Csirx_DPhyCfg::bandGapTimerVal</a></div><div class="ttdeci">uint32_t bandGapTimerVal</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:286</div></div>
<div class="ttc" id="structCsirx__DPhyCfg_html_af7e4610040608189005d699aeaabbf09"><div class="ttname"><a href="structCsirx__DPhyCfg.html#af7e4610040608189005d699aeaabbf09">Csirx_DPhyCfg::rightLaneBandSpeed</a></div><div class="ttdeci">uint32_t rightLaneBandSpeed</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:283</div></div>
<div class="ttc" id="structCsirx__DPhyCfg_html_a648f7e3b653a562b6f5fe4df8c68675c"><div class="ttname"><a href="structCsirx__DPhyCfg.html#a648f7e3b653a562b6f5fe4df8c68675c">Csirx_DPhyCfg::leftLaneBandSpeed</a></div><div class="ttdeci">uint32_t leftLaneBandSpeed</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:280</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_93501a11e921083efbd154e0cdff5f10.html">packages</a></li><li class="navelem"><a class="el" href="dir_b59fa847594ba2e55d37d32c1afb17da.html">ti</a></li><li class="navelem"><a class="el" href="dir_942fd6eb55710291a36b82388287297e.html">drv</a></li><li class="navelem"><a class="el" href="dir_414659bbf60ed76c58b684caae62f30d.html">csirx</a></li><li class="navelem"><a class="el" href="dir_a1025b94f307b6cbbf9a30502542e4cf.html">soc</a></li><li class="navelem"><a class="el" href="dir_580a22365d7b323571f375c471b9fe8f.html">V0</a></li><li class="navelem"><a class="el" href="csirx__soc_8h.html">csirx_soc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
