 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   CAEN_BUFFER(SCH_1)

Generating for languages: VHDL 
Processing page 1
Total number of pages: 1

