// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
// Date        : Sun Sep  1 23:47:59 2019
// Host        : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04.2 LTS
// Command     : write_verilog -force -mode funcsim -rename_top zedboard_base_kernel_2mm_wrapper_0_0 -prefix
//               zedboard_base_kernel_2mm_wrapper_0_0_ zedboard_base_kernel_2mm_wrapper_0_0_sim_netlist.v
// Design      : zedboard_base_kernel_2mm_wrapper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_C7
   (Q,
    grp_buffer_func1_C7_fu_94_ap_start_reg_reg,
    grp_buffer_func1_C7_fu_94_ap_done,
    C_0_address0,
    ram_reg,
    ram_reg_0,
    \ap_CS_fsm_reg[0]_0 ,
    kernel_2mm_U0_ap_start,
    ap_done_reg,
    grp_buffer_func1_C7_fu_94_ap_start_reg,
    ap_rst_n_inv,
    ap_clk);
  output [4:0]Q;
  output grp_buffer_func1_C7_fu_94_ap_start_reg_reg;
  output grp_buffer_func1_C7_fu_94_ap_done;
  output [6:0]C_0_address0;
  output [6:0]ram_reg;
  output [5:0]ram_reg_0;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input kernel_2mm_U0_ap_start;
  input ap_done_reg;
  input grp_buffer_func1_C7_fu_94_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;

  wire [6:0]C_0_address0;
  wire [4:0]Q;
  wire \ap_CS_fsm[0]_i_2__0_n_4 ;
  wire \ap_CS_fsm[6]_i_1__0_n_4 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire grp_buffer_func1_C7_fu_94_ap_done;
  wire grp_buffer_func1_C7_fu_94_ap_ready;
  wire grp_buffer_func1_C7_fu_94_ap_start_reg;
  wire grp_buffer_func1_C7_fu_94_ap_start_reg_reg;
  wire [4:0]j_4_fu_295_p2;
  wire [4:0]j_4_reg_376;
  wire j_reg_266;
  wire \j_reg_266_reg_n_4_[0] ;
  wire \j_reg_266_reg_n_4_[1] ;
  wire \j_reg_266_reg_n_4_[2] ;
  wire \j_reg_266_reg_n_4_[3] ;
  wire \j_reg_266_reg_n_4_[4] ;
  wire [4:3]k_10_7_fu_367_p2;
  wire [4:3]k_10_7_reg_492;
  wire k_10_7_reg_4920;
  wire k_reg_2770;
  wire kernel_2mm_U0_ap_start;
  wire [1:0]newIndex_fu_305_p4;
  wire [6:0]ram_reg;
  wire [5:0]ram_reg_0;
  wire [6:4]tmp_28_fu_345_p2;
  wire \tmp_28_reg_386[3]_i_1_n_4 ;
  wire [4:0]tmp_cast_reg_381_reg;

  FDRE \C_mid_2_addr_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(ram_reg[0]),
        .Q(ram_reg_0[0]),
        .R(1'b0));
  FDRE \C_mid_2_addr_reg_459_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(ram_reg[1]),
        .Q(ram_reg_0[1]),
        .R(1'b0));
  FDRE \C_mid_2_addr_reg_459_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(ram_reg[2]),
        .Q(ram_reg_0[2]),
        .R(1'b0));
  FDRE \C_mid_2_addr_reg_459_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(ram_reg[3]),
        .Q(ram_reg_0[3]),
        .R(1'b0));
  FDRE \C_mid_2_addr_reg_459_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(ram_reg[4]),
        .Q(ram_reg_0[4]),
        .R(1'b0));
  FDRE \C_mid_2_addr_reg_459_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(ram_reg[5]),
        .Q(ram_reg_0[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444444474444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_buffer_func1_C7_fu_94_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(Q[4]),
        .I3(ap_CS_fsm_state3),
        .I4(grp_buffer_func1_C7_fu_94_ap_ready),
        .I5(\ap_CS_fsm[0]_i_2__0_n_4 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\ap_CS_fsm[0]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFF002020)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(newIndex_fu_305_p4[1]),
        .I1(newIndex_fu_305_p4[0]),
        .I2(Q[2]),
        .I3(grp_buffer_func1_C7_fu_94_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(grp_buffer_func1_C7_fu_94_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_buffer_func1_C7_fu_94_ap_ready),
        .O(grp_buffer_func1_C7_fu_94_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[4]),
        .I1(grp_buffer_func1_C7_fu_94_ap_ready),
        .I2(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\j_reg_266_reg_n_4_[0] ),
        .I2(\j_reg_266_reg_n_4_[1] ),
        .I3(\j_reg_266_reg_n_4_[3] ),
        .I4(\j_reg_266_reg_n_4_[2] ),
        .I5(\j_reg_266_reg_n_4_[4] ),
        .O(grp_buffer_func1_C7_fu_94_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(Q[2]),
        .I1(newIndex_fu_305_p4[0]),
        .I2(newIndex_fu_305_p4[1]),
        .O(\ap_CS_fsm[6]_i_1__0_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__0_n_4 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    grp_buffer_func1_C7_fu_94_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(kernel_2mm_U0_ap_start),
        .I2(ap_done_reg),
        .I3(grp_buffer_func1_C7_fu_94_ap_ready),
        .I4(grp_buffer_func1_C7_fu_94_ap_start_reg),
        .O(grp_buffer_func1_C7_fu_94_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \j_4_reg_376[0]_i_1 
       (.I0(\j_reg_266_reg_n_4_[0] ),
        .O(j_4_fu_295_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_4_reg_376[1]_i_1 
       (.I0(\j_reg_266_reg_n_4_[0] ),
        .I1(\j_reg_266_reg_n_4_[1] ),
        .O(j_4_fu_295_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_4_reg_376[2]_i_1 
       (.I0(\j_reg_266_reg_n_4_[0] ),
        .I1(\j_reg_266_reg_n_4_[1] ),
        .I2(\j_reg_266_reg_n_4_[2] ),
        .O(j_4_fu_295_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_4_reg_376[3]_i_1 
       (.I0(\j_reg_266_reg_n_4_[1] ),
        .I1(\j_reg_266_reg_n_4_[0] ),
        .I2(\j_reg_266_reg_n_4_[2] ),
        .I3(\j_reg_266_reg_n_4_[3] ),
        .O(j_4_fu_295_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_4_reg_376[4]_i_1 
       (.I0(\j_reg_266_reg_n_4_[2] ),
        .I1(\j_reg_266_reg_n_4_[0] ),
        .I2(\j_reg_266_reg_n_4_[1] ),
        .I3(\j_reg_266_reg_n_4_[3] ),
        .I4(\j_reg_266_reg_n_4_[4] ),
        .O(j_4_fu_295_p2[4]));
  FDRE \j_4_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_4_fu_295_p2[0]),
        .Q(j_4_reg_376[0]),
        .R(1'b0));
  FDRE \j_4_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_4_fu_295_p2[1]),
        .Q(j_4_reg_376[1]),
        .R(1'b0));
  FDRE \j_4_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_4_fu_295_p2[2]),
        .Q(j_4_reg_376[2]),
        .R(1'b0));
  FDRE \j_4_reg_376_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_4_fu_295_p2[3]),
        .Q(j_4_reg_376[3]),
        .R(1'b0));
  FDRE \j_4_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_4_fu_295_p2[4]),
        .Q(j_4_reg_376[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \j_reg_266[4]_i_1 
       (.I0(newIndex_fu_305_p4[1]),
        .I1(newIndex_fu_305_p4[0]),
        .I2(Q[2]),
        .I3(grp_buffer_func1_C7_fu_94_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .O(j_reg_266));
  LUT3 #(
    .INIT(8'h20)) 
    \j_reg_266[4]_i_2 
       (.I0(newIndex_fu_305_p4[1]),
        .I1(newIndex_fu_305_p4[0]),
        .I2(Q[2]),
        .O(ap_NS_fsm1));
  FDRE \j_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(j_4_reg_376[0]),
        .Q(\j_reg_266_reg_n_4_[0] ),
        .R(j_reg_266));
  FDRE \j_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(j_4_reg_376[1]),
        .Q(\j_reg_266_reg_n_4_[1] ),
        .R(j_reg_266));
  FDRE \j_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(j_4_reg_376[2]),
        .Q(\j_reg_266_reg_n_4_[2] ),
        .R(j_reg_266));
  FDRE \j_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(j_4_reg_376[3]),
        .Q(\j_reg_266_reg_n_4_[3] ),
        .R(j_reg_266));
  FDRE \j_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(j_4_reg_376[4]),
        .Q(\j_reg_266_reg_n_4_[4] ),
        .R(j_reg_266));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_10_7_reg_492[3]_i_1 
       (.I0(newIndex_fu_305_p4[0]),
        .O(k_10_7_fu_367_p2[3]));
  LUT3 #(
    .INIT(8'hA2)) 
    \k_10_7_reg_492[4]_i_1 
       (.I0(Q[2]),
        .I1(newIndex_fu_305_p4[1]),
        .I2(newIndex_fu_305_p4[0]),
        .O(k_10_7_reg_4920));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_10_7_reg_492[4]_i_2 
       (.I0(newIndex_fu_305_p4[0]),
        .I1(newIndex_fu_305_p4[1]),
        .O(k_10_7_fu_367_p2[4]));
  FDRE \k_10_7_reg_492_reg[3] 
       (.C(ap_clk),
        .CE(k_10_7_reg_4920),
        .D(k_10_7_fu_367_p2[3]),
        .Q(k_10_7_reg_492[3]),
        .R(1'b0));
  FDRE \k_10_7_reg_492_reg[4] 
       (.C(ap_clk),
        .CE(k_10_7_reg_4920),
        .D(k_10_7_fu_367_p2[4]),
        .Q(k_10_7_reg_492[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \k_reg_277[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\j_reg_266_reg_n_4_[0] ),
        .I2(\j_reg_266_reg_n_4_[1] ),
        .I3(\j_reg_266_reg_n_4_[3] ),
        .I4(\j_reg_266_reg_n_4_[2] ),
        .I5(\j_reg_266_reg_n_4_[4] ),
        .O(k_reg_2770));
  FDRE \k_reg_277_reg[3] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(k_10_7_reg_492[3]),
        .Q(newIndex_fu_305_p4[0]),
        .R(k_reg_2770));
  FDRE \k_reg_277_reg[4] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(k_10_7_reg_492[4]),
        .Q(newIndex_fu_305_p4[1]),
        .R(k_reg_2770));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_386[3]_i_1 
       (.I0(tmp_cast_reg_381_reg[3]),
        .I1(newIndex_fu_305_p4[0]),
        .O(\tmp_28_reg_386[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp_28_reg_386[4]_i_1 
       (.I0(newIndex_fu_305_p4[0]),
        .I1(tmp_cast_reg_381_reg[3]),
        .I2(newIndex_fu_305_p4[1]),
        .I3(tmp_cast_reg_381_reg[4]),
        .O(tmp_28_fu_345_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8E30)) 
    \tmp_28_reg_386[5]_i_1 
       (.I0(tmp_cast_reg_381_reg[3]),
        .I1(tmp_cast_reg_381_reg[4]),
        .I2(newIndex_fu_305_p4[1]),
        .I3(newIndex_fu_305_p4[0]),
        .O(tmp_28_fu_345_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \tmp_28_reg_386[6]_i_1 
       (.I0(tmp_cast_reg_381_reg[4]),
        .I1(newIndex_fu_305_p4[0]),
        .I2(newIndex_fu_305_p4[1]),
        .O(tmp_28_fu_345_p2[6]));
  FDRE \tmp_28_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_cast_reg_381_reg[0]),
        .Q(C_0_address0[0]),
        .R(1'b0));
  FDRE \tmp_28_reg_386_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_cast_reg_381_reg[1]),
        .Q(C_0_address0[1]),
        .R(1'b0));
  FDRE \tmp_28_reg_386_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_cast_reg_381_reg[2]),
        .Q(C_0_address0[2]),
        .R(1'b0));
  FDRE \tmp_28_reg_386_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\tmp_28_reg_386[3]_i_1_n_4 ),
        .Q(C_0_address0[3]),
        .R(1'b0));
  FDRE \tmp_28_reg_386_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_28_fu_345_p2[4]),
        .Q(C_0_address0[4]),
        .R(1'b0));
  FDRE \tmp_28_reg_386_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_28_fu_345_p2[5]),
        .Q(C_0_address0[5]),
        .R(1'b0));
  FDRE \tmp_28_reg_386_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_28_fu_345_p2[6]),
        .Q(C_0_address0[6]),
        .R(1'b0));
  FDRE \tmp_70_cast_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(C_0_address0[0]),
        .Q(ram_reg[0]),
        .R(1'b0));
  FDRE \tmp_70_cast_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(C_0_address0[1]),
        .Q(ram_reg[1]),
        .R(1'b0));
  FDRE \tmp_70_cast_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(C_0_address0[2]),
        .Q(ram_reg[2]),
        .R(1'b0));
  FDRE \tmp_70_cast_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(C_0_address0[3]),
        .Q(ram_reg[3]),
        .R(1'b0));
  FDRE \tmp_70_cast_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(C_0_address0[4]),
        .Q(ram_reg[4]),
        .R(1'b0));
  FDRE \tmp_70_cast_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(C_0_address0[5]),
        .Q(ram_reg[5]),
        .R(1'b0));
  FDRE \tmp_70_cast_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(C_0_address0[6]),
        .Q(ram_reg[6]),
        .R(1'b0));
  FDRE \tmp_cast_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(k_reg_2770),
        .D(\j_reg_266_reg_n_4_[0] ),
        .Q(tmp_cast_reg_381_reg[0]),
        .R(1'b0));
  FDRE \tmp_cast_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(k_reg_2770),
        .D(\j_reg_266_reg_n_4_[1] ),
        .Q(tmp_cast_reg_381_reg[1]),
        .R(1'b0));
  FDRE \tmp_cast_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(k_reg_2770),
        .D(\j_reg_266_reg_n_4_[2] ),
        .Q(tmp_cast_reg_381_reg[2]),
        .R(1'b0));
  FDRE \tmp_cast_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(k_reg_2770),
        .D(\j_reg_266_reg_n_4_[3] ),
        .Q(tmp_cast_reg_381_reg[3]),
        .R(1'b0));
  FDRE \tmp_cast_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(k_reg_2770),
        .D(\j_reg_266_reg_n_4_[4] ),
        .Q(tmp_cast_reg_381_reg[4]),
        .R(1'b0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_D6
   (Q,
    \tmp_66_cast_reg_159_reg[2]_0 ,
    grp_buffer_func1_D6_fu_130_ap_start_reg_reg,
    grp_buffer_func1_D6_fu_130_ap_done,
    D,
    ram_reg,
    \ap_CS_fsm_reg[0]_0 ,
    kernel_2mm_U0_ap_start,
    ap_done_reg,
    grp_buffer_func1_D6_fu_130_ap_start_reg,
    ap_rst_n_inv,
    ap_clk);
  output [2:0]Q;
  output [2:0]\tmp_66_cast_reg_159_reg[2]_0 ;
  output grp_buffer_func1_D6_fu_130_ap_start_reg_reg;
  output grp_buffer_func1_D6_fu_130_ap_done;
  output [5:0]D;
  output [8:0]ram_reg;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input kernel_2mm_U0_ap_start;
  input ap_done_reg;
  input grp_buffer_func1_D6_fu_130_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;

  wire [5:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm[3]_i_1__0_n_4 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire grp_buffer_func1_D6_fu_130_ap_done;
  wire grp_buffer_func1_D6_fu_130_ap_ready;
  wire grp_buffer_func1_D6_fu_130_ap_start_reg;
  wire grp_buffer_func1_D6_fu_130_ap_start_reg_reg;
  wire [4:0]i_3_fu_80_p2;
  wire [4:0]i_3_reg_141;
  wire i_reg_52;
  wire [4:0]j_3_fu_118_p2;
  wire [4:0]j_3_reg_154;
  wire [4:3]j_reg_63;
  wire j_reg_630;
  wire kernel_2mm_U0_ap_start;
  wire [8:0]ram_reg;
  wire ram_reg_i_2__2_n_7;
  wire ram_reg_i_3__1_n_4;
  wire ram_reg_i_3__1_n_5;
  wire ram_reg_i_3__1_n_6;
  wire ram_reg_i_3__1_n_7;
  wire ram_reg_i_6_n_4;
  wire ram_reg_i_7_n_4;
  wire [7:5]tmp_24_fu_106_p2;
  wire [8:3]tmp_24_reg_146;
  wire \tmp_24_reg_146[8]_i_1_n_4 ;
  wire tmp_66_cast_reg_1590;
  wire [2:0]\tmp_66_cast_reg_159_reg[2]_0 ;
  wire [9:5]tmp_fu_86_p3;
  wire [3:1]NLW_ram_reg_i_2__2_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_2__2_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_3__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_buffer_func1_D6_fu_130_ap_start_reg),
        .I2(grp_buffer_func1_D6_fu_130_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_buffer_func1_D6_fu_130_ap_start_reg),
        .I2(ap_NS_fsm1),
        .I3(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(grp_buffer_func1_D6_fu_130_ap_ready),
        .I1(grp_buffer_func1_D6_fu_130_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .O(grp_buffer_func1_D6_fu_130_ap_done));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(grp_buffer_func1_D6_fu_130_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(Q[2]),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(tmp_fu_86_p3[5]),
        .I1(tmp_fu_86_p3[8]),
        .I2(tmp_fu_86_p3[6]),
        .I3(tmp_fu_86_p3[7]),
        .I4(tmp_fu_86_p3[9]),
        .I5(ap_CS_fsm_state2),
        .O(grp_buffer_func1_D6_fu_130_ap_ready));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA2AA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[0]),
        .I1(j_reg_63[4]),
        .I2(\tmp_66_cast_reg_159_reg[2]_0 [2]),
        .I3(j_reg_63[3]),
        .I4(\tmp_66_cast_reg_159_reg[2]_0 [1]),
        .I5(\tmp_66_cast_reg_159_reg[2]_0 [0]),
        .O(\ap_CS_fsm[3]_i_1__0_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__0_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    grp_buffer_func1_D6_fu_130_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(kernel_2mm_U0_ap_start),
        .I2(ap_done_reg),
        .I3(grp_buffer_func1_D6_fu_130_ap_ready),
        .I4(grp_buffer_func1_D6_fu_130_ap_start_reg),
        .O(grp_buffer_func1_D6_fu_130_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_141[0]_i_1 
       (.I0(tmp_fu_86_p3[5]),
        .O(i_3_fu_80_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_141[1]_i_1 
       (.I0(tmp_fu_86_p3[5]),
        .I1(tmp_fu_86_p3[6]),
        .O(i_3_fu_80_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_3_reg_141[2]_i_1 
       (.I0(tmp_fu_86_p3[5]),
        .I1(tmp_fu_86_p3[6]),
        .I2(tmp_fu_86_p3[7]),
        .O(i_3_fu_80_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_3_reg_141[3]_i_1 
       (.I0(tmp_fu_86_p3[6]),
        .I1(tmp_fu_86_p3[5]),
        .I2(tmp_fu_86_p3[7]),
        .I3(tmp_fu_86_p3[8]),
        .O(i_3_fu_80_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_3_reg_141[4]_i_1 
       (.I0(tmp_fu_86_p3[7]),
        .I1(tmp_fu_86_p3[5]),
        .I2(tmp_fu_86_p3[6]),
        .I3(tmp_fu_86_p3[8]),
        .I4(tmp_fu_86_p3[9]),
        .O(i_3_fu_80_p2[4]));
  FDRE \i_3_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_80_p2[0]),
        .Q(i_3_reg_141[0]),
        .R(1'b0));
  FDRE \i_3_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_80_p2[1]),
        .Q(i_3_reg_141[1]),
        .R(1'b0));
  FDRE \i_3_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_80_p2[2]),
        .Q(i_3_reg_141[2]),
        .R(1'b0));
  FDRE \i_3_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_80_p2[3]),
        .Q(i_3_reg_141[3]),
        .R(1'b0));
  FDRE \i_3_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_80_p2[4]),
        .Q(i_3_reg_141[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_52[4]_i_1 
       (.I0(grp_buffer_func1_D6_fu_130_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_NS_fsm1),
        .O(i_reg_52));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \i_reg_52[4]_i_2 
       (.I0(\tmp_66_cast_reg_159_reg[2]_0 [0]),
        .I1(\tmp_66_cast_reg_159_reg[2]_0 [1]),
        .I2(j_reg_63[3]),
        .I3(\tmp_66_cast_reg_159_reg[2]_0 [2]),
        .I4(j_reg_63[4]),
        .I5(Q[0]),
        .O(ap_NS_fsm1));
  FDRE \i_reg_52_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_141[0]),
        .Q(tmp_fu_86_p3[5]),
        .R(i_reg_52));
  FDRE \i_reg_52_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_141[1]),
        .Q(tmp_fu_86_p3[6]),
        .R(i_reg_52));
  FDRE \i_reg_52_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_141[2]),
        .Q(tmp_fu_86_p3[7]),
        .R(i_reg_52));
  FDRE \i_reg_52_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_141[3]),
        .Q(tmp_fu_86_p3[8]),
        .R(i_reg_52));
  FDRE \i_reg_52_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_141[4]),
        .Q(tmp_fu_86_p3[9]),
        .R(i_reg_52));
  LUT1 #(
    .INIT(2'h1)) 
    \j_3_reg_154[0]_i_1 
       (.I0(\tmp_66_cast_reg_159_reg[2]_0 [0]),
        .O(j_3_fu_118_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_3_reg_154[1]_i_1 
       (.I0(\tmp_66_cast_reg_159_reg[2]_0 [0]),
        .I1(\tmp_66_cast_reg_159_reg[2]_0 [1]),
        .O(j_3_fu_118_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_3_reg_154[2]_i_1 
       (.I0(\tmp_66_cast_reg_159_reg[2]_0 [0]),
        .I1(\tmp_66_cast_reg_159_reg[2]_0 [1]),
        .I2(\tmp_66_cast_reg_159_reg[2]_0 [2]),
        .O(j_3_fu_118_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_3_reg_154[3]_i_1 
       (.I0(\tmp_66_cast_reg_159_reg[2]_0 [1]),
        .I1(\tmp_66_cast_reg_159_reg[2]_0 [0]),
        .I2(\tmp_66_cast_reg_159_reg[2]_0 [2]),
        .I3(j_reg_63[3]),
        .O(j_3_fu_118_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_3_reg_154[4]_i_1 
       (.I0(\tmp_66_cast_reg_159_reg[2]_0 [2]),
        .I1(\tmp_66_cast_reg_159_reg[2]_0 [0]),
        .I2(\tmp_66_cast_reg_159_reg[2]_0 [1]),
        .I3(j_reg_63[3]),
        .I4(j_reg_63[4]),
        .O(j_3_fu_118_p2[4]));
  FDRE \j_3_reg_154_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(j_3_fu_118_p2[0]),
        .Q(j_3_reg_154[0]),
        .R(1'b0));
  FDRE \j_3_reg_154_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(j_3_fu_118_p2[1]),
        .Q(j_3_reg_154[1]),
        .R(1'b0));
  FDRE \j_3_reg_154_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(j_3_fu_118_p2[2]),
        .Q(j_3_reg_154[2]),
        .R(1'b0));
  FDRE \j_3_reg_154_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(j_3_fu_118_p2[3]),
        .Q(j_3_reg_154[3]),
        .R(1'b0));
  FDRE \j_3_reg_154_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(j_3_fu_118_p2[4]),
        .Q(j_3_reg_154[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \j_reg_63[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_fu_86_p3[5]),
        .I2(tmp_fu_86_p3[8]),
        .I3(tmp_fu_86_p3[6]),
        .I4(tmp_fu_86_p3[7]),
        .I5(tmp_fu_86_p3[9]),
        .O(j_reg_630));
  FDRE \j_reg_63_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(j_3_reg_154[0]),
        .Q(\tmp_66_cast_reg_159_reg[2]_0 [0]),
        .R(j_reg_630));
  FDRE \j_reg_63_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(j_3_reg_154[1]),
        .Q(\tmp_66_cast_reg_159_reg[2]_0 [1]),
        .R(j_reg_630));
  FDRE \j_reg_63_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(j_3_reg_154[2]),
        .Q(\tmp_66_cast_reg_159_reg[2]_0 [2]),
        .R(j_reg_630));
  FDRE \j_reg_63_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(j_3_reg_154[3]),
        .Q(j_reg_63[3]),
        .R(j_reg_630));
  FDRE \j_reg_63_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(j_3_reg_154[4]),
        .Q(j_reg_63[4]),
        .R(j_reg_630));
  CARRY4 ram_reg_i_2__2
       (.CI(ram_reg_i_3__1_n_4),
        .CO({NLW_ram_reg_i_2__2_CO_UNCONNECTED[3:1],ram_reg_i_2__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_2__2_O_UNCONNECTED[3:2],D[5:4]}),
        .S({1'b0,1'b0,tmp_24_reg_146[8:7]}));
  CARRY4 ram_reg_i_3__1
       (.CI(1'b0),
        .CO({ram_reg_i_3__1_n_4,ram_reg_i_3__1_n_5,ram_reg_i_3__1_n_6,ram_reg_i_3__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_24_reg_146[4:3]}),
        .O({D[3:1],NLW_ram_reg_i_3__1_O_UNCONNECTED[0]}),
        .S({tmp_24_reg_146[6:5],ram_reg_i_6_n_4,ram_reg_i_7_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_4
       (.I0(tmp_24_reg_146[3]),
        .I1(j_reg_63[3]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_6
       (.I0(tmp_24_reg_146[4]),
        .I1(j_reg_63[4]),
        .O(ram_reg_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_7
       (.I0(tmp_24_reg_146[3]),
        .I1(j_reg_63[3]),
        .O(ram_reg_i_7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \tmp_24_reg_146[5]_i_1 
       (.I0(tmp_fu_86_p3[6]),
        .I1(tmp_fu_86_p3[7]),
        .I2(tmp_fu_86_p3[5]),
        .O(tmp_24_fu_106_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hD23C)) 
    \tmp_24_reg_146[6]_i_1 
       (.I0(tmp_fu_86_p3[5]),
        .I1(tmp_fu_86_p3[7]),
        .I2(tmp_fu_86_p3[8]),
        .I3(tmp_fu_86_p3[6]),
        .O(tmp_24_fu_106_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hF30C8F70)) 
    \tmp_24_reg_146[7]_i_1 
       (.I0(tmp_fu_86_p3[5]),
        .I1(tmp_fu_86_p3[6]),
        .I2(tmp_fu_86_p3[8]),
        .I3(tmp_fu_86_p3[9]),
        .I4(tmp_fu_86_p3[7]),
        .O(tmp_24_fu_106_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00F85F00)) 
    \tmp_24_reg_146[8]_i_1 
       (.I0(tmp_fu_86_p3[6]),
        .I1(tmp_fu_86_p3[5]),
        .I2(tmp_fu_86_p3[7]),
        .I3(tmp_fu_86_p3[9]),
        .I4(tmp_fu_86_p3[8]),
        .O(\tmp_24_reg_146[8]_i_1_n_4 ));
  FDRE \tmp_24_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_630),
        .D(tmp_fu_86_p3[5]),
        .Q(tmp_24_reg_146[3]),
        .R(1'b0));
  FDRE \tmp_24_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_630),
        .D(i_3_fu_80_p2[1]),
        .Q(tmp_24_reg_146[4]),
        .R(1'b0));
  FDRE \tmp_24_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_630),
        .D(tmp_24_fu_106_p2[5]),
        .Q(tmp_24_reg_146[5]),
        .R(1'b0));
  FDRE \tmp_24_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_630),
        .D(tmp_24_fu_106_p2[6]),
        .Q(tmp_24_reg_146[6]),
        .R(1'b0));
  FDRE \tmp_24_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_630),
        .D(tmp_24_fu_106_p2[7]),
        .Q(tmp_24_reg_146[7]),
        .R(1'b0));
  FDRE \tmp_24_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_630),
        .D(\tmp_24_reg_146[8]_i_1_n_4 ),
        .Q(tmp_24_reg_146[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \tmp_66_cast_reg_159[8]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_66_cast_reg_159_reg[2]_0 [0]),
        .I2(\tmp_66_cast_reg_159_reg[2]_0 [1]),
        .I3(j_reg_63[3]),
        .I4(\tmp_66_cast_reg_159_reg[2]_0 [2]),
        .I5(j_reg_63[4]),
        .O(tmp_66_cast_reg_1590));
  FDRE \tmp_66_cast_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(tmp_66_cast_reg_1590),
        .D(\tmp_66_cast_reg_159_reg[2]_0 [0]),
        .Q(ram_reg[0]),
        .R(1'b0));
  FDRE \tmp_66_cast_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(tmp_66_cast_reg_1590),
        .D(\tmp_66_cast_reg_159_reg[2]_0 [1]),
        .Q(ram_reg[1]),
        .R(1'b0));
  FDRE \tmp_66_cast_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(tmp_66_cast_reg_1590),
        .D(\tmp_66_cast_reg_159_reg[2]_0 [2]),
        .Q(ram_reg[2]),
        .R(1'b0));
  FDRE \tmp_66_cast_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(tmp_66_cast_reg_1590),
        .D(D[0]),
        .Q(ram_reg[3]),
        .R(1'b0));
  FDRE \tmp_66_cast_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(tmp_66_cast_reg_1590),
        .D(D[1]),
        .Q(ram_reg[4]),
        .R(1'b0));
  FDRE \tmp_66_cast_reg_159_reg[5] 
       (.C(ap_clk),
        .CE(tmp_66_cast_reg_1590),
        .D(D[2]),
        .Q(ram_reg[5]),
        .R(1'b0));
  FDRE \tmp_66_cast_reg_159_reg[6] 
       (.C(ap_clk),
        .CE(tmp_66_cast_reg_1590),
        .D(D[3]),
        .Q(ram_reg[6]),
        .R(1'b0));
  FDRE \tmp_66_cast_reg_159_reg[7] 
       (.C(ap_clk),
        .CE(tmp_66_cast_reg_1590),
        .D(D[4]),
        .Q(ram_reg[7]),
        .R(1'b0));
  FDRE \tmp_66_cast_reg_159_reg[8] 
       (.C(ap_clk),
        .CE(tmp_66_cast_reg_1590),
        .D(D[5]),
        .Q(ram_reg[8]),
        .R(1'b0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A
   (D_output_AXI_c_full_n,
    D_output_AXI_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    writeData_U0_D_output_AXI_offset_read,
    int_ap_start_reg,
    readData32_U0_D_output_AXI_out_write,
    shiftReg_ce,
    Q,
    writeData_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n_inv);
  output D_output_AXI_c_full_n;
  output D_output_AXI_c_empty_n;
  output [29:0]out;
  input ap_clk;
  input ap_rst_n;
  input writeData_U0_D_output_AXI_offset_read;
  input int_ap_start_reg;
  input readData32_U0_D_output_AXI_out_write;
  input shiftReg_ce;
  input [29:0]Q;
  input writeData_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_rst_n_inv;

  wire D_output_AXI_c_empty_n;
  wire D_output_AXI_c_full_n;
  wire [29:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire int_ap_start_reg;
  wire internal_empty_n_i_1_n_4;
  wire internal_empty_n_i_2_n_4;
  wire internal_full_n_i_1_n_4;
  wire internal_full_n_i_2_n_4;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire [29:0]out;
  wire readData32_U0_D_output_AXI_out_write;
  wire shiftReg_ce;
  wire writeData_U0_D_output_AXI_offset_read;
  wire writeData_U0_ap_start;

  zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A_shiftReg U_fifo_w32_d3_A_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8AA0000AAAAAAAA)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_i_2_n_4),
        .I3(writeData_U0_D_output_AXI_offset_read),
        .I4(D_output_AXI_c_empty_n),
        .I5(int_ap_start_reg),
        .O(internal_empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_4),
        .Q(D_output_AXI_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF555F555)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2_n_4),
        .I2(writeData_U0_D_output_AXI_offset_read),
        .I3(D_output_AXI_c_empty_n),
        .I4(readData32_U0_D_output_AXI_out_write),
        .I5(D_output_AXI_c_full_n),
        .O(internal_full_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h10)) 
    internal_full_n_i_2
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_4),
        .Q(D_output_AXI_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h807F7F7F7F808080)) 
    \mOutPtr[0]_i_1 
       (.I0(D_output_AXI_c_empty_n),
        .I1(writeData_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(D_output_AXI_c_full_n),
        .I4(readData32_U0_D_output_AXI_out_write),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(readData32_U0_D_output_AXI_out_write),
        .I2(D_output_AXI_c_full_n),
        .I3(writeData_U0_D_output_AXI_offset_read),
        .I4(D_output_AXI_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(int_ap_start_reg),
        .I3(writeData_U0_D_output_AXI_offset_read),
        .I4(D_output_AXI_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A_shiftReg
   (out,
    mOutPtr,
    shiftReg_ce,
    Q,
    ap_clk);
  output [29:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [29:0]Q;
  input ap_clk;

  wire [29:0]Q;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [29:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][2]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][2]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_func15
   (Q,
    ap_sync_reg_channel_write_tmp_mid_6_reg,
    ap_sync_channel_write_tmp_mid_7,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_C_mid_2_reg,
    \j_reg_63_reg[0] ,
    D,
    ram_reg,
    ram_reg_0,
    \k_reg_277_reg[3] ,
    grp_func1_execute8_fu_66_ap_start_reg_reg_0,
    push_buf,
    ap_sync_channel_write_tmp_mid_0,
    ap_sync_channel_write_D_mid,
    ap_sync_channel_write_C_mid_0,
    ap_sync_channel_write_C_mid_1,
    ap_sync_channel_write_C_mid_2,
    push_buf_0,
    ap_sync_channel_write_C_mid_3,
    push_buf_1,
    ap_sync_channel_write_C_mid_4,
    ap_sync_channel_write_C_mid_5,
    ap_sync_channel_write_C_mid_6,
    push_buf_2,
    ap_sync_channel_write_C_mid_7,
    push_buf_3,
    push_buf_4,
    ap_sync_channel_write_tmp_mid_1,
    push_buf_5,
    ap_sync_channel_write_tmp_mid_2,
    push_buf_6,
    ap_sync_channel_write_tmp_mid_3,
    push_buf_7,
    ap_sync_channel_write_tmp_mid_4,
    push_buf_8,
    ap_sync_channel_write_tmp_mid_5,
    push_buf_9,
    ap_sync_channel_write_tmp_mid_6,
    push_buf_10,
    WEA,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    DIADI,
    ram_reg_7,
    func15_U0_tmp_7_ce0,
    ADDRARDADDR,
    func15_U0_tmp_1_ce0,
    kernel_2mm_U0_A_0_ce0,
    kernel_2mm_U0_A_1_ce0,
    kernel_2mm_U0_B_0_ce0,
    kernel_2mm_U0_B_1_ce0,
    ram_reg_8,
    \A_1_addr_reg_695_reg[7] ,
    A_1_address0,
    B_0_address0,
    B_1_address0,
    C_0_address0,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ap_clk,
    B_1_q0,
    ram_reg_12,
    B,
    B_0_q0,
    ram_reg_13,
    A_0_q0,
    A,
    ap_rst_n_inv,
    ap_rst_n,
    DOADO,
    ram_reg_14,
    kernel_2mm_U0_ap_start,
    ap_sync_reg_channel_write_D_mid,
    D_mid_i_full_n,
    C_mid_1_i_full_n,
    ap_sync_reg_channel_write_C_mid_1,
    C_mid_0_i_full_n,
    ap_sync_reg_channel_write_C_mid_0,
    ap_sync_reg_channel_write_C_mid_2,
    C_mid_2_i_full_n,
    ap_sync_reg_channel_write_C_mid_3,
    C_mid_3_i_full_n,
    C_mid_5_i_full_n,
    ap_sync_reg_channel_write_C_mid_5,
    C_mid_4_i_full_n,
    ap_sync_reg_channel_write_C_mid_4,
    ap_sync_reg_channel_write_C_mid_6,
    C_mid_6_i_full_n,
    ap_sync_reg_channel_write_C_mid_7,
    C_mid_7_i_full_n,
    tmp_mid_0_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_0,
    ap_sync_reg_channel_write_tmp_mid_1,
    tmp_mid_1_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_2,
    tmp_mid_2_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_3,
    tmp_mid_3_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_4,
    tmp_mid_4_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_5,
    tmp_mid_5_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_6,
    tmp_mid_6_i_full_n,
    tmp_mid_7_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_7_reg,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    A_1_q0);
  output [1:0]Q;
  output ap_sync_reg_channel_write_tmp_mid_6_reg;
  output ap_sync_channel_write_tmp_mid_7;
  output func15_U0_ap_done;
  output ap_sync_reg_channel_write_C_mid_2_reg;
  output [2:0]\j_reg_63_reg[0] ;
  output [8:0]D;
  output ram_reg;
  output ram_reg_0;
  output [4:0]\k_reg_277_reg[3] ;
  output [0:0]grp_func1_execute8_fu_66_ap_start_reg_reg_0;
  output push_buf;
  output ap_sync_channel_write_tmp_mid_0;
  output ap_sync_channel_write_D_mid;
  output ap_sync_channel_write_C_mid_0;
  output ap_sync_channel_write_C_mid_1;
  output ap_sync_channel_write_C_mid_2;
  output push_buf_0;
  output ap_sync_channel_write_C_mid_3;
  output push_buf_1;
  output ap_sync_channel_write_C_mid_4;
  output ap_sync_channel_write_C_mid_5;
  output ap_sync_channel_write_C_mid_6;
  output push_buf_2;
  output ap_sync_channel_write_C_mid_7;
  output push_buf_3;
  output push_buf_4;
  output ap_sync_channel_write_tmp_mid_1;
  output push_buf_5;
  output ap_sync_channel_write_tmp_mid_2;
  output push_buf_6;
  output ap_sync_channel_write_tmp_mid_3;
  output push_buf_7;
  output ap_sync_channel_write_tmp_mid_4;
  output push_buf_8;
  output ap_sync_channel_write_tmp_mid_5;
  output push_buf_9;
  output ap_sync_channel_write_tmp_mid_6;
  output push_buf_10;
  output [0:0]WEA;
  output [0:0]ram_reg_1;
  output [0:0]ram_reg_2;
  output [0:0]ram_reg_3;
  output [0:0]ram_reg_4;
  output [0:0]ram_reg_5;
  output [0:0]ram_reg_6;
  output [31:0]DIADI;
  output [0:0]ram_reg_7;
  output func15_U0_tmp_7_ce0;
  output [4:0]ADDRARDADDR;
  output func15_U0_tmp_1_ce0;
  output kernel_2mm_U0_A_0_ce0;
  output kernel_2mm_U0_A_1_ce0;
  output kernel_2mm_U0_B_0_ce0;
  output kernel_2mm_U0_B_1_ce0;
  output [5:0]ram_reg_8;
  output [7:0]\A_1_addr_reg_695_reg[7] ;
  output [7:0]A_1_address0;
  output [7:0]B_0_address0;
  output [7:0]B_1_address0;
  output [6:0]C_0_address0;
  output [6:0]ram_reg_9;
  output [5:0]ram_reg_10;
  output [8:0]ram_reg_11;
  input ap_clk;
  input [16:0]B_1_q0;
  input [14:0]ram_reg_12;
  input [16:0]B;
  input [16:0]B_0_q0;
  input [14:0]ram_reg_13;
  input [31:0]A_0_q0;
  input [16:0]A;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [31:0]DOADO;
  input [31:0]ram_reg_14;
  input kernel_2mm_U0_ap_start;
  input ap_sync_reg_channel_write_D_mid;
  input D_mid_i_full_n;
  input C_mid_1_i_full_n;
  input ap_sync_reg_channel_write_C_mid_1;
  input C_mid_0_i_full_n;
  input ap_sync_reg_channel_write_C_mid_0;
  input ap_sync_reg_channel_write_C_mid_2;
  input C_mid_2_i_full_n;
  input ap_sync_reg_channel_write_C_mid_3;
  input C_mid_3_i_full_n;
  input C_mid_5_i_full_n;
  input ap_sync_reg_channel_write_C_mid_5;
  input C_mid_4_i_full_n;
  input ap_sync_reg_channel_write_C_mid_4;
  input ap_sync_reg_channel_write_C_mid_6;
  input C_mid_6_i_full_n;
  input ap_sync_reg_channel_write_C_mid_7;
  input C_mid_7_i_full_n;
  input tmp_mid_0_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_0;
  input ap_sync_reg_channel_write_tmp_mid_1;
  input tmp_mid_1_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_2;
  input tmp_mid_2_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_3;
  input tmp_mid_3_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_4;
  input tmp_mid_4_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_5;
  input tmp_mid_5_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_6;
  input tmp_mid_6_i_full_n;
  input tmp_mid_7_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_7_reg;
  input [31:0]ram_reg_15;
  input [31:0]ram_reg_16;
  input [31:0]ram_reg_17;
  input [31:0]ram_reg_18;
  input [31:0]ram_reg_19;
  input [31:0]ram_reg_20;
  input [31:0]A_1_q0;

  wire [16:0]A;
  wire [4:0]ADDRARDADDR;
  wire [31:0]A_0_q0;
  wire [7:0]\A_1_addr_reg_695_reg[7] ;
  wire [7:0]A_1_address0;
  wire [31:0]A_1_q0;
  wire [16:0]B;
  wire [7:0]B_0_address0;
  wire [16:0]B_0_q0;
  wire [7:0]B_1_address0;
  wire [16:0]B_1_q0;
  wire [6:0]C_0_address0;
  wire C_mid_0_i_full_n;
  wire C_mid_1_i_full_n;
  wire C_mid_2_i_full_n;
  wire C_mid_3_i_full_n;
  wire C_mid_4_i_full_n;
  wire C_mid_5_i_full_n;
  wire C_mid_6_i_full_n;
  wire C_mid_7_i_full_n;
  wire [8:0]D;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire D_mid_i_full_n;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_C_mid_0;
  wire ap_sync_channel_write_C_mid_1;
  wire ap_sync_channel_write_C_mid_2;
  wire ap_sync_channel_write_C_mid_3;
  wire ap_sync_channel_write_C_mid_4;
  wire ap_sync_channel_write_C_mid_5;
  wire ap_sync_channel_write_C_mid_6;
  wire ap_sync_channel_write_C_mid_7;
  wire ap_sync_channel_write_D_mid;
  wire ap_sync_channel_write_tmp_mid_0;
  wire ap_sync_channel_write_tmp_mid_1;
  wire ap_sync_channel_write_tmp_mid_2;
  wire ap_sync_channel_write_tmp_mid_3;
  wire ap_sync_channel_write_tmp_mid_4;
  wire ap_sync_channel_write_tmp_mid_5;
  wire ap_sync_channel_write_tmp_mid_6;
  wire ap_sync_channel_write_tmp_mid_7;
  wire ap_sync_reg_channel_write_C_mid_0;
  wire ap_sync_reg_channel_write_C_mid_1;
  wire ap_sync_reg_channel_write_C_mid_2;
  wire ap_sync_reg_channel_write_C_mid_2_reg;
  wire ap_sync_reg_channel_write_C_mid_3;
  wire ap_sync_reg_channel_write_C_mid_4;
  wire ap_sync_reg_channel_write_C_mid_5;
  wire ap_sync_reg_channel_write_C_mid_6;
  wire ap_sync_reg_channel_write_C_mid_7;
  wire ap_sync_reg_channel_write_D_mid;
  wire ap_sync_reg_channel_write_tmp_mid_0;
  wire ap_sync_reg_channel_write_tmp_mid_1;
  wire ap_sync_reg_channel_write_tmp_mid_2;
  wire ap_sync_reg_channel_write_tmp_mid_3;
  wire ap_sync_reg_channel_write_tmp_mid_4;
  wire ap_sync_reg_channel_write_tmp_mid_5;
  wire ap_sync_reg_channel_write_tmp_mid_6;
  wire ap_sync_reg_channel_write_tmp_mid_6_reg;
  wire ap_sync_reg_channel_write_tmp_mid_7_reg;
  wire func15_U0_ap_done;
  wire func15_U0_tmp_1_ce0;
  wire func15_U0_tmp_7_ce0;
  wire grp_buffer_func1_C7_fu_94_ap_done;
  wire grp_buffer_func1_C7_fu_94_ap_start_reg;
  wire grp_buffer_func1_C7_fu_94_n_9;
  wire grp_buffer_func1_D6_fu_130_ap_done;
  wire grp_buffer_func1_D6_fu_130_ap_start_reg;
  wire grp_buffer_func1_D6_fu_130_n_10;
  wire grp_func1_execute8_fu_66_ap_start_reg;
  wire [0:0]grp_func1_execute8_fu_66_ap_start_reg_reg_0;
  wire grp_func1_execute8_fu_66_n_14;
  wire grp_func1_execute8_fu_66_n_15;
  wire [2:0]\j_reg_63_reg[0] ;
  wire [4:0]\k_reg_277_reg[3] ;
  wire kernel_2mm_U0_A_0_ce0;
  wire kernel_2mm_U0_A_1_ce0;
  wire kernel_2mm_U0_B_0_ce0;
  wire kernel_2mm_U0_B_1_ce0;
  wire kernel_2mm_U0_ap_start;
  wire push_buf;
  wire push_buf_0;
  wire push_buf_1;
  wire push_buf_10;
  wire push_buf_2;
  wire push_buf_3;
  wire push_buf_4;
  wire push_buf_5;
  wire push_buf_6;
  wire push_buf_7;
  wire push_buf_8;
  wire push_buf_9;
  wire ram_reg;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [5:0]ram_reg_10;
  wire [8:0]ram_reg_11;
  wire [14:0]ram_reg_12;
  wire [14:0]ram_reg_13;
  wire [31:0]ram_reg_14;
  wire [31:0]ram_reg_15;
  wire [31:0]ram_reg_16;
  wire [31:0]ram_reg_17;
  wire [31:0]ram_reg_18;
  wire [31:0]ram_reg_19;
  wire [0:0]ram_reg_2;
  wire [31:0]ram_reg_20;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire [0:0]ram_reg_5;
  wire [0:0]ram_reg_6;
  wire [0:0]ram_reg_7;
  wire [5:0]ram_reg_8;
  wire [6:0]ram_reg_9;
  wire tmp_mid_0_i_full_n;
  wire tmp_mid_1_i_full_n;
  wire tmp_mid_2_i_full_n;
  wire tmp_mid_3_i_full_n;
  wire tmp_mid_4_i_full_n;
  wire tmp_mid_5_i_full_n;
  wire tmp_mid_6_i_full_n;
  wire tmp_mid_7_i_full_n;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(grp_func1_execute8_fu_66_ap_start_reg_reg_0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_func1_execute8_fu_66_n_15),
        .Q(ap_done_reg),
        .R(1'b0));
  zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_C7 grp_buffer_func1_C7_fu_94
       (.C_0_address0(C_0_address0),
        .Q(\k_reg_277_reg[3] ),
        .\ap_CS_fsm_reg[0]_0 (grp_func1_execute8_fu_66_ap_start_reg_reg_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_buffer_func1_C7_fu_94_ap_done(grp_buffer_func1_C7_fu_94_ap_done),
        .grp_buffer_func1_C7_fu_94_ap_start_reg(grp_buffer_func1_C7_fu_94_ap_start_reg),
        .grp_buffer_func1_C7_fu_94_ap_start_reg_reg(grp_buffer_func1_C7_fu_94_n_9),
        .kernel_2mm_U0_ap_start(kernel_2mm_U0_ap_start),
        .ram_reg(ram_reg_9),
        .ram_reg_0(ram_reg_10));
  FDRE #(
    .INIT(1'b0)) 
    grp_buffer_func1_C7_fu_94_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_buffer_func1_C7_fu_94_n_9),
        .Q(grp_buffer_func1_C7_fu_94_ap_start_reg),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_D6 grp_buffer_func1_D6_fu_130
       (.D(D[8:3]),
        .Q(\j_reg_63_reg[0] ),
        .\ap_CS_fsm_reg[0]_0 (grp_func1_execute8_fu_66_ap_start_reg_reg_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_buffer_func1_D6_fu_130_ap_done(grp_buffer_func1_D6_fu_130_ap_done),
        .grp_buffer_func1_D6_fu_130_ap_start_reg(grp_buffer_func1_D6_fu_130_ap_start_reg),
        .grp_buffer_func1_D6_fu_130_ap_start_reg_reg(grp_buffer_func1_D6_fu_130_n_10),
        .kernel_2mm_U0_ap_start(kernel_2mm_U0_ap_start),
        .ram_reg(ram_reg_11),
        .\tmp_66_cast_reg_159_reg[2]_0 (D[2:0]));
  FDRE #(
    .INIT(1'b0)) 
    grp_buffer_func1_D6_fu_130_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_buffer_func1_D6_fu_130_n_10),
        .Q(grp_buffer_func1_D6_fu_130_ap_start_reg),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_func1_execute8 grp_func1_execute8_fu_66
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .A_0_q0(A_0_q0),
        .\A_1_addr_reg_695_reg[7]_0 (\A_1_addr_reg_695_reg[7] ),
        .A_1_address0(A_1_address0),
        .A_1_q0(A_1_q0),
        .B(B),
        .B_0_address0(B_0_address0),
        .B_0_q0(B_0_q0),
        .B_1_address0(B_1_address0),
        .B_1_q0(B_1_q0),
        .C_mid_0_i_full_n(C_mid_0_i_full_n),
        .C_mid_1_i_full_n(C_mid_1_i_full_n),
        .C_mid_2_i_full_n(C_mid_2_i_full_n),
        .C_mid_3_i_full_n(C_mid_3_i_full_n),
        .C_mid_4_i_full_n(C_mid_4_i_full_n),
        .C_mid_5_i_full_n(C_mid_5_i_full_n),
        .C_mid_6_i_full_n(C_mid_6_i_full_n),
        .C_mid_7_i_full_n(C_mid_7_i_full_n),
        .D(ap_NS_fsm),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .D_mid_i_full_n(D_mid_i_full_n),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,grp_func1_execute8_fu_66_ap_start_reg_reg_0}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(grp_func1_execute8_fu_66_n_15),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_C_mid_0(ap_sync_channel_write_C_mid_0),
        .ap_sync_channel_write_C_mid_1(ap_sync_channel_write_C_mid_1),
        .ap_sync_channel_write_C_mid_2(ap_sync_channel_write_C_mid_2),
        .ap_sync_channel_write_C_mid_3(ap_sync_channel_write_C_mid_3),
        .ap_sync_channel_write_C_mid_4(ap_sync_channel_write_C_mid_4),
        .ap_sync_channel_write_C_mid_5(ap_sync_channel_write_C_mid_5),
        .ap_sync_channel_write_C_mid_6(ap_sync_channel_write_C_mid_6),
        .ap_sync_channel_write_C_mid_7(ap_sync_channel_write_C_mid_7),
        .ap_sync_channel_write_D_mid(ap_sync_channel_write_D_mid),
        .ap_sync_channel_write_tmp_mid_0(ap_sync_channel_write_tmp_mid_0),
        .ap_sync_channel_write_tmp_mid_1(ap_sync_channel_write_tmp_mid_1),
        .ap_sync_channel_write_tmp_mid_2(ap_sync_channel_write_tmp_mid_2),
        .ap_sync_channel_write_tmp_mid_3(ap_sync_channel_write_tmp_mid_3),
        .ap_sync_channel_write_tmp_mid_4(ap_sync_channel_write_tmp_mid_4),
        .ap_sync_channel_write_tmp_mid_5(ap_sync_channel_write_tmp_mid_5),
        .ap_sync_channel_write_tmp_mid_6(ap_sync_channel_write_tmp_mid_6),
        .ap_sync_channel_write_tmp_mid_7(ap_sync_channel_write_tmp_mid_7),
        .ap_sync_reg_channel_write_C_mid_0(ap_sync_reg_channel_write_C_mid_0),
        .ap_sync_reg_channel_write_C_mid_1(ap_sync_reg_channel_write_C_mid_1),
        .ap_sync_reg_channel_write_C_mid_2(ap_sync_reg_channel_write_C_mid_2),
        .ap_sync_reg_channel_write_C_mid_2_reg(ap_sync_reg_channel_write_C_mid_2_reg),
        .ap_sync_reg_channel_write_C_mid_3(ap_sync_reg_channel_write_C_mid_3),
        .ap_sync_reg_channel_write_C_mid_4(ap_sync_reg_channel_write_C_mid_4),
        .ap_sync_reg_channel_write_C_mid_5(ap_sync_reg_channel_write_C_mid_5),
        .ap_sync_reg_channel_write_C_mid_6(ap_sync_reg_channel_write_C_mid_6),
        .ap_sync_reg_channel_write_C_mid_7(ap_sync_reg_channel_write_C_mid_7),
        .ap_sync_reg_channel_write_D_mid(ap_sync_reg_channel_write_D_mid),
        .ap_sync_reg_channel_write_tmp_mid_0(ap_sync_reg_channel_write_tmp_mid_0),
        .ap_sync_reg_channel_write_tmp_mid_1(ap_sync_reg_channel_write_tmp_mid_1),
        .ap_sync_reg_channel_write_tmp_mid_2(ap_sync_reg_channel_write_tmp_mid_2),
        .ap_sync_reg_channel_write_tmp_mid_3(ap_sync_reg_channel_write_tmp_mid_3),
        .ap_sync_reg_channel_write_tmp_mid_4(ap_sync_reg_channel_write_tmp_mid_4),
        .ap_sync_reg_channel_write_tmp_mid_5(ap_sync_reg_channel_write_tmp_mid_5),
        .ap_sync_reg_channel_write_tmp_mid_6(ap_sync_reg_channel_write_tmp_mid_6),
        .ap_sync_reg_channel_write_tmp_mid_6_reg(ap_sync_reg_channel_write_tmp_mid_6_reg),
        .ap_sync_reg_channel_write_tmp_mid_7_reg(func15_U0_ap_done),
        .ap_sync_reg_channel_write_tmp_mid_7_reg_0(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .func15_U0_tmp_1_ce0(func15_U0_tmp_1_ce0),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0),
        .grp_buffer_func1_C7_fu_94_ap_done(grp_buffer_func1_C7_fu_94_ap_done),
        .grp_buffer_func1_D6_fu_130_ap_done(grp_buffer_func1_D6_fu_130_ap_done),
        .grp_func1_execute8_fu_66_ap_start_reg(grp_func1_execute8_fu_66_ap_start_reg),
        .grp_func1_execute8_fu_66_ap_start_reg_reg(grp_func1_execute8_fu_66_n_14),
        .kernel_2mm_U0_A_0_ce0(kernel_2mm_U0_A_0_ce0),
        .kernel_2mm_U0_A_1_ce0(kernel_2mm_U0_A_1_ce0),
        .kernel_2mm_U0_B_0_ce0(kernel_2mm_U0_B_0_ce0),
        .kernel_2mm_U0_B_1_ce0(kernel_2mm_U0_B_1_ce0),
        .kernel_2mm_U0_ap_start(kernel_2mm_U0_ap_start),
        .push_buf(push_buf),
        .push_buf_0(push_buf_0),
        .push_buf_1(push_buf_1),
        .push_buf_10(push_buf_10),
        .push_buf_2(push_buf_2),
        .push_buf_3(push_buf_3),
        .push_buf_4(push_buf_4),
        .push_buf_5(push_buf_5),
        .push_buf_6(push_buf_6),
        .push_buf_7(push_buf_7),
        .push_buf_8(push_buf_8),
        .push_buf_9(push_buf_9),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(ram_reg_13),
        .ram_reg_11(ram_reg_14),
        .ram_reg_12(ram_reg_15),
        .ram_reg_13(ram_reg_16),
        .ram_reg_14(ram_reg_17),
        .ram_reg_15(ram_reg_18),
        .ram_reg_16(ram_reg_19),
        .ram_reg_17(ram_reg_20),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .ram_reg_6(ram_reg_6),
        .ram_reg_7(ram_reg_7),
        .ram_reg_8(ram_reg_8),
        .ram_reg_9(ram_reg_12),
        .tmp_mid_0_i_full_n(tmp_mid_0_i_full_n),
        .tmp_mid_1_i_full_n(tmp_mid_1_i_full_n),
        .tmp_mid_2_i_full_n(tmp_mid_2_i_full_n),
        .tmp_mid_3_i_full_n(tmp_mid_3_i_full_n),
        .tmp_mid_4_i_full_n(tmp_mid_4_i_full_n),
        .tmp_mid_5_i_full_n(tmp_mid_5_i_full_n),
        .tmp_mid_6_i_full_n(tmp_mid_6_i_full_n),
        .tmp_mid_7_i_full_n(tmp_mid_7_i_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_func1_execute8_fu_66_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_func1_execute8_fu_66_n_14),
        .Q(grp_func1_execute8_fu_66_ap_start_reg),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_func1_execute8
   (Q,
    ap_sync_reg_channel_write_tmp_mid_6_reg,
    ap_sync_channel_write_tmp_mid_7,
    ap_sync_reg_channel_write_tmp_mid_7_reg,
    ap_sync_reg_channel_write_C_mid_2_reg,
    ram_reg,
    ram_reg_0,
    D,
    grp_func1_execute8_fu_66_ap_start_reg_reg,
    ap_done_reg_reg,
    push_buf,
    ap_sync_channel_write_tmp_mid_0,
    ap_sync_channel_write_D_mid,
    ap_sync_channel_write_C_mid_0,
    ap_sync_channel_write_C_mid_1,
    ap_sync_channel_write_C_mid_2,
    push_buf_0,
    ap_sync_channel_write_C_mid_3,
    push_buf_1,
    ap_sync_channel_write_C_mid_4,
    ap_sync_channel_write_C_mid_5,
    ap_sync_channel_write_C_mid_6,
    push_buf_2,
    ap_sync_channel_write_C_mid_7,
    push_buf_3,
    push_buf_4,
    ap_sync_channel_write_tmp_mid_1,
    push_buf_5,
    ap_sync_channel_write_tmp_mid_2,
    push_buf_6,
    ap_sync_channel_write_tmp_mid_3,
    push_buf_7,
    ap_sync_channel_write_tmp_mid_4,
    push_buf_8,
    ap_sync_channel_write_tmp_mid_5,
    push_buf_9,
    ap_sync_channel_write_tmp_mid_6,
    push_buf_10,
    WEA,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    DIADI,
    ram_reg_7,
    func15_U0_tmp_7_ce0,
    ADDRARDADDR,
    func15_U0_tmp_1_ce0,
    kernel_2mm_U0_A_0_ce0,
    kernel_2mm_U0_A_1_ce0,
    kernel_2mm_U0_B_0_ce0,
    kernel_2mm_U0_B_1_ce0,
    ram_reg_8,
    \A_1_addr_reg_695_reg[7]_0 ,
    A_1_address0,
    B_0_address0,
    B_1_address0,
    ap_clk,
    B_1_q0,
    ram_reg_9,
    B,
    B_0_q0,
    ram_reg_10,
    A_0_q0,
    A,
    ap_rst_n_inv,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    grp_buffer_func1_D6_fu_130_ap_done,
    grp_func1_execute8_fu_66_ap_start_reg,
    grp_buffer_func1_C7_fu_94_ap_done,
    DOADO,
    ram_reg_11,
    kernel_2mm_U0_ap_start,
    ap_done_reg,
    ap_sync_reg_channel_write_D_mid,
    D_mid_i_full_n,
    C_mid_1_i_full_n,
    ap_sync_reg_channel_write_C_mid_1,
    C_mid_0_i_full_n,
    ap_sync_reg_channel_write_C_mid_0,
    ap_sync_reg_channel_write_C_mid_2,
    C_mid_2_i_full_n,
    ap_sync_reg_channel_write_C_mid_3,
    C_mid_3_i_full_n,
    C_mid_5_i_full_n,
    ap_sync_reg_channel_write_C_mid_5,
    C_mid_4_i_full_n,
    ap_sync_reg_channel_write_C_mid_4,
    ap_sync_reg_channel_write_C_mid_6,
    C_mid_6_i_full_n,
    ap_sync_reg_channel_write_C_mid_7,
    C_mid_7_i_full_n,
    tmp_mid_0_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_0,
    ap_sync_reg_channel_write_tmp_mid_1,
    tmp_mid_1_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_2,
    tmp_mid_2_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_3,
    tmp_mid_3_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_4,
    tmp_mid_4_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_5,
    tmp_mid_5_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_6,
    tmp_mid_6_i_full_n,
    tmp_mid_7_i_full_n,
    ap_sync_reg_channel_write_tmp_mid_7_reg_0,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    A_1_q0);
  output [1:0]Q;
  output ap_sync_reg_channel_write_tmp_mid_6_reg;
  output ap_sync_channel_write_tmp_mid_7;
  output ap_sync_reg_channel_write_tmp_mid_7_reg;
  output ap_sync_reg_channel_write_C_mid_2_reg;
  output ram_reg;
  output ram_reg_0;
  output [1:0]D;
  output grp_func1_execute8_fu_66_ap_start_reg_reg;
  output ap_done_reg_reg;
  output push_buf;
  output ap_sync_channel_write_tmp_mid_0;
  output ap_sync_channel_write_D_mid;
  output ap_sync_channel_write_C_mid_0;
  output ap_sync_channel_write_C_mid_1;
  output ap_sync_channel_write_C_mid_2;
  output push_buf_0;
  output ap_sync_channel_write_C_mid_3;
  output push_buf_1;
  output ap_sync_channel_write_C_mid_4;
  output ap_sync_channel_write_C_mid_5;
  output ap_sync_channel_write_C_mid_6;
  output push_buf_2;
  output ap_sync_channel_write_C_mid_7;
  output push_buf_3;
  output push_buf_4;
  output ap_sync_channel_write_tmp_mid_1;
  output push_buf_5;
  output ap_sync_channel_write_tmp_mid_2;
  output push_buf_6;
  output ap_sync_channel_write_tmp_mid_3;
  output push_buf_7;
  output ap_sync_channel_write_tmp_mid_4;
  output push_buf_8;
  output ap_sync_channel_write_tmp_mid_5;
  output push_buf_9;
  output ap_sync_channel_write_tmp_mid_6;
  output push_buf_10;
  output [0:0]WEA;
  output [0:0]ram_reg_1;
  output [0:0]ram_reg_2;
  output [0:0]ram_reg_3;
  output [0:0]ram_reg_4;
  output [0:0]ram_reg_5;
  output [0:0]ram_reg_6;
  output [31:0]DIADI;
  output [0:0]ram_reg_7;
  output func15_U0_tmp_7_ce0;
  output [4:0]ADDRARDADDR;
  output func15_U0_tmp_1_ce0;
  output kernel_2mm_U0_A_0_ce0;
  output kernel_2mm_U0_A_1_ce0;
  output kernel_2mm_U0_B_0_ce0;
  output kernel_2mm_U0_B_1_ce0;
  output [5:0]ram_reg_8;
  output [7:0]\A_1_addr_reg_695_reg[7]_0 ;
  output [7:0]A_1_address0;
  output [7:0]B_0_address0;
  output [7:0]B_1_address0;
  input ap_clk;
  input [16:0]B_1_q0;
  input [14:0]ram_reg_9;
  input [16:0]B;
  input [16:0]B_0_q0;
  input [14:0]ram_reg_10;
  input [31:0]A_0_q0;
  input [16:0]A;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [1:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_buffer_func1_D6_fu_130_ap_done;
  input grp_func1_execute8_fu_66_ap_start_reg;
  input grp_buffer_func1_C7_fu_94_ap_done;
  input [31:0]DOADO;
  input [31:0]ram_reg_11;
  input kernel_2mm_U0_ap_start;
  input ap_done_reg;
  input ap_sync_reg_channel_write_D_mid;
  input D_mid_i_full_n;
  input C_mid_1_i_full_n;
  input ap_sync_reg_channel_write_C_mid_1;
  input C_mid_0_i_full_n;
  input ap_sync_reg_channel_write_C_mid_0;
  input ap_sync_reg_channel_write_C_mid_2;
  input C_mid_2_i_full_n;
  input ap_sync_reg_channel_write_C_mid_3;
  input C_mid_3_i_full_n;
  input C_mid_5_i_full_n;
  input ap_sync_reg_channel_write_C_mid_5;
  input C_mid_4_i_full_n;
  input ap_sync_reg_channel_write_C_mid_4;
  input ap_sync_reg_channel_write_C_mid_6;
  input C_mid_6_i_full_n;
  input ap_sync_reg_channel_write_C_mid_7;
  input C_mid_7_i_full_n;
  input tmp_mid_0_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_0;
  input ap_sync_reg_channel_write_tmp_mid_1;
  input tmp_mid_1_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_2;
  input tmp_mid_2_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_3;
  input tmp_mid_3_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_4;
  input tmp_mid_4_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_5;
  input tmp_mid_5_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_6;
  input tmp_mid_6_i_full_n;
  input tmp_mid_7_i_full_n;
  input ap_sync_reg_channel_write_tmp_mid_7_reg_0;
  input [31:0]ram_reg_12;
  input [31:0]ram_reg_13;
  input [31:0]ram_reg_14;
  input [31:0]ram_reg_15;
  input [31:0]ram_reg_16;
  input [31:0]ram_reg_17;
  input [31:0]A_1_q0;

  wire [16:0]A;
  wire [4:0]ADDRARDADDR;
  wire [31:17]A_0_load_reg_705;
  wire [31:0]A_0_q0;
  wire [7:0]\A_1_addr_reg_695_reg[7]_0 ;
  wire [7:0]A_1_address0;
  wire [31:0]A_1_load_reg_715;
  wire [31:0]A_1_q0;
  wire [16:0]B;
  wire [7:0]B_0_address0;
  wire [16:0]B_0_q0;
  wire \B_1_addr_reg_670[7]_i_1_n_4 ;
  wire [7:0]B_1_address0;
  wire [16:0]B_1_q0;
  wire C_mid_0_i_full_n;
  wire C_mid_1_i_full_n;
  wire C_mid_2_i_full_n;
  wire C_mid_3_i_full_n;
  wire C_mid_4_i_full_n;
  wire C_mid_5_i_full_n;
  wire C_mid_6_i_full_n;
  wire C_mid_7_i_full_n;
  wire [1:0]D;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire D_mid_i_full_n;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[0]_i_2_n_4 ;
  wire \ap_CS_fsm[0]_i_3__0_n_4 ;
  wire \ap_CS_fsm[2]_i_1__4_n_4 ;
  wire \ap_CS_fsm[2]_i_3_n_4 ;
  wire \ap_CS_fsm[2]_i_4_n_4 ;
  wire \ap_CS_fsm[5]_i_1__0_n_4 ;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [8:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state5;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_4;
  wire ap_enable_reg_pp0_iter4_i_1_n_4;
  wire ap_enable_reg_pp0_iter4_reg_n_4;
  wire ap_phi_mux_k_phi_fu_299_p41;
  wire [31:0]ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307;
  wire ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070;
  wire ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1;
  wire ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1;
  wire ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1;
  wire ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1;
  wire ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1;
  wire ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1;
  wire ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_5_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_6_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_4_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_4_n_4 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_C_mid_0;
  wire ap_sync_channel_write_C_mid_1;
  wire ap_sync_channel_write_C_mid_2;
  wire ap_sync_channel_write_C_mid_3;
  wire ap_sync_channel_write_C_mid_4;
  wire ap_sync_channel_write_C_mid_5;
  wire ap_sync_channel_write_C_mid_6;
  wire ap_sync_channel_write_C_mid_7;
  wire ap_sync_channel_write_D_mid;
  wire ap_sync_channel_write_tmp_mid_0;
  wire ap_sync_channel_write_tmp_mid_1;
  wire ap_sync_channel_write_tmp_mid_2;
  wire ap_sync_channel_write_tmp_mid_3;
  wire ap_sync_channel_write_tmp_mid_4;
  wire ap_sync_channel_write_tmp_mid_5;
  wire ap_sync_channel_write_tmp_mid_6;
  wire ap_sync_channel_write_tmp_mid_7;
  wire ap_sync_reg_channel_write_C_mid_0;
  wire ap_sync_reg_channel_write_C_mid_1;
  wire ap_sync_reg_channel_write_C_mid_2;
  wire ap_sync_reg_channel_write_C_mid_2_reg;
  wire ap_sync_reg_channel_write_C_mid_3;
  wire ap_sync_reg_channel_write_C_mid_4;
  wire ap_sync_reg_channel_write_C_mid_5;
  wire ap_sync_reg_channel_write_C_mid_6;
  wire ap_sync_reg_channel_write_C_mid_7;
  wire ap_sync_reg_channel_write_D_mid;
  wire ap_sync_reg_channel_write_tmp_mid_0;
  wire ap_sync_reg_channel_write_tmp_mid_1;
  wire ap_sync_reg_channel_write_tmp_mid_2;
  wire ap_sync_reg_channel_write_tmp_mid_3;
  wire ap_sync_reg_channel_write_tmp_mid_4;
  wire ap_sync_reg_channel_write_tmp_mid_5;
  wire ap_sync_reg_channel_write_tmp_mid_6;
  wire ap_sync_reg_channel_write_tmp_mid_6_i_10_n_4;
  wire ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4;
  wire ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4;
  wire ap_sync_reg_channel_write_tmp_mid_6_i_5_n_4;
  wire ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4;
  wire ap_sync_reg_channel_write_tmp_mid_6_i_7_n_4;
  wire ap_sync_reg_channel_write_tmp_mid_6_i_8_n_4;
  wire ap_sync_reg_channel_write_tmp_mid_6_i_9_n_4;
  wire ap_sync_reg_channel_write_tmp_mid_6_reg;
  wire ap_sync_reg_channel_write_tmp_mid_7_reg;
  wire ap_sync_reg_channel_write_tmp_mid_7_reg_0;
  wire exitcond_flatten_fu_328_p2;
  wire \exitcond_reg_651[0]_i_2_n_4 ;
  wire \exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2_n_4 ;
  wire \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ;
  wire \exitcond_reg_651_reg_n_4_[0] ;
  wire func15_U0_tmp_1_ce0;
  wire func15_U0_tmp_7_ce0;
  wire grp_buffer_func1_C7_fu_94_ap_done;
  wire grp_buffer_func1_D6_fu_130_ap_done;
  wire grp_func1_execute8_fu_66_ap_ready;
  wire grp_func1_execute8_fu_66_ap_start_reg;
  wire grp_func1_execute8_fu_66_ap_start_reg_reg;
  wire [4:0]i_reg_273;
  wire i_reg_273_0;
  wire [8:0]indvar_flatten_next_fu_334_p2;
  wire [8:0]indvar_flatten_next_reg_572;
  wire \indvar_flatten_next_reg_572[8]_i_2_n_4 ;
  wire [8:0]indvar_flatten_reg_262;
  wire [4:0]j_2_fu_564_p2;
  wire j_mid2_reg_5770;
  wire [4:0]j_reg_284;
  wire [4:1]k_9_1_fu_521_p2;
  wire [4:1]k_9_1_reg_685;
  wire k_9_1_reg_6850;
  wire k_reg_295;
  wire \k_reg_295_reg_n_4_[1] ;
  wire \k_reg_295_reg_n_4_[2] ;
  wire \k_reg_295_reg_n_4_[3] ;
  wire \k_reg_295_reg_n_4_[4] ;
  wire kernel_2mm_U0_A_0_ce0;
  wire kernel_2mm_U0_A_1_ce0;
  wire kernel_2mm_U0_B_0_ce0;
  wire kernel_2mm_U0_B_1_ce0;
  wire kernel_2mm_U0_ap_start;
  wire [31:0]\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg ;
  wire [31:0]\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 ;
  wire [31:0]\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg ;
  wire [31:0]\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 ;
  wire [3:0]newIndex8_fu_466_p4;
  wire [3:0]newIndex8_reg_655;
  wire newIndex8_reg_6550;
  wire [3:2]newIndex8_reg_655_pp0_iter1_reg;
  wire [4:2]p_0_in;
  wire p_0_in_1;
  wire push_buf;
  wire push_buf_0;
  wire push_buf_1;
  wire push_buf_10;
  wire push_buf_2;
  wire push_buf_3;
  wire push_buf_4;
  wire push_buf_5;
  wire push_buf_6;
  wire push_buf_7;
  wire push_buf_8;
  wire push_buf_9;
  wire ram_reg;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [14:0]ram_reg_10;
  wire [31:0]ram_reg_11;
  wire [31:0]ram_reg_12;
  wire [31:0]ram_reg_13;
  wire [31:0]ram_reg_14;
  wire [31:0]ram_reg_15;
  wire [31:0]ram_reg_16;
  wire [31:0]ram_reg_17;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire [0:0]ram_reg_5;
  wire [0:0]ram_reg_6;
  wire [0:0]ram_reg_7;
  wire [5:0]ram_reg_8;
  wire [14:0]ram_reg_9;
  wire ram_reg_i_3__1_n_7;
  wire ram_reg_i_4_n_4;
  wire ram_reg_i_4_n_5;
  wire ram_reg_i_4_n_6;
  wire ram_reg_i_4_n_7;
  wire ram_reg_i_7__1_n_4;
  wire ram_reg_i_8__1_n_4;
  wire [16:0]tmp1_reg_700;
  wire [31:17]tmp2_reg_710;
  wire [31:0]tmp_10_1_fu_558_p2;
  wire [31:0]tmp_10_1_reg_770;
  wire \tmp_10_1_reg_770[11]_i_2_n_4 ;
  wire \tmp_10_1_reg_770[11]_i_3_n_4 ;
  wire \tmp_10_1_reg_770[11]_i_4_n_4 ;
  wire \tmp_10_1_reg_770[11]_i_5_n_4 ;
  wire \tmp_10_1_reg_770[11]_i_6_n_4 ;
  wire \tmp_10_1_reg_770[11]_i_7_n_4 ;
  wire \tmp_10_1_reg_770[11]_i_8_n_4 ;
  wire \tmp_10_1_reg_770[11]_i_9_n_4 ;
  wire \tmp_10_1_reg_770[15]_i_2_n_4 ;
  wire \tmp_10_1_reg_770[15]_i_3_n_4 ;
  wire \tmp_10_1_reg_770[15]_i_4_n_4 ;
  wire \tmp_10_1_reg_770[15]_i_5_n_4 ;
  wire \tmp_10_1_reg_770[15]_i_6_n_4 ;
  wire \tmp_10_1_reg_770[15]_i_7_n_4 ;
  wire \tmp_10_1_reg_770[15]_i_8_n_4 ;
  wire \tmp_10_1_reg_770[15]_i_9_n_4 ;
  wire \tmp_10_1_reg_770[19]_i_2_n_4 ;
  wire \tmp_10_1_reg_770[19]_i_3_n_4 ;
  wire \tmp_10_1_reg_770[19]_i_4_n_4 ;
  wire \tmp_10_1_reg_770[19]_i_5_n_4 ;
  wire \tmp_10_1_reg_770[19]_i_6_n_4 ;
  wire \tmp_10_1_reg_770[19]_i_7_n_4 ;
  wire \tmp_10_1_reg_770[19]_i_8_n_4 ;
  wire \tmp_10_1_reg_770[19]_i_9_n_4 ;
  wire \tmp_10_1_reg_770[23]_i_2_n_4 ;
  wire \tmp_10_1_reg_770[23]_i_3_n_4 ;
  wire \tmp_10_1_reg_770[23]_i_4_n_4 ;
  wire \tmp_10_1_reg_770[23]_i_5_n_4 ;
  wire \tmp_10_1_reg_770[23]_i_6_n_4 ;
  wire \tmp_10_1_reg_770[23]_i_7_n_4 ;
  wire \tmp_10_1_reg_770[23]_i_8_n_4 ;
  wire \tmp_10_1_reg_770[23]_i_9_n_4 ;
  wire \tmp_10_1_reg_770[27]_i_2_n_4 ;
  wire \tmp_10_1_reg_770[27]_i_3_n_4 ;
  wire \tmp_10_1_reg_770[27]_i_4_n_4 ;
  wire \tmp_10_1_reg_770[27]_i_5_n_4 ;
  wire \tmp_10_1_reg_770[27]_i_6_n_4 ;
  wire \tmp_10_1_reg_770[27]_i_7_n_4 ;
  wire \tmp_10_1_reg_770[27]_i_8_n_4 ;
  wire \tmp_10_1_reg_770[27]_i_9_n_4 ;
  wire \tmp_10_1_reg_770[31]_i_2_n_4 ;
  wire \tmp_10_1_reg_770[31]_i_3_n_4 ;
  wire \tmp_10_1_reg_770[31]_i_4_n_4 ;
  wire \tmp_10_1_reg_770[31]_i_5_n_4 ;
  wire \tmp_10_1_reg_770[31]_i_6_n_4 ;
  wire \tmp_10_1_reg_770[31]_i_7_n_4 ;
  wire \tmp_10_1_reg_770[31]_i_8_n_4 ;
  wire \tmp_10_1_reg_770[3]_i_2_n_4 ;
  wire \tmp_10_1_reg_770[3]_i_3_n_4 ;
  wire \tmp_10_1_reg_770[3]_i_4_n_4 ;
  wire \tmp_10_1_reg_770[3]_i_5_n_4 ;
  wire \tmp_10_1_reg_770[3]_i_6_n_4 ;
  wire \tmp_10_1_reg_770[3]_i_7_n_4 ;
  wire \tmp_10_1_reg_770[3]_i_8_n_4 ;
  wire \tmp_10_1_reg_770[7]_i_2_n_4 ;
  wire \tmp_10_1_reg_770[7]_i_3_n_4 ;
  wire \tmp_10_1_reg_770[7]_i_4_n_4 ;
  wire \tmp_10_1_reg_770[7]_i_5_n_4 ;
  wire \tmp_10_1_reg_770[7]_i_6_n_4 ;
  wire \tmp_10_1_reg_770[7]_i_7_n_4 ;
  wire \tmp_10_1_reg_770[7]_i_8_n_4 ;
  wire \tmp_10_1_reg_770[7]_i_9_n_4 ;
  wire \tmp_10_1_reg_770_reg[11]_i_1_n_4 ;
  wire \tmp_10_1_reg_770_reg[11]_i_1_n_5 ;
  wire \tmp_10_1_reg_770_reg[11]_i_1_n_6 ;
  wire \tmp_10_1_reg_770_reg[11]_i_1_n_7 ;
  wire \tmp_10_1_reg_770_reg[15]_i_1_n_4 ;
  wire \tmp_10_1_reg_770_reg[15]_i_1_n_5 ;
  wire \tmp_10_1_reg_770_reg[15]_i_1_n_6 ;
  wire \tmp_10_1_reg_770_reg[15]_i_1_n_7 ;
  wire \tmp_10_1_reg_770_reg[19]_i_1_n_4 ;
  wire \tmp_10_1_reg_770_reg[19]_i_1_n_5 ;
  wire \tmp_10_1_reg_770_reg[19]_i_1_n_6 ;
  wire \tmp_10_1_reg_770_reg[19]_i_1_n_7 ;
  wire \tmp_10_1_reg_770_reg[23]_i_1_n_4 ;
  wire \tmp_10_1_reg_770_reg[23]_i_1_n_5 ;
  wire \tmp_10_1_reg_770_reg[23]_i_1_n_6 ;
  wire \tmp_10_1_reg_770_reg[23]_i_1_n_7 ;
  wire \tmp_10_1_reg_770_reg[27]_i_1_n_4 ;
  wire \tmp_10_1_reg_770_reg[27]_i_1_n_5 ;
  wire \tmp_10_1_reg_770_reg[27]_i_1_n_6 ;
  wire \tmp_10_1_reg_770_reg[27]_i_1_n_7 ;
  wire \tmp_10_1_reg_770_reg[31]_i_1_n_5 ;
  wire \tmp_10_1_reg_770_reg[31]_i_1_n_6 ;
  wire \tmp_10_1_reg_770_reg[31]_i_1_n_7 ;
  wire \tmp_10_1_reg_770_reg[3]_i_1_n_4 ;
  wire \tmp_10_1_reg_770_reg[3]_i_1_n_5 ;
  wire \tmp_10_1_reg_770_reg[3]_i_1_n_6 ;
  wire \tmp_10_1_reg_770_reg[3]_i_1_n_7 ;
  wire \tmp_10_1_reg_770_reg[7]_i_1_n_4 ;
  wire \tmp_10_1_reg_770_reg[7]_i_1_n_5 ;
  wire \tmp_10_1_reg_770_reg[7]_i_1_n_6 ;
  wire \tmp_10_1_reg_770_reg[7]_i_1_n_7 ;
  wire [1:0]tmp_10_reg_596;
  wire \tmp_10_reg_596[0]_i_1_n_4 ;
  wire [7:2]tmp_16_reg_601;
  wire \tmp_16_reg_601[3]_i_1_n_4 ;
  wire \tmp_16_reg_601[7]_i_1_n_4 ;
  wire [4:1]tmp_18_fu_444_p2;
  wire [7:0]tmp_23_fu_506_p2;
  wire tmp_23_fu_506_p2__0_carry__0_i_1_n_4;
  wire tmp_23_fu_506_p2__0_carry__0_i_2_n_4;
  wire tmp_23_fu_506_p2__0_carry__0_i_3_n_4;
  wire tmp_23_fu_506_p2__0_carry__0_i_4_n_4;
  wire tmp_23_fu_506_p2__0_carry__0_i_5_n_4;
  wire tmp_23_fu_506_p2__0_carry__0_i_6_n_4;
  wire tmp_23_fu_506_p2__0_carry__0_n_5;
  wire tmp_23_fu_506_p2__0_carry__0_n_6;
  wire tmp_23_fu_506_p2__0_carry__0_n_7;
  wire tmp_23_fu_506_p2__0_carry_i_1_n_4;
  wire tmp_23_fu_506_p2__0_carry_i_2_n_4;
  wire tmp_23_fu_506_p2__0_carry_i_3_n_4;
  wire tmp_23_fu_506_p2__0_carry_n_4;
  wire tmp_23_fu_506_p2__0_carry_n_5;
  wire tmp_23_fu_506_p2__0_carry_n_6;
  wire tmp_23_fu_506_p2__0_carry_n_7;
  wire [4:1]tmp_57_cast_fu_438_p1;
  wire [2:0]tmp_8_reg_592;
  wire [31:0]tmp_9_1_reg_765;
  wire [31:0]tmp_9_reg_720;
  wire [4:0]tmp_cast_reg_606_reg;
  wire [4:0]tmp_mid2_v_fu_360_p3;
  wire [4:0]tmp_mid2_v_reg_583;
  wire tmp_mid_0_i_full_n;
  wire tmp_mid_1_i_full_n;
  wire tmp_mid_2_i_full_n;
  wire tmp_mid_3_i_full_n;
  wire tmp_mid_4_i_full_n;
  wire tmp_mid_5_i_full_n;
  wire tmp_mid_6_i_full_n;
  wire tmp_mid_7_i_full_n;
  wire \tmp_mid_execute_0_a_reg_611[0]_i_1_n_4 ;
  wire \tmp_mid_execute_0_a_reg_611[5]_i_1_n_4 ;
  wire \tmp_mid_execute_0_a_reg_611[5]_i_2_n_4 ;
  wire tmp_mid_execute_0_ce01__0;
  wire tmp_mid_execute_2_address01__1;
  wire [4:0]tmp_mid_execute_7_a_reg_646;
  wire [3:1]NLW_ram_reg_i_3__1_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_3__1_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_4_O_UNCONNECTED;
  wire [3:3]\NLW_tmp_10_1_reg_770_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_tmp_23_fu_506_p2__0_carry__0_CO_UNCONNECTED;

  FDRE \A_0_load_reg_705_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[17]),
        .Q(A_0_load_reg_705[17]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[18]),
        .Q(A_0_load_reg_705[18]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[19]),
        .Q(A_0_load_reg_705[19]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[20]),
        .Q(A_0_load_reg_705[20]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[21]),
        .Q(A_0_load_reg_705[21]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[22]),
        .Q(A_0_load_reg_705[22]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[23]),
        .Q(A_0_load_reg_705[23]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[24]),
        .Q(A_0_load_reg_705[24]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[25]),
        .Q(A_0_load_reg_705[25]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[26]),
        .Q(A_0_load_reg_705[26]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[27]),
        .Q(A_0_load_reg_705[27]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[28]),
        .Q(A_0_load_reg_705[28]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[29]),
        .Q(A_0_load_reg_705[29]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[30]),
        .Q(A_0_load_reg_705[30]),
        .R(1'b0));
  FDRE \A_0_load_reg_705_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(A_0_q0[31]),
        .Q(A_0_load_reg_705[31]),
        .R(1'b0));
  FDRE \A_1_addr_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\A_1_addr_reg_695_reg[7]_0 [0]),
        .Q(A_1_address0[0]),
        .R(1'b0));
  FDRE \A_1_addr_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\A_1_addr_reg_695_reg[7]_0 [1]),
        .Q(A_1_address0[1]),
        .R(1'b0));
  FDRE \A_1_addr_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\A_1_addr_reg_695_reg[7]_0 [2]),
        .Q(A_1_address0[2]),
        .R(1'b0));
  FDRE \A_1_addr_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\A_1_addr_reg_695_reg[7]_0 [3]),
        .Q(A_1_address0[3]),
        .R(1'b0));
  FDRE \A_1_addr_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\A_1_addr_reg_695_reg[7]_0 [4]),
        .Q(A_1_address0[4]),
        .R(1'b0));
  FDRE \A_1_addr_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\A_1_addr_reg_695_reg[7]_0 [5]),
        .Q(A_1_address0[5]),
        .R(1'b0));
  FDRE \A_1_addr_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\A_1_addr_reg_695_reg[7]_0 [6]),
        .Q(A_1_address0[6]),
        .R(1'b0));
  FDRE \A_1_addr_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\A_1_addr_reg_695_reg[7]_0 [7]),
        .Q(A_1_address0[7]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[0]),
        .Q(A_1_load_reg_715[0]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[10]),
        .Q(A_1_load_reg_715[10]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[11]),
        .Q(A_1_load_reg_715[11]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[12]),
        .Q(A_1_load_reg_715[12]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[13]),
        .Q(A_1_load_reg_715[13]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[14]),
        .Q(A_1_load_reg_715[14]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[15]),
        .Q(A_1_load_reg_715[15]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[16]),
        .Q(A_1_load_reg_715[16]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[17]),
        .Q(A_1_load_reg_715[17]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[18]),
        .Q(A_1_load_reg_715[18]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[19]),
        .Q(A_1_load_reg_715[19]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[1]),
        .Q(A_1_load_reg_715[1]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[20]),
        .Q(A_1_load_reg_715[20]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[21]),
        .Q(A_1_load_reg_715[21]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[22]),
        .Q(A_1_load_reg_715[22]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[23]),
        .Q(A_1_load_reg_715[23]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[24]),
        .Q(A_1_load_reg_715[24]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[25]),
        .Q(A_1_load_reg_715[25]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[26]),
        .Q(A_1_load_reg_715[26]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[27]),
        .Q(A_1_load_reg_715[27]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[28]),
        .Q(A_1_load_reg_715[28]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[29]),
        .Q(A_1_load_reg_715[29]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[2]),
        .Q(A_1_load_reg_715[2]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[30]),
        .Q(A_1_load_reg_715[30]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[31]),
        .Q(A_1_load_reg_715[31]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[3]),
        .Q(A_1_load_reg_715[3]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[4]),
        .Q(A_1_load_reg_715[4]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[5]),
        .Q(A_1_load_reg_715[5]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[6]),
        .Q(A_1_load_reg_715[6]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[7]),
        .Q(A_1_load_reg_715[7]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[8]),
        .Q(A_1_load_reg_715[8]),
        .R(1'b0));
  FDRE \A_1_load_reg_715_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(A_1_q0[9]),
        .Q(A_1_load_reg_715[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \B_1_addr_reg_670[7]_i_1 
       (.I0(Q[1]),
        .I1(\exitcond_reg_651_reg_n_4_[0] ),
        .O(\B_1_addr_reg_670[7]_i_1_n_4 ));
  FDRE \B_1_addr_reg_670_reg[0] 
       (.C(ap_clk),
        .CE(\B_1_addr_reg_670[7]_i_1_n_4 ),
        .D(B_0_address0[0]),
        .Q(B_1_address0[0]),
        .R(1'b0));
  FDRE \B_1_addr_reg_670_reg[1] 
       (.C(ap_clk),
        .CE(\B_1_addr_reg_670[7]_i_1_n_4 ),
        .D(B_0_address0[1]),
        .Q(B_1_address0[1]),
        .R(1'b0));
  FDRE \B_1_addr_reg_670_reg[2] 
       (.C(ap_clk),
        .CE(\B_1_addr_reg_670[7]_i_1_n_4 ),
        .D(B_0_address0[2]),
        .Q(B_1_address0[2]),
        .R(1'b0));
  FDRE \B_1_addr_reg_670_reg[3] 
       (.C(ap_clk),
        .CE(\B_1_addr_reg_670[7]_i_1_n_4 ),
        .D(B_0_address0[3]),
        .Q(B_1_address0[3]),
        .R(1'b0));
  FDRE \B_1_addr_reg_670_reg[4] 
       (.C(ap_clk),
        .CE(\B_1_addr_reg_670[7]_i_1_n_4 ),
        .D(B_0_address0[4]),
        .Q(B_1_address0[4]),
        .R(1'b0));
  FDRE \B_1_addr_reg_670_reg[5] 
       (.C(ap_clk),
        .CE(\B_1_addr_reg_670[7]_i_1_n_4 ),
        .D(B_0_address0[5]),
        .Q(B_1_address0[5]),
        .R(1'b0));
  FDRE \B_1_addr_reg_670_reg[6] 
       (.C(ap_clk),
        .CE(\B_1_addr_reg_670[7]_i_1_n_4 ),
        .D(B_0_address0[6]),
        .Q(B_1_address0[6]),
        .R(1'b0));
  FDRE \B_1_addr_reg_670_reg[7] 
       (.C(ap_clk),
        .CE(\B_1_addr_reg_670[7]_i_1_n_4 ),
        .D(B_0_address0[7]),
        .Q(B_1_address0[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444444474444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_func1_execute8_fu_66_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[0]_i_2_n_4 ),
        .I3(ap_CS_fsm_state4),
        .I4(grp_func1_execute8_fu_66_ap_ready),
        .I5(\ap_CS_fsm[0]_i_3__0_n_4 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hF7A2)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(kernel_2mm_U0_ap_start),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_C_mid_2_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\ap_CS_fsm[0]_i_3__0_n_4 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state22),
        .I1(grp_func1_execute8_fu_66_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h085D)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(kernel_2mm_U0_ap_start),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_C_mid_2_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8888008000000000)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(grp_buffer_func1_D6_fu_130_ap_done),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_func1_execute8_fu_66_ap_start_reg),
        .I4(grp_func1_execute8_fu_66_ap_ready),
        .I5(grp_buffer_func1_C7_fu_94_ap_done),
        .O(ap_sync_reg_channel_write_C_mid_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(grp_func1_execute8_fu_66_ap_ready),
        .O(\ap_CS_fsm[2]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3_n_4 ),
        .I1(\ap_CS_fsm[2]_i_4_n_4 ),
        .I2(indvar_flatten_reg_262[5]),
        .I3(ap_CS_fsm_state2),
        .O(grp_func1_execute8_fu_66_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(indvar_flatten_reg_262[1]),
        .I1(indvar_flatten_reg_262[7]),
        .I2(indvar_flatten_reg_262[0]),
        .I3(indvar_flatten_reg_262[6]),
        .O(\ap_CS_fsm[2]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(indvar_flatten_reg_262[3]),
        .I1(indvar_flatten_reg_262[4]),
        .I2(indvar_flatten_reg_262[8]),
        .I3(indvar_flatten_reg_262[2]),
        .O(\ap_CS_fsm[2]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hF7F7000000F70000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_enable_reg_pp0_iter4_reg_n_4),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[5]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h08080000FF080000)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_enable_reg_pp0_iter4_reg_n_4),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter3),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__4_n_4 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__0_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    ap_done_reg_i_1__0
       (.I0(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I1(ap_rst_n),
        .I2(ap_sync_channel_write_tmp_mid_7),
        .I3(ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4),
        .I4(ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4),
        .I5(ap_sync_reg_channel_write_tmp_mid_6_i_5_n_4),
        .O(ap_done_reg_reg));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state4),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(Q[0]),
        .O(ap_enable_reg_pp0_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_condition_pp0_exit_iter0_state5),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C000A0)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(Q[0]),
        .O(ap_enable_reg_pp0_iter4_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter4_reg_n_4),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_2 
       (.I0(ram_reg_15[0]),
        .I1(ram_reg_16[0]),
        .I2(ram_reg_17[0]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_3 
       (.I0(DOADO[0]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[0]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_4 
       (.I0(ram_reg_12[0]),
        .I1(ram_reg_13[0]),
        .I2(ram_reg_14[0]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_2 
       (.I0(ram_reg_15[10]),
        .I1(ram_reg_16[10]),
        .I2(ram_reg_17[10]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_3 
       (.I0(DOADO[10]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[10]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_4 
       (.I0(ram_reg_12[10]),
        .I1(ram_reg_13[10]),
        .I2(ram_reg_14[10]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_2 
       (.I0(ram_reg_15[11]),
        .I1(ram_reg_16[11]),
        .I2(ram_reg_17[11]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_3 
       (.I0(DOADO[11]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[11]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_4 
       (.I0(ram_reg_12[11]),
        .I1(ram_reg_13[11]),
        .I2(ram_reg_14[11]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_2 
       (.I0(ram_reg_15[12]),
        .I1(ram_reg_16[12]),
        .I2(ram_reg_17[12]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_3 
       (.I0(DOADO[12]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[12]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_4 
       (.I0(ram_reg_12[12]),
        .I1(ram_reg_13[12]),
        .I2(ram_reg_14[12]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_2 
       (.I0(ram_reg_15[13]),
        .I1(ram_reg_16[13]),
        .I2(ram_reg_17[13]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_3 
       (.I0(DOADO[13]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[13]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_4 
       (.I0(ram_reg_12[13]),
        .I1(ram_reg_13[13]),
        .I2(ram_reg_14[13]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_2 
       (.I0(ram_reg_15[14]),
        .I1(ram_reg_16[14]),
        .I2(ram_reg_17[14]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_3 
       (.I0(DOADO[14]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[14]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_4 
       (.I0(ram_reg_12[14]),
        .I1(ram_reg_13[14]),
        .I2(ram_reg_14[14]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_2 
       (.I0(ram_reg_15[15]),
        .I1(ram_reg_16[15]),
        .I2(ram_reg_17[15]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_3 
       (.I0(DOADO[15]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[15]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_4 
       (.I0(ram_reg_12[15]),
        .I1(ram_reg_13[15]),
        .I2(ram_reg_14[15]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_2 
       (.I0(ram_reg_15[16]),
        .I1(ram_reg_16[16]),
        .I2(ram_reg_17[16]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_3 
       (.I0(DOADO[16]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[16]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_4 
       (.I0(ram_reg_12[16]),
        .I1(ram_reg_13[16]),
        .I2(ram_reg_14[16]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_2 
       (.I0(ram_reg_15[17]),
        .I1(ram_reg_16[17]),
        .I2(ram_reg_17[17]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_3 
       (.I0(DOADO[17]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[17]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_4 
       (.I0(ram_reg_12[17]),
        .I1(ram_reg_13[17]),
        .I2(ram_reg_14[17]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_2 
       (.I0(ram_reg_15[18]),
        .I1(ram_reg_16[18]),
        .I2(ram_reg_17[18]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_3 
       (.I0(DOADO[18]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[18]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_4 
       (.I0(ram_reg_12[18]),
        .I1(ram_reg_13[18]),
        .I2(ram_reg_14[18]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_2 
       (.I0(ram_reg_15[19]),
        .I1(ram_reg_16[19]),
        .I2(ram_reg_17[19]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_3 
       (.I0(DOADO[19]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[19]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_4 
       (.I0(ram_reg_12[19]),
        .I1(ram_reg_13[19]),
        .I2(ram_reg_14[19]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_2 
       (.I0(ram_reg_15[1]),
        .I1(ram_reg_16[1]),
        .I2(ram_reg_17[1]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_3 
       (.I0(DOADO[1]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[1]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_4 
       (.I0(ram_reg_12[1]),
        .I1(ram_reg_13[1]),
        .I2(ram_reg_14[1]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_2 
       (.I0(ram_reg_15[20]),
        .I1(ram_reg_16[20]),
        .I2(ram_reg_17[20]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_3 
       (.I0(DOADO[20]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[20]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_4 
       (.I0(ram_reg_12[20]),
        .I1(ram_reg_13[20]),
        .I2(ram_reg_14[20]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_2 
       (.I0(ram_reg_15[21]),
        .I1(ram_reg_16[21]),
        .I2(ram_reg_17[21]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_3 
       (.I0(DOADO[21]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[21]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_4 
       (.I0(ram_reg_12[21]),
        .I1(ram_reg_13[21]),
        .I2(ram_reg_14[21]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_2 
       (.I0(ram_reg_15[22]),
        .I1(ram_reg_16[22]),
        .I2(ram_reg_17[22]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_3 
       (.I0(DOADO[22]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[22]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_4 
       (.I0(ram_reg_12[22]),
        .I1(ram_reg_13[22]),
        .I2(ram_reg_14[22]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_2 
       (.I0(ram_reg_15[23]),
        .I1(ram_reg_16[23]),
        .I2(ram_reg_17[23]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_3 
       (.I0(DOADO[23]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[23]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_4 
       (.I0(ram_reg_12[23]),
        .I1(ram_reg_13[23]),
        .I2(ram_reg_14[23]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_2 
       (.I0(ram_reg_15[24]),
        .I1(ram_reg_16[24]),
        .I2(ram_reg_17[24]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_3 
       (.I0(DOADO[24]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[24]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_4 
       (.I0(ram_reg_12[24]),
        .I1(ram_reg_13[24]),
        .I2(ram_reg_14[24]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_2 
       (.I0(ram_reg_15[25]),
        .I1(ram_reg_16[25]),
        .I2(ram_reg_17[25]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_3 
       (.I0(DOADO[25]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[25]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_4 
       (.I0(ram_reg_12[25]),
        .I1(ram_reg_13[25]),
        .I2(ram_reg_14[25]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_2 
       (.I0(ram_reg_15[26]),
        .I1(ram_reg_16[26]),
        .I2(ram_reg_17[26]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_3 
       (.I0(DOADO[26]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[26]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_4 
       (.I0(ram_reg_12[26]),
        .I1(ram_reg_13[26]),
        .I2(ram_reg_14[26]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_2 
       (.I0(ram_reg_15[27]),
        .I1(ram_reg_16[27]),
        .I2(ram_reg_17[27]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_3 
       (.I0(DOADO[27]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[27]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_4 
       (.I0(ram_reg_12[27]),
        .I1(ram_reg_13[27]),
        .I2(ram_reg_14[27]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_2 
       (.I0(ram_reg_15[28]),
        .I1(ram_reg_16[28]),
        .I2(ram_reg_17[28]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_3 
       (.I0(DOADO[28]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[28]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_4 
       (.I0(ram_reg_12[28]),
        .I1(ram_reg_13[28]),
        .I2(ram_reg_14[28]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_2 
       (.I0(ram_reg_15[29]),
        .I1(ram_reg_16[29]),
        .I2(ram_reg_17[29]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_3 
       (.I0(DOADO[29]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[29]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_4 
       (.I0(ram_reg_12[29]),
        .I1(ram_reg_13[29]),
        .I2(ram_reg_14[29]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_2 
       (.I0(ram_reg_15[2]),
        .I1(ram_reg_16[2]),
        .I2(ram_reg_17[2]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_3 
       (.I0(DOADO[2]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[2]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_4 
       (.I0(ram_reg_12[2]),
        .I1(ram_reg_13[2]),
        .I2(ram_reg_14[2]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_2 
       (.I0(ram_reg_15[30]),
        .I1(ram_reg_16[30]),
        .I2(ram_reg_17[30]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_3 
       (.I0(DOADO[30]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[30]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_4 
       (.I0(ram_reg_12[30]),
        .I1(ram_reg_13[30]),
        .I2(ram_reg_14[30]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hF000F888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .O(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_10 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .I3(tmp_8_reg_592[0]),
        .I4(tmp_8_reg_592[1]),
        .I5(tmp_8_reg_592[2]),
        .O(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_11 
       (.I0(tmp_8_reg_592[0]),
        .I1(tmp_8_reg_592[2]),
        .I2(tmp_8_reg_592[1]),
        .I3(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter3),
        .O(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1));
  LUT6 #(
    .INIT(64'h0034000000000000)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12 
       (.I0(tmp_8_reg_592[0]),
        .I1(tmp_8_reg_592[2]),
        .I2(tmp_8_reg_592[1]),
        .I3(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_13 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .I3(tmp_8_reg_592[0]),
        .I4(tmp_8_reg_592[1]),
        .I5(tmp_8_reg_592[2]),
        .O(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tmp_8_reg_592[0]),
        .I3(tmp_8_reg_592[1]),
        .I4(tmp_8_reg_592[2]),
        .I5(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_15 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .I3(tmp_8_reg_592[0]),
        .I4(tmp_8_reg_592[1]),
        .I5(tmp_8_reg_592[2]),
        .O(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_3_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_5_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_6_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_3 
       (.I0(ram_reg_15[31]),
        .I1(ram_reg_16[31]),
        .I2(ram_reg_17[31]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4 
       (.I0(tmp_8_reg_592[2]),
        .I1(tmp_8_reg_592[1]),
        .I2(tmp_8_reg_592[0]),
        .I3(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_5 
       (.I0(DOADO[31]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[31]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_6 
       (.I0(ram_reg_12[31]),
        .I1(ram_reg_13[31]),
        .I2(ram_reg_14[31]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_7 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .I3(tmp_8_reg_592[1]),
        .I4(tmp_8_reg_592[2]),
        .I5(tmp_8_reg_592[0]),
        .O(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_8 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .I3(tmp_8_reg_592[2]),
        .I4(tmp_8_reg_592[1]),
        .I5(tmp_8_reg_592[0]),
        .O(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_9 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .I3(tmp_8_reg_592[0]),
        .I4(tmp_8_reg_592[2]),
        .I5(tmp_8_reg_592[1]),
        .O(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_2 
       (.I0(ram_reg_15[3]),
        .I1(ram_reg_16[3]),
        .I2(ram_reg_17[3]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_3 
       (.I0(DOADO[3]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[3]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_4 
       (.I0(ram_reg_12[3]),
        .I1(ram_reg_13[3]),
        .I2(ram_reg_14[3]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_2 
       (.I0(ram_reg_15[4]),
        .I1(ram_reg_16[4]),
        .I2(ram_reg_17[4]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_3 
       (.I0(DOADO[4]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[4]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_4 
       (.I0(ram_reg_12[4]),
        .I1(ram_reg_13[4]),
        .I2(ram_reg_14[4]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_2 
       (.I0(ram_reg_15[5]),
        .I1(ram_reg_16[5]),
        .I2(ram_reg_17[5]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_3 
       (.I0(DOADO[5]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[5]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_4 
       (.I0(ram_reg_12[5]),
        .I1(ram_reg_13[5]),
        .I2(ram_reg_14[5]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_2 
       (.I0(ram_reg_15[6]),
        .I1(ram_reg_16[6]),
        .I2(ram_reg_17[6]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_3 
       (.I0(DOADO[6]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[6]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_4 
       (.I0(ram_reg_12[6]),
        .I1(ram_reg_13[6]),
        .I2(ram_reg_14[6]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_2 
       (.I0(ram_reg_15[7]),
        .I1(ram_reg_16[7]),
        .I2(ram_reg_17[7]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_3 
       (.I0(DOADO[7]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[7]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_4 
       (.I0(ram_reg_12[7]),
        .I1(ram_reg_13[7]),
        .I2(ram_reg_14[7]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_2 
       (.I0(ram_reg_15[8]),
        .I1(ram_reg_16[8]),
        .I2(ram_reg_17[8]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_3 
       (.I0(DOADO[8]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[8]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_4 
       (.I0(ram_reg_12[8]),
        .I1(ram_reg_13[8]),
        .I2(ram_reg_14[8]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF32)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_2_n_4 ),
        .I1(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4 ),
        .I2(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_3_n_4 ),
        .I3(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_4_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_2 
       (.I0(ram_reg_15[9]),
        .I1(ram_reg_16[9]),
        .I2(ram_reg_17[9]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1),
        .I4(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_3 
       (.I0(DOADO[9]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1),
        .I2(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1),
        .I3(ram_reg_11[9]),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4 ),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_4 
       (.I0(ram_reg_12[9]),
        .I1(ram_reg_13[9]),
        .I2(ram_reg_14[9]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1),
        .I4(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4 ),
        .I5(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1),
        .O(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_4_n_4 ));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_2_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070),
        .D(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_1_n_4 ),
        .Q(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_channel_write_C_mid_0_i_1
       (.I0(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I1(C_mid_0_i_full_n),
        .I2(ap_sync_reg_channel_write_C_mid_0),
        .O(ap_sync_channel_write_C_mid_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_channel_write_C_mid_1_i_1
       (.I0(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I1(C_mid_1_i_full_n),
        .I2(ap_sync_reg_channel_write_C_mid_1),
        .O(ap_sync_channel_write_C_mid_1));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_C_mid_2_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(C_mid_2_i_full_n),
        .I3(ap_sync_reg_channel_write_C_mid_2),
        .O(ap_sync_channel_write_C_mid_2));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_C_mid_3_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(C_mid_3_i_full_n),
        .I3(ap_sync_reg_channel_write_C_mid_3),
        .O(ap_sync_channel_write_C_mid_3));
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_channel_write_C_mid_4_i_1
       (.I0(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I1(C_mid_4_i_full_n),
        .I2(ap_sync_reg_channel_write_C_mid_4),
        .O(ap_sync_channel_write_C_mid_4));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_channel_write_C_mid_5_i_1
       (.I0(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I1(C_mid_5_i_full_n),
        .I2(ap_sync_reg_channel_write_C_mid_5),
        .O(ap_sync_channel_write_C_mid_5));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_C_mid_6_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(C_mid_6_i_full_n),
        .I3(ap_sync_reg_channel_write_C_mid_6),
        .O(ap_sync_channel_write_C_mid_6));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_C_mid_7_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(C_mid_7_i_full_n),
        .I3(ap_sync_reg_channel_write_C_mid_7),
        .O(ap_sync_channel_write_C_mid_7));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_channel_write_D_mid_i_1
       (.I0(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I1(D_mid_i_full_n),
        .I2(ap_sync_reg_channel_write_D_mid),
        .O(ap_sync_channel_write_D_mid));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_tmp_mid_0_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(tmp_mid_0_i_full_n),
        .I3(ap_sync_reg_channel_write_tmp_mid_0),
        .O(ap_sync_channel_write_tmp_mid_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_tmp_mid_1_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(tmp_mid_1_i_full_n),
        .I3(ap_sync_reg_channel_write_tmp_mid_1),
        .O(ap_sync_channel_write_tmp_mid_1));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_tmp_mid_2_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(tmp_mid_2_i_full_n),
        .I3(ap_sync_reg_channel_write_tmp_mid_2),
        .O(ap_sync_channel_write_tmp_mid_2));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_tmp_mid_3_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(tmp_mid_3_i_full_n),
        .I3(ap_sync_reg_channel_write_tmp_mid_3),
        .O(ap_sync_channel_write_tmp_mid_3));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_tmp_mid_4_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(tmp_mid_4_i_full_n),
        .I3(ap_sync_reg_channel_write_tmp_mid_4),
        .O(ap_sync_channel_write_tmp_mid_4));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_tmp_mid_5_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(tmp_mid_5_i_full_n),
        .I3(ap_sync_reg_channel_write_tmp_mid_5),
        .O(ap_sync_channel_write_tmp_mid_5));
  LUT6 #(
    .INIT(64'h00020000FFFFFFFF)) 
    ap_sync_reg_channel_write_tmp_mid_6_i_1
       (.I0(ap_sync_channel_write_tmp_mid_7),
        .I1(ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4),
        .I2(ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4),
        .I3(ap_sync_reg_channel_write_tmp_mid_6_i_5_n_4),
        .I4(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_tmp_mid_6_reg));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_tmp_mid_6_i_10
       (.I0(ap_sync_reg_channel_write_C_mid_6),
        .I1(C_mid_6_i_full_n),
        .I2(ap_sync_reg_channel_write_C_mid_7),
        .I3(C_mid_7_i_full_n),
        .I4(ap_sync_reg_channel_write_C_mid_2_reg),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_tmp_mid_6_i_10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_tmp_mid_6_i_2
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_C_mid_2_reg),
        .I2(tmp_mid_6_i_full_n),
        .I3(ap_sync_reg_channel_write_tmp_mid_6),
        .O(ap_sync_channel_write_tmp_mid_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABFF)) 
    ap_sync_reg_channel_write_tmp_mid_6_i_3
       (.I0(ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4),
        .I1(ap_sync_reg_channel_write_D_mid),
        .I2(push_buf),
        .I3(ap_sync_channel_write_tmp_mid_0),
        .I4(ap_sync_reg_channel_write_tmp_mid_6_i_7_n_4),
        .I5(ap_sync_reg_channel_write_tmp_mid_6_i_8_n_4),
        .O(ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_sync_reg_channel_write_tmp_mid_6_i_4
       (.I0(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I1(C_mid_1_i_full_n),
        .I2(ap_sync_reg_channel_write_C_mid_1),
        .I3(C_mid_0_i_full_n),
        .I4(ap_sync_reg_channel_write_C_mid_0),
        .I5(ap_sync_reg_channel_write_tmp_mid_6_i_9_n_4),
        .O(ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_sync_reg_channel_write_tmp_mid_6_i_5
       (.I0(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I1(C_mid_5_i_full_n),
        .I2(ap_sync_reg_channel_write_C_mid_5),
        .I3(C_mid_4_i_full_n),
        .I4(ap_sync_reg_channel_write_C_mid_4),
        .I5(ap_sync_reg_channel_write_tmp_mid_6_i_10_n_4),
        .O(ap_sync_reg_channel_write_tmp_mid_6_i_5_n_4));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_tmp_mid_6_i_6
       (.I0(ap_sync_reg_channel_write_tmp_mid_1),
        .I1(tmp_mid_1_i_full_n),
        .I2(ap_sync_reg_channel_write_tmp_mid_2),
        .I3(tmp_mid_2_i_full_n),
        .I4(ap_sync_reg_channel_write_C_mid_2_reg),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_tmp_mid_6_i_7
       (.I0(ap_sync_reg_channel_write_tmp_mid_5),
        .I1(tmp_mid_5_i_full_n),
        .I2(ap_sync_reg_channel_write_tmp_mid_6),
        .I3(tmp_mid_6_i_full_n),
        .I4(ap_sync_reg_channel_write_C_mid_2_reg),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_tmp_mid_6_i_7_n_4));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_tmp_mid_6_i_8
       (.I0(ap_sync_reg_channel_write_tmp_mid_3),
        .I1(tmp_mid_3_i_full_n),
        .I2(ap_sync_reg_channel_write_tmp_mid_4),
        .I3(tmp_mid_4_i_full_n),
        .I4(ap_sync_reg_channel_write_C_mid_2_reg),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_tmp_mid_6_i_8_n_4));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_tmp_mid_6_i_9
       (.I0(ap_sync_reg_channel_write_C_mid_2),
        .I1(C_mid_2_i_full_n),
        .I2(ap_sync_reg_channel_write_C_mid_3),
        .I3(C_mid_3_i_full_n),
        .I4(ap_sync_reg_channel_write_C_mid_2_reg),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_tmp_mid_6_i_9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_channel_write_tmp_mid_7_i_1
       (.I0(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I1(tmp_mid_7_i_full_n),
        .I2(ap_sync_reg_channel_write_tmp_mid_7_reg_0),
        .O(ap_sync_channel_write_tmp_mid_7));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_2 
       (.I0(ap_sync_reg_channel_write_C_mid_2_reg),
        .I1(ap_done_reg),
        .O(ap_sync_reg_channel_write_tmp_mid_7_reg));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__0 
       (.I0(D_mid_i_full_n),
        .I1(ap_sync_reg_channel_write_D_mid),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__10 
       (.I0(tmp_mid_1_i_full_n),
        .I1(ap_sync_reg_channel_write_tmp_mid_1),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_5));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__11 
       (.I0(tmp_mid_2_i_full_n),
        .I1(ap_sync_reg_channel_write_tmp_mid_2),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_6));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__12 
       (.I0(tmp_mid_3_i_full_n),
        .I1(ap_sync_reg_channel_write_tmp_mid_3),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_7));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__13 
       (.I0(tmp_mid_4_i_full_n),
        .I1(ap_sync_reg_channel_write_tmp_mid_4),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_8));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__14 
       (.I0(tmp_mid_5_i_full_n),
        .I1(ap_sync_reg_channel_write_tmp_mid_5),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_9));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__15 
       (.I0(tmp_mid_6_i_full_n),
        .I1(ap_sync_reg_channel_write_tmp_mid_6),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_10));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__3 
       (.I0(C_mid_2_i_full_n),
        .I1(ap_sync_reg_channel_write_C_mid_2),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__4 
       (.I0(C_mid_3_i_full_n),
        .I1(ap_sync_reg_channel_write_C_mid_3),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_1));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__7 
       (.I0(C_mid_6_i_full_n),
        .I1(ap_sync_reg_channel_write_C_mid_6),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_2));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__8 
       (.I0(C_mid_7_i_full_n),
        .I1(ap_sync_reg_channel_write_C_mid_7),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_3));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \count[1]_i_2__9 
       (.I0(tmp_mid_0_i_full_n),
        .I1(ap_sync_reg_channel_write_tmp_mid_0),
        .I2(ap_sync_reg_channel_write_C_mid_2_reg),
        .I3(ap_done_reg),
        .O(push_buf_4));
  LUT3 #(
    .INIT(8'h02)) 
    \exitcond_reg_651[0]_i_1 
       (.I0(newIndex8_fu_466_p4[3]),
        .I1(\exitcond_reg_651[0]_i_2_n_4 ),
        .I2(newIndex8_fu_466_p4[0]),
        .O(ap_condition_pp0_exit_iter0_state5));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \exitcond_reg_651[0]_i_2 
       (.I0(\k_reg_295_reg_n_4_[2] ),
        .I1(k_9_1_reg_685[2]),
        .I2(\k_reg_295_reg_n_4_[3] ),
        .I3(ap_phi_mux_k_phi_fu_299_p41),
        .I4(k_9_1_reg_685[3]),
        .O(\exitcond_reg_651[0]_i_2_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/exitcond_reg_651_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Q[0]),
        .CLK(ap_clk),
        .D(\exitcond_reg_651_reg_n_4_[0] ),
        .Q(\exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2_n_4 ));
  FDRE \exitcond_reg_651_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2_n_4 ),
        .Q(\exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \exitcond_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_condition_pp0_exit_iter0_state5),
        .Q(\exitcond_reg_651_reg_n_4_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    grp_func1_execute8_fu_66_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(kernel_2mm_U0_ap_start),
        .I2(ap_done_reg),
        .I3(grp_func1_execute8_fu_66_ap_ready),
        .I4(grp_func1_execute8_fu_66_ap_start_reg),
        .O(grp_func1_execute8_fu_66_ap_start_reg_reg));
  FDRE \i_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(tmp_mid2_v_reg_583[0]),
        .Q(i_reg_273[0]),
        .R(i_reg_273_0));
  FDRE \i_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(tmp_mid2_v_reg_583[1]),
        .Q(i_reg_273[1]),
        .R(i_reg_273_0));
  FDRE \i_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(tmp_mid2_v_reg_583[2]),
        .Q(i_reg_273[2]),
        .R(i_reg_273_0));
  FDRE \i_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(tmp_mid2_v_reg_583[3]),
        .Q(i_reg_273[3]),
        .R(i_reg_273_0));
  FDRE \i_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(tmp_mid2_v_reg_583[4]),
        .Q(i_reg_273[4]),
        .R(i_reg_273_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_next_reg_572[0]_i_1 
       (.I0(indvar_flatten_reg_262[0]),
        .O(indvar_flatten_next_fu_334_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_next_reg_572[1]_i_1 
       (.I0(indvar_flatten_reg_262[0]),
        .I1(indvar_flatten_reg_262[1]),
        .O(indvar_flatten_next_fu_334_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_next_reg_572[2]_i_1 
       (.I0(indvar_flatten_reg_262[0]),
        .I1(indvar_flatten_reg_262[1]),
        .I2(indvar_flatten_reg_262[2]),
        .O(indvar_flatten_next_fu_334_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_next_reg_572[3]_i_1 
       (.I0(indvar_flatten_reg_262[1]),
        .I1(indvar_flatten_reg_262[0]),
        .I2(indvar_flatten_reg_262[2]),
        .I3(indvar_flatten_reg_262[3]),
        .O(indvar_flatten_next_fu_334_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_next_reg_572[4]_i_1 
       (.I0(indvar_flatten_reg_262[2]),
        .I1(indvar_flatten_reg_262[0]),
        .I2(indvar_flatten_reg_262[1]),
        .I3(indvar_flatten_reg_262[3]),
        .I4(indvar_flatten_reg_262[4]),
        .O(indvar_flatten_next_fu_334_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_next_reg_572[5]_i_1 
       (.I0(indvar_flatten_reg_262[3]),
        .I1(indvar_flatten_reg_262[1]),
        .I2(indvar_flatten_reg_262[0]),
        .I3(indvar_flatten_reg_262[2]),
        .I4(indvar_flatten_reg_262[4]),
        .I5(indvar_flatten_reg_262[5]),
        .O(indvar_flatten_next_fu_334_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_next_reg_572[6]_i_1 
       (.I0(\indvar_flatten_next_reg_572[8]_i_2_n_4 ),
        .I1(indvar_flatten_reg_262[6]),
        .O(indvar_flatten_next_fu_334_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_next_reg_572[7]_i_1 
       (.I0(\indvar_flatten_next_reg_572[8]_i_2_n_4 ),
        .I1(indvar_flatten_reg_262[6]),
        .I2(indvar_flatten_reg_262[7]),
        .O(indvar_flatten_next_fu_334_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_next_reg_572[8]_i_1 
       (.I0(indvar_flatten_reg_262[6]),
        .I1(\indvar_flatten_next_reg_572[8]_i_2_n_4 ),
        .I2(indvar_flatten_reg_262[7]),
        .I3(indvar_flatten_reg_262[8]),
        .O(indvar_flatten_next_fu_334_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_next_reg_572[8]_i_2 
       (.I0(indvar_flatten_reg_262[5]),
        .I1(indvar_flatten_reg_262[3]),
        .I2(indvar_flatten_reg_262[1]),
        .I3(indvar_flatten_reg_262[0]),
        .I4(indvar_flatten_reg_262[2]),
        .I5(indvar_flatten_reg_262[4]),
        .O(\indvar_flatten_next_reg_572[8]_i_2_n_4 ));
  FDRE \indvar_flatten_next_reg_572_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(indvar_flatten_next_fu_334_p2[0]),
        .Q(indvar_flatten_next_reg_572[0]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_572_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(indvar_flatten_next_fu_334_p2[1]),
        .Q(indvar_flatten_next_reg_572[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_572_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(indvar_flatten_next_fu_334_p2[2]),
        .Q(indvar_flatten_next_reg_572[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_572_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(indvar_flatten_next_fu_334_p2[3]),
        .Q(indvar_flatten_next_reg_572[3]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_572_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(indvar_flatten_next_fu_334_p2[4]),
        .Q(indvar_flatten_next_reg_572[4]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_572_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(indvar_flatten_next_fu_334_p2[5]),
        .Q(indvar_flatten_next_reg_572[5]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_572_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(indvar_flatten_next_fu_334_p2[6]),
        .Q(indvar_flatten_next_reg_572[6]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_572_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(indvar_flatten_next_fu_334_p2[7]),
        .Q(indvar_flatten_next_reg_572[7]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_572_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(indvar_flatten_next_fu_334_p2[8]),
        .Q(indvar_flatten_next_reg_572[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten_reg_262[8]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_func1_execute8_fu_66_ap_start_reg),
        .I2(ap_CS_fsm_state22),
        .O(i_reg_273_0));
  FDRE \indvar_flatten_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(indvar_flatten_next_reg_572[0]),
        .Q(indvar_flatten_reg_262[0]),
        .R(i_reg_273_0));
  FDRE \indvar_flatten_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(indvar_flatten_next_reg_572[1]),
        .Q(indvar_flatten_reg_262[1]),
        .R(i_reg_273_0));
  FDRE \indvar_flatten_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(indvar_flatten_next_reg_572[2]),
        .Q(indvar_flatten_reg_262[2]),
        .R(i_reg_273_0));
  FDRE \indvar_flatten_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(indvar_flatten_next_reg_572[3]),
        .Q(indvar_flatten_reg_262[3]),
        .R(i_reg_273_0));
  FDRE \indvar_flatten_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(indvar_flatten_next_reg_572[4]),
        .Q(indvar_flatten_reg_262[4]),
        .R(i_reg_273_0));
  FDRE \indvar_flatten_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(indvar_flatten_next_reg_572[5]),
        .Q(indvar_flatten_reg_262[5]),
        .R(i_reg_273_0));
  FDRE \indvar_flatten_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(indvar_flatten_next_reg_572[6]),
        .Q(indvar_flatten_reg_262[6]),
        .R(i_reg_273_0));
  FDRE \indvar_flatten_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(indvar_flatten_next_reg_572[7]),
        .Q(indvar_flatten_reg_262[7]),
        .R(i_reg_273_0));
  FDRE \indvar_flatten_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(indvar_flatten_next_reg_572[8]),
        .Q(indvar_flatten_reg_262[8]),
        .R(i_reg_273_0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_284[0]_i_1 
       (.I0(tmp_8_reg_592[0]),
        .O(j_2_fu_564_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_284[1]_i_1 
       (.I0(tmp_8_reg_592[0]),
        .I1(tmp_8_reg_592[1]),
        .O(j_2_fu_564_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_284[2]_i_1 
       (.I0(tmp_8_reg_592[0]),
        .I1(tmp_8_reg_592[1]),
        .I2(tmp_8_reg_592[2]),
        .O(j_2_fu_564_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_284[3]_i_1 
       (.I0(tmp_8_reg_592[1]),
        .I1(tmp_8_reg_592[0]),
        .I2(tmp_8_reg_592[2]),
        .I3(tmp_10_reg_596[0]),
        .O(j_2_fu_564_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_284[4]_i_1 
       (.I0(tmp_8_reg_592[2]),
        .I1(tmp_8_reg_592[0]),
        .I2(tmp_8_reg_592[1]),
        .I3(tmp_10_reg_596[0]),
        .I4(tmp_10_reg_596[1]),
        .O(j_2_fu_564_p2[4]));
  FDRE \j_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(j_2_fu_564_p2[0]),
        .Q(j_reg_284[0]),
        .R(i_reg_273_0));
  FDRE \j_reg_284_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(j_2_fu_564_p2[1]),
        .Q(j_reg_284[1]),
        .R(i_reg_273_0));
  FDRE \j_reg_284_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(j_2_fu_564_p2[2]),
        .Q(j_reg_284[2]),
        .R(i_reg_273_0));
  FDRE \j_reg_284_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(j_2_fu_564_p2[3]),
        .Q(j_reg_284[3]),
        .R(i_reg_273_0));
  FDRE \j_reg_284_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(j_2_fu_564_p2[4]),
        .Q(j_reg_284[4]),
        .R(i_reg_273_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_9_1_reg_685[1]_i_1 
       (.I0(\k_reg_295_reg_n_4_[1] ),
        .O(k_9_1_fu_521_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \k_9_1_reg_685[2]_i_1 
       (.I0(\k_reg_295_reg_n_4_[1] ),
        .I1(\k_reg_295_reg_n_4_[2] ),
        .O(k_9_1_fu_521_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_9_1_reg_685[3]_i_1 
       (.I0(\k_reg_295_reg_n_4_[1] ),
        .I1(\k_reg_295_reg_n_4_[2] ),
        .I2(\k_reg_295_reg_n_4_[3] ),
        .O(k_9_1_fu_521_p2[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \k_9_1_reg_685[4]_i_1 
       (.I0(\exitcond_reg_651_reg_n_4_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .O(k_9_1_reg_6850));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k_9_1_reg_685[4]_i_2 
       (.I0(\k_reg_295_reg_n_4_[2] ),
        .I1(\k_reg_295_reg_n_4_[1] ),
        .I2(\k_reg_295_reg_n_4_[3] ),
        .I3(\k_reg_295_reg_n_4_[4] ),
        .O(k_9_1_fu_521_p2[4]));
  FDRE \k_9_1_reg_685_reg[1] 
       (.C(ap_clk),
        .CE(k_9_1_reg_6850),
        .D(k_9_1_fu_521_p2[1]),
        .Q(k_9_1_reg_685[1]),
        .R(1'b0));
  FDRE \k_9_1_reg_685_reg[2] 
       (.C(ap_clk),
        .CE(k_9_1_reg_6850),
        .D(k_9_1_fu_521_p2[2]),
        .Q(k_9_1_reg_685[2]),
        .R(1'b0));
  FDRE \k_9_1_reg_685_reg[3] 
       (.C(ap_clk),
        .CE(k_9_1_reg_6850),
        .D(k_9_1_fu_521_p2[3]),
        .Q(k_9_1_reg_685[3]),
        .R(1'b0));
  FDRE \k_9_1_reg_685_reg[4] 
       (.C(ap_clk),
        .CE(k_9_1_reg_6850),
        .D(k_9_1_fu_521_p2[4]),
        .Q(k_9_1_reg_685[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \k_reg_295[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(Q[0]),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(k_reg_295));
  LUT3 #(
    .INIT(8'h20)) 
    \k_reg_295[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(\exitcond_reg_651_reg_n_4_[0] ),
        .I2(Q[0]),
        .O(ap_phi_mux_k_phi_fu_299_p41));
  FDRE \k_reg_295_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_k_phi_fu_299_p41),
        .D(k_9_1_reg_685[1]),
        .Q(\k_reg_295_reg_n_4_[1] ),
        .R(k_reg_295));
  FDRE \k_reg_295_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_k_phi_fu_299_p41),
        .D(k_9_1_reg_685[2]),
        .Q(\k_reg_295_reg_n_4_[2] ),
        .R(k_reg_295));
  FDRE \k_reg_295_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_k_phi_fu_299_p41),
        .D(k_9_1_reg_685[3]),
        .Q(\k_reg_295_reg_n_4_[3] ),
        .R(k_reg_295));
  FDRE \k_reg_295_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_k_phi_fu_299_p41),
        .D(k_9_1_reg_685[4]),
        .Q(\k_reg_295_reg_n_4_[4] ),
        .R(k_reg_295));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb kernel_2mm_wrappebkb_U42
       (.B_0_q0(B_0_q0),
        .ap_clk(ap_clk),
        .buff1_reg(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg ),
        .ram_reg(ram_reg_10));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_54 kernel_2mm_wrappebkb_U43
       (.B_1_q0(B_1_q0),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg_9),
        .\tmp2_reg_710_reg[31] (\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 ));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_55 kernel_2mm_wrappecud_U44
       (.A(A),
        .\A_0_load_reg_705_reg[31] (A_0_load_reg_705),
        .A_0_q0(A_0_q0[16:0]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg ),
        .Q(ap_CS_fsm_pp0_stage3),
        .ap_clk(ap_clk),
        .buff2_reg(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg ),
        .\tmp1_reg_700_reg[16] (tmp1_reg_700));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_56 kernel_2mm_wrappecud_U45
       (.\A_1_load_reg_715_reg[31] (A_1_load_reg_715),
        .B(B),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 ),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .\buff2_reg[16] (\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [16:0]),
        .\tmp2_reg_710_reg[31] (tmp2_reg_710));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \newIndex8_reg_655[0]_i_1 
       (.I0(k_9_1_reg_685[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(Q[0]),
        .I4(\k_reg_295_reg_n_4_[1] ),
        .O(newIndex8_fu_466_p4[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \newIndex8_reg_655[1]_i_1 
       (.I0(k_9_1_reg_685[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(\k_reg_295_reg_n_4_[2] ),
        .O(newIndex8_fu_466_p4[1]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \newIndex8_reg_655[2]_i_1 
       (.I0(k_9_1_reg_685[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(Q[0]),
        .I4(\k_reg_295_reg_n_4_[3] ),
        .O(newIndex8_fu_466_p4[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \newIndex8_reg_655[3]_i_1 
       (.I0(Q[0]),
        .I1(ap_condition_pp0_exit_iter0_state5),
        .O(newIndex8_reg_6550));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \newIndex8_reg_655[3]_i_2 
       (.I0(k_9_1_reg_685[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(Q[0]),
        .I4(\k_reg_295_reg_n_4_[4] ),
        .O(newIndex8_fu_466_p4[3]));
  FDRE \newIndex8_reg_655_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(newIndex8_reg_655[0]),
        .Q(\A_1_addr_reg_695_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \newIndex8_reg_655_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(newIndex8_reg_655[1]),
        .Q(\A_1_addr_reg_695_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \newIndex8_reg_655_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(newIndex8_reg_655[2]),
        .Q(newIndex8_reg_655_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \newIndex8_reg_655_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(newIndex8_reg_655[3]),
        .Q(newIndex8_reg_655_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \newIndex8_reg_655_reg[0] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(newIndex8_fu_466_p4[0]),
        .Q(newIndex8_reg_655[0]),
        .R(1'b0));
  FDRE \newIndex8_reg_655_reg[1] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(newIndex8_fu_466_p4[1]),
        .Q(newIndex8_reg_655[1]),
        .R(1'b0));
  FDRE \newIndex8_reg_655_reg[2] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(newIndex8_fu_466_p4[2]),
        .Q(newIndex8_reg_655[2]),
        .R(1'b0));
  FDRE \newIndex8_reg_655_reg[3] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(newIndex8_fu_466_p4[3]),
        .Q(newIndex8_reg_655[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_10
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[23]),
        .O(DIADI[23]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_11
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[22]),
        .O(DIADI[22]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_12
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[21]),
        .O(DIADI[21]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_13
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[20]),
        .O(DIADI[20]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_14
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[19]),
        .O(DIADI[19]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_15
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[18]),
        .O(DIADI[18]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_16
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[17]),
        .O(DIADI[17]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_17
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[16]),
        .O(DIADI[16]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_18
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[15]),
        .O(DIADI[15]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_19
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[14]),
        .O(DIADI[14]));
  LUT6 #(
    .INIT(64'h0C00080008000800)) 
    ram_reg_i_1__10
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_8_reg_592[0]),
        .I2(tmp_8_reg_592[1]),
        .I3(tmp_8_reg_592[2]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter4_reg_n_4),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'h0030002000200020)) 
    ram_reg_i_1__11
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_8_reg_592[1]),
        .I2(tmp_8_reg_592[2]),
        .I3(tmp_8_reg_592[0]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter4_reg_n_4),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'h0C00080008000800)) 
    ram_reg_i_1__12
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_8_reg_592[0]),
        .I2(tmp_8_reg_592[2]),
        .I3(tmp_8_reg_592[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter4_reg_n_4),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'h000000000000F800)) 
    ram_reg_i_1__13
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_4),
        .I2(ap_CS_fsm_state4),
        .I3(tmp_8_reg_592[0]),
        .I4(tmp_8_reg_592[1]),
        .I5(tmp_8_reg_592[2]),
        .O(ram_reg_6));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ram_reg_i_1__14
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_4),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_CS_fsm_state3),
        .O(func15_U0_tmp_7_ce0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ram_reg_i_1__15
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_4),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_CS_fsm_state4),
        .O(func15_U0_tmp_1_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__16
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(kernel_2mm_U0_A_0_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__17
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[0]),
        .O(kernel_2mm_U0_A_1_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__18
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .O(kernel_2mm_U0_B_0_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__19
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .O(kernel_2mm_U0_B_1_ce0));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    ram_reg_i_1__8
       (.I0(ap_CS_fsm_state3),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter4_reg_n_4),
        .I3(tmp_8_reg_592[0]),
        .I4(tmp_8_reg_592[1]),
        .I5(tmp_8_reg_592[2]),
        .O(WEA));
  LUT6 #(
    .INIT(64'h3000200020002000)) 
    ram_reg_i_1__9
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_8_reg_592[0]),
        .I2(tmp_8_reg_592[1]),
        .I3(tmp_8_reg_592[2]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter4_reg_n_4),
        .O(ram_reg_1));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_20
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[13]),
        .O(DIADI[13]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_21
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[12]),
        .O(DIADI[12]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_22
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[11]),
        .O(DIADI[11]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_23
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[10]),
        .O(DIADI[10]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_24
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[9]),
        .O(DIADI[9]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_25
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[8]),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_26
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[7]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_27
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[6]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_28
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_29
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[4]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[31]),
        .O(DIADI[31]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    ram_reg_i_2__1
       (.I0(tmp_mid_execute_7_a_reg_646[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter4_reg_n_4),
        .I4(Q[0]),
        .I5(tmp_18_fu_444_p2[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_3
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[30]),
        .O(DIADI[30]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_30
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[3]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_31
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_32
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[1]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_33
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[0]),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'h00000000000000F8)) 
    ram_reg_i_34
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_4),
        .I2(ap_CS_fsm_state4),
        .I3(tmp_8_reg_592[1]),
        .I4(tmp_8_reg_592[2]),
        .I5(tmp_8_reg_592[0]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_i_3__0
       (.I0(tmp_mid_execute_7_a_reg_646[3]),
        .I1(tmp_mid_execute_2_address01__1),
        .I2(tmp_mid2_v_reg_583[0]),
        .I3(tmp_10_reg_596[1]),
        .I4(tmp_mid2_v_reg_583[1]),
        .I5(tmp_mid2_v_reg_583[2]),
        .O(ADDRARDADDR[3]));
  CARRY4 ram_reg_i_3__1
       (.CI(ram_reg_i_4_n_4),
        .CO({NLW_ram_reg_i_3__1_CO_UNCONNECTED[3:1],ram_reg_i_3__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_3__1_O_UNCONNECTED[3:2],\A_1_addr_reg_695_reg[7]_0 [7:6]}),
        .S({1'b0,1'b0,tmp_16_reg_601[7:6]}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_3__3
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\exitcond_reg_651_reg_n_4_[0] ),
        .O(ram_reg));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_3__4
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\exitcond_reg_651_reg_n_4_[0] ),
        .O(ram_reg_0));
  CARRY4 ram_reg_i_4
       (.CI(1'b0),
        .CO({ram_reg_i_4_n_4,ram_reg_i_4_n_5,ram_reg_i_4_n_6,ram_reg_i_4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_16_reg_601[3:2]}),
        .O({\A_1_addr_reg_695_reg[7]_0 [5:3],NLW_ram_reg_i_4_O_UNCONNECTED[0]}),
        .S({tmp_16_reg_601[5:4],ram_reg_i_7__1_n_4,ram_reg_i_8__1_n_4}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_4__0
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[29]),
        .O(DIADI[29]));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_i_4__1
       (.I0(tmp_mid_execute_7_a_reg_646[2]),
        .I1(tmp_mid_execute_2_address01__1),
        .I2(tmp_10_reg_596[1]),
        .I3(tmp_mid2_v_reg_583[0]),
        .I4(tmp_mid2_v_reg_583[1]),
        .O(ADDRARDADDR[2]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_5
       (.I0(tmp_16_reg_601[2]),
        .I1(newIndex8_reg_655_pp0_iter1_reg[2]),
        .O(\A_1_addr_reg_695_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_5__0
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[28]),
        .O(DIADI[28]));
  LUT6 #(
    .INIT(64'hAA80AABFAABFAA80)) 
    ram_reg_i_5__1
       (.I0(tmp_mid_execute_7_a_reg_646[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[1]),
        .I3(tmp_mid_execute_0_ce01__0),
        .I4(tmp_10_reg_596[1]),
        .I5(tmp_mid2_v_reg_583[0]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_6__0
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[27]),
        .O(DIADI[27]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    ram_reg_i_6__1
       (.I0(tmp_mid_execute_7_a_reg_646[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter4_reg_n_4),
        .I4(Q[0]),
        .I5(tmp_10_reg_596[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h0030002000200020)) 
    ram_reg_i_7
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_8_reg_592[2]),
        .I2(tmp_8_reg_592[1]),
        .I3(tmp_8_reg_592[0]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter4_reg_n_4),
        .O(ram_reg_5));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_7__0
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[26]),
        .O(DIADI[26]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_7__1
       (.I0(tmp_16_reg_601[3]),
        .I1(newIndex8_reg_655_pp0_iter1_reg[3]),
        .O(ram_reg_i_7__1_n_4));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_8
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[25]),
        .O(DIADI[25]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_8__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter4_reg_n_4),
        .I3(Q[0]),
        .O(tmp_mid_execute_2_address01__1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_8__1
       (.I0(tmp_16_reg_601[2]),
        .I1(newIndex8_reg_655_pp0_iter1_reg[2]),
        .O(ram_reg_i_8__1_n_4));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_9
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(Q[0]),
        .I2(tmp_10_1_reg_770[24]),
        .O(DIADI[24]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter4_reg_n_4),
        .O(tmp_mid_execute_0_ce01__0));
  FDRE \tmp1_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [0]),
        .Q(tmp1_reg_700[0]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [10]),
        .Q(tmp1_reg_700[10]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [11]),
        .Q(tmp1_reg_700[11]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [12]),
        .Q(tmp1_reg_700[12]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [13]),
        .Q(tmp1_reg_700[13]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [14]),
        .Q(tmp1_reg_700[14]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [15]),
        .Q(tmp1_reg_700[15]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [16]),
        .Q(tmp1_reg_700[16]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [1]),
        .Q(tmp1_reg_700[1]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [2]),
        .Q(tmp1_reg_700[2]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [3]),
        .Q(tmp1_reg_700[3]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [4]),
        .Q(tmp1_reg_700[4]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [5]),
        .Q(tmp1_reg_700[5]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [6]),
        .Q(tmp1_reg_700[6]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [7]),
        .Q(tmp1_reg_700[7]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [8]),
        .Q(tmp1_reg_700[8]),
        .R(1'b0));
  FDRE \tmp1_reg_700_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg [9]),
        .Q(tmp1_reg_700[9]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [17]),
        .Q(tmp2_reg_710[17]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [18]),
        .Q(tmp2_reg_710[18]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [19]),
        .Q(tmp2_reg_710[19]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [20]),
        .Q(tmp2_reg_710[20]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [21]),
        .Q(tmp2_reg_710[21]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [22]),
        .Q(tmp2_reg_710[22]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [23]),
        .Q(tmp2_reg_710[23]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [24]),
        .Q(tmp2_reg_710[24]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [25]),
        .Q(tmp2_reg_710[25]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [26]),
        .Q(tmp2_reg_710[26]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [27]),
        .Q(tmp2_reg_710[27]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [28]),
        .Q(tmp2_reg_710[28]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [29]),
        .Q(tmp2_reg_710[29]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [30]),
        .Q(tmp2_reg_710[30]),
        .R(1'b0));
  FDRE \tmp2_reg_710_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0 [31]),
        .Q(tmp2_reg_710[31]),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[11]_i_2 
       (.I0(tmp_9_1_reg_765[10]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]),
        .I2(tmp_9_reg_720[10]),
        .O(\tmp_10_1_reg_770[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[11]_i_3 
       (.I0(tmp_9_1_reg_765[9]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]),
        .I2(tmp_9_reg_720[9]),
        .O(\tmp_10_1_reg_770[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[11]_i_4 
       (.I0(tmp_9_1_reg_765[8]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]),
        .I2(tmp_9_reg_720[8]),
        .O(\tmp_10_1_reg_770[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[11]_i_5 
       (.I0(tmp_9_1_reg_765[7]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]),
        .I2(tmp_9_reg_720[7]),
        .O(\tmp_10_1_reg_770[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[11]_i_6 
       (.I0(tmp_9_1_reg_765[11]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]),
        .I2(tmp_9_reg_720[11]),
        .I3(\tmp_10_1_reg_770[11]_i_2_n_4 ),
        .O(\tmp_10_1_reg_770[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[11]_i_7 
       (.I0(tmp_9_1_reg_765[10]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]),
        .I2(tmp_9_reg_720[10]),
        .I3(\tmp_10_1_reg_770[11]_i_3_n_4 ),
        .O(\tmp_10_1_reg_770[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[11]_i_8 
       (.I0(tmp_9_1_reg_765[9]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]),
        .I2(tmp_9_reg_720[9]),
        .I3(\tmp_10_1_reg_770[11]_i_4_n_4 ),
        .O(\tmp_10_1_reg_770[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[11]_i_9 
       (.I0(tmp_9_1_reg_765[8]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]),
        .I2(tmp_9_reg_720[8]),
        .I3(\tmp_10_1_reg_770[11]_i_5_n_4 ),
        .O(\tmp_10_1_reg_770[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[15]_i_2 
       (.I0(tmp_9_1_reg_765[14]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]),
        .I2(tmp_9_reg_720[14]),
        .O(\tmp_10_1_reg_770[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[15]_i_3 
       (.I0(tmp_9_1_reg_765[13]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]),
        .I2(tmp_9_reg_720[13]),
        .O(\tmp_10_1_reg_770[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[15]_i_4 
       (.I0(tmp_9_1_reg_765[12]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]),
        .I2(tmp_9_reg_720[12]),
        .O(\tmp_10_1_reg_770[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[15]_i_5 
       (.I0(tmp_9_1_reg_765[11]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]),
        .I2(tmp_9_reg_720[11]),
        .O(\tmp_10_1_reg_770[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[15]_i_6 
       (.I0(tmp_9_1_reg_765[15]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]),
        .I2(tmp_9_reg_720[15]),
        .I3(\tmp_10_1_reg_770[15]_i_2_n_4 ),
        .O(\tmp_10_1_reg_770[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[15]_i_7 
       (.I0(tmp_9_1_reg_765[14]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]),
        .I2(tmp_9_reg_720[14]),
        .I3(\tmp_10_1_reg_770[15]_i_3_n_4 ),
        .O(\tmp_10_1_reg_770[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[15]_i_8 
       (.I0(tmp_9_1_reg_765[13]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]),
        .I2(tmp_9_reg_720[13]),
        .I3(\tmp_10_1_reg_770[15]_i_4_n_4 ),
        .O(\tmp_10_1_reg_770[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[15]_i_9 
       (.I0(tmp_9_1_reg_765[12]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]),
        .I2(tmp_9_reg_720[12]),
        .I3(\tmp_10_1_reg_770[15]_i_5_n_4 ),
        .O(\tmp_10_1_reg_770[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[19]_i_2 
       (.I0(tmp_9_1_reg_765[18]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]),
        .I2(tmp_9_reg_720[18]),
        .O(\tmp_10_1_reg_770[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[19]_i_3 
       (.I0(tmp_9_1_reg_765[17]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]),
        .I2(tmp_9_reg_720[17]),
        .O(\tmp_10_1_reg_770[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[19]_i_4 
       (.I0(tmp_9_1_reg_765[16]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]),
        .I2(tmp_9_reg_720[16]),
        .O(\tmp_10_1_reg_770[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[19]_i_5 
       (.I0(tmp_9_1_reg_765[15]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]),
        .I2(tmp_9_reg_720[15]),
        .O(\tmp_10_1_reg_770[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[19]_i_6 
       (.I0(tmp_9_1_reg_765[19]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]),
        .I2(tmp_9_reg_720[19]),
        .I3(\tmp_10_1_reg_770[19]_i_2_n_4 ),
        .O(\tmp_10_1_reg_770[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[19]_i_7 
       (.I0(tmp_9_1_reg_765[18]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]),
        .I2(tmp_9_reg_720[18]),
        .I3(\tmp_10_1_reg_770[19]_i_3_n_4 ),
        .O(\tmp_10_1_reg_770[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[19]_i_8 
       (.I0(tmp_9_1_reg_765[17]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]),
        .I2(tmp_9_reg_720[17]),
        .I3(\tmp_10_1_reg_770[19]_i_4_n_4 ),
        .O(\tmp_10_1_reg_770[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[19]_i_9 
       (.I0(tmp_9_1_reg_765[16]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]),
        .I2(tmp_9_reg_720[16]),
        .I3(\tmp_10_1_reg_770[19]_i_5_n_4 ),
        .O(\tmp_10_1_reg_770[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[23]_i_2 
       (.I0(tmp_9_1_reg_765[22]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]),
        .I2(tmp_9_reg_720[22]),
        .O(\tmp_10_1_reg_770[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[23]_i_3 
       (.I0(tmp_9_1_reg_765[21]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]),
        .I2(tmp_9_reg_720[21]),
        .O(\tmp_10_1_reg_770[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[23]_i_4 
       (.I0(tmp_9_1_reg_765[20]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]),
        .I2(tmp_9_reg_720[20]),
        .O(\tmp_10_1_reg_770[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[23]_i_5 
       (.I0(tmp_9_1_reg_765[19]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]),
        .I2(tmp_9_reg_720[19]),
        .O(\tmp_10_1_reg_770[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[23]_i_6 
       (.I0(tmp_9_1_reg_765[23]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]),
        .I2(tmp_9_reg_720[23]),
        .I3(\tmp_10_1_reg_770[23]_i_2_n_4 ),
        .O(\tmp_10_1_reg_770[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[23]_i_7 
       (.I0(tmp_9_1_reg_765[22]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]),
        .I2(tmp_9_reg_720[22]),
        .I3(\tmp_10_1_reg_770[23]_i_3_n_4 ),
        .O(\tmp_10_1_reg_770[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[23]_i_8 
       (.I0(tmp_9_1_reg_765[21]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]),
        .I2(tmp_9_reg_720[21]),
        .I3(\tmp_10_1_reg_770[23]_i_4_n_4 ),
        .O(\tmp_10_1_reg_770[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[23]_i_9 
       (.I0(tmp_9_1_reg_765[20]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]),
        .I2(tmp_9_reg_720[20]),
        .I3(\tmp_10_1_reg_770[23]_i_5_n_4 ),
        .O(\tmp_10_1_reg_770[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[27]_i_2 
       (.I0(tmp_9_1_reg_765[26]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]),
        .I2(tmp_9_reg_720[26]),
        .O(\tmp_10_1_reg_770[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[27]_i_3 
       (.I0(tmp_9_1_reg_765[25]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]),
        .I2(tmp_9_reg_720[25]),
        .O(\tmp_10_1_reg_770[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[27]_i_4 
       (.I0(tmp_9_1_reg_765[24]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]),
        .I2(tmp_9_reg_720[24]),
        .O(\tmp_10_1_reg_770[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[27]_i_5 
       (.I0(tmp_9_1_reg_765[23]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]),
        .I2(tmp_9_reg_720[23]),
        .O(\tmp_10_1_reg_770[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[27]_i_6 
       (.I0(tmp_9_1_reg_765[27]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]),
        .I2(tmp_9_reg_720[27]),
        .I3(\tmp_10_1_reg_770[27]_i_2_n_4 ),
        .O(\tmp_10_1_reg_770[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[27]_i_7 
       (.I0(tmp_9_1_reg_765[26]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]),
        .I2(tmp_9_reg_720[26]),
        .I3(\tmp_10_1_reg_770[27]_i_3_n_4 ),
        .O(\tmp_10_1_reg_770[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[27]_i_8 
       (.I0(tmp_9_1_reg_765[25]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]),
        .I2(tmp_9_reg_720[25]),
        .I3(\tmp_10_1_reg_770[27]_i_4_n_4 ),
        .O(\tmp_10_1_reg_770[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[27]_i_9 
       (.I0(tmp_9_1_reg_765[24]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]),
        .I2(tmp_9_reg_720[24]),
        .I3(\tmp_10_1_reg_770[27]_i_5_n_4 ),
        .O(\tmp_10_1_reg_770[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[31]_i_2 
       (.I0(tmp_9_1_reg_765[29]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]),
        .I2(tmp_9_reg_720[29]),
        .O(\tmp_10_1_reg_770[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[31]_i_3 
       (.I0(tmp_9_1_reg_765[28]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]),
        .I2(tmp_9_reg_720[28]),
        .O(\tmp_10_1_reg_770[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[31]_i_4 
       (.I0(tmp_9_1_reg_765[27]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]),
        .I2(tmp_9_reg_720[27]),
        .O(\tmp_10_1_reg_770[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_10_1_reg_770[31]_i_5 
       (.I0(tmp_9_reg_720[30]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]),
        .I2(tmp_9_1_reg_765[30]),
        .I3(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]),
        .I4(tmp_9_1_reg_765[31]),
        .I5(tmp_9_reg_720[31]),
        .O(\tmp_10_1_reg_770[31]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[31]_i_6 
       (.I0(\tmp_10_1_reg_770[31]_i_2_n_4 ),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]),
        .I2(tmp_9_1_reg_765[30]),
        .I3(tmp_9_reg_720[30]),
        .O(\tmp_10_1_reg_770[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[31]_i_7 
       (.I0(tmp_9_1_reg_765[29]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]),
        .I2(tmp_9_reg_720[29]),
        .I3(\tmp_10_1_reg_770[31]_i_3_n_4 ),
        .O(\tmp_10_1_reg_770[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[31]_i_8 
       (.I0(tmp_9_1_reg_765[28]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]),
        .I2(tmp_9_reg_720[28]),
        .I3(\tmp_10_1_reg_770[31]_i_4_n_4 ),
        .O(\tmp_10_1_reg_770[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[3]_i_2 
       (.I0(tmp_9_1_reg_765[2]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]),
        .I2(tmp_9_reg_720[2]),
        .O(\tmp_10_1_reg_770[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[3]_i_3 
       (.I0(tmp_9_1_reg_765[1]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]),
        .I2(tmp_9_reg_720[1]),
        .O(\tmp_10_1_reg_770[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[3]_i_4 
       (.I0(tmp_9_1_reg_765[0]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]),
        .I2(tmp_9_reg_720[0]),
        .O(\tmp_10_1_reg_770[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[3]_i_5 
       (.I0(tmp_9_1_reg_765[3]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]),
        .I2(tmp_9_reg_720[3]),
        .I3(\tmp_10_1_reg_770[3]_i_2_n_4 ),
        .O(\tmp_10_1_reg_770[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[3]_i_6 
       (.I0(tmp_9_1_reg_765[2]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]),
        .I2(tmp_9_reg_720[2]),
        .I3(\tmp_10_1_reg_770[3]_i_3_n_4 ),
        .O(\tmp_10_1_reg_770[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[3]_i_7 
       (.I0(tmp_9_1_reg_765[1]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]),
        .I2(tmp_9_reg_720[1]),
        .I3(\tmp_10_1_reg_770[3]_i_4_n_4 ),
        .O(\tmp_10_1_reg_770[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_10_1_reg_770[3]_i_8 
       (.I0(tmp_9_1_reg_765[0]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]),
        .I2(tmp_9_reg_720[0]),
        .O(\tmp_10_1_reg_770[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[7]_i_2 
       (.I0(tmp_9_1_reg_765[6]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]),
        .I2(tmp_9_reg_720[6]),
        .O(\tmp_10_1_reg_770[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[7]_i_3 
       (.I0(tmp_9_1_reg_765[5]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]),
        .I2(tmp_9_reg_720[5]),
        .O(\tmp_10_1_reg_770[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[7]_i_4 
       (.I0(tmp_9_1_reg_765[4]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]),
        .I2(tmp_9_reg_720[4]),
        .O(\tmp_10_1_reg_770[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_10_1_reg_770[7]_i_5 
       (.I0(tmp_9_1_reg_765[3]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]),
        .I2(tmp_9_reg_720[3]),
        .O(\tmp_10_1_reg_770[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[7]_i_6 
       (.I0(tmp_9_1_reg_765[7]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]),
        .I2(tmp_9_reg_720[7]),
        .I3(\tmp_10_1_reg_770[7]_i_2_n_4 ),
        .O(\tmp_10_1_reg_770[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[7]_i_7 
       (.I0(tmp_9_1_reg_765[6]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]),
        .I2(tmp_9_reg_720[6]),
        .I3(\tmp_10_1_reg_770[7]_i_3_n_4 ),
        .O(\tmp_10_1_reg_770[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[7]_i_8 
       (.I0(tmp_9_1_reg_765[5]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]),
        .I2(tmp_9_reg_720[5]),
        .I3(\tmp_10_1_reg_770[7]_i_4_n_4 ),
        .O(\tmp_10_1_reg_770[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_10_1_reg_770[7]_i_9 
       (.I0(tmp_9_1_reg_765[4]),
        .I1(ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]),
        .I2(tmp_9_reg_720[4]),
        .I3(\tmp_10_1_reg_770[7]_i_5_n_4 ),
        .O(\tmp_10_1_reg_770[7]_i_9_n_4 ));
  FDRE \tmp_10_1_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[0]),
        .Q(tmp_10_1_reg_770[0]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[10]),
        .Q(tmp_10_1_reg_770[10]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[11]),
        .Q(tmp_10_1_reg_770[11]),
        .R(1'b0));
  CARRY4 \tmp_10_1_reg_770_reg[11]_i_1 
       (.CI(\tmp_10_1_reg_770_reg[7]_i_1_n_4 ),
        .CO({\tmp_10_1_reg_770_reg[11]_i_1_n_4 ,\tmp_10_1_reg_770_reg[11]_i_1_n_5 ,\tmp_10_1_reg_770_reg[11]_i_1_n_6 ,\tmp_10_1_reg_770_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_770[11]_i_2_n_4 ,\tmp_10_1_reg_770[11]_i_3_n_4 ,\tmp_10_1_reg_770[11]_i_4_n_4 ,\tmp_10_1_reg_770[11]_i_5_n_4 }),
        .O(tmp_10_1_fu_558_p2[11:8]),
        .S({\tmp_10_1_reg_770[11]_i_6_n_4 ,\tmp_10_1_reg_770[11]_i_7_n_4 ,\tmp_10_1_reg_770[11]_i_8_n_4 ,\tmp_10_1_reg_770[11]_i_9_n_4 }));
  FDRE \tmp_10_1_reg_770_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[12]),
        .Q(tmp_10_1_reg_770[12]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[13]),
        .Q(tmp_10_1_reg_770[13]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[14]),
        .Q(tmp_10_1_reg_770[14]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[15]),
        .Q(tmp_10_1_reg_770[15]),
        .R(1'b0));
  CARRY4 \tmp_10_1_reg_770_reg[15]_i_1 
       (.CI(\tmp_10_1_reg_770_reg[11]_i_1_n_4 ),
        .CO({\tmp_10_1_reg_770_reg[15]_i_1_n_4 ,\tmp_10_1_reg_770_reg[15]_i_1_n_5 ,\tmp_10_1_reg_770_reg[15]_i_1_n_6 ,\tmp_10_1_reg_770_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_770[15]_i_2_n_4 ,\tmp_10_1_reg_770[15]_i_3_n_4 ,\tmp_10_1_reg_770[15]_i_4_n_4 ,\tmp_10_1_reg_770[15]_i_5_n_4 }),
        .O(tmp_10_1_fu_558_p2[15:12]),
        .S({\tmp_10_1_reg_770[15]_i_6_n_4 ,\tmp_10_1_reg_770[15]_i_7_n_4 ,\tmp_10_1_reg_770[15]_i_8_n_4 ,\tmp_10_1_reg_770[15]_i_9_n_4 }));
  FDRE \tmp_10_1_reg_770_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[16]),
        .Q(tmp_10_1_reg_770[16]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[17]),
        .Q(tmp_10_1_reg_770[17]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[18]),
        .Q(tmp_10_1_reg_770[18]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[19]),
        .Q(tmp_10_1_reg_770[19]),
        .R(1'b0));
  CARRY4 \tmp_10_1_reg_770_reg[19]_i_1 
       (.CI(\tmp_10_1_reg_770_reg[15]_i_1_n_4 ),
        .CO({\tmp_10_1_reg_770_reg[19]_i_1_n_4 ,\tmp_10_1_reg_770_reg[19]_i_1_n_5 ,\tmp_10_1_reg_770_reg[19]_i_1_n_6 ,\tmp_10_1_reg_770_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_770[19]_i_2_n_4 ,\tmp_10_1_reg_770[19]_i_3_n_4 ,\tmp_10_1_reg_770[19]_i_4_n_4 ,\tmp_10_1_reg_770[19]_i_5_n_4 }),
        .O(tmp_10_1_fu_558_p2[19:16]),
        .S({\tmp_10_1_reg_770[19]_i_6_n_4 ,\tmp_10_1_reg_770[19]_i_7_n_4 ,\tmp_10_1_reg_770[19]_i_8_n_4 ,\tmp_10_1_reg_770[19]_i_9_n_4 }));
  FDRE \tmp_10_1_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[1]),
        .Q(tmp_10_1_reg_770[1]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[20]),
        .Q(tmp_10_1_reg_770[20]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[21]),
        .Q(tmp_10_1_reg_770[21]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[22]),
        .Q(tmp_10_1_reg_770[22]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[23]),
        .Q(tmp_10_1_reg_770[23]),
        .R(1'b0));
  CARRY4 \tmp_10_1_reg_770_reg[23]_i_1 
       (.CI(\tmp_10_1_reg_770_reg[19]_i_1_n_4 ),
        .CO({\tmp_10_1_reg_770_reg[23]_i_1_n_4 ,\tmp_10_1_reg_770_reg[23]_i_1_n_5 ,\tmp_10_1_reg_770_reg[23]_i_1_n_6 ,\tmp_10_1_reg_770_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_770[23]_i_2_n_4 ,\tmp_10_1_reg_770[23]_i_3_n_4 ,\tmp_10_1_reg_770[23]_i_4_n_4 ,\tmp_10_1_reg_770[23]_i_5_n_4 }),
        .O(tmp_10_1_fu_558_p2[23:20]),
        .S({\tmp_10_1_reg_770[23]_i_6_n_4 ,\tmp_10_1_reg_770[23]_i_7_n_4 ,\tmp_10_1_reg_770[23]_i_8_n_4 ,\tmp_10_1_reg_770[23]_i_9_n_4 }));
  FDRE \tmp_10_1_reg_770_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[24]),
        .Q(tmp_10_1_reg_770[24]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[25]),
        .Q(tmp_10_1_reg_770[25]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[26]),
        .Q(tmp_10_1_reg_770[26]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[27]),
        .Q(tmp_10_1_reg_770[27]),
        .R(1'b0));
  CARRY4 \tmp_10_1_reg_770_reg[27]_i_1 
       (.CI(\tmp_10_1_reg_770_reg[23]_i_1_n_4 ),
        .CO({\tmp_10_1_reg_770_reg[27]_i_1_n_4 ,\tmp_10_1_reg_770_reg[27]_i_1_n_5 ,\tmp_10_1_reg_770_reg[27]_i_1_n_6 ,\tmp_10_1_reg_770_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_770[27]_i_2_n_4 ,\tmp_10_1_reg_770[27]_i_3_n_4 ,\tmp_10_1_reg_770[27]_i_4_n_4 ,\tmp_10_1_reg_770[27]_i_5_n_4 }),
        .O(tmp_10_1_fu_558_p2[27:24]),
        .S({\tmp_10_1_reg_770[27]_i_6_n_4 ,\tmp_10_1_reg_770[27]_i_7_n_4 ,\tmp_10_1_reg_770[27]_i_8_n_4 ,\tmp_10_1_reg_770[27]_i_9_n_4 }));
  FDRE \tmp_10_1_reg_770_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[28]),
        .Q(tmp_10_1_reg_770[28]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[29]),
        .Q(tmp_10_1_reg_770[29]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[2]),
        .Q(tmp_10_1_reg_770[2]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[30]),
        .Q(tmp_10_1_reg_770[30]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[31]),
        .Q(tmp_10_1_reg_770[31]),
        .R(1'b0));
  CARRY4 \tmp_10_1_reg_770_reg[31]_i_1 
       (.CI(\tmp_10_1_reg_770_reg[27]_i_1_n_4 ),
        .CO({\NLW_tmp_10_1_reg_770_reg[31]_i_1_CO_UNCONNECTED [3],\tmp_10_1_reg_770_reg[31]_i_1_n_5 ,\tmp_10_1_reg_770_reg[31]_i_1_n_6 ,\tmp_10_1_reg_770_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_10_1_reg_770[31]_i_2_n_4 ,\tmp_10_1_reg_770[31]_i_3_n_4 ,\tmp_10_1_reg_770[31]_i_4_n_4 }),
        .O(tmp_10_1_fu_558_p2[31:28]),
        .S({\tmp_10_1_reg_770[31]_i_5_n_4 ,\tmp_10_1_reg_770[31]_i_6_n_4 ,\tmp_10_1_reg_770[31]_i_7_n_4 ,\tmp_10_1_reg_770[31]_i_8_n_4 }));
  FDRE \tmp_10_1_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[3]),
        .Q(tmp_10_1_reg_770[3]),
        .R(1'b0));
  CARRY4 \tmp_10_1_reg_770_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_10_1_reg_770_reg[3]_i_1_n_4 ,\tmp_10_1_reg_770_reg[3]_i_1_n_5 ,\tmp_10_1_reg_770_reg[3]_i_1_n_6 ,\tmp_10_1_reg_770_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_770[3]_i_2_n_4 ,\tmp_10_1_reg_770[3]_i_3_n_4 ,\tmp_10_1_reg_770[3]_i_4_n_4 ,1'b0}),
        .O(tmp_10_1_fu_558_p2[3:0]),
        .S({\tmp_10_1_reg_770[3]_i_5_n_4 ,\tmp_10_1_reg_770[3]_i_6_n_4 ,\tmp_10_1_reg_770[3]_i_7_n_4 ,\tmp_10_1_reg_770[3]_i_8_n_4 }));
  FDRE \tmp_10_1_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[4]),
        .Q(tmp_10_1_reg_770[4]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[5]),
        .Q(tmp_10_1_reg_770[5]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[6]),
        .Q(tmp_10_1_reg_770[6]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[7]),
        .Q(tmp_10_1_reg_770[7]),
        .R(1'b0));
  CARRY4 \tmp_10_1_reg_770_reg[7]_i_1 
       (.CI(\tmp_10_1_reg_770_reg[3]_i_1_n_4 ),
        .CO({\tmp_10_1_reg_770_reg[7]_i_1_n_4 ,\tmp_10_1_reg_770_reg[7]_i_1_n_5 ,\tmp_10_1_reg_770_reg[7]_i_1_n_6 ,\tmp_10_1_reg_770_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_770[7]_i_2_n_4 ,\tmp_10_1_reg_770[7]_i_3_n_4 ,\tmp_10_1_reg_770[7]_i_4_n_4 ,\tmp_10_1_reg_770[7]_i_5_n_4 }),
        .O(tmp_10_1_fu_558_p2[7:4]),
        .S({\tmp_10_1_reg_770[7]_i_6_n_4 ,\tmp_10_1_reg_770[7]_i_7_n_4 ,\tmp_10_1_reg_770[7]_i_8_n_4 ,\tmp_10_1_reg_770[7]_i_9_n_4 }));
  FDRE \tmp_10_1_reg_770_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[8]),
        .Q(tmp_10_1_reg_770[8]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_770_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_1_fu_558_p2[9]),
        .Q(tmp_10_1_reg_770[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \tmp_10_reg_596[0]_i_1 
       (.I0(j_reg_284[0]),
        .I1(j_reg_284[3]),
        .I2(j_reg_284[4]),
        .I3(j_reg_284[2]),
        .I4(j_reg_284[1]),
        .I5(j_mid2_reg_5770),
        .O(\tmp_10_reg_596[0]_i_1_n_4 ));
  FDRE \tmp_10_reg_596_reg[0] 
       (.C(ap_clk),
        .CE(j_mid2_reg_5770),
        .D(j_reg_284[3]),
        .Q(tmp_10_reg_596[0]),
        .R(\tmp_10_reg_596[0]_i_1_n_4 ));
  FDRE \tmp_10_reg_596_reg[1] 
       (.C(ap_clk),
        .CE(j_mid2_reg_5770),
        .D(j_reg_284[4]),
        .Q(tmp_10_reg_596[1]),
        .R(\tmp_10_reg_596[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_601[3]_i_1 
       (.I0(tmp_mid2_v_reg_583[0]),
        .I1(tmp_mid2_v_reg_583[1]),
        .O(\tmp_16_reg_601[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \tmp_16_reg_601[4]_i_1 
       (.I0(tmp_mid2_v_reg_583[1]),
        .I1(tmp_mid2_v_reg_583[2]),
        .I2(tmp_mid2_v_reg_583[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hD23C)) 
    \tmp_16_reg_601[5]_i_1 
       (.I0(tmp_mid2_v_reg_583[0]),
        .I1(tmp_mid2_v_reg_583[2]),
        .I2(tmp_mid2_v_reg_583[3]),
        .I3(tmp_mid2_v_reg_583[1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hF30C8F70)) 
    \tmp_16_reg_601[6]_i_1 
       (.I0(tmp_mid2_v_reg_583[0]),
        .I1(tmp_mid2_v_reg_583[1]),
        .I2(tmp_mid2_v_reg_583[3]),
        .I3(tmp_mid2_v_reg_583[4]),
        .I4(tmp_mid2_v_reg_583[2]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00F85F00)) 
    \tmp_16_reg_601[7]_i_1 
       (.I0(tmp_mid2_v_reg_583[1]),
        .I1(tmp_mid2_v_reg_583[0]),
        .I2(tmp_mid2_v_reg_583[2]),
        .I3(tmp_mid2_v_reg_583[4]),
        .I4(tmp_mid2_v_reg_583[3]),
        .O(\tmp_16_reg_601[7]_i_1_n_4 ));
  FDRE \tmp_16_reg_601_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_mid2_v_reg_583[0]),
        .Q(tmp_16_reg_601[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_601_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\tmp_16_reg_601[3]_i_1_n_4 ),
        .Q(tmp_16_reg_601[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_601_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[2]),
        .Q(tmp_16_reg_601[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_601_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[3]),
        .Q(tmp_16_reg_601[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_601_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[4]),
        .Q(tmp_16_reg_601[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_601_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\tmp_16_reg_601[7]_i_1_n_4 ),
        .Q(tmp_16_reg_601[7]),
        .R(1'b0));
  CARRY4 tmp_23_fu_506_p2__0_carry
       (.CI(1'b0),
        .CO({tmp_23_fu_506_p2__0_carry_n_4,tmp_23_fu_506_p2__0_carry_n_5,tmp_23_fu_506_p2__0_carry_n_6,tmp_23_fu_506_p2__0_carry_n_7}),
        .CYINIT(1'b0),
        .DI({tmp_mid_execute_7_a_reg_646[0],tmp_cast_reg_606_reg[2:1],1'b0}),
        .O(tmp_23_fu_506_p2[3:0]),
        .S({tmp_23_fu_506_p2__0_carry_i_1_n_4,tmp_23_fu_506_p2__0_carry_i_2_n_4,tmp_23_fu_506_p2__0_carry_i_3_n_4,tmp_cast_reg_606_reg[0]}));
  CARRY4 tmp_23_fu_506_p2__0_carry__0
       (.CI(tmp_23_fu_506_p2__0_carry_n_4),
        .CO({NLW_tmp_23_fu_506_p2__0_carry__0_CO_UNCONNECTED[3],tmp_23_fu_506_p2__0_carry__0_n_5,tmp_23_fu_506_p2__0_carry__0_n_6,tmp_23_fu_506_p2__0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_23_fu_506_p2__0_carry__0_i_1_n_4,tmp_23_fu_506_p2__0_carry__0_i_2_n_4}),
        .O(tmp_23_fu_506_p2[7:4]),
        .S({tmp_23_fu_506_p2__0_carry__0_i_3_n_4,tmp_23_fu_506_p2__0_carry__0_i_4_n_4,tmp_23_fu_506_p2__0_carry__0_i_5_n_4,tmp_23_fu_506_p2__0_carry__0_i_6_n_4}));
  LUT6 #(
    .INIT(64'hAEAAA2AA00000000)) 
    tmp_23_fu_506_p2__0_carry__0_i_1
       (.I0(\k_reg_295_reg_n_4_[1] ),
        .I1(Q[0]),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(k_9_1_reg_685[1]),
        .I5(tmp_cast_reg_606_reg[4]),
        .O(tmp_23_fu_506_p2__0_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h6656666666A66666)) 
    tmp_23_fu_506_p2__0_carry__0_i_2
       (.I0(tmp_cast_reg_606_reg[4]),
        .I1(\k_reg_295_reg_n_4_[1] ),
        .I2(Q[0]),
        .I3(\exitcond_reg_651_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_4),
        .I5(k_9_1_reg_685[1]),
        .O(tmp_23_fu_506_p2__0_carry__0_i_2_n_4));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    tmp_23_fu_506_p2__0_carry__0_i_3
       (.I0(k_9_1_reg_685[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(Q[0]),
        .I4(\k_reg_295_reg_n_4_[4] ),
        .O(tmp_23_fu_506_p2__0_carry__0_i_3_n_4));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    tmp_23_fu_506_p2__0_carry__0_i_4
       (.I0(k_9_1_reg_685[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(Q[0]),
        .I4(\k_reg_295_reg_n_4_[3] ),
        .O(tmp_23_fu_506_p2__0_carry__0_i_4_n_4));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    tmp_23_fu_506_p2__0_carry__0_i_5
       (.I0(tmp_cast_reg_606_reg[4]),
        .I1(k_9_1_reg_685[1]),
        .I2(\k_reg_295_reg_n_4_[1] ),
        .I3(\k_reg_295_reg_n_4_[2] ),
        .I4(ap_phi_mux_k_phi_fu_299_p41),
        .I5(k_9_1_reg_685[2]),
        .O(tmp_23_fu_506_p2__0_carry__0_i_5_n_4));
  LUT6 #(
    .INIT(64'hA5A5C33C5A5AC33C)) 
    tmp_23_fu_506_p2__0_carry__0_i_6
       (.I0(k_9_1_reg_685[1]),
        .I1(\k_reg_295_reg_n_4_[1] ),
        .I2(tmp_cast_reg_606_reg[4]),
        .I3(\k_reg_295_reg_n_4_[4] ),
        .I4(ap_phi_mux_k_phi_fu_299_p41),
        .I5(k_9_1_reg_685[4]),
        .O(tmp_23_fu_506_p2__0_carry__0_i_6_n_4));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    tmp_23_fu_506_p2__0_carry_i_1
       (.I0(\k_reg_295_reg_n_4_[3] ),
        .I1(Q[0]),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(k_9_1_reg_685[3]),
        .I5(tmp_mid_execute_7_a_reg_646[0]),
        .O(tmp_23_fu_506_p2__0_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    tmp_23_fu_506_p2__0_carry_i_2
       (.I0(\k_reg_295_reg_n_4_[2] ),
        .I1(Q[0]),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(k_9_1_reg_685[2]),
        .I5(tmp_cast_reg_606_reg[2]),
        .O(tmp_23_fu_506_p2__0_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    tmp_23_fu_506_p2__0_carry_i_3
       (.I0(\k_reg_295_reg_n_4_[1] ),
        .I1(Q[0]),
        .I2(\exitcond_reg_651_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(k_9_1_reg_685[1]),
        .I5(tmp_cast_reg_606_reg[1]),
        .O(tmp_23_fu_506_p2__0_carry_i_3_n_4));
  FDRE \tmp_23_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(tmp_23_fu_506_p2[0]),
        .Q(B_0_address0[0]),
        .R(1'b0));
  FDRE \tmp_23_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(tmp_23_fu_506_p2[1]),
        .Q(B_0_address0[1]),
        .R(1'b0));
  FDRE \tmp_23_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(tmp_23_fu_506_p2[2]),
        .Q(B_0_address0[2]),
        .R(1'b0));
  FDRE \tmp_23_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(tmp_23_fu_506_p2[3]),
        .Q(B_0_address0[3]),
        .R(1'b0));
  FDRE \tmp_23_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(tmp_23_fu_506_p2[4]),
        .Q(B_0_address0[4]),
        .R(1'b0));
  FDRE \tmp_23_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(tmp_23_fu_506_p2[5]),
        .Q(B_0_address0[5]),
        .R(1'b0));
  FDRE \tmp_23_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(tmp_23_fu_506_p2[6]),
        .Q(B_0_address0[6]),
        .R(1'b0));
  FDRE \tmp_23_reg_660_reg[7] 
       (.C(ap_clk),
        .CE(newIndex8_reg_6550),
        .D(tmp_23_fu_506_p2[7]),
        .Q(B_0_address0[7]),
        .R(1'b0));
  FDRE \tmp_8_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(j_mid2_reg_5770),
        .D(j_reg_284[0]),
        .Q(tmp_8_reg_592[0]),
        .R(\tmp_10_reg_596[0]_i_1_n_4 ));
  FDRE \tmp_8_reg_592_reg[1] 
       (.C(ap_clk),
        .CE(j_mid2_reg_5770),
        .D(j_reg_284[1]),
        .Q(tmp_8_reg_592[1]),
        .R(\tmp_10_reg_596[0]_i_1_n_4 ));
  FDRE \tmp_8_reg_592_reg[2] 
       (.C(ap_clk),
        .CE(j_mid2_reg_5770),
        .D(j_reg_284[2]),
        .Q(tmp_8_reg_592[2]),
        .R(\tmp_10_reg_596[0]_i_1_n_4 ));
  FDRE \tmp_9_1_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [0]),
        .Q(tmp_9_1_reg_765[0]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [10]),
        .Q(tmp_9_1_reg_765[10]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [11]),
        .Q(tmp_9_1_reg_765[11]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [12]),
        .Q(tmp_9_1_reg_765[12]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [13]),
        .Q(tmp_9_1_reg_765[13]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [14]),
        .Q(tmp_9_1_reg_765[14]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [15]),
        .Q(tmp_9_1_reg_765[15]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [16]),
        .Q(tmp_9_1_reg_765[16]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [17]),
        .Q(tmp_9_1_reg_765[17]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [18]),
        .Q(tmp_9_1_reg_765[18]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [19]),
        .Q(tmp_9_1_reg_765[19]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [1]),
        .Q(tmp_9_1_reg_765[1]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [20]),
        .Q(tmp_9_1_reg_765[20]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [21]),
        .Q(tmp_9_1_reg_765[21]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [22]),
        .Q(tmp_9_1_reg_765[22]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [23]),
        .Q(tmp_9_1_reg_765[23]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [24]),
        .Q(tmp_9_1_reg_765[24]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [25]),
        .Q(tmp_9_1_reg_765[25]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [26]),
        .Q(tmp_9_1_reg_765[26]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [27]),
        .Q(tmp_9_1_reg_765[27]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [28]),
        .Q(tmp_9_1_reg_765[28]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [29]),
        .Q(tmp_9_1_reg_765[29]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [2]),
        .Q(tmp_9_1_reg_765[2]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [30]),
        .Q(tmp_9_1_reg_765[30]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [31]),
        .Q(tmp_9_1_reg_765[31]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [3]),
        .Q(tmp_9_1_reg_765[3]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [4]),
        .Q(tmp_9_1_reg_765[4]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [5]),
        .Q(tmp_9_1_reg_765[5]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [6]),
        .Q(tmp_9_1_reg_765[6]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [7]),
        .Q(tmp_9_1_reg_765[7]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [8]),
        .Q(tmp_9_1_reg_765[8]),
        .R(1'b0));
  FDRE \tmp_9_1_reg_765_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [9]),
        .Q(tmp_9_1_reg_765[9]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [0]),
        .Q(tmp_9_reg_720[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [10]),
        .Q(tmp_9_reg_720[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [11]),
        .Q(tmp_9_reg_720[11]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [12]),
        .Q(tmp_9_reg_720[12]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [13]),
        .Q(tmp_9_reg_720[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [14]),
        .Q(tmp_9_reg_720[14]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [15]),
        .Q(tmp_9_reg_720[15]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [16]),
        .Q(tmp_9_reg_720[16]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [17]),
        .Q(tmp_9_reg_720[17]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [18]),
        .Q(tmp_9_reg_720[18]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [19]),
        .Q(tmp_9_reg_720[19]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [1]),
        .Q(tmp_9_reg_720[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [20]),
        .Q(tmp_9_reg_720[20]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [21]),
        .Q(tmp_9_reg_720[21]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [22]),
        .Q(tmp_9_reg_720[22]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [23]),
        .Q(tmp_9_reg_720[23]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [24]),
        .Q(tmp_9_reg_720[24]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [25]),
        .Q(tmp_9_reg_720[25]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [26]),
        .Q(tmp_9_reg_720[26]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [27]),
        .Q(tmp_9_reg_720[27]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [28]),
        .Q(tmp_9_reg_720[28]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [29]),
        .Q(tmp_9_reg_720[29]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [2]),
        .Q(tmp_9_reg_720[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [30]),
        .Q(tmp_9_reg_720[30]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [31]),
        .Q(tmp_9_reg_720[31]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [3]),
        .Q(tmp_9_reg_720[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [4]),
        .Q(tmp_9_reg_720[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [5]),
        .Q(tmp_9_reg_720[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [6]),
        .Q(tmp_9_reg_720[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [7]),
        .Q(tmp_9_reg_720[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [8]),
        .Q(tmp_9_reg_720[8]),
        .R(1'b0));
  FDRE \tmp_9_reg_720_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [9]),
        .Q(tmp_9_reg_720[9]),
        .R(1'b0));
  FDRE \tmp_cast_reg_606_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_8_reg_592[0]),
        .Q(tmp_cast_reg_606_reg[0]),
        .R(1'b0));
  FDRE \tmp_cast_reg_606_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_8_reg_592[1]),
        .Q(tmp_cast_reg_606_reg[1]),
        .R(1'b0));
  FDRE \tmp_cast_reg_606_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_8_reg_592[2]),
        .Q(tmp_cast_reg_606_reg[2]),
        .R(1'b0));
  FDRE \tmp_cast_reg_606_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_10_reg_596[1]),
        .Q(tmp_cast_reg_606_reg[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00100000)) 
    \tmp_mid2_v_reg_583[0]_i_1 
       (.I0(j_reg_284[0]),
        .I1(j_reg_284[3]),
        .I2(j_reg_284[4]),
        .I3(j_reg_284[2]),
        .I4(j_reg_284[1]),
        .I5(i_reg_273[0]),
        .O(tmp_mid2_v_fu_360_p3[0]));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_mid2_v_reg_583[1]_i_1 
       (.I0(p_0_in_1),
        .I1(i_reg_273[0]),
        .I2(i_reg_273[1]),
        .O(tmp_mid2_v_fu_360_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_mid2_v_reg_583[2]_i_1 
       (.I0(i_reg_273[0]),
        .I1(p_0_in_1),
        .I2(i_reg_273[1]),
        .I3(i_reg_273[2]),
        .O(tmp_mid2_v_fu_360_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_mid2_v_reg_583[3]_i_1 
       (.I0(i_reg_273[1]),
        .I1(p_0_in_1),
        .I2(i_reg_273[0]),
        .I3(i_reg_273[2]),
        .I4(i_reg_273[3]),
        .O(tmp_mid2_v_fu_360_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_mid2_v_reg_583[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond_flatten_fu_328_p2),
        .O(j_mid2_reg_5770));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_mid2_v_reg_583[4]_i_2 
       (.I0(i_reg_273[2]),
        .I1(i_reg_273[0]),
        .I2(p_0_in_1),
        .I3(i_reg_273[1]),
        .I4(i_reg_273[3]),
        .I5(i_reg_273[4]),
        .O(tmp_mid2_v_fu_360_p3[4]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \tmp_mid2_v_reg_583[4]_i_3 
       (.I0(indvar_flatten_reg_262[5]),
        .I1(\ap_CS_fsm[2]_i_4_n_4 ),
        .I2(indvar_flatten_reg_262[1]),
        .I3(indvar_flatten_reg_262[7]),
        .I4(indvar_flatten_reg_262[0]),
        .I5(indvar_flatten_reg_262[6]),
        .O(exitcond_flatten_fu_328_p2));
  LUT5 #(
    .INIT(32'h00000020)) 
    \tmp_mid2_v_reg_583[4]_i_4 
       (.I0(j_reg_284[1]),
        .I1(j_reg_284[2]),
        .I2(j_reg_284[4]),
        .I3(j_reg_284[3]),
        .I4(j_reg_284[0]),
        .O(p_0_in_1));
  FDRE \tmp_mid2_v_reg_583_reg[0] 
       (.C(ap_clk),
        .CE(j_mid2_reg_5770),
        .D(tmp_mid2_v_fu_360_p3[0]),
        .Q(tmp_mid2_v_reg_583[0]),
        .R(1'b0));
  FDRE \tmp_mid2_v_reg_583_reg[1] 
       (.C(ap_clk),
        .CE(j_mid2_reg_5770),
        .D(tmp_mid2_v_fu_360_p3[1]),
        .Q(tmp_mid2_v_reg_583[1]),
        .R(1'b0));
  FDRE \tmp_mid2_v_reg_583_reg[2] 
       (.C(ap_clk),
        .CE(j_mid2_reg_5770),
        .D(tmp_mid2_v_fu_360_p3[2]),
        .Q(tmp_mid2_v_reg_583[2]),
        .R(1'b0));
  FDRE \tmp_mid2_v_reg_583_reg[3] 
       (.C(ap_clk),
        .CE(j_mid2_reg_5770),
        .D(tmp_mid2_v_fu_360_p3[3]),
        .Q(tmp_mid2_v_reg_583[3]),
        .R(1'b0));
  FDRE \tmp_mid2_v_reg_583_reg[4] 
       (.C(ap_clk),
        .CE(j_mid2_reg_5770),
        .D(tmp_mid2_v_fu_360_p3[4]),
        .Q(tmp_mid2_v_reg_583[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_mid_execute_0_a_reg_611[0]_i_1 
       (.I0(tmp_10_reg_596[0]),
        .I1(tmp_mid2_v_reg_583[0]),
        .O(\tmp_mid_execute_0_a_reg_611[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp_mid_execute_0_a_reg_611[1]_i_1 
       (.I0(tmp_mid2_v_reg_583[0]),
        .I1(tmp_10_reg_596[0]),
        .I2(tmp_mid2_v_reg_583[1]),
        .I3(tmp_10_reg_596[1]),
        .O(tmp_57_cast_fu_438_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h718ECF30)) 
    \tmp_mid_execute_0_a_reg_611[2]_i_1 
       (.I0(tmp_10_reg_596[0]),
        .I1(tmp_10_reg_596[1]),
        .I2(tmp_mid2_v_reg_583[1]),
        .I3(tmp_mid2_v_reg_583[2]),
        .I4(tmp_mid2_v_reg_583[0]),
        .O(tmp_57_cast_fu_438_p1[2]));
  LUT6 #(
    .INIT(64'h7F0580FAE0FF1F00)) 
    \tmp_mid_execute_0_a_reg_611[3]_i_1 
       (.I0(tmp_10_reg_596[1]),
        .I1(tmp_10_reg_596[0]),
        .I2(tmp_mid2_v_reg_583[0]),
        .I3(tmp_mid2_v_reg_583[2]),
        .I4(tmp_mid2_v_reg_583[3]),
        .I5(tmp_mid2_v_reg_583[1]),
        .O(tmp_57_cast_fu_438_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_mid_execute_0_a_reg_611[4]_i_1 
       (.I0(\tmp_mid_execute_0_a_reg_611[5]_i_2_n_4 ),
        .I1(tmp_mid2_v_reg_583[4]),
        .I2(tmp_mid2_v_reg_583[2]),
        .O(tmp_57_cast_fu_438_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8E71)) 
    \tmp_mid_execute_0_a_reg_611[5]_i_1 
       (.I0(\tmp_mid_execute_0_a_reg_611[5]_i_2_n_4 ),
        .I1(tmp_mid2_v_reg_583[2]),
        .I2(tmp_mid2_v_reg_583[4]),
        .I3(tmp_mid2_v_reg_583[3]),
        .O(\tmp_mid_execute_0_a_reg_611[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hD5544444DDDDD5D5)) 
    \tmp_mid_execute_0_a_reg_611[5]_i_2 
       (.I0(tmp_mid2_v_reg_583[3]),
        .I1(tmp_mid2_v_reg_583[1]),
        .I2(tmp_10_reg_596[1]),
        .I3(tmp_10_reg_596[0]),
        .I4(tmp_mid2_v_reg_583[0]),
        .I5(tmp_mid2_v_reg_583[2]),
        .O(\tmp_mid_execute_0_a_reg_611[5]_i_2_n_4 ));
  FDRE \tmp_mid_execute_0_a_reg_611_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\tmp_mid_execute_0_a_reg_611[0]_i_1_n_4 ),
        .Q(ram_reg_8[0]),
        .R(1'b0));
  FDRE \tmp_mid_execute_0_a_reg_611_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_57_cast_fu_438_p1[1]),
        .Q(ram_reg_8[1]),
        .R(1'b0));
  FDRE \tmp_mid_execute_0_a_reg_611_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_57_cast_fu_438_p1[2]),
        .Q(ram_reg_8[2]),
        .R(1'b0));
  FDRE \tmp_mid_execute_0_a_reg_611_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_57_cast_fu_438_p1[3]),
        .Q(ram_reg_8[3]),
        .R(1'b0));
  FDRE \tmp_mid_execute_0_a_reg_611_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_57_cast_fu_438_p1[4]),
        .Q(ram_reg_8[4]),
        .R(1'b0));
  FDRE \tmp_mid_execute_0_a_reg_611_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\tmp_mid_execute_0_a_reg_611[5]_i_1_n_4 ),
        .Q(ram_reg_8[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_mid_execute_2_a_reg_621[1]_i_1 
       (.I0(tmp_10_reg_596[1]),
        .I1(tmp_mid2_v_reg_583[0]),
        .O(tmp_18_fu_444_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_mid_execute_2_a_reg_621[2]_i_1 
       (.I0(tmp_10_reg_596[1]),
        .I1(tmp_mid2_v_reg_583[0]),
        .I2(tmp_mid2_v_reg_583[1]),
        .O(tmp_18_fu_444_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_mid_execute_2_a_reg_621[3]_i_1 
       (.I0(tmp_mid2_v_reg_583[0]),
        .I1(tmp_10_reg_596[1]),
        .I2(tmp_mid2_v_reg_583[1]),
        .I3(tmp_mid2_v_reg_583[2]),
        .O(tmp_18_fu_444_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_mid_execute_2_a_reg_621[4]_i_1 
       (.I0(tmp_mid2_v_reg_583[1]),
        .I1(tmp_10_reg_596[1]),
        .I2(tmp_mid2_v_reg_583[0]),
        .I3(tmp_mid2_v_reg_583[2]),
        .I4(tmp_mid2_v_reg_583[3]),
        .O(tmp_18_fu_444_p2[4]));
  FDRE \tmp_mid_execute_2_a_reg_621_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_10_reg_596[0]),
        .Q(tmp_mid_execute_7_a_reg_646[0]),
        .R(1'b0));
  FDRE \tmp_mid_execute_2_a_reg_621_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_18_fu_444_p2[1]),
        .Q(tmp_mid_execute_7_a_reg_646[1]),
        .R(1'b0));
  FDRE \tmp_mid_execute_2_a_reg_621_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_18_fu_444_p2[2]),
        .Q(tmp_mid_execute_7_a_reg_646[2]),
        .R(1'b0));
  FDRE \tmp_mid_execute_2_a_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_18_fu_444_p2[3]),
        .Q(tmp_mid_execute_7_a_reg_646[3]),
        .R(1'b0));
  FDRE \tmp_mid_execute_2_a_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_18_fu_444_p2[4]),
        .Q(tmp_mid_execute_7_a_reg_646[4]),
        .R(1'b0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_func24
   (\ap_CS_fsm_reg[1]_0 ,
    push_buf,
    ap_done_reg_reg_0,
    D,
    Q,
    \iptr_reg[0] ,
    D_output_d0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    \tmp_2_addr_reg_778_reg[4]_0 ,
    ram_reg_2,
    D_output_address0,
    ap_clk,
    buff0_reg_i_1__1,
    buff0_reg_i_18,
    buff1_reg_i_1__0,
    buff0_reg_i_1__2,
    buff0_reg_i_18__0,
    buff1_reg_i_1__1,
    DOBDO,
    buff0_reg_i_1__3,
    buff0_reg_i_18__1,
    buff1_reg_i_1__2,
    buff0_reg_i_1__4,
    buff0_reg_i_18__2,
    buff1_reg_i_1__3,
    buff0_reg_i_1__5,
    buff0_reg_i_18__3,
    buff1_reg_i_1__4,
    buff0_reg_i_1__6,
    buff0_reg_i_18__4,
    buff1_reg_i_1__5,
    buff0_reg_i_1__7,
    buff0_reg_i_18__5,
    buff1_reg_i_1__6,
    buff0_reg_i_1__8,
    buff0_reg_i_18__6,
    buff1_reg_i_1__7,
    kernel_2mm_U0_D_output_full_n,
    ADDRARDADDR,
    func24_U0_ap_start,
    ap_rst_n,
    ap_rst_n_inv,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18);
  output \ap_CS_fsm_reg[1]_0 ;
  output push_buf;
  output ap_done_reg_reg_0;
  output [8:0]D;
  output [8:0]Q;
  output \iptr_reg[0] ;
  output [31:0]D_output_d0;
  output [6:0]ram_reg;
  output [5:0]ram_reg_0;
  output [5:0]ram_reg_1;
  output [4:0]\tmp_2_addr_reg_778_reg[4]_0 ;
  output [4:0]ram_reg_2;
  output [8:0]D_output_address0;
  input ap_clk;
  input [16:0]buff0_reg_i_1__1;
  input [16:0]buff0_reg_i_18;
  input [16:0]buff1_reg_i_1__0;
  input [16:0]buff0_reg_i_1__2;
  input [16:0]buff0_reg_i_18__0;
  input [16:0]buff1_reg_i_1__1;
  input [31:0]DOBDO;
  input [16:0]buff0_reg_i_1__3;
  input [16:0]buff0_reg_i_18__1;
  input [16:0]buff1_reg_i_1__2;
  input [16:0]buff0_reg_i_1__4;
  input [16:0]buff0_reg_i_18__2;
  input [16:0]buff1_reg_i_1__3;
  input [16:0]buff0_reg_i_1__5;
  input [16:0]buff0_reg_i_18__3;
  input [16:0]buff1_reg_i_1__4;
  input [16:0]buff0_reg_i_1__6;
  input [16:0]buff0_reg_i_18__4;
  input [16:0]buff1_reg_i_1__5;
  input [16:0]buff0_reg_i_1__7;
  input [16:0]buff0_reg_i_18__5;
  input [16:0]buff1_reg_i_1__6;
  input [16:0]buff0_reg_i_1__8;
  input [16:0]buff0_reg_i_18__6;
  input [16:0]buff1_reg_i_1__7;
  input kernel_2mm_U0_D_output_full_n;
  input [0:0]ADDRARDADDR;
  input func24_U0_ap_start;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [31:0]ram_reg_3;
  input [14:0]ram_reg_4;
  input [31:0]ram_reg_5;
  input [14:0]ram_reg_6;
  input [31:0]ram_reg_7;
  input [14:0]ram_reg_8;
  input [31:0]ram_reg_9;
  input [14:0]ram_reg_10;
  input [31:0]ram_reg_11;
  input [14:0]ram_reg_12;
  input [31:0]ram_reg_13;
  input [14:0]ram_reg_14;
  input [31:0]ram_reg_15;
  input [14:0]ram_reg_16;
  input [31:0]ram_reg_17;
  input [14:0]ram_reg_18;

  wire [0:0]ADDRARDADDR;
  wire [31:17]C_0_load_reg_753;
  wire [31:17]C_1_load_reg_763;
  wire [31:0]C_2_load_reg_847;
  wire [31:0]C_3_load_reg_857;
  wire [31:0]C_4_load_reg_867;
  wire [31:0]C_5_load_reg_877;
  wire [31:0]C_6_load_reg_827;
  wire [31:0]C_7_load_reg_837;
  wire [8:0]D;
  wire [31:0]DOBDO;
  wire D_output_addr_reg_6630;
  wire [8:0]D_output_address0;
  wire [31:0]D_output_d0;
  wire [8:0]Q;
  wire \ap_CS_fsm[0]_i_2__1_n_4 ;
  wire \ap_CS_fsm[0]_i_3_n_4 ;
  wire \ap_CS_fsm[0]_i_4_n_4 ;
  wire \ap_CS_fsm[0]_i_5_n_4 ;
  wire \ap_CS_fsm[0]_i_6_n_4 ;
  wire \ap_CS_fsm[0]_i_7_n_4 ;
  wire \ap_CS_fsm[0]_i_8_n_4 ;
  wire \ap_CS_fsm[19]_i_1_n_4 ;
  wire \ap_CS_fsm[3]_i_1__1_n_4 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_4_[13] ;
  wire \ap_CS_fsm_reg_n_4_[14] ;
  wire \ap_CS_fsm_reg_n_4_[15] ;
  wire \ap_CS_fsm_reg_n_4_[16] ;
  wire \ap_CS_fsm_reg_n_4_[21] ;
  wire \ap_CS_fsm_reg_n_4_[22] ;
  wire \ap_CS_fsm_reg_n_4_[23] ;
  wire \ap_CS_fsm_reg_n_4_[4] ;
  wire \ap_CS_fsm_reg_n_4_[5] ;
  wire \ap_CS_fsm_reg_n_4_[6] ;
  wire \ap_CS_fsm_reg_n_4_[7] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state9;
  wire [28:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_done_reg_i_1__1_n_4;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [16:0]buff0_reg_i_18;
  wire [16:0]buff0_reg_i_18__0;
  wire [16:0]buff0_reg_i_18__1;
  wire [16:0]buff0_reg_i_18__2;
  wire [16:0]buff0_reg_i_18__3;
  wire [16:0]buff0_reg_i_18__4;
  wire [16:0]buff0_reg_i_18__5;
  wire [16:0]buff0_reg_i_18__6;
  wire [16:0]buff0_reg_i_1__1;
  wire [16:0]buff0_reg_i_1__2;
  wire [16:0]buff0_reg_i_1__3;
  wire [16:0]buff0_reg_i_1__4;
  wire [16:0]buff0_reg_i_1__5;
  wire [16:0]buff0_reg_i_1__6;
  wire [16:0]buff0_reg_i_1__7;
  wire [16:0]buff0_reg_i_1__8;
  wire [16:0]buff1_reg_i_1__0;
  wire [16:0]buff1_reg_i_1__1;
  wire [16:0]buff1_reg_i_1__2;
  wire [16:0]buff1_reg_i_1__3;
  wire [16:0]buff1_reg_i_1__4;
  wire [16:0]buff1_reg_i_1__5;
  wire [16:0]buff1_reg_i_1__6;
  wire [16:0]buff1_reg_i_1__7;
  wire func24_U0_ap_start;
  wire [4:0]i_1_fu_359_p2;
  wire [4:0]i_1_reg_630;
  wire i_reg_309;
  wire \i_reg_309_reg_n_4_[4] ;
  wire \iptr_reg[0] ;
  wire [4:0]j_1_fu_427_p2;
  wire [4:0]j_1_reg_653;
  wire [4:3]j_reg_320;
  wire j_reg_3200;
  wire [4:3]k_8_7_fu_571_p2;
  wire [4:3]k_8_7_reg_817;
  wire k_8_7_reg_8170;
  wire k_reg_332;
  wire kernel_2mm_U0_D_output_full_n;
  wire [31:0]\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg ;
  wire [31:0]\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 ;
  wire [31:0]\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 ;
  wire [31:0]\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 ;
  wire [31:0]\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 ;
  wire [31:0]\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 ;
  wire [31:0]\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 ;
  wire [31:0]\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 ;
  wire [31:0]\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg ;
  wire [1:0]newIndex6_cast_fu_467_p1;
  wire [4:2]p_0_in;
  wire [31:0]p_1_in;
  wire push_buf;
  wire [6:0]ram_reg;
  wire [5:0]ram_reg_0;
  wire [5:0]ram_reg_1;
  wire [14:0]ram_reg_10;
  wire [31:0]ram_reg_11;
  wire [14:0]ram_reg_12;
  wire [31:0]ram_reg_13;
  wire [14:0]ram_reg_14;
  wire [31:0]ram_reg_15;
  wire [14:0]ram_reg_16;
  wire [31:0]ram_reg_17;
  wire [14:0]ram_reg_18;
  wire [4:0]ram_reg_2;
  wire [31:0]ram_reg_3;
  wire [14:0]ram_reg_4;
  wire [31:0]ram_reg_5;
  wire [14:0]ram_reg_6;
  wire [31:0]ram_reg_7;
  wire [14:0]ram_reg_8;
  wire [31:0]ram_reg_9;
  wire ram_reg_i_1__20_n_7;
  wire ram_reg_i_2__3_n_4;
  wire ram_reg_i_2__3_n_5;
  wire ram_reg_i_2__3_n_6;
  wire ram_reg_i_2__3_n_7;
  wire ram_reg_i_4_n_4;
  wire ram_reg_i_5_n_4;
  wire [31:0]sum1_reg_344;
  wire \sum1_reg_344[31]_i_1_n_4 ;
  wire [31:0]sum_1_1_fu_553_p2;
  wire \sum_1_1_reg_808[11]_i_2_n_4 ;
  wire \sum_1_1_reg_808[11]_i_3_n_4 ;
  wire \sum_1_1_reg_808[11]_i_4_n_4 ;
  wire \sum_1_1_reg_808[11]_i_5_n_4 ;
  wire \sum_1_1_reg_808[11]_i_6_n_4 ;
  wire \sum_1_1_reg_808[11]_i_7_n_4 ;
  wire \sum_1_1_reg_808[11]_i_8_n_4 ;
  wire \sum_1_1_reg_808[11]_i_9_n_4 ;
  wire \sum_1_1_reg_808[15]_i_2_n_4 ;
  wire \sum_1_1_reg_808[15]_i_3_n_4 ;
  wire \sum_1_1_reg_808[15]_i_4_n_4 ;
  wire \sum_1_1_reg_808[15]_i_5_n_4 ;
  wire \sum_1_1_reg_808[15]_i_6_n_4 ;
  wire \sum_1_1_reg_808[15]_i_7_n_4 ;
  wire \sum_1_1_reg_808[15]_i_8_n_4 ;
  wire \sum_1_1_reg_808[15]_i_9_n_4 ;
  wire \sum_1_1_reg_808[19]_i_2_n_4 ;
  wire \sum_1_1_reg_808[19]_i_3_n_4 ;
  wire \sum_1_1_reg_808[19]_i_4_n_4 ;
  wire \sum_1_1_reg_808[19]_i_5_n_4 ;
  wire \sum_1_1_reg_808[19]_i_6_n_4 ;
  wire \sum_1_1_reg_808[19]_i_7_n_4 ;
  wire \sum_1_1_reg_808[19]_i_8_n_4 ;
  wire \sum_1_1_reg_808[19]_i_9_n_4 ;
  wire \sum_1_1_reg_808[23]_i_2_n_4 ;
  wire \sum_1_1_reg_808[23]_i_3_n_4 ;
  wire \sum_1_1_reg_808[23]_i_4_n_4 ;
  wire \sum_1_1_reg_808[23]_i_5_n_4 ;
  wire \sum_1_1_reg_808[23]_i_6_n_4 ;
  wire \sum_1_1_reg_808[23]_i_7_n_4 ;
  wire \sum_1_1_reg_808[23]_i_8_n_4 ;
  wire \sum_1_1_reg_808[23]_i_9_n_4 ;
  wire \sum_1_1_reg_808[27]_i_2_n_4 ;
  wire \sum_1_1_reg_808[27]_i_3_n_4 ;
  wire \sum_1_1_reg_808[27]_i_4_n_4 ;
  wire \sum_1_1_reg_808[27]_i_5_n_4 ;
  wire \sum_1_1_reg_808[27]_i_6_n_4 ;
  wire \sum_1_1_reg_808[27]_i_7_n_4 ;
  wire \sum_1_1_reg_808[27]_i_8_n_4 ;
  wire \sum_1_1_reg_808[27]_i_9_n_4 ;
  wire \sum_1_1_reg_808[31]_i_2_n_4 ;
  wire \sum_1_1_reg_808[31]_i_3_n_4 ;
  wire \sum_1_1_reg_808[31]_i_4_n_4 ;
  wire \sum_1_1_reg_808[31]_i_5_n_4 ;
  wire \sum_1_1_reg_808[31]_i_6_n_4 ;
  wire \sum_1_1_reg_808[31]_i_7_n_4 ;
  wire \sum_1_1_reg_808[31]_i_8_n_4 ;
  wire \sum_1_1_reg_808[3]_i_2_n_4 ;
  wire \sum_1_1_reg_808[3]_i_3_n_4 ;
  wire \sum_1_1_reg_808[3]_i_4_n_4 ;
  wire \sum_1_1_reg_808[3]_i_5_n_4 ;
  wire \sum_1_1_reg_808[3]_i_6_n_4 ;
  wire \sum_1_1_reg_808[3]_i_7_n_4 ;
  wire \sum_1_1_reg_808[3]_i_8_n_4 ;
  wire \sum_1_1_reg_808[7]_i_2_n_4 ;
  wire \sum_1_1_reg_808[7]_i_3_n_4 ;
  wire \sum_1_1_reg_808[7]_i_4_n_4 ;
  wire \sum_1_1_reg_808[7]_i_5_n_4 ;
  wire \sum_1_1_reg_808[7]_i_6_n_4 ;
  wire \sum_1_1_reg_808[7]_i_7_n_4 ;
  wire \sum_1_1_reg_808[7]_i_8_n_4 ;
  wire \sum_1_1_reg_808[7]_i_9_n_4 ;
  wire \sum_1_1_reg_808_reg[11]_i_1_n_4 ;
  wire \sum_1_1_reg_808_reg[11]_i_1_n_5 ;
  wire \sum_1_1_reg_808_reg[11]_i_1_n_6 ;
  wire \sum_1_1_reg_808_reg[11]_i_1_n_7 ;
  wire \sum_1_1_reg_808_reg[15]_i_1_n_4 ;
  wire \sum_1_1_reg_808_reg[15]_i_1_n_5 ;
  wire \sum_1_1_reg_808_reg[15]_i_1_n_6 ;
  wire \sum_1_1_reg_808_reg[15]_i_1_n_7 ;
  wire \sum_1_1_reg_808_reg[19]_i_1_n_4 ;
  wire \sum_1_1_reg_808_reg[19]_i_1_n_5 ;
  wire \sum_1_1_reg_808_reg[19]_i_1_n_6 ;
  wire \sum_1_1_reg_808_reg[19]_i_1_n_7 ;
  wire \sum_1_1_reg_808_reg[23]_i_1_n_4 ;
  wire \sum_1_1_reg_808_reg[23]_i_1_n_5 ;
  wire \sum_1_1_reg_808_reg[23]_i_1_n_6 ;
  wire \sum_1_1_reg_808_reg[23]_i_1_n_7 ;
  wire \sum_1_1_reg_808_reg[27]_i_1_n_4 ;
  wire \sum_1_1_reg_808_reg[27]_i_1_n_5 ;
  wire \sum_1_1_reg_808_reg[27]_i_1_n_6 ;
  wire \sum_1_1_reg_808_reg[27]_i_1_n_7 ;
  wire \sum_1_1_reg_808_reg[31]_i_1_n_5 ;
  wire \sum_1_1_reg_808_reg[31]_i_1_n_6 ;
  wire \sum_1_1_reg_808_reg[31]_i_1_n_7 ;
  wire \sum_1_1_reg_808_reg[3]_i_1_n_4 ;
  wire \sum_1_1_reg_808_reg[3]_i_1_n_5 ;
  wire \sum_1_1_reg_808_reg[3]_i_1_n_6 ;
  wire \sum_1_1_reg_808_reg[3]_i_1_n_7 ;
  wire \sum_1_1_reg_808_reg[7]_i_1_n_4 ;
  wire \sum_1_1_reg_808_reg[7]_i_1_n_5 ;
  wire \sum_1_1_reg_808_reg[7]_i_1_n_6 ;
  wire \sum_1_1_reg_808_reg[7]_i_1_n_7 ;
  wire [31:0]sum_1_7_fu_622_p2;
  wire sum_1_7_fu_622_p2__0_carry__0_i_1_n_4;
  wire sum_1_7_fu_622_p2__0_carry__0_i_2_n_4;
  wire sum_1_7_fu_622_p2__0_carry__0_i_3_n_4;
  wire sum_1_7_fu_622_p2__0_carry__0_i_4_n_4;
  wire sum_1_7_fu_622_p2__0_carry__0_i_5_n_4;
  wire sum_1_7_fu_622_p2__0_carry__0_i_6_n_4;
  wire sum_1_7_fu_622_p2__0_carry__0_i_7_n_4;
  wire sum_1_7_fu_622_p2__0_carry__0_i_8_n_4;
  wire sum_1_7_fu_622_p2__0_carry__0_n_4;
  wire sum_1_7_fu_622_p2__0_carry__0_n_5;
  wire sum_1_7_fu_622_p2__0_carry__0_n_6;
  wire sum_1_7_fu_622_p2__0_carry__0_n_7;
  wire sum_1_7_fu_622_p2__0_carry__1_i_1_n_4;
  wire sum_1_7_fu_622_p2__0_carry__1_i_2_n_4;
  wire sum_1_7_fu_622_p2__0_carry__1_i_3_n_4;
  wire sum_1_7_fu_622_p2__0_carry__1_i_4_n_4;
  wire sum_1_7_fu_622_p2__0_carry__1_i_5_n_4;
  wire sum_1_7_fu_622_p2__0_carry__1_i_6_n_4;
  wire sum_1_7_fu_622_p2__0_carry__1_i_7_n_4;
  wire sum_1_7_fu_622_p2__0_carry__1_i_8_n_4;
  wire sum_1_7_fu_622_p2__0_carry__1_n_4;
  wire sum_1_7_fu_622_p2__0_carry__1_n_5;
  wire sum_1_7_fu_622_p2__0_carry__1_n_6;
  wire sum_1_7_fu_622_p2__0_carry__1_n_7;
  wire sum_1_7_fu_622_p2__0_carry__2_i_1_n_4;
  wire sum_1_7_fu_622_p2__0_carry__2_i_2_n_4;
  wire sum_1_7_fu_622_p2__0_carry__2_i_3_n_4;
  wire sum_1_7_fu_622_p2__0_carry__2_i_4_n_4;
  wire sum_1_7_fu_622_p2__0_carry__2_i_5_n_4;
  wire sum_1_7_fu_622_p2__0_carry__2_i_6_n_4;
  wire sum_1_7_fu_622_p2__0_carry__2_i_7_n_4;
  wire sum_1_7_fu_622_p2__0_carry__2_i_8_n_4;
  wire sum_1_7_fu_622_p2__0_carry__2_n_4;
  wire sum_1_7_fu_622_p2__0_carry__2_n_5;
  wire sum_1_7_fu_622_p2__0_carry__2_n_6;
  wire sum_1_7_fu_622_p2__0_carry__2_n_7;
  wire sum_1_7_fu_622_p2__0_carry__3_i_1_n_4;
  wire sum_1_7_fu_622_p2__0_carry__3_i_2_n_4;
  wire sum_1_7_fu_622_p2__0_carry__3_i_3_n_4;
  wire sum_1_7_fu_622_p2__0_carry__3_i_4_n_4;
  wire sum_1_7_fu_622_p2__0_carry__3_i_5_n_4;
  wire sum_1_7_fu_622_p2__0_carry__3_i_6_n_4;
  wire sum_1_7_fu_622_p2__0_carry__3_i_7_n_4;
  wire sum_1_7_fu_622_p2__0_carry__3_i_8_n_4;
  wire sum_1_7_fu_622_p2__0_carry__3_n_4;
  wire sum_1_7_fu_622_p2__0_carry__3_n_5;
  wire sum_1_7_fu_622_p2__0_carry__3_n_6;
  wire sum_1_7_fu_622_p2__0_carry__3_n_7;
  wire sum_1_7_fu_622_p2__0_carry__4_i_1_n_4;
  wire sum_1_7_fu_622_p2__0_carry__4_i_2_n_4;
  wire sum_1_7_fu_622_p2__0_carry__4_i_3_n_4;
  wire sum_1_7_fu_622_p2__0_carry__4_i_4_n_4;
  wire sum_1_7_fu_622_p2__0_carry__4_i_5_n_4;
  wire sum_1_7_fu_622_p2__0_carry__4_i_6_n_4;
  wire sum_1_7_fu_622_p2__0_carry__4_i_7_n_4;
  wire sum_1_7_fu_622_p2__0_carry__4_i_8_n_4;
  wire sum_1_7_fu_622_p2__0_carry__4_n_4;
  wire sum_1_7_fu_622_p2__0_carry__4_n_5;
  wire sum_1_7_fu_622_p2__0_carry__4_n_6;
  wire sum_1_7_fu_622_p2__0_carry__4_n_7;
  wire sum_1_7_fu_622_p2__0_carry__5_i_1_n_4;
  wire sum_1_7_fu_622_p2__0_carry__5_i_2_n_4;
  wire sum_1_7_fu_622_p2__0_carry__5_i_3_n_4;
  wire sum_1_7_fu_622_p2__0_carry__5_i_4_n_4;
  wire sum_1_7_fu_622_p2__0_carry__5_i_5_n_4;
  wire sum_1_7_fu_622_p2__0_carry__5_i_6_n_4;
  wire sum_1_7_fu_622_p2__0_carry__5_i_7_n_4;
  wire sum_1_7_fu_622_p2__0_carry__5_i_8_n_4;
  wire sum_1_7_fu_622_p2__0_carry__5_n_4;
  wire sum_1_7_fu_622_p2__0_carry__5_n_5;
  wire sum_1_7_fu_622_p2__0_carry__5_n_6;
  wire sum_1_7_fu_622_p2__0_carry__5_n_7;
  wire sum_1_7_fu_622_p2__0_carry__6_i_1_n_4;
  wire sum_1_7_fu_622_p2__0_carry__6_i_2_n_4;
  wire sum_1_7_fu_622_p2__0_carry__6_i_3_n_4;
  wire sum_1_7_fu_622_p2__0_carry__6_i_4_n_4;
  wire sum_1_7_fu_622_p2__0_carry__6_i_5_n_4;
  wire sum_1_7_fu_622_p2__0_carry__6_i_6_n_4;
  wire sum_1_7_fu_622_p2__0_carry__6_i_7_n_4;
  wire sum_1_7_fu_622_p2__0_carry__6_n_5;
  wire sum_1_7_fu_622_p2__0_carry__6_n_6;
  wire sum_1_7_fu_622_p2__0_carry__6_n_7;
  wire sum_1_7_fu_622_p2__0_carry_i_1_n_4;
  wire sum_1_7_fu_622_p2__0_carry_i_2_n_4;
  wire sum_1_7_fu_622_p2__0_carry_i_3_n_4;
  wire sum_1_7_fu_622_p2__0_carry_i_4_n_4;
  wire sum_1_7_fu_622_p2__0_carry_i_5_n_4;
  wire sum_1_7_fu_622_p2__0_carry_i_6_n_4;
  wire sum_1_7_fu_622_p2__0_carry_i_7_n_4;
  wire sum_1_7_fu_622_p2__0_carry_n_4;
  wire sum_1_7_fu_622_p2__0_carry_n_5;
  wire sum_1_7_fu_622_p2__0_carry_n_6;
  wire sum_1_7_fu_622_p2__0_carry_n_7;
  wire [31:0]sum_reg_673;
  wire [31:0]tmp2_fu_605_p2;
  wire [31:0]tmp2_reg_917;
  wire \tmp2_reg_917[11]_i_2_n_4 ;
  wire \tmp2_reg_917[11]_i_3_n_4 ;
  wire \tmp2_reg_917[11]_i_4_n_4 ;
  wire \tmp2_reg_917[11]_i_5_n_4 ;
  wire \tmp2_reg_917[15]_i_2_n_4 ;
  wire \tmp2_reg_917[15]_i_3_n_4 ;
  wire \tmp2_reg_917[15]_i_4_n_4 ;
  wire \tmp2_reg_917[15]_i_5_n_4 ;
  wire \tmp2_reg_917[19]_i_2_n_4 ;
  wire \tmp2_reg_917[19]_i_3_n_4 ;
  wire \tmp2_reg_917[19]_i_4_n_4 ;
  wire \tmp2_reg_917[19]_i_5_n_4 ;
  wire \tmp2_reg_917[23]_i_2_n_4 ;
  wire \tmp2_reg_917[23]_i_3_n_4 ;
  wire \tmp2_reg_917[23]_i_4_n_4 ;
  wire \tmp2_reg_917[23]_i_5_n_4 ;
  wire \tmp2_reg_917[27]_i_2_n_4 ;
  wire \tmp2_reg_917[27]_i_3_n_4 ;
  wire \tmp2_reg_917[27]_i_4_n_4 ;
  wire \tmp2_reg_917[27]_i_5_n_4 ;
  wire \tmp2_reg_917[31]_i_2_n_4 ;
  wire \tmp2_reg_917[31]_i_3_n_4 ;
  wire \tmp2_reg_917[31]_i_4_n_4 ;
  wire \tmp2_reg_917[31]_i_5_n_4 ;
  wire \tmp2_reg_917[3]_i_2_n_4 ;
  wire \tmp2_reg_917[3]_i_3_n_4 ;
  wire \tmp2_reg_917[3]_i_4_n_4 ;
  wire \tmp2_reg_917[3]_i_5_n_4 ;
  wire \tmp2_reg_917[7]_i_2_n_4 ;
  wire \tmp2_reg_917[7]_i_3_n_4 ;
  wire \tmp2_reg_917[7]_i_4_n_4 ;
  wire \tmp2_reg_917[7]_i_5_n_4 ;
  wire \tmp2_reg_917_reg[11]_i_1_n_4 ;
  wire \tmp2_reg_917_reg[11]_i_1_n_5 ;
  wire \tmp2_reg_917_reg[11]_i_1_n_6 ;
  wire \tmp2_reg_917_reg[11]_i_1_n_7 ;
  wire \tmp2_reg_917_reg[15]_i_1_n_4 ;
  wire \tmp2_reg_917_reg[15]_i_1_n_5 ;
  wire \tmp2_reg_917_reg[15]_i_1_n_6 ;
  wire \tmp2_reg_917_reg[15]_i_1_n_7 ;
  wire \tmp2_reg_917_reg[19]_i_1_n_4 ;
  wire \tmp2_reg_917_reg[19]_i_1_n_5 ;
  wire \tmp2_reg_917_reg[19]_i_1_n_6 ;
  wire \tmp2_reg_917_reg[19]_i_1_n_7 ;
  wire \tmp2_reg_917_reg[23]_i_1_n_4 ;
  wire \tmp2_reg_917_reg[23]_i_1_n_5 ;
  wire \tmp2_reg_917_reg[23]_i_1_n_6 ;
  wire \tmp2_reg_917_reg[23]_i_1_n_7 ;
  wire \tmp2_reg_917_reg[27]_i_1_n_4 ;
  wire \tmp2_reg_917_reg[27]_i_1_n_5 ;
  wire \tmp2_reg_917_reg[27]_i_1_n_6 ;
  wire \tmp2_reg_917_reg[27]_i_1_n_7 ;
  wire \tmp2_reg_917_reg[31]_i_1_n_5 ;
  wire \tmp2_reg_917_reg[31]_i_1_n_6 ;
  wire \tmp2_reg_917_reg[31]_i_1_n_7 ;
  wire \tmp2_reg_917_reg[3]_i_1_n_4 ;
  wire \tmp2_reg_917_reg[3]_i_1_n_5 ;
  wire \tmp2_reg_917_reg[3]_i_1_n_6 ;
  wire \tmp2_reg_917_reg[3]_i_1_n_7 ;
  wire \tmp2_reg_917_reg[7]_i_1_n_4 ;
  wire \tmp2_reg_917_reg[7]_i_1_n_5 ;
  wire \tmp2_reg_917_reg[7]_i_1_n_6 ;
  wire \tmp2_reg_917_reg[7]_i_1_n_7 ;
  wire [31:0]tmp3_fu_613_p2;
  wire [31:0]tmp3_reg_922;
  wire \tmp3_reg_922[11]_i_2_n_4 ;
  wire \tmp3_reg_922[11]_i_3_n_4 ;
  wire \tmp3_reg_922[11]_i_4_n_4 ;
  wire \tmp3_reg_922[11]_i_5_n_4 ;
  wire \tmp3_reg_922[11]_i_6_n_4 ;
  wire \tmp3_reg_922[11]_i_7_n_4 ;
  wire \tmp3_reg_922[11]_i_8_n_4 ;
  wire \tmp3_reg_922[11]_i_9_n_4 ;
  wire \tmp3_reg_922[15]_i_2_n_4 ;
  wire \tmp3_reg_922[15]_i_3_n_4 ;
  wire \tmp3_reg_922[15]_i_4_n_4 ;
  wire \tmp3_reg_922[15]_i_5_n_4 ;
  wire \tmp3_reg_922[15]_i_6_n_4 ;
  wire \tmp3_reg_922[15]_i_7_n_4 ;
  wire \tmp3_reg_922[15]_i_8_n_4 ;
  wire \tmp3_reg_922[15]_i_9_n_4 ;
  wire \tmp3_reg_922[19]_i_2_n_4 ;
  wire \tmp3_reg_922[19]_i_3_n_4 ;
  wire \tmp3_reg_922[19]_i_4_n_4 ;
  wire \tmp3_reg_922[19]_i_5_n_4 ;
  wire \tmp3_reg_922[19]_i_6_n_4 ;
  wire \tmp3_reg_922[19]_i_7_n_4 ;
  wire \tmp3_reg_922[19]_i_8_n_4 ;
  wire \tmp3_reg_922[19]_i_9_n_4 ;
  wire \tmp3_reg_922[23]_i_2_n_4 ;
  wire \tmp3_reg_922[23]_i_3_n_4 ;
  wire \tmp3_reg_922[23]_i_4_n_4 ;
  wire \tmp3_reg_922[23]_i_5_n_4 ;
  wire \tmp3_reg_922[23]_i_6_n_4 ;
  wire \tmp3_reg_922[23]_i_7_n_4 ;
  wire \tmp3_reg_922[23]_i_8_n_4 ;
  wire \tmp3_reg_922[23]_i_9_n_4 ;
  wire \tmp3_reg_922[27]_i_2_n_4 ;
  wire \tmp3_reg_922[27]_i_3_n_4 ;
  wire \tmp3_reg_922[27]_i_4_n_4 ;
  wire \tmp3_reg_922[27]_i_5_n_4 ;
  wire \tmp3_reg_922[27]_i_6_n_4 ;
  wire \tmp3_reg_922[27]_i_7_n_4 ;
  wire \tmp3_reg_922[27]_i_8_n_4 ;
  wire \tmp3_reg_922[27]_i_9_n_4 ;
  wire \tmp3_reg_922[31]_i_2_n_4 ;
  wire \tmp3_reg_922[31]_i_3_n_4 ;
  wire \tmp3_reg_922[31]_i_4_n_4 ;
  wire \tmp3_reg_922[31]_i_5_n_4 ;
  wire \tmp3_reg_922[31]_i_6_n_4 ;
  wire \tmp3_reg_922[31]_i_7_n_4 ;
  wire \tmp3_reg_922[31]_i_8_n_4 ;
  wire \tmp3_reg_922[3]_i_2_n_4 ;
  wire \tmp3_reg_922[3]_i_3_n_4 ;
  wire \tmp3_reg_922[3]_i_4_n_4 ;
  wire \tmp3_reg_922[3]_i_5_n_4 ;
  wire \tmp3_reg_922[3]_i_6_n_4 ;
  wire \tmp3_reg_922[3]_i_7_n_4 ;
  wire \tmp3_reg_922[3]_i_8_n_4 ;
  wire \tmp3_reg_922[7]_i_2_n_4 ;
  wire \tmp3_reg_922[7]_i_3_n_4 ;
  wire \tmp3_reg_922[7]_i_4_n_4 ;
  wire \tmp3_reg_922[7]_i_5_n_4 ;
  wire \tmp3_reg_922[7]_i_6_n_4 ;
  wire \tmp3_reg_922[7]_i_7_n_4 ;
  wire \tmp3_reg_922[7]_i_8_n_4 ;
  wire \tmp3_reg_922[7]_i_9_n_4 ;
  wire \tmp3_reg_922_reg[11]_i_1_n_4 ;
  wire \tmp3_reg_922_reg[11]_i_1_n_5 ;
  wire \tmp3_reg_922_reg[11]_i_1_n_6 ;
  wire \tmp3_reg_922_reg[11]_i_1_n_7 ;
  wire \tmp3_reg_922_reg[15]_i_1_n_4 ;
  wire \tmp3_reg_922_reg[15]_i_1_n_5 ;
  wire \tmp3_reg_922_reg[15]_i_1_n_6 ;
  wire \tmp3_reg_922_reg[15]_i_1_n_7 ;
  wire \tmp3_reg_922_reg[19]_i_1_n_4 ;
  wire \tmp3_reg_922_reg[19]_i_1_n_5 ;
  wire \tmp3_reg_922_reg[19]_i_1_n_6 ;
  wire \tmp3_reg_922_reg[19]_i_1_n_7 ;
  wire \tmp3_reg_922_reg[23]_i_1_n_4 ;
  wire \tmp3_reg_922_reg[23]_i_1_n_5 ;
  wire \tmp3_reg_922_reg[23]_i_1_n_6 ;
  wire \tmp3_reg_922_reg[23]_i_1_n_7 ;
  wire \tmp3_reg_922_reg[27]_i_1_n_4 ;
  wire \tmp3_reg_922_reg[27]_i_1_n_5 ;
  wire \tmp3_reg_922_reg[27]_i_1_n_6 ;
  wire \tmp3_reg_922_reg[27]_i_1_n_7 ;
  wire \tmp3_reg_922_reg[31]_i_1_n_5 ;
  wire \tmp3_reg_922_reg[31]_i_1_n_6 ;
  wire \tmp3_reg_922_reg[31]_i_1_n_7 ;
  wire \tmp3_reg_922_reg[3]_i_1_n_4 ;
  wire \tmp3_reg_922_reg[3]_i_1_n_5 ;
  wire \tmp3_reg_922_reg[3]_i_1_n_6 ;
  wire \tmp3_reg_922_reg[3]_i_1_n_7 ;
  wire \tmp3_reg_922_reg[7]_i_1_n_4 ;
  wire \tmp3_reg_922_reg[7]_i_1_n_5 ;
  wire \tmp3_reg_922_reg[7]_i_1_n_6 ;
  wire \tmp3_reg_922_reg[7]_i_1_n_7 ;
  wire [31:0]tmp5_fu_601_p2;
  wire [31:0]tmp5_reg_912;
  wire \tmp5_reg_912[11]_i_2_n_4 ;
  wire \tmp5_reg_912[11]_i_3_n_4 ;
  wire \tmp5_reg_912[11]_i_4_n_4 ;
  wire \tmp5_reg_912[11]_i_5_n_4 ;
  wire \tmp5_reg_912[15]_i_2_n_4 ;
  wire \tmp5_reg_912[15]_i_3_n_4 ;
  wire \tmp5_reg_912[15]_i_4_n_4 ;
  wire \tmp5_reg_912[15]_i_5_n_4 ;
  wire \tmp5_reg_912[19]_i_2_n_4 ;
  wire \tmp5_reg_912[19]_i_3_n_4 ;
  wire \tmp5_reg_912[19]_i_4_n_4 ;
  wire \tmp5_reg_912[19]_i_5_n_4 ;
  wire \tmp5_reg_912[23]_i_2_n_4 ;
  wire \tmp5_reg_912[23]_i_3_n_4 ;
  wire \tmp5_reg_912[23]_i_4_n_4 ;
  wire \tmp5_reg_912[23]_i_5_n_4 ;
  wire \tmp5_reg_912[27]_i_2_n_4 ;
  wire \tmp5_reg_912[27]_i_3_n_4 ;
  wire \tmp5_reg_912[27]_i_4_n_4 ;
  wire \tmp5_reg_912[27]_i_5_n_4 ;
  wire \tmp5_reg_912[31]_i_2_n_4 ;
  wire \tmp5_reg_912[31]_i_3_n_4 ;
  wire \tmp5_reg_912[31]_i_4_n_4 ;
  wire \tmp5_reg_912[31]_i_5_n_4 ;
  wire \tmp5_reg_912[3]_i_2_n_4 ;
  wire \tmp5_reg_912[3]_i_3_n_4 ;
  wire \tmp5_reg_912[3]_i_4_n_4 ;
  wire \tmp5_reg_912[3]_i_5_n_4 ;
  wire \tmp5_reg_912[7]_i_2_n_4 ;
  wire \tmp5_reg_912[7]_i_3_n_4 ;
  wire \tmp5_reg_912[7]_i_4_n_4 ;
  wire \tmp5_reg_912[7]_i_5_n_4 ;
  wire \tmp5_reg_912_reg[11]_i_1_n_4 ;
  wire \tmp5_reg_912_reg[11]_i_1_n_5 ;
  wire \tmp5_reg_912_reg[11]_i_1_n_6 ;
  wire \tmp5_reg_912_reg[11]_i_1_n_7 ;
  wire \tmp5_reg_912_reg[15]_i_1_n_4 ;
  wire \tmp5_reg_912_reg[15]_i_1_n_5 ;
  wire \tmp5_reg_912_reg[15]_i_1_n_6 ;
  wire \tmp5_reg_912_reg[15]_i_1_n_7 ;
  wire \tmp5_reg_912_reg[19]_i_1_n_4 ;
  wire \tmp5_reg_912_reg[19]_i_1_n_5 ;
  wire \tmp5_reg_912_reg[19]_i_1_n_6 ;
  wire \tmp5_reg_912_reg[19]_i_1_n_7 ;
  wire \tmp5_reg_912_reg[23]_i_1_n_4 ;
  wire \tmp5_reg_912_reg[23]_i_1_n_5 ;
  wire \tmp5_reg_912_reg[23]_i_1_n_6 ;
  wire \tmp5_reg_912_reg[23]_i_1_n_7 ;
  wire \tmp5_reg_912_reg[27]_i_1_n_4 ;
  wire \tmp5_reg_912_reg[27]_i_1_n_5 ;
  wire \tmp5_reg_912_reg[27]_i_1_n_6 ;
  wire \tmp5_reg_912_reg[27]_i_1_n_7 ;
  wire \tmp5_reg_912_reg[31]_i_1_n_5 ;
  wire \tmp5_reg_912_reg[31]_i_1_n_6 ;
  wire \tmp5_reg_912_reg[31]_i_1_n_7 ;
  wire \tmp5_reg_912_reg[3]_i_1_n_4 ;
  wire \tmp5_reg_912_reg[3]_i_1_n_5 ;
  wire \tmp5_reg_912_reg[3]_i_1_n_6 ;
  wire \tmp5_reg_912_reg[3]_i_1_n_7 ;
  wire \tmp5_reg_912_reg[7]_i_1_n_4 ;
  wire \tmp5_reg_912_reg[7]_i_1_n_5 ;
  wire \tmp5_reg_912_reg[7]_i_1_n_6 ;
  wire \tmp5_reg_912_reg[7]_i_1_n_7 ;
  wire [31:0]tmp_0_load_reg_748;
  wire [6:4]tmp_11_fu_501_p2;
  wire \tmp_11_reg_683[3]_i_1_n_4 ;
  wire [5:0]tmp_12_fu_506_p2;
  wire \tmp_12_reg_688[4]_i_2_n_4 ;
  wire \tmp_12_reg_688[5]_i_2_n_4 ;
  wire [4:1]tmp_13_fu_511_p2;
  wire \tmp_13_reg_693[2]_i_1_n_4 ;
  wire [31:0]tmp_1_load_reg_758;
  wire [8:3]tmp_2_17_reg_635;
  wire \tmp_2_17_reg_635[8]_i_1_n_4 ;
  wire [4:0]\tmp_2_addr_reg_778_reg[4]_0 ;
  wire [31:17]tmp_2_load_reg_842;
  wire [5:2]tmp_3_18_fu_395_p3;
  wire [31:17]tmp_3_load_reg_852;
  wire [4:2]tmp_43_cast_reg_645;
  wire [4:0]tmp_4_cast5_reg_678_reg__0;
  wire [31:17]tmp_4_load_reg_862;
  wire [31:17]tmp_5_load_reg_872;
  wire [31:0]tmp_6_1_reg_773;
  wire [31:0]tmp_6_23_reg_768;
  wire [31:0]tmp_6_2_reg_892;
  wire [31:0]tmp_6_3_reg_897;
  wire [31:0]tmp_6_4_reg_902;
  wire [31:0]tmp_6_5_reg_907;
  wire [31:0]tmp_6_6_reg_882;
  wire [31:0]tmp_6_7_reg_887;
  wire [31:17]tmp_6_load_reg_822;
  wire [31:17]tmp_7_load_reg_832;
  wire [3:1]NLW_ram_reg_i_1__20_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_1__20_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_2__3_O_UNCONNECTED;
  wire [3:3]\NLW_sum_1_1_reg_808_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sum_1_7_fu_622_p2__0_carry__6_CO_UNCONNECTED;
  wire [3:3]\NLW_tmp2_reg_917_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp3_reg_922_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp5_reg_912_reg[31]_i_1_CO_UNCONNECTED ;

  FDRE \C_0_load_reg_753_reg[17] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[0]),
        .Q(C_0_load_reg_753[17]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[18] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[1]),
        .Q(C_0_load_reg_753[18]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[19] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[2]),
        .Q(C_0_load_reg_753[19]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[20] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[3]),
        .Q(C_0_load_reg_753[20]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[21] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[4]),
        .Q(C_0_load_reg_753[21]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[22] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[5]),
        .Q(C_0_load_reg_753[22]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[23] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[6]),
        .Q(C_0_load_reg_753[23]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[24] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[7]),
        .Q(C_0_load_reg_753[24]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[25] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[8]),
        .Q(C_0_load_reg_753[25]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[26] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[9]),
        .Q(C_0_load_reg_753[26]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[27] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[10]),
        .Q(C_0_load_reg_753[27]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[28] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[11]),
        .Q(C_0_load_reg_753[28]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[29] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[12]),
        .Q(C_0_load_reg_753[29]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[30] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[13]),
        .Q(C_0_load_reg_753[30]),
        .R(1'b0));
  FDRE \C_0_load_reg_753_reg[31] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_4[14]),
        .Q(C_0_load_reg_753[31]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[17] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[0]),
        .Q(C_1_load_reg_763[17]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[18] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[1]),
        .Q(C_1_load_reg_763[18]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[19] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[2]),
        .Q(C_1_load_reg_763[19]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[20] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[3]),
        .Q(C_1_load_reg_763[20]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[21] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[4]),
        .Q(C_1_load_reg_763[21]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[22] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[5]),
        .Q(C_1_load_reg_763[22]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[23] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[6]),
        .Q(C_1_load_reg_763[23]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[24] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[7]),
        .Q(C_1_load_reg_763[24]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[25] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[8]),
        .Q(C_1_load_reg_763[25]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[26] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[9]),
        .Q(C_1_load_reg_763[26]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[27] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[10]),
        .Q(C_1_load_reg_763[27]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[28] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[11]),
        .Q(C_1_load_reg_763[28]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[29] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[12]),
        .Q(C_1_load_reg_763[29]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[30] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[13]),
        .Q(C_1_load_reg_763[30]),
        .R(1'b0));
  FDRE \C_1_load_reg_763_reg[31] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_6[14]),
        .Q(C_1_load_reg_763[31]),
        .R(1'b0));
  FDRE \C_2_addr_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(ram_reg[0]),
        .Q(ram_reg_0[0]),
        .R(1'b0));
  FDRE \C_2_addr_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(ram_reg[1]),
        .Q(ram_reg_0[1]),
        .R(1'b0));
  FDRE \C_2_addr_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(ram_reg[2]),
        .Q(ram_reg_0[2]),
        .R(1'b0));
  FDRE \C_2_addr_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(ram_reg[3]),
        .Q(ram_reg_0[3]),
        .R(1'b0));
  FDRE \C_2_addr_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(ram_reg[4]),
        .Q(ram_reg_0[4]),
        .R(1'b0));
  FDRE \C_2_addr_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(ram_reg[5]),
        .Q(ram_reg_0[5]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[0] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[0]),
        .Q(C_2_load_reg_847[0]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[10] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[10]),
        .Q(C_2_load_reg_847[10]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[11] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[11]),
        .Q(C_2_load_reg_847[11]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[12] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[12]),
        .Q(C_2_load_reg_847[12]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[13] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[13]),
        .Q(C_2_load_reg_847[13]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[14] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[14]),
        .Q(C_2_load_reg_847[14]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[15] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[15]),
        .Q(C_2_load_reg_847[15]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[16] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[16]),
        .Q(C_2_load_reg_847[16]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[17] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[17]),
        .Q(C_2_load_reg_847[17]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[18] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[18]),
        .Q(C_2_load_reg_847[18]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[19] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[19]),
        .Q(C_2_load_reg_847[19]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[1] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[1]),
        .Q(C_2_load_reg_847[1]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[20] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[20]),
        .Q(C_2_load_reg_847[20]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[21] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[21]),
        .Q(C_2_load_reg_847[21]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[22] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[22]),
        .Q(C_2_load_reg_847[22]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[23] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[23]),
        .Q(C_2_load_reg_847[23]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[24] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[24]),
        .Q(C_2_load_reg_847[24]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[25] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[25]),
        .Q(C_2_load_reg_847[25]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[26] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[26]),
        .Q(C_2_load_reg_847[26]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[27] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[27]),
        .Q(C_2_load_reg_847[27]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[28] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[28]),
        .Q(C_2_load_reg_847[28]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[29] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[29]),
        .Q(C_2_load_reg_847[29]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[2] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[2]),
        .Q(C_2_load_reg_847[2]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[30] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[30]),
        .Q(C_2_load_reg_847[30]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[31] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[31]),
        .Q(C_2_load_reg_847[31]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[3] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[3]),
        .Q(C_2_load_reg_847[3]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[4] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[4]),
        .Q(C_2_load_reg_847[4]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[5] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[5]),
        .Q(C_2_load_reg_847[5]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[6] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[6]),
        .Q(C_2_load_reg_847[6]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[7] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[7]),
        .Q(C_2_load_reg_847[7]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[8] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[8]),
        .Q(C_2_load_reg_847[8]),
        .R(1'b0));
  FDRE \C_2_load_reg_847_reg[9] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_9[9]),
        .Q(C_2_load_reg_847[9]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[0]),
        .Q(C_3_load_reg_857[0]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[10] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[10]),
        .Q(C_3_load_reg_857[10]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[11] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[11]),
        .Q(C_3_load_reg_857[11]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[12] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[12]),
        .Q(C_3_load_reg_857[12]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[13] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[13]),
        .Q(C_3_load_reg_857[13]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[14] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[14]),
        .Q(C_3_load_reg_857[14]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[15] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[15]),
        .Q(C_3_load_reg_857[15]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[16] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[16]),
        .Q(C_3_load_reg_857[16]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[17] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[17]),
        .Q(C_3_load_reg_857[17]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[18] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[18]),
        .Q(C_3_load_reg_857[18]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[19] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[19]),
        .Q(C_3_load_reg_857[19]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[1] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[1]),
        .Q(C_3_load_reg_857[1]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[20] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[20]),
        .Q(C_3_load_reg_857[20]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[21] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[21]),
        .Q(C_3_load_reg_857[21]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[22] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[22]),
        .Q(C_3_load_reg_857[22]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[23] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[23]),
        .Q(C_3_load_reg_857[23]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[24] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[24]),
        .Q(C_3_load_reg_857[24]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[25] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[25]),
        .Q(C_3_load_reg_857[25]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[26] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[26]),
        .Q(C_3_load_reg_857[26]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[27] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[27]),
        .Q(C_3_load_reg_857[27]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[28] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[28]),
        .Q(C_3_load_reg_857[28]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[29] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[29]),
        .Q(C_3_load_reg_857[29]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[2] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[2]),
        .Q(C_3_load_reg_857[2]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[30] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[30]),
        .Q(C_3_load_reg_857[30]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[31] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[31]),
        .Q(C_3_load_reg_857[31]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[3] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[3]),
        .Q(C_3_load_reg_857[3]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[4] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[4]),
        .Q(C_3_load_reg_857[4]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[5] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[5]),
        .Q(C_3_load_reg_857[5]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[6] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[6]),
        .Q(C_3_load_reg_857[6]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[7] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[7]),
        .Q(C_3_load_reg_857[7]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[8] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[8]),
        .Q(C_3_load_reg_857[8]),
        .R(1'b0));
  FDRE \C_3_load_reg_857_reg[9] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_7[9]),
        .Q(C_3_load_reg_857[9]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[0] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[0]),
        .Q(C_4_load_reg_867[0]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[10] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[10]),
        .Q(C_4_load_reg_867[10]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[11] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[11]),
        .Q(C_4_load_reg_867[11]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[12] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[12]),
        .Q(C_4_load_reg_867[12]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[13] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[13]),
        .Q(C_4_load_reg_867[13]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[14] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[14]),
        .Q(C_4_load_reg_867[14]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[15] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[15]),
        .Q(C_4_load_reg_867[15]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[16] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[16]),
        .Q(C_4_load_reg_867[16]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[17] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[17]),
        .Q(C_4_load_reg_867[17]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[18] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[18]),
        .Q(C_4_load_reg_867[18]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[19] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[19]),
        .Q(C_4_load_reg_867[19]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[1] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[1]),
        .Q(C_4_load_reg_867[1]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[20] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[20]),
        .Q(C_4_load_reg_867[20]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[21] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[21]),
        .Q(C_4_load_reg_867[21]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[22] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[22]),
        .Q(C_4_load_reg_867[22]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[23] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[23]),
        .Q(C_4_load_reg_867[23]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[24] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[24]),
        .Q(C_4_load_reg_867[24]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[25] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[25]),
        .Q(C_4_load_reg_867[25]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[26] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[26]),
        .Q(C_4_load_reg_867[26]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[27] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[27]),
        .Q(C_4_load_reg_867[27]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[28] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[28]),
        .Q(C_4_load_reg_867[28]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[29] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[29]),
        .Q(C_4_load_reg_867[29]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[2] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[2]),
        .Q(C_4_load_reg_867[2]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[30] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[30]),
        .Q(C_4_load_reg_867[30]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[31] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[31]),
        .Q(C_4_load_reg_867[31]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[3] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[3]),
        .Q(C_4_load_reg_867[3]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[4] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[4]),
        .Q(C_4_load_reg_867[4]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[5] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[5]),
        .Q(C_4_load_reg_867[5]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[6] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[6]),
        .Q(C_4_load_reg_867[6]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[7] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[7]),
        .Q(C_4_load_reg_867[7]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[8] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[8]),
        .Q(C_4_load_reg_867[8]),
        .R(1'b0));
  FDRE \C_4_load_reg_867_reg[9] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_13[9]),
        .Q(C_4_load_reg_867[9]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[0]),
        .Q(C_5_load_reg_877[0]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[10] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[10]),
        .Q(C_5_load_reg_877[10]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[11] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[11]),
        .Q(C_5_load_reg_877[11]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[12] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[12]),
        .Q(C_5_load_reg_877[12]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[13] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[13]),
        .Q(C_5_load_reg_877[13]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[14] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[14]),
        .Q(C_5_load_reg_877[14]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[15] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[15]),
        .Q(C_5_load_reg_877[15]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[16] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[16]),
        .Q(C_5_load_reg_877[16]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[17] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[17]),
        .Q(C_5_load_reg_877[17]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[18] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[18]),
        .Q(C_5_load_reg_877[18]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[19] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[19]),
        .Q(C_5_load_reg_877[19]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[1] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[1]),
        .Q(C_5_load_reg_877[1]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[20] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[20]),
        .Q(C_5_load_reg_877[20]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[21] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[21]),
        .Q(C_5_load_reg_877[21]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[22] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[22]),
        .Q(C_5_load_reg_877[22]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[23] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[23]),
        .Q(C_5_load_reg_877[23]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[24] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[24]),
        .Q(C_5_load_reg_877[24]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[25] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[25]),
        .Q(C_5_load_reg_877[25]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[26] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[26]),
        .Q(C_5_load_reg_877[26]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[27] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[27]),
        .Q(C_5_load_reg_877[27]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[28] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[28]),
        .Q(C_5_load_reg_877[28]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[29] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[29]),
        .Q(C_5_load_reg_877[29]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[2] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[2]),
        .Q(C_5_load_reg_877[2]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[30] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[30]),
        .Q(C_5_load_reg_877[30]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[31] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[31]),
        .Q(C_5_load_reg_877[31]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[3] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[3]),
        .Q(C_5_load_reg_877[3]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[4] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[4]),
        .Q(C_5_load_reg_877[4]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[5] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[5]),
        .Q(C_5_load_reg_877[5]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[6] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[6]),
        .Q(C_5_load_reg_877[6]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[7] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[7]),
        .Q(C_5_load_reg_877[7]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[8] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[8]),
        .Q(C_5_load_reg_877[8]),
        .R(1'b0));
  FDRE \C_5_load_reg_877_reg[9] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_11[9]),
        .Q(C_5_load_reg_877[9]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[0]),
        .Q(C_6_load_reg_827[0]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[10] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[10]),
        .Q(C_6_load_reg_827[10]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[11] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[11]),
        .Q(C_6_load_reg_827[11]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[12] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[12]),
        .Q(C_6_load_reg_827[12]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[13] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[13]),
        .Q(C_6_load_reg_827[13]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[14] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[14]),
        .Q(C_6_load_reg_827[14]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[15] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[15]),
        .Q(C_6_load_reg_827[15]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[16] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[16]),
        .Q(C_6_load_reg_827[16]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[17] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[17]),
        .Q(C_6_load_reg_827[17]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[18] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[18]),
        .Q(C_6_load_reg_827[18]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[19] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[19]),
        .Q(C_6_load_reg_827[19]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[1]),
        .Q(C_6_load_reg_827[1]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[20] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[20]),
        .Q(C_6_load_reg_827[20]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[21] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[21]),
        .Q(C_6_load_reg_827[21]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[22] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[22]),
        .Q(C_6_load_reg_827[22]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[23] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[23]),
        .Q(C_6_load_reg_827[23]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[24] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[24]),
        .Q(C_6_load_reg_827[24]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[25] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[25]),
        .Q(C_6_load_reg_827[25]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[26] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[26]),
        .Q(C_6_load_reg_827[26]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[27] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[27]),
        .Q(C_6_load_reg_827[27]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[28] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[28]),
        .Q(C_6_load_reg_827[28]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[29] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[29]),
        .Q(C_6_load_reg_827[29]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[2]),
        .Q(C_6_load_reg_827[2]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[30] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[30]),
        .Q(C_6_load_reg_827[30]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[31] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[31]),
        .Q(C_6_load_reg_827[31]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[3]),
        .Q(C_6_load_reg_827[3]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[4]),
        .Q(C_6_load_reg_827[4]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[5]),
        .Q(C_6_load_reg_827[5]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[6] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[6]),
        .Q(C_6_load_reg_827[6]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[7] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[7]),
        .Q(C_6_load_reg_827[7]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[8] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[8]),
        .Q(C_6_load_reg_827[8]),
        .R(1'b0));
  FDRE \C_6_load_reg_827_reg[9] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_17[9]),
        .Q(C_6_load_reg_827[9]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[0]),
        .Q(C_7_load_reg_837[0]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[10] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[10]),
        .Q(C_7_load_reg_837[10]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[11] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[11]),
        .Q(C_7_load_reg_837[11]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[12] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[12]),
        .Q(C_7_load_reg_837[12]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[13] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[13]),
        .Q(C_7_load_reg_837[13]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[14] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[14]),
        .Q(C_7_load_reg_837[14]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[15] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[15]),
        .Q(C_7_load_reg_837[15]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[16] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[16]),
        .Q(C_7_load_reg_837[16]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[17] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[17]),
        .Q(C_7_load_reg_837[17]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[18] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[18]),
        .Q(C_7_load_reg_837[18]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[19] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[19]),
        .Q(C_7_load_reg_837[19]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[1] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[1]),
        .Q(C_7_load_reg_837[1]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[20] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[20]),
        .Q(C_7_load_reg_837[20]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[21] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[21]),
        .Q(C_7_load_reg_837[21]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[22] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[22]),
        .Q(C_7_load_reg_837[22]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[23] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[23]),
        .Q(C_7_load_reg_837[23]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[24] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[24]),
        .Q(C_7_load_reg_837[24]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[25] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[25]),
        .Q(C_7_load_reg_837[25]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[26] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[26]),
        .Q(C_7_load_reg_837[26]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[27] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[27]),
        .Q(C_7_load_reg_837[27]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[28] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[28]),
        .Q(C_7_load_reg_837[28]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[29] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[29]),
        .Q(C_7_load_reg_837[29]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[2] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[2]),
        .Q(C_7_load_reg_837[2]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[30] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[30]),
        .Q(C_7_load_reg_837[30]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[31] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[31]),
        .Q(C_7_load_reg_837[31]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[3] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[3]),
        .Q(C_7_load_reg_837[3]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[4] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[4]),
        .Q(C_7_load_reg_837[4]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[5] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[5]),
        .Q(C_7_load_reg_837[5]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[6] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[6]),
        .Q(C_7_load_reg_837[6]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[7] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[7]),
        .Q(C_7_load_reg_837[7]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[8] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[8]),
        .Q(C_7_load_reg_837[8]),
        .R(1'b0));
  FDRE \C_7_load_reg_837_reg[9] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_15[9]),
        .Q(C_7_load_reg_837[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \D_output_addr_reg_663[8]_i_1 
       (.I0(Q[1]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(j_reg_320[3]),
        .I4(D[2]),
        .I5(j_reg_320[4]),
        .O(D_output_addr_reg_6630));
  FDRE \D_output_addr_reg_663_reg[0] 
       (.C(ap_clk),
        .CE(D_output_addr_reg_6630),
        .D(D[0]),
        .Q(D_output_address0[0]),
        .R(1'b0));
  FDRE \D_output_addr_reg_663_reg[1] 
       (.C(ap_clk),
        .CE(D_output_addr_reg_6630),
        .D(D[1]),
        .Q(D_output_address0[1]),
        .R(1'b0));
  FDRE \D_output_addr_reg_663_reg[2] 
       (.C(ap_clk),
        .CE(D_output_addr_reg_6630),
        .D(D[2]),
        .Q(D_output_address0[2]),
        .R(1'b0));
  FDRE \D_output_addr_reg_663_reg[3] 
       (.C(ap_clk),
        .CE(D_output_addr_reg_6630),
        .D(D[3]),
        .Q(D_output_address0[3]),
        .R(1'b0));
  FDRE \D_output_addr_reg_663_reg[4] 
       (.C(ap_clk),
        .CE(D_output_addr_reg_6630),
        .D(D[4]),
        .Q(D_output_address0[4]),
        .R(1'b0));
  FDRE \D_output_addr_reg_663_reg[5] 
       (.C(ap_clk),
        .CE(D_output_addr_reg_6630),
        .D(D[5]),
        .Q(D_output_address0[5]),
        .R(1'b0));
  FDRE \D_output_addr_reg_663_reg[6] 
       (.C(ap_clk),
        .CE(D_output_addr_reg_6630),
        .D(D[6]),
        .Q(D_output_address0[6]),
        .R(1'b0));
  FDRE \D_output_addr_reg_663_reg[7] 
       (.C(ap_clk),
        .CE(D_output_addr_reg_6630),
        .D(D[7]),
        .Q(D_output_address0[7]),
        .R(1'b0));
  FDRE \D_output_addr_reg_663_reg[8] 
       (.C(ap_clk),
        .CE(D_output_addr_reg_6630),
        .D(D[8]),
        .Q(D_output_address0[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2A2A2F7)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(Q[0]),
        .I1(func24_U0_ap_start),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\ap_CS_fsm[0]_i_2__1_n_4 ),
        .I4(\ap_CS_fsm[0]_i_3_n_4 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .I2(Q[8]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[0]_i_4_n_4 ),
        .I5(\ap_CS_fsm[0]_i_5_n_4 ),
        .O(\ap_CS_fsm[0]_i_2__1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\ap_CS_fsm[0]_i_6_n_4 ),
        .I1(\ap_CS_fsm_reg_n_4_[16] ),
        .I2(ap_CS_fsm_state18),
        .I3(\ap_CS_fsm_reg_n_4_[14] ),
        .I4(\ap_CS_fsm_reg_n_4_[15] ),
        .I5(\ap_CS_fsm[0]_i_7_n_4 ),
        .O(\ap_CS_fsm[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(Q[7]),
        .I1(\ap_CS_fsm_reg_n_4_[21] ),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\ap_CS_fsm[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .I2(\ap_CS_fsm_reg_n_4_[22] ),
        .I3(\ap_CS_fsm_reg_n_4_[23] ),
        .O(\ap_CS_fsm[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg_n_4_[13] ),
        .I2(ap_CS_fsm_state11),
        .I3(Q[3]),
        .O(\ap_CS_fsm[0]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(\ap_CS_fsm[0]_i_8_n_4 ),
        .I1(Q[2]),
        .I2(ap_done_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_4_[5] ),
        .I4(\ap_CS_fsm_reg_n_4_[4] ),
        .O(\ap_CS_fsm[0]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_8 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(\ap_CS_fsm_reg_n_4_[6] ),
        .I3(\ap_CS_fsm_reg_n_4_[7] ),
        .O(\ap_CS_fsm[0]_i_8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state28),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[5]),
        .I1(newIndex6_cast_fu_467_p1[0]),
        .I2(newIndex6_cast_fu_467_p1[1]),
        .O(\ap_CS_fsm[19]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h5D080808)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(Q[0]),
        .I1(func24_U0_ap_start),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(Q[1]),
        .I4(ap_NS_fsm10_out),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(Q[5]),
        .I1(newIndex6_cast_fu_467_p1[0]),
        .I2(newIndex6_cast_fu_467_p1[1]),
        .O(ap_NS_fsm[28]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[8]),
        .I1(ap_done_reg_reg_0),
        .I2(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_3_18_fu_395_p3[2]),
        .I2(tmp_3_18_fu_395_p3[5]),
        .I3(tmp_3_18_fu_395_p3[3]),
        .I4(tmp_3_18_fu_395_p3[4]),
        .I5(\i_reg_309_reg_n_4_[4] ),
        .O(ap_done_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(j_reg_320[4]),
        .I1(D[2]),
        .I2(j_reg_320[3]),
        .I3(D[1]),
        .I4(D[0]),
        .I5(Q[1]),
        .O(\ap_CS_fsm[3]_i_1__1_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\ap_CS_fsm_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[13] ),
        .Q(\ap_CS_fsm_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[14] ),
        .Q(\ap_CS_fsm_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[15] ),
        .Q(\ap_CS_fsm_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[16] ),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[19]_i_1_n_4 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\ap_CS_fsm_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[21] ),
        .Q(\ap_CS_fsm_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[22] ),
        .Q(\ap_CS_fsm_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[23] ),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__1_n_4 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\ap_CS_fsm_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[4] ),
        .Q(\ap_CS_fsm_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[5] ),
        .Q(\ap_CS_fsm_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[6] ),
        .Q(\ap_CS_fsm_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[7] ),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1__1
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ap_done_reg_reg_0),
        .I2(ap_rst_n),
        .I3(kernel_2mm_U0_D_output_full_n),
        .O(ap_done_reg_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__1_n_4),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \count[1]_i_2__29 
       (.I0(kernel_2mm_U0_D_output_full_n),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_done_reg_reg_0),
        .O(push_buf));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_630[0]_i_1 
       (.I0(tmp_3_18_fu_395_p3[2]),
        .O(i_1_fu_359_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_630[1]_i_1 
       (.I0(tmp_3_18_fu_395_p3[2]),
        .I1(tmp_3_18_fu_395_p3[3]),
        .O(i_1_fu_359_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_630[2]_i_1 
       (.I0(tmp_3_18_fu_395_p3[2]),
        .I1(tmp_3_18_fu_395_p3[3]),
        .I2(tmp_3_18_fu_395_p3[4]),
        .O(i_1_fu_359_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_630[3]_i_1 
       (.I0(tmp_3_18_fu_395_p3[3]),
        .I1(tmp_3_18_fu_395_p3[2]),
        .I2(tmp_3_18_fu_395_p3[4]),
        .I3(tmp_3_18_fu_395_p3[5]),
        .O(i_1_fu_359_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_630[4]_i_1 
       (.I0(tmp_3_18_fu_395_p3[4]),
        .I1(tmp_3_18_fu_395_p3[2]),
        .I2(tmp_3_18_fu_395_p3[3]),
        .I3(tmp_3_18_fu_395_p3[5]),
        .I4(\i_reg_309_reg_n_4_[4] ),
        .O(i_1_fu_359_p2[4]));
  FDRE \i_1_reg_630_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_359_p2[0]),
        .Q(i_1_reg_630[0]),
        .R(1'b0));
  FDRE \i_1_reg_630_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_359_p2[1]),
        .Q(i_1_reg_630[1]),
        .R(1'b0));
  FDRE \i_1_reg_630_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_359_p2[2]),
        .Q(i_1_reg_630[2]),
        .R(1'b0));
  FDRE \i_1_reg_630_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_359_p2[3]),
        .Q(i_1_reg_630[3]),
        .R(1'b0));
  FDRE \i_1_reg_630_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_359_p2[4]),
        .Q(i_1_reg_630[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_reg_309[4]_i_1 
       (.I0(Q[0]),
        .I1(func24_U0_ap_start),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_NS_fsm10_out),
        .O(i_reg_309));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \i_reg_309[4]_i_2 
       (.I0(Q[1]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(j_reg_320[3]),
        .I4(D[2]),
        .I5(j_reg_320[4]),
        .O(ap_NS_fsm10_out));
  FDRE \i_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(i_1_reg_630[0]),
        .Q(tmp_3_18_fu_395_p3[2]),
        .R(i_reg_309));
  FDRE \i_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(i_1_reg_630[1]),
        .Q(tmp_3_18_fu_395_p3[3]),
        .R(i_reg_309));
  FDRE \i_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(i_1_reg_630[2]),
        .Q(tmp_3_18_fu_395_p3[4]),
        .R(i_reg_309));
  FDRE \i_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(i_1_reg_630[3]),
        .Q(tmp_3_18_fu_395_p3[5]),
        .R(i_reg_309));
  FDRE \i_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(i_1_reg_630[4]),
        .Q(\i_reg_309_reg_n_4_[4] ),
        .R(i_reg_309));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \iptr[0]_i_1__29 
       (.I0(ap_done_reg_reg_0),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(kernel_2mm_U0_D_output_full_n),
        .I3(ADDRARDADDR),
        .O(\iptr_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_1_reg_653[0]_i_1 
       (.I0(D[0]),
        .O(j_1_fu_427_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_1_reg_653[1]_i_1 
       (.I0(D[0]),
        .I1(D[1]),
        .O(j_1_fu_427_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_1_reg_653[2]_i_1 
       (.I0(D[0]),
        .I1(D[1]),
        .I2(D[2]),
        .O(j_1_fu_427_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_1_reg_653[3]_i_1 
       (.I0(D[1]),
        .I1(D[0]),
        .I2(D[2]),
        .I3(j_reg_320[3]),
        .O(j_1_fu_427_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_1_reg_653[4]_i_1 
       (.I0(D[2]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(j_reg_320[3]),
        .I4(j_reg_320[4]),
        .O(j_1_fu_427_p2[4]));
  FDRE \j_1_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(j_1_fu_427_p2[0]),
        .Q(j_1_reg_653[0]),
        .R(1'b0));
  FDRE \j_1_reg_653_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(j_1_fu_427_p2[1]),
        .Q(j_1_reg_653[1]),
        .R(1'b0));
  FDRE \j_1_reg_653_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(j_1_fu_427_p2[2]),
        .Q(j_1_reg_653[2]),
        .R(1'b0));
  FDRE \j_1_reg_653_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(j_1_fu_427_p2[3]),
        .Q(j_1_reg_653[3]),
        .R(1'b0));
  FDRE \j_1_reg_653_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(j_1_fu_427_p2[4]),
        .Q(j_1_reg_653[4]),
        .R(1'b0));
  FDRE \j_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(Q[8]),
        .D(j_1_reg_653[0]),
        .Q(D[0]),
        .R(j_reg_3200));
  FDRE \j_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(Q[8]),
        .D(j_1_reg_653[1]),
        .Q(D[1]),
        .R(j_reg_3200));
  FDRE \j_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(Q[8]),
        .D(j_1_reg_653[2]),
        .Q(D[2]),
        .R(j_reg_3200));
  FDRE \j_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(Q[8]),
        .D(j_1_reg_653[3]),
        .Q(j_reg_320[3]),
        .R(j_reg_3200));
  FDRE \j_reg_320_reg[4] 
       (.C(ap_clk),
        .CE(Q[8]),
        .D(j_1_reg_653[4]),
        .Q(j_reg_320[4]),
        .R(j_reg_3200));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_8_7_reg_817[3]_i_1 
       (.I0(newIndex6_cast_fu_467_p1[0]),
        .O(k_8_7_fu_571_p2[3]));
  LUT3 #(
    .INIT(8'hA2)) 
    \k_8_7_reg_817[4]_i_1 
       (.I0(Q[5]),
        .I1(newIndex6_cast_fu_467_p1[1]),
        .I2(newIndex6_cast_fu_467_p1[0]),
        .O(k_8_7_reg_8170));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_8_7_reg_817[4]_i_2 
       (.I0(newIndex6_cast_fu_467_p1[0]),
        .I1(newIndex6_cast_fu_467_p1[1]),
        .O(k_8_7_fu_571_p2[4]));
  FDRE \k_8_7_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(k_8_7_reg_8170),
        .D(k_8_7_fu_571_p2[3]),
        .Q(k_8_7_reg_817[3]),
        .R(1'b0));
  FDRE \k_8_7_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(k_8_7_reg_8170),
        .D(k_8_7_fu_571_p2[4]),
        .Q(k_8_7_reg_817[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \k_reg_332[4]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state28),
        .O(k_reg_332));
  FDRE \k_reg_332_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(k_8_7_reg_817[3]),
        .Q(newIndex6_cast_fu_467_p1[0]),
        .R(k_reg_332));
  FDRE \k_reg_332_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(k_8_7_reg_817[4]),
        .Q(newIndex6_cast_fu_467_p1[1]),
        .R(k_reg_332));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud kernel_2mm_wrappecud_U91
       (.\C_0_load_reg_753_reg[31] (C_0_load_reg_753),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg ),
        .Q(tmp_0_load_reg_748),
        .ap_clk(ap_clk),
        .buff0_reg_i_18(buff0_reg_i_18),
        .buff0_reg_i_1__1(buff0_reg_i_1__1),
        .buff1_reg_i_1__0(buff1_reg_i_1__0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_40 kernel_2mm_wrappecud_U92
       (.\C_1_load_reg_763_reg[31] (C_1_load_reg_763),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 ),
        .Q(tmp_1_load_reg_758),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__0(buff0_reg_i_18__0),
        .buff0_reg_i_1__2(buff0_reg_i_1__2),
        .buff1_reg_i_1__1(buff1_reg_i_1__1));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_41 kernel_2mm_wrappecud_U93
       (.D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 ),
        .Q(C_6_load_reg_827),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__6(buff0_reg_i_18__6),
        .buff0_reg_i_1__8(buff0_reg_i_1__8),
        .buff1_reg_i_1__7(buff1_reg_i_1__7),
        .\tmp_6_load_reg_822_reg[31] (tmp_6_load_reg_822));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_42 kernel_2mm_wrappecud_U94
       (.D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 ),
        .Q(C_7_load_reg_837),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__5(buff0_reg_i_18__5),
        .buff0_reg_i_1__7(buff0_reg_i_1__7),
        .buff1_reg_i_1__6(buff1_reg_i_1__6),
        .\tmp_7_load_reg_832_reg[31] (tmp_7_load_reg_832));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_43 kernel_2mm_wrappecud_U95
       (.D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 ),
        .Q(C_2_load_reg_847),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__2(buff0_reg_i_18__2),
        .buff0_reg_i_1__4(buff0_reg_i_1__4),
        .buff1_reg_i_1__3(buff1_reg_i_1__3),
        .\tmp_2_load_reg_842_reg[31] (tmp_2_load_reg_842));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_44 kernel_2mm_wrappecud_U96
       (.D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 ),
        .Q(C_3_load_reg_857),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__1(buff0_reg_i_18__1),
        .buff0_reg_i_1__3(buff0_reg_i_1__3),
        .buff1_reg_i_1__2(buff1_reg_i_1__2),
        .\tmp_3_load_reg_852_reg[31] (tmp_3_load_reg_852));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_45 kernel_2mm_wrappecud_U97
       (.D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 ),
        .Q(C_4_load_reg_867),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__4(buff0_reg_i_18__4),
        .buff0_reg_i_1__6(buff0_reg_i_1__6),
        .buff1_reg_i_1__5(buff1_reg_i_1__5),
        .\tmp_4_load_reg_862_reg[31] (tmp_4_load_reg_862));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_46 kernel_2mm_wrappecud_U98
       (.D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 ),
        .Q(C_5_load_reg_877),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__3(buff0_reg_i_18__3),
        .buff0_reg_i_1__5(buff0_reg_i_1__5),
        .buff1_reg_i_1__4(buff1_reg_i_1__4),
        .\tmp_5_load_reg_872_reg[31] (tmp_5_load_reg_872));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe kernel_2mm_wrappedEe_U90
       (.D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg ),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk));
  CARRY4 ram_reg_i_1__20
       (.CI(ram_reg_i_2__3_n_4),
        .CO({NLW_ram_reg_i_1__20_CO_UNCONNECTED[3:1],ram_reg_i_1__20_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_1__20_O_UNCONNECTED[3:2],D[8:7]}),
        .S({1'b0,1'b0,tmp_2_17_reg_635[8:7]}));
  CARRY4 ram_reg_i_2__3
       (.CI(1'b0),
        .CO({ram_reg_i_2__3_n_4,ram_reg_i_2__3_n_5,ram_reg_i_2__3_n_6,ram_reg_i_2__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_2_17_reg_635[4:3]}),
        .O({D[6:4],NLW_ram_reg_i_2__3_O_UNCONNECTED[0]}),
        .S({tmp_2_17_reg_635[6:5],ram_reg_i_4_n_4,ram_reg_i_5_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_3
       (.I0(tmp_2_17_reg_635[3]),
        .I1(j_reg_320[3]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_4
       (.I0(tmp_2_17_reg_635[4]),
        .I1(j_reg_320[4]),
        .O(ram_reg_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_5
       (.I0(tmp_2_17_reg_635[3]),
        .I1(j_reg_320[3]),
        .O(ram_reg_i_5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[0]_i_1 
       (.I0(sum_1_7_fu_622_p2[0]),
        .I1(sum_reg_673[0]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[10]_i_1 
       (.I0(sum_1_7_fu_622_p2[10]),
        .I1(sum_reg_673[10]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[11]_i_1 
       (.I0(sum_1_7_fu_622_p2[11]),
        .I1(sum_reg_673[11]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[12]_i_1 
       (.I0(sum_1_7_fu_622_p2[12]),
        .I1(sum_reg_673[12]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[13]_i_1 
       (.I0(sum_1_7_fu_622_p2[13]),
        .I1(sum_reg_673[13]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[14]_i_1 
       (.I0(sum_1_7_fu_622_p2[14]),
        .I1(sum_reg_673[14]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[15]_i_1 
       (.I0(sum_1_7_fu_622_p2[15]),
        .I1(sum_reg_673[15]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[16]_i_1 
       (.I0(sum_1_7_fu_622_p2[16]),
        .I1(sum_reg_673[16]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[17]_i_1 
       (.I0(sum_1_7_fu_622_p2[17]),
        .I1(sum_reg_673[17]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[18]_i_1 
       (.I0(sum_1_7_fu_622_p2[18]),
        .I1(sum_reg_673[18]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[19]_i_1 
       (.I0(sum_1_7_fu_622_p2[19]),
        .I1(sum_reg_673[19]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[1]_i_1 
       (.I0(sum_1_7_fu_622_p2[1]),
        .I1(sum_reg_673[1]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[20]_i_1 
       (.I0(sum_1_7_fu_622_p2[20]),
        .I1(sum_reg_673[20]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[21]_i_1 
       (.I0(sum_1_7_fu_622_p2[21]),
        .I1(sum_reg_673[21]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[22]_i_1 
       (.I0(sum_1_7_fu_622_p2[22]),
        .I1(sum_reg_673[22]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[23]_i_1 
       (.I0(sum_1_7_fu_622_p2[23]),
        .I1(sum_reg_673[23]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[24]_i_1 
       (.I0(sum_1_7_fu_622_p2[24]),
        .I1(sum_reg_673[24]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[25]_i_1 
       (.I0(sum_1_7_fu_622_p2[25]),
        .I1(sum_reg_673[25]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[26]_i_1 
       (.I0(sum_1_7_fu_622_p2[26]),
        .I1(sum_reg_673[26]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[27]_i_1 
       (.I0(sum_1_7_fu_622_p2[27]),
        .I1(sum_reg_673[27]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[28]_i_1 
       (.I0(sum_1_7_fu_622_p2[28]),
        .I1(sum_reg_673[28]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[29]_i_1 
       (.I0(sum_1_7_fu_622_p2[29]),
        .I1(sum_reg_673[29]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[2]_i_1 
       (.I0(sum_1_7_fu_622_p2[2]),
        .I1(sum_reg_673[2]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[30]_i_1 
       (.I0(sum_1_7_fu_622_p2[30]),
        .I1(sum_reg_673[30]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[30]));
  LUT2 #(
    .INIT(4'hE)) 
    \sum1_reg_344[31]_i_1 
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state10),
        .O(\sum1_reg_344[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[31]_i_2 
       (.I0(sum_1_7_fu_622_p2[31]),
        .I1(sum_reg_673[31]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[3]_i_1 
       (.I0(sum_1_7_fu_622_p2[3]),
        .I1(sum_reg_673[3]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[4]_i_1 
       (.I0(sum_1_7_fu_622_p2[4]),
        .I1(sum_reg_673[4]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[5]_i_1 
       (.I0(sum_1_7_fu_622_p2[5]),
        .I1(sum_reg_673[5]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[6]_i_1 
       (.I0(sum_1_7_fu_622_p2[6]),
        .I1(sum_reg_673[6]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[7]_i_1 
       (.I0(sum_1_7_fu_622_p2[7]),
        .I1(sum_reg_673[7]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[8]_i_1 
       (.I0(sum_1_7_fu_622_p2[8]),
        .I1(sum_reg_673[8]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sum1_reg_344[9]_i_1 
       (.I0(sum_1_7_fu_622_p2[9]),
        .I1(sum_reg_673[9]),
        .I2(ap_CS_fsm_state28),
        .O(p_1_in[9]));
  FDRE \sum1_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[0]),
        .Q(sum1_reg_344[0]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[10] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[10]),
        .Q(sum1_reg_344[10]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[11] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[11]),
        .Q(sum1_reg_344[11]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[12] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[12]),
        .Q(sum1_reg_344[12]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[13] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[13]),
        .Q(sum1_reg_344[13]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[14] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[14]),
        .Q(sum1_reg_344[14]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[15] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[15]),
        .Q(sum1_reg_344[15]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[16] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[16]),
        .Q(sum1_reg_344[16]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[17] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[17]),
        .Q(sum1_reg_344[17]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[18] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[18]),
        .Q(sum1_reg_344[18]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[19] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[19]),
        .Q(sum1_reg_344[19]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[1]),
        .Q(sum1_reg_344[1]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[20] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[20]),
        .Q(sum1_reg_344[20]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[21] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[21]),
        .Q(sum1_reg_344[21]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[22] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[22]),
        .Q(sum1_reg_344[22]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[23] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[23]),
        .Q(sum1_reg_344[23]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[24] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[24]),
        .Q(sum1_reg_344[24]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[25] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[25]),
        .Q(sum1_reg_344[25]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[26] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[26]),
        .Q(sum1_reg_344[26]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[27] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[27]),
        .Q(sum1_reg_344[27]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[28] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[28]),
        .Q(sum1_reg_344[28]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[29] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[29]),
        .Q(sum1_reg_344[29]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[2]),
        .Q(sum1_reg_344[2]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[30] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[30]),
        .Q(sum1_reg_344[30]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[31] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[31]),
        .Q(sum1_reg_344[31]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[3]),
        .Q(sum1_reg_344[3]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[4]),
        .Q(sum1_reg_344[4]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[5]),
        .Q(sum1_reg_344[5]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[6]),
        .Q(sum1_reg_344[6]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[7]),
        .Q(sum1_reg_344[7]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[8]),
        .Q(sum1_reg_344[8]),
        .R(1'b0));
  FDRE \sum1_reg_344_reg[9] 
       (.C(ap_clk),
        .CE(\sum1_reg_344[31]_i_1_n_4 ),
        .D(p_1_in[9]),
        .Q(sum1_reg_344[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[11]_i_2 
       (.I0(tmp_6_23_reg_768[10]),
        .I1(tmp_6_1_reg_773[10]),
        .I2(sum1_reg_344[10]),
        .O(\sum_1_1_reg_808[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[11]_i_3 
       (.I0(tmp_6_23_reg_768[9]),
        .I1(tmp_6_1_reg_773[9]),
        .I2(sum1_reg_344[9]),
        .O(\sum_1_1_reg_808[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[11]_i_4 
       (.I0(tmp_6_23_reg_768[8]),
        .I1(tmp_6_1_reg_773[8]),
        .I2(sum1_reg_344[8]),
        .O(\sum_1_1_reg_808[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[11]_i_5 
       (.I0(tmp_6_23_reg_768[7]),
        .I1(tmp_6_1_reg_773[7]),
        .I2(sum1_reg_344[7]),
        .O(\sum_1_1_reg_808[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[11]_i_6 
       (.I0(tmp_6_23_reg_768[11]),
        .I1(tmp_6_1_reg_773[11]),
        .I2(sum1_reg_344[11]),
        .I3(\sum_1_1_reg_808[11]_i_2_n_4 ),
        .O(\sum_1_1_reg_808[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[11]_i_7 
       (.I0(tmp_6_23_reg_768[10]),
        .I1(tmp_6_1_reg_773[10]),
        .I2(sum1_reg_344[10]),
        .I3(\sum_1_1_reg_808[11]_i_3_n_4 ),
        .O(\sum_1_1_reg_808[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[11]_i_8 
       (.I0(tmp_6_23_reg_768[9]),
        .I1(tmp_6_1_reg_773[9]),
        .I2(sum1_reg_344[9]),
        .I3(\sum_1_1_reg_808[11]_i_4_n_4 ),
        .O(\sum_1_1_reg_808[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[11]_i_9 
       (.I0(tmp_6_23_reg_768[8]),
        .I1(tmp_6_1_reg_773[8]),
        .I2(sum1_reg_344[8]),
        .I3(\sum_1_1_reg_808[11]_i_5_n_4 ),
        .O(\sum_1_1_reg_808[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[15]_i_2 
       (.I0(tmp_6_23_reg_768[14]),
        .I1(tmp_6_1_reg_773[14]),
        .I2(sum1_reg_344[14]),
        .O(\sum_1_1_reg_808[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[15]_i_3 
       (.I0(tmp_6_23_reg_768[13]),
        .I1(tmp_6_1_reg_773[13]),
        .I2(sum1_reg_344[13]),
        .O(\sum_1_1_reg_808[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[15]_i_4 
       (.I0(tmp_6_23_reg_768[12]),
        .I1(tmp_6_1_reg_773[12]),
        .I2(sum1_reg_344[12]),
        .O(\sum_1_1_reg_808[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[15]_i_5 
       (.I0(tmp_6_23_reg_768[11]),
        .I1(tmp_6_1_reg_773[11]),
        .I2(sum1_reg_344[11]),
        .O(\sum_1_1_reg_808[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[15]_i_6 
       (.I0(tmp_6_23_reg_768[15]),
        .I1(tmp_6_1_reg_773[15]),
        .I2(sum1_reg_344[15]),
        .I3(\sum_1_1_reg_808[15]_i_2_n_4 ),
        .O(\sum_1_1_reg_808[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[15]_i_7 
       (.I0(tmp_6_23_reg_768[14]),
        .I1(tmp_6_1_reg_773[14]),
        .I2(sum1_reg_344[14]),
        .I3(\sum_1_1_reg_808[15]_i_3_n_4 ),
        .O(\sum_1_1_reg_808[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[15]_i_8 
       (.I0(tmp_6_23_reg_768[13]),
        .I1(tmp_6_1_reg_773[13]),
        .I2(sum1_reg_344[13]),
        .I3(\sum_1_1_reg_808[15]_i_4_n_4 ),
        .O(\sum_1_1_reg_808[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[15]_i_9 
       (.I0(tmp_6_23_reg_768[12]),
        .I1(tmp_6_1_reg_773[12]),
        .I2(sum1_reg_344[12]),
        .I3(\sum_1_1_reg_808[15]_i_5_n_4 ),
        .O(\sum_1_1_reg_808[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[19]_i_2 
       (.I0(tmp_6_23_reg_768[18]),
        .I1(tmp_6_1_reg_773[18]),
        .I2(sum1_reg_344[18]),
        .O(\sum_1_1_reg_808[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[19]_i_3 
       (.I0(tmp_6_23_reg_768[17]),
        .I1(tmp_6_1_reg_773[17]),
        .I2(sum1_reg_344[17]),
        .O(\sum_1_1_reg_808[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[19]_i_4 
       (.I0(tmp_6_23_reg_768[16]),
        .I1(tmp_6_1_reg_773[16]),
        .I2(sum1_reg_344[16]),
        .O(\sum_1_1_reg_808[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[19]_i_5 
       (.I0(tmp_6_23_reg_768[15]),
        .I1(tmp_6_1_reg_773[15]),
        .I2(sum1_reg_344[15]),
        .O(\sum_1_1_reg_808[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[19]_i_6 
       (.I0(tmp_6_23_reg_768[19]),
        .I1(tmp_6_1_reg_773[19]),
        .I2(sum1_reg_344[19]),
        .I3(\sum_1_1_reg_808[19]_i_2_n_4 ),
        .O(\sum_1_1_reg_808[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[19]_i_7 
       (.I0(tmp_6_23_reg_768[18]),
        .I1(tmp_6_1_reg_773[18]),
        .I2(sum1_reg_344[18]),
        .I3(\sum_1_1_reg_808[19]_i_3_n_4 ),
        .O(\sum_1_1_reg_808[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[19]_i_8 
       (.I0(tmp_6_23_reg_768[17]),
        .I1(tmp_6_1_reg_773[17]),
        .I2(sum1_reg_344[17]),
        .I3(\sum_1_1_reg_808[19]_i_4_n_4 ),
        .O(\sum_1_1_reg_808[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[19]_i_9 
       (.I0(tmp_6_23_reg_768[16]),
        .I1(tmp_6_1_reg_773[16]),
        .I2(sum1_reg_344[16]),
        .I3(\sum_1_1_reg_808[19]_i_5_n_4 ),
        .O(\sum_1_1_reg_808[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[23]_i_2 
       (.I0(tmp_6_23_reg_768[22]),
        .I1(tmp_6_1_reg_773[22]),
        .I2(sum1_reg_344[22]),
        .O(\sum_1_1_reg_808[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[23]_i_3 
       (.I0(tmp_6_23_reg_768[21]),
        .I1(tmp_6_1_reg_773[21]),
        .I2(sum1_reg_344[21]),
        .O(\sum_1_1_reg_808[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[23]_i_4 
       (.I0(tmp_6_23_reg_768[20]),
        .I1(tmp_6_1_reg_773[20]),
        .I2(sum1_reg_344[20]),
        .O(\sum_1_1_reg_808[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[23]_i_5 
       (.I0(tmp_6_23_reg_768[19]),
        .I1(tmp_6_1_reg_773[19]),
        .I2(sum1_reg_344[19]),
        .O(\sum_1_1_reg_808[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[23]_i_6 
       (.I0(tmp_6_23_reg_768[23]),
        .I1(tmp_6_1_reg_773[23]),
        .I2(sum1_reg_344[23]),
        .I3(\sum_1_1_reg_808[23]_i_2_n_4 ),
        .O(\sum_1_1_reg_808[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[23]_i_7 
       (.I0(tmp_6_23_reg_768[22]),
        .I1(tmp_6_1_reg_773[22]),
        .I2(sum1_reg_344[22]),
        .I3(\sum_1_1_reg_808[23]_i_3_n_4 ),
        .O(\sum_1_1_reg_808[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[23]_i_8 
       (.I0(tmp_6_23_reg_768[21]),
        .I1(tmp_6_1_reg_773[21]),
        .I2(sum1_reg_344[21]),
        .I3(\sum_1_1_reg_808[23]_i_4_n_4 ),
        .O(\sum_1_1_reg_808[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[23]_i_9 
       (.I0(tmp_6_23_reg_768[20]),
        .I1(tmp_6_1_reg_773[20]),
        .I2(sum1_reg_344[20]),
        .I3(\sum_1_1_reg_808[23]_i_5_n_4 ),
        .O(\sum_1_1_reg_808[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[27]_i_2 
       (.I0(tmp_6_23_reg_768[26]),
        .I1(tmp_6_1_reg_773[26]),
        .I2(sum1_reg_344[26]),
        .O(\sum_1_1_reg_808[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[27]_i_3 
       (.I0(tmp_6_23_reg_768[25]),
        .I1(tmp_6_1_reg_773[25]),
        .I2(sum1_reg_344[25]),
        .O(\sum_1_1_reg_808[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[27]_i_4 
       (.I0(tmp_6_23_reg_768[24]),
        .I1(tmp_6_1_reg_773[24]),
        .I2(sum1_reg_344[24]),
        .O(\sum_1_1_reg_808[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[27]_i_5 
       (.I0(tmp_6_23_reg_768[23]),
        .I1(tmp_6_1_reg_773[23]),
        .I2(sum1_reg_344[23]),
        .O(\sum_1_1_reg_808[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[27]_i_6 
       (.I0(tmp_6_23_reg_768[27]),
        .I1(tmp_6_1_reg_773[27]),
        .I2(sum1_reg_344[27]),
        .I3(\sum_1_1_reg_808[27]_i_2_n_4 ),
        .O(\sum_1_1_reg_808[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[27]_i_7 
       (.I0(tmp_6_23_reg_768[26]),
        .I1(tmp_6_1_reg_773[26]),
        .I2(sum1_reg_344[26]),
        .I3(\sum_1_1_reg_808[27]_i_3_n_4 ),
        .O(\sum_1_1_reg_808[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[27]_i_8 
       (.I0(tmp_6_23_reg_768[25]),
        .I1(tmp_6_1_reg_773[25]),
        .I2(sum1_reg_344[25]),
        .I3(\sum_1_1_reg_808[27]_i_4_n_4 ),
        .O(\sum_1_1_reg_808[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[27]_i_9 
       (.I0(tmp_6_23_reg_768[24]),
        .I1(tmp_6_1_reg_773[24]),
        .I2(sum1_reg_344[24]),
        .I3(\sum_1_1_reg_808[27]_i_5_n_4 ),
        .O(\sum_1_1_reg_808[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[31]_i_2 
       (.I0(tmp_6_23_reg_768[29]),
        .I1(tmp_6_1_reg_773[29]),
        .I2(sum1_reg_344[29]),
        .O(\sum_1_1_reg_808[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[31]_i_3 
       (.I0(tmp_6_23_reg_768[28]),
        .I1(tmp_6_1_reg_773[28]),
        .I2(sum1_reg_344[28]),
        .O(\sum_1_1_reg_808[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[31]_i_4 
       (.I0(tmp_6_23_reg_768[27]),
        .I1(tmp_6_1_reg_773[27]),
        .I2(sum1_reg_344[27]),
        .O(\sum_1_1_reg_808[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \sum_1_1_reg_808[31]_i_5 
       (.I0(sum1_reg_344[30]),
        .I1(tmp_6_1_reg_773[30]),
        .I2(tmp_6_23_reg_768[30]),
        .I3(tmp_6_1_reg_773[31]),
        .I4(tmp_6_23_reg_768[31]),
        .I5(sum1_reg_344[31]),
        .O(\sum_1_1_reg_808[31]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[31]_i_6 
       (.I0(\sum_1_1_reg_808[31]_i_2_n_4 ),
        .I1(tmp_6_1_reg_773[30]),
        .I2(tmp_6_23_reg_768[30]),
        .I3(sum1_reg_344[30]),
        .O(\sum_1_1_reg_808[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[31]_i_7 
       (.I0(tmp_6_23_reg_768[29]),
        .I1(tmp_6_1_reg_773[29]),
        .I2(sum1_reg_344[29]),
        .I3(\sum_1_1_reg_808[31]_i_3_n_4 ),
        .O(\sum_1_1_reg_808[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[31]_i_8 
       (.I0(tmp_6_23_reg_768[28]),
        .I1(tmp_6_1_reg_773[28]),
        .I2(sum1_reg_344[28]),
        .I3(\sum_1_1_reg_808[31]_i_4_n_4 ),
        .O(\sum_1_1_reg_808[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[3]_i_2 
       (.I0(tmp_6_23_reg_768[2]),
        .I1(tmp_6_1_reg_773[2]),
        .I2(sum1_reg_344[2]),
        .O(\sum_1_1_reg_808[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[3]_i_3 
       (.I0(tmp_6_23_reg_768[1]),
        .I1(tmp_6_1_reg_773[1]),
        .I2(sum1_reg_344[1]),
        .O(\sum_1_1_reg_808[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[3]_i_4 
       (.I0(tmp_6_23_reg_768[0]),
        .I1(tmp_6_1_reg_773[0]),
        .I2(sum1_reg_344[0]),
        .O(\sum_1_1_reg_808[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[3]_i_5 
       (.I0(tmp_6_23_reg_768[3]),
        .I1(tmp_6_1_reg_773[3]),
        .I2(sum1_reg_344[3]),
        .I3(\sum_1_1_reg_808[3]_i_2_n_4 ),
        .O(\sum_1_1_reg_808[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[3]_i_6 
       (.I0(tmp_6_23_reg_768[2]),
        .I1(tmp_6_1_reg_773[2]),
        .I2(sum1_reg_344[2]),
        .I3(\sum_1_1_reg_808[3]_i_3_n_4 ),
        .O(\sum_1_1_reg_808[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[3]_i_7 
       (.I0(tmp_6_23_reg_768[1]),
        .I1(tmp_6_1_reg_773[1]),
        .I2(sum1_reg_344[1]),
        .I3(\sum_1_1_reg_808[3]_i_4_n_4 ),
        .O(\sum_1_1_reg_808[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sum_1_1_reg_808[3]_i_8 
       (.I0(tmp_6_23_reg_768[0]),
        .I1(tmp_6_1_reg_773[0]),
        .I2(sum1_reg_344[0]),
        .O(\sum_1_1_reg_808[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[7]_i_2 
       (.I0(tmp_6_23_reg_768[6]),
        .I1(tmp_6_1_reg_773[6]),
        .I2(sum1_reg_344[6]),
        .O(\sum_1_1_reg_808[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[7]_i_3 
       (.I0(tmp_6_23_reg_768[5]),
        .I1(tmp_6_1_reg_773[5]),
        .I2(sum1_reg_344[5]),
        .O(\sum_1_1_reg_808[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[7]_i_4 
       (.I0(tmp_6_23_reg_768[4]),
        .I1(tmp_6_1_reg_773[4]),
        .I2(sum1_reg_344[4]),
        .O(\sum_1_1_reg_808[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_1_reg_808[7]_i_5 
       (.I0(tmp_6_23_reg_768[3]),
        .I1(tmp_6_1_reg_773[3]),
        .I2(sum1_reg_344[3]),
        .O(\sum_1_1_reg_808[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[7]_i_6 
       (.I0(tmp_6_23_reg_768[7]),
        .I1(tmp_6_1_reg_773[7]),
        .I2(sum1_reg_344[7]),
        .I3(\sum_1_1_reg_808[7]_i_2_n_4 ),
        .O(\sum_1_1_reg_808[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[7]_i_7 
       (.I0(tmp_6_23_reg_768[6]),
        .I1(tmp_6_1_reg_773[6]),
        .I2(sum1_reg_344[6]),
        .I3(\sum_1_1_reg_808[7]_i_3_n_4 ),
        .O(\sum_1_1_reg_808[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[7]_i_8 
       (.I0(tmp_6_23_reg_768[5]),
        .I1(tmp_6_1_reg_773[5]),
        .I2(sum1_reg_344[5]),
        .I3(\sum_1_1_reg_808[7]_i_4_n_4 ),
        .O(\sum_1_1_reg_808[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_1_reg_808[7]_i_9 
       (.I0(tmp_6_23_reg_768[4]),
        .I1(tmp_6_1_reg_773[4]),
        .I2(sum1_reg_344[4]),
        .I3(\sum_1_1_reg_808[7]_i_5_n_4 ),
        .O(\sum_1_1_reg_808[7]_i_9_n_4 ));
  FDRE \sum_1_1_reg_808_reg[0] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[0]),
        .Q(D_output_d0[0]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[10] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[10]),
        .Q(D_output_d0[10]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[11] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[11]),
        .Q(D_output_d0[11]),
        .R(1'b0));
  CARRY4 \sum_1_1_reg_808_reg[11]_i_1 
       (.CI(\sum_1_1_reg_808_reg[7]_i_1_n_4 ),
        .CO({\sum_1_1_reg_808_reg[11]_i_1_n_4 ,\sum_1_1_reg_808_reg[11]_i_1_n_5 ,\sum_1_1_reg_808_reg[11]_i_1_n_6 ,\sum_1_1_reg_808_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\sum_1_1_reg_808[11]_i_2_n_4 ,\sum_1_1_reg_808[11]_i_3_n_4 ,\sum_1_1_reg_808[11]_i_4_n_4 ,\sum_1_1_reg_808[11]_i_5_n_4 }),
        .O(sum_1_1_fu_553_p2[11:8]),
        .S({\sum_1_1_reg_808[11]_i_6_n_4 ,\sum_1_1_reg_808[11]_i_7_n_4 ,\sum_1_1_reg_808[11]_i_8_n_4 ,\sum_1_1_reg_808[11]_i_9_n_4 }));
  FDRE \sum_1_1_reg_808_reg[12] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[12]),
        .Q(D_output_d0[12]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[13] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[13]),
        .Q(D_output_d0[13]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[14] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[14]),
        .Q(D_output_d0[14]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[15] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[15]),
        .Q(D_output_d0[15]),
        .R(1'b0));
  CARRY4 \sum_1_1_reg_808_reg[15]_i_1 
       (.CI(\sum_1_1_reg_808_reg[11]_i_1_n_4 ),
        .CO({\sum_1_1_reg_808_reg[15]_i_1_n_4 ,\sum_1_1_reg_808_reg[15]_i_1_n_5 ,\sum_1_1_reg_808_reg[15]_i_1_n_6 ,\sum_1_1_reg_808_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\sum_1_1_reg_808[15]_i_2_n_4 ,\sum_1_1_reg_808[15]_i_3_n_4 ,\sum_1_1_reg_808[15]_i_4_n_4 ,\sum_1_1_reg_808[15]_i_5_n_4 }),
        .O(sum_1_1_fu_553_p2[15:12]),
        .S({\sum_1_1_reg_808[15]_i_6_n_4 ,\sum_1_1_reg_808[15]_i_7_n_4 ,\sum_1_1_reg_808[15]_i_8_n_4 ,\sum_1_1_reg_808[15]_i_9_n_4 }));
  FDRE \sum_1_1_reg_808_reg[16] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[16]),
        .Q(D_output_d0[16]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[17] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[17]),
        .Q(D_output_d0[17]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[18] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[18]),
        .Q(D_output_d0[18]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[19] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[19]),
        .Q(D_output_d0[19]),
        .R(1'b0));
  CARRY4 \sum_1_1_reg_808_reg[19]_i_1 
       (.CI(\sum_1_1_reg_808_reg[15]_i_1_n_4 ),
        .CO({\sum_1_1_reg_808_reg[19]_i_1_n_4 ,\sum_1_1_reg_808_reg[19]_i_1_n_5 ,\sum_1_1_reg_808_reg[19]_i_1_n_6 ,\sum_1_1_reg_808_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\sum_1_1_reg_808[19]_i_2_n_4 ,\sum_1_1_reg_808[19]_i_3_n_4 ,\sum_1_1_reg_808[19]_i_4_n_4 ,\sum_1_1_reg_808[19]_i_5_n_4 }),
        .O(sum_1_1_fu_553_p2[19:16]),
        .S({\sum_1_1_reg_808[19]_i_6_n_4 ,\sum_1_1_reg_808[19]_i_7_n_4 ,\sum_1_1_reg_808[19]_i_8_n_4 ,\sum_1_1_reg_808[19]_i_9_n_4 }));
  FDRE \sum_1_1_reg_808_reg[1] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[1]),
        .Q(D_output_d0[1]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[20] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[20]),
        .Q(D_output_d0[20]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[21] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[21]),
        .Q(D_output_d0[21]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[22] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[22]),
        .Q(D_output_d0[22]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[23] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[23]),
        .Q(D_output_d0[23]),
        .R(1'b0));
  CARRY4 \sum_1_1_reg_808_reg[23]_i_1 
       (.CI(\sum_1_1_reg_808_reg[19]_i_1_n_4 ),
        .CO({\sum_1_1_reg_808_reg[23]_i_1_n_4 ,\sum_1_1_reg_808_reg[23]_i_1_n_5 ,\sum_1_1_reg_808_reg[23]_i_1_n_6 ,\sum_1_1_reg_808_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\sum_1_1_reg_808[23]_i_2_n_4 ,\sum_1_1_reg_808[23]_i_3_n_4 ,\sum_1_1_reg_808[23]_i_4_n_4 ,\sum_1_1_reg_808[23]_i_5_n_4 }),
        .O(sum_1_1_fu_553_p2[23:20]),
        .S({\sum_1_1_reg_808[23]_i_6_n_4 ,\sum_1_1_reg_808[23]_i_7_n_4 ,\sum_1_1_reg_808[23]_i_8_n_4 ,\sum_1_1_reg_808[23]_i_9_n_4 }));
  FDRE \sum_1_1_reg_808_reg[24] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[24]),
        .Q(D_output_d0[24]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[25] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[25]),
        .Q(D_output_d0[25]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[26] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[26]),
        .Q(D_output_d0[26]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[27] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[27]),
        .Q(D_output_d0[27]),
        .R(1'b0));
  CARRY4 \sum_1_1_reg_808_reg[27]_i_1 
       (.CI(\sum_1_1_reg_808_reg[23]_i_1_n_4 ),
        .CO({\sum_1_1_reg_808_reg[27]_i_1_n_4 ,\sum_1_1_reg_808_reg[27]_i_1_n_5 ,\sum_1_1_reg_808_reg[27]_i_1_n_6 ,\sum_1_1_reg_808_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\sum_1_1_reg_808[27]_i_2_n_4 ,\sum_1_1_reg_808[27]_i_3_n_4 ,\sum_1_1_reg_808[27]_i_4_n_4 ,\sum_1_1_reg_808[27]_i_5_n_4 }),
        .O(sum_1_1_fu_553_p2[27:24]),
        .S({\sum_1_1_reg_808[27]_i_6_n_4 ,\sum_1_1_reg_808[27]_i_7_n_4 ,\sum_1_1_reg_808[27]_i_8_n_4 ,\sum_1_1_reg_808[27]_i_9_n_4 }));
  FDRE \sum_1_1_reg_808_reg[28] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[28]),
        .Q(D_output_d0[28]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[29] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[29]),
        .Q(D_output_d0[29]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[2] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[2]),
        .Q(D_output_d0[2]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[30] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[30]),
        .Q(D_output_d0[30]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[31] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[31]),
        .Q(D_output_d0[31]),
        .R(1'b0));
  CARRY4 \sum_1_1_reg_808_reg[31]_i_1 
       (.CI(\sum_1_1_reg_808_reg[27]_i_1_n_4 ),
        .CO({\NLW_sum_1_1_reg_808_reg[31]_i_1_CO_UNCONNECTED [3],\sum_1_1_reg_808_reg[31]_i_1_n_5 ,\sum_1_1_reg_808_reg[31]_i_1_n_6 ,\sum_1_1_reg_808_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_1_1_reg_808[31]_i_2_n_4 ,\sum_1_1_reg_808[31]_i_3_n_4 ,\sum_1_1_reg_808[31]_i_4_n_4 }),
        .O(sum_1_1_fu_553_p2[31:28]),
        .S({\sum_1_1_reg_808[31]_i_5_n_4 ,\sum_1_1_reg_808[31]_i_6_n_4 ,\sum_1_1_reg_808[31]_i_7_n_4 ,\sum_1_1_reg_808[31]_i_8_n_4 }));
  FDRE \sum_1_1_reg_808_reg[3] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[3]),
        .Q(D_output_d0[3]),
        .R(1'b0));
  CARRY4 \sum_1_1_reg_808_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_1_1_reg_808_reg[3]_i_1_n_4 ,\sum_1_1_reg_808_reg[3]_i_1_n_5 ,\sum_1_1_reg_808_reg[3]_i_1_n_6 ,\sum_1_1_reg_808_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\sum_1_1_reg_808[3]_i_2_n_4 ,\sum_1_1_reg_808[3]_i_3_n_4 ,\sum_1_1_reg_808[3]_i_4_n_4 ,1'b0}),
        .O(sum_1_1_fu_553_p2[3:0]),
        .S({\sum_1_1_reg_808[3]_i_5_n_4 ,\sum_1_1_reg_808[3]_i_6_n_4 ,\sum_1_1_reg_808[3]_i_7_n_4 ,\sum_1_1_reg_808[3]_i_8_n_4 }));
  FDRE \sum_1_1_reg_808_reg[4] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[4]),
        .Q(D_output_d0[4]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[5] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[5]),
        .Q(D_output_d0[5]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[6] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[6]),
        .Q(D_output_d0[6]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[7] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[7]),
        .Q(D_output_d0[7]),
        .R(1'b0));
  CARRY4 \sum_1_1_reg_808_reg[7]_i_1 
       (.CI(\sum_1_1_reg_808_reg[3]_i_1_n_4 ),
        .CO({\sum_1_1_reg_808_reg[7]_i_1_n_4 ,\sum_1_1_reg_808_reg[7]_i_1_n_5 ,\sum_1_1_reg_808_reg[7]_i_1_n_6 ,\sum_1_1_reg_808_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\sum_1_1_reg_808[7]_i_2_n_4 ,\sum_1_1_reg_808[7]_i_3_n_4 ,\sum_1_1_reg_808[7]_i_4_n_4 ,\sum_1_1_reg_808[7]_i_5_n_4 }),
        .O(sum_1_1_fu_553_p2[7:4]),
        .S({\sum_1_1_reg_808[7]_i_6_n_4 ,\sum_1_1_reg_808[7]_i_7_n_4 ,\sum_1_1_reg_808[7]_i_8_n_4 ,\sum_1_1_reg_808[7]_i_9_n_4 }));
  FDRE \sum_1_1_reg_808_reg[8] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[8]),
        .Q(D_output_d0[8]),
        .R(1'b0));
  FDRE \sum_1_1_reg_808_reg[9] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(sum_1_1_fu_553_p2[9]),
        .Q(D_output_d0[9]),
        .R(1'b0));
  CARRY4 sum_1_7_fu_622_p2__0_carry
       (.CI(1'b0),
        .CO({sum_1_7_fu_622_p2__0_carry_n_4,sum_1_7_fu_622_p2__0_carry_n_5,sum_1_7_fu_622_p2__0_carry_n_6,sum_1_7_fu_622_p2__0_carry_n_7}),
        .CYINIT(1'b0),
        .DI({sum_1_7_fu_622_p2__0_carry_i_1_n_4,sum_1_7_fu_622_p2__0_carry_i_2_n_4,sum_1_7_fu_622_p2__0_carry_i_3_n_4,1'b0}),
        .O(sum_1_7_fu_622_p2[3:0]),
        .S({sum_1_7_fu_622_p2__0_carry_i_4_n_4,sum_1_7_fu_622_p2__0_carry_i_5_n_4,sum_1_7_fu_622_p2__0_carry_i_6_n_4,sum_1_7_fu_622_p2__0_carry_i_7_n_4}));
  CARRY4 sum_1_7_fu_622_p2__0_carry__0
       (.CI(sum_1_7_fu_622_p2__0_carry_n_4),
        .CO({sum_1_7_fu_622_p2__0_carry__0_n_4,sum_1_7_fu_622_p2__0_carry__0_n_5,sum_1_7_fu_622_p2__0_carry__0_n_6,sum_1_7_fu_622_p2__0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({sum_1_7_fu_622_p2__0_carry__0_i_1_n_4,sum_1_7_fu_622_p2__0_carry__0_i_2_n_4,sum_1_7_fu_622_p2__0_carry__0_i_3_n_4,sum_1_7_fu_622_p2__0_carry__0_i_4_n_4}),
        .O(sum_1_7_fu_622_p2[7:4]),
        .S({sum_1_7_fu_622_p2__0_carry__0_i_5_n_4,sum_1_7_fu_622_p2__0_carry__0_i_6_n_4,sum_1_7_fu_622_p2__0_carry__0_i_7_n_4,sum_1_7_fu_622_p2__0_carry__0_i_8_n_4}));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__0_i_1
       (.I0(D_output_d0[6]),
        .I1(tmp2_reg_917[6]),
        .I2(tmp3_reg_922[6]),
        .O(sum_1_7_fu_622_p2__0_carry__0_i_1_n_4));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__0_i_2
       (.I0(D_output_d0[5]),
        .I1(tmp2_reg_917[5]),
        .I2(tmp3_reg_922[5]),
        .O(sum_1_7_fu_622_p2__0_carry__0_i_2_n_4));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__0_i_3
       (.I0(D_output_d0[4]),
        .I1(tmp2_reg_917[4]),
        .I2(tmp3_reg_922[4]),
        .O(sum_1_7_fu_622_p2__0_carry__0_i_3_n_4));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__0_i_4
       (.I0(D_output_d0[3]),
        .I1(tmp2_reg_917[3]),
        .I2(tmp3_reg_922[3]),
        .O(sum_1_7_fu_622_p2__0_carry__0_i_4_n_4));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__0_i_5
       (.I0(D_output_d0[7]),
        .I1(tmp2_reg_917[7]),
        .I2(tmp3_reg_922[7]),
        .I3(sum_1_7_fu_622_p2__0_carry__0_i_1_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__0_i_5_n_4));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__0_i_6
       (.I0(D_output_d0[6]),
        .I1(tmp2_reg_917[6]),
        .I2(tmp3_reg_922[6]),
        .I3(sum_1_7_fu_622_p2__0_carry__0_i_2_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__0_i_6_n_4));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__0_i_7
       (.I0(D_output_d0[5]),
        .I1(tmp2_reg_917[5]),
        .I2(tmp3_reg_922[5]),
        .I3(sum_1_7_fu_622_p2__0_carry__0_i_3_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__0_i_7_n_4));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__0_i_8
       (.I0(D_output_d0[4]),
        .I1(tmp2_reg_917[4]),
        .I2(tmp3_reg_922[4]),
        .I3(sum_1_7_fu_622_p2__0_carry__0_i_4_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__0_i_8_n_4));
  CARRY4 sum_1_7_fu_622_p2__0_carry__1
       (.CI(sum_1_7_fu_622_p2__0_carry__0_n_4),
        .CO({sum_1_7_fu_622_p2__0_carry__1_n_4,sum_1_7_fu_622_p2__0_carry__1_n_5,sum_1_7_fu_622_p2__0_carry__1_n_6,sum_1_7_fu_622_p2__0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({sum_1_7_fu_622_p2__0_carry__1_i_1_n_4,sum_1_7_fu_622_p2__0_carry__1_i_2_n_4,sum_1_7_fu_622_p2__0_carry__1_i_3_n_4,sum_1_7_fu_622_p2__0_carry__1_i_4_n_4}),
        .O(sum_1_7_fu_622_p2[11:8]),
        .S({sum_1_7_fu_622_p2__0_carry__1_i_5_n_4,sum_1_7_fu_622_p2__0_carry__1_i_6_n_4,sum_1_7_fu_622_p2__0_carry__1_i_7_n_4,sum_1_7_fu_622_p2__0_carry__1_i_8_n_4}));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__1_i_1
       (.I0(D_output_d0[10]),
        .I1(tmp2_reg_917[10]),
        .I2(tmp3_reg_922[10]),
        .O(sum_1_7_fu_622_p2__0_carry__1_i_1_n_4));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__1_i_2
       (.I0(D_output_d0[9]),
        .I1(tmp2_reg_917[9]),
        .I2(tmp3_reg_922[9]),
        .O(sum_1_7_fu_622_p2__0_carry__1_i_2_n_4));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__1_i_3
       (.I0(D_output_d0[8]),
        .I1(tmp2_reg_917[8]),
        .I2(tmp3_reg_922[8]),
        .O(sum_1_7_fu_622_p2__0_carry__1_i_3_n_4));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__1_i_4
       (.I0(D_output_d0[7]),
        .I1(tmp2_reg_917[7]),
        .I2(tmp3_reg_922[7]),
        .O(sum_1_7_fu_622_p2__0_carry__1_i_4_n_4));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__1_i_5
       (.I0(D_output_d0[11]),
        .I1(tmp2_reg_917[11]),
        .I2(tmp3_reg_922[11]),
        .I3(sum_1_7_fu_622_p2__0_carry__1_i_1_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__1_i_5_n_4));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__1_i_6
       (.I0(D_output_d0[10]),
        .I1(tmp2_reg_917[10]),
        .I2(tmp3_reg_922[10]),
        .I3(sum_1_7_fu_622_p2__0_carry__1_i_2_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__1_i_6_n_4));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__1_i_7
       (.I0(D_output_d0[9]),
        .I1(tmp2_reg_917[9]),
        .I2(tmp3_reg_922[9]),
        .I3(sum_1_7_fu_622_p2__0_carry__1_i_3_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__1_i_7_n_4));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__1_i_8
       (.I0(D_output_d0[8]),
        .I1(tmp2_reg_917[8]),
        .I2(tmp3_reg_922[8]),
        .I3(sum_1_7_fu_622_p2__0_carry__1_i_4_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__1_i_8_n_4));
  CARRY4 sum_1_7_fu_622_p2__0_carry__2
       (.CI(sum_1_7_fu_622_p2__0_carry__1_n_4),
        .CO({sum_1_7_fu_622_p2__0_carry__2_n_4,sum_1_7_fu_622_p2__0_carry__2_n_5,sum_1_7_fu_622_p2__0_carry__2_n_6,sum_1_7_fu_622_p2__0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({sum_1_7_fu_622_p2__0_carry__2_i_1_n_4,sum_1_7_fu_622_p2__0_carry__2_i_2_n_4,sum_1_7_fu_622_p2__0_carry__2_i_3_n_4,sum_1_7_fu_622_p2__0_carry__2_i_4_n_4}),
        .O(sum_1_7_fu_622_p2[15:12]),
        .S({sum_1_7_fu_622_p2__0_carry__2_i_5_n_4,sum_1_7_fu_622_p2__0_carry__2_i_6_n_4,sum_1_7_fu_622_p2__0_carry__2_i_7_n_4,sum_1_7_fu_622_p2__0_carry__2_i_8_n_4}));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__2_i_1
       (.I0(D_output_d0[14]),
        .I1(tmp2_reg_917[14]),
        .I2(tmp3_reg_922[14]),
        .O(sum_1_7_fu_622_p2__0_carry__2_i_1_n_4));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__2_i_2
       (.I0(D_output_d0[13]),
        .I1(tmp2_reg_917[13]),
        .I2(tmp3_reg_922[13]),
        .O(sum_1_7_fu_622_p2__0_carry__2_i_2_n_4));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__2_i_3
       (.I0(D_output_d0[12]),
        .I1(tmp2_reg_917[12]),
        .I2(tmp3_reg_922[12]),
        .O(sum_1_7_fu_622_p2__0_carry__2_i_3_n_4));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__2_i_4
       (.I0(D_output_d0[11]),
        .I1(tmp2_reg_917[11]),
        .I2(tmp3_reg_922[11]),
        .O(sum_1_7_fu_622_p2__0_carry__2_i_4_n_4));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__2_i_5
       (.I0(D_output_d0[15]),
        .I1(tmp2_reg_917[15]),
        .I2(tmp3_reg_922[15]),
        .I3(sum_1_7_fu_622_p2__0_carry__2_i_1_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__2_i_5_n_4));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__2_i_6
       (.I0(D_output_d0[14]),
        .I1(tmp2_reg_917[14]),
        .I2(tmp3_reg_922[14]),
        .I3(sum_1_7_fu_622_p2__0_carry__2_i_2_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__2_i_6_n_4));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__2_i_7
       (.I0(D_output_d0[13]),
        .I1(tmp2_reg_917[13]),
        .I2(tmp3_reg_922[13]),
        .I3(sum_1_7_fu_622_p2__0_carry__2_i_3_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__2_i_7_n_4));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__2_i_8
       (.I0(D_output_d0[12]),
        .I1(tmp2_reg_917[12]),
        .I2(tmp3_reg_922[12]),
        .I3(sum_1_7_fu_622_p2__0_carry__2_i_4_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__2_i_8_n_4));
  CARRY4 sum_1_7_fu_622_p2__0_carry__3
       (.CI(sum_1_7_fu_622_p2__0_carry__2_n_4),
        .CO({sum_1_7_fu_622_p2__0_carry__3_n_4,sum_1_7_fu_622_p2__0_carry__3_n_5,sum_1_7_fu_622_p2__0_carry__3_n_6,sum_1_7_fu_622_p2__0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({sum_1_7_fu_622_p2__0_carry__3_i_1_n_4,sum_1_7_fu_622_p2__0_carry__3_i_2_n_4,sum_1_7_fu_622_p2__0_carry__3_i_3_n_4,sum_1_7_fu_622_p2__0_carry__3_i_4_n_4}),
        .O(sum_1_7_fu_622_p2[19:16]),
        .S({sum_1_7_fu_622_p2__0_carry__3_i_5_n_4,sum_1_7_fu_622_p2__0_carry__3_i_6_n_4,sum_1_7_fu_622_p2__0_carry__3_i_7_n_4,sum_1_7_fu_622_p2__0_carry__3_i_8_n_4}));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__3_i_1
       (.I0(D_output_d0[18]),
        .I1(tmp2_reg_917[18]),
        .I2(tmp3_reg_922[18]),
        .O(sum_1_7_fu_622_p2__0_carry__3_i_1_n_4));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__3_i_2
       (.I0(D_output_d0[17]),
        .I1(tmp2_reg_917[17]),
        .I2(tmp3_reg_922[17]),
        .O(sum_1_7_fu_622_p2__0_carry__3_i_2_n_4));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__3_i_3
       (.I0(D_output_d0[16]),
        .I1(tmp2_reg_917[16]),
        .I2(tmp3_reg_922[16]),
        .O(sum_1_7_fu_622_p2__0_carry__3_i_3_n_4));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__3_i_4
       (.I0(D_output_d0[15]),
        .I1(tmp2_reg_917[15]),
        .I2(tmp3_reg_922[15]),
        .O(sum_1_7_fu_622_p2__0_carry__3_i_4_n_4));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__3_i_5
       (.I0(D_output_d0[19]),
        .I1(tmp2_reg_917[19]),
        .I2(tmp3_reg_922[19]),
        .I3(sum_1_7_fu_622_p2__0_carry__3_i_1_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__3_i_5_n_4));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__3_i_6
       (.I0(D_output_d0[18]),
        .I1(tmp2_reg_917[18]),
        .I2(tmp3_reg_922[18]),
        .I3(sum_1_7_fu_622_p2__0_carry__3_i_2_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__3_i_6_n_4));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__3_i_7
       (.I0(D_output_d0[17]),
        .I1(tmp2_reg_917[17]),
        .I2(tmp3_reg_922[17]),
        .I3(sum_1_7_fu_622_p2__0_carry__3_i_3_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__3_i_7_n_4));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__3_i_8
       (.I0(D_output_d0[16]),
        .I1(tmp2_reg_917[16]),
        .I2(tmp3_reg_922[16]),
        .I3(sum_1_7_fu_622_p2__0_carry__3_i_4_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__3_i_8_n_4));
  CARRY4 sum_1_7_fu_622_p2__0_carry__4
       (.CI(sum_1_7_fu_622_p2__0_carry__3_n_4),
        .CO({sum_1_7_fu_622_p2__0_carry__4_n_4,sum_1_7_fu_622_p2__0_carry__4_n_5,sum_1_7_fu_622_p2__0_carry__4_n_6,sum_1_7_fu_622_p2__0_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({sum_1_7_fu_622_p2__0_carry__4_i_1_n_4,sum_1_7_fu_622_p2__0_carry__4_i_2_n_4,sum_1_7_fu_622_p2__0_carry__4_i_3_n_4,sum_1_7_fu_622_p2__0_carry__4_i_4_n_4}),
        .O(sum_1_7_fu_622_p2[23:20]),
        .S({sum_1_7_fu_622_p2__0_carry__4_i_5_n_4,sum_1_7_fu_622_p2__0_carry__4_i_6_n_4,sum_1_7_fu_622_p2__0_carry__4_i_7_n_4,sum_1_7_fu_622_p2__0_carry__4_i_8_n_4}));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__4_i_1
       (.I0(D_output_d0[22]),
        .I1(tmp2_reg_917[22]),
        .I2(tmp3_reg_922[22]),
        .O(sum_1_7_fu_622_p2__0_carry__4_i_1_n_4));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__4_i_2
       (.I0(D_output_d0[21]),
        .I1(tmp2_reg_917[21]),
        .I2(tmp3_reg_922[21]),
        .O(sum_1_7_fu_622_p2__0_carry__4_i_2_n_4));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__4_i_3
       (.I0(D_output_d0[20]),
        .I1(tmp2_reg_917[20]),
        .I2(tmp3_reg_922[20]),
        .O(sum_1_7_fu_622_p2__0_carry__4_i_3_n_4));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__4_i_4
       (.I0(D_output_d0[19]),
        .I1(tmp2_reg_917[19]),
        .I2(tmp3_reg_922[19]),
        .O(sum_1_7_fu_622_p2__0_carry__4_i_4_n_4));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__4_i_5
       (.I0(D_output_d0[23]),
        .I1(tmp2_reg_917[23]),
        .I2(tmp3_reg_922[23]),
        .I3(sum_1_7_fu_622_p2__0_carry__4_i_1_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__4_i_5_n_4));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__4_i_6
       (.I0(D_output_d0[22]),
        .I1(tmp2_reg_917[22]),
        .I2(tmp3_reg_922[22]),
        .I3(sum_1_7_fu_622_p2__0_carry__4_i_2_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__4_i_6_n_4));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__4_i_7
       (.I0(D_output_d0[21]),
        .I1(tmp2_reg_917[21]),
        .I2(tmp3_reg_922[21]),
        .I3(sum_1_7_fu_622_p2__0_carry__4_i_3_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__4_i_7_n_4));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__4_i_8
       (.I0(D_output_d0[20]),
        .I1(tmp2_reg_917[20]),
        .I2(tmp3_reg_922[20]),
        .I3(sum_1_7_fu_622_p2__0_carry__4_i_4_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__4_i_8_n_4));
  CARRY4 sum_1_7_fu_622_p2__0_carry__5
       (.CI(sum_1_7_fu_622_p2__0_carry__4_n_4),
        .CO({sum_1_7_fu_622_p2__0_carry__5_n_4,sum_1_7_fu_622_p2__0_carry__5_n_5,sum_1_7_fu_622_p2__0_carry__5_n_6,sum_1_7_fu_622_p2__0_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({sum_1_7_fu_622_p2__0_carry__5_i_1_n_4,sum_1_7_fu_622_p2__0_carry__5_i_2_n_4,sum_1_7_fu_622_p2__0_carry__5_i_3_n_4,sum_1_7_fu_622_p2__0_carry__5_i_4_n_4}),
        .O(sum_1_7_fu_622_p2[27:24]),
        .S({sum_1_7_fu_622_p2__0_carry__5_i_5_n_4,sum_1_7_fu_622_p2__0_carry__5_i_6_n_4,sum_1_7_fu_622_p2__0_carry__5_i_7_n_4,sum_1_7_fu_622_p2__0_carry__5_i_8_n_4}));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__5_i_1
       (.I0(D_output_d0[26]),
        .I1(tmp2_reg_917[26]),
        .I2(tmp3_reg_922[26]),
        .O(sum_1_7_fu_622_p2__0_carry__5_i_1_n_4));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__5_i_2
       (.I0(D_output_d0[25]),
        .I1(tmp2_reg_917[25]),
        .I2(tmp3_reg_922[25]),
        .O(sum_1_7_fu_622_p2__0_carry__5_i_2_n_4));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__5_i_3
       (.I0(D_output_d0[24]),
        .I1(tmp2_reg_917[24]),
        .I2(tmp3_reg_922[24]),
        .O(sum_1_7_fu_622_p2__0_carry__5_i_3_n_4));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__5_i_4
       (.I0(D_output_d0[23]),
        .I1(tmp2_reg_917[23]),
        .I2(tmp3_reg_922[23]),
        .O(sum_1_7_fu_622_p2__0_carry__5_i_4_n_4));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__5_i_5
       (.I0(D_output_d0[27]),
        .I1(tmp2_reg_917[27]),
        .I2(tmp3_reg_922[27]),
        .I3(sum_1_7_fu_622_p2__0_carry__5_i_1_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__5_i_5_n_4));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__5_i_6
       (.I0(D_output_d0[26]),
        .I1(tmp2_reg_917[26]),
        .I2(tmp3_reg_922[26]),
        .I3(sum_1_7_fu_622_p2__0_carry__5_i_2_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__5_i_6_n_4));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__5_i_7
       (.I0(D_output_d0[25]),
        .I1(tmp2_reg_917[25]),
        .I2(tmp3_reg_922[25]),
        .I3(sum_1_7_fu_622_p2__0_carry__5_i_3_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__5_i_7_n_4));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__5_i_8
       (.I0(D_output_d0[24]),
        .I1(tmp2_reg_917[24]),
        .I2(tmp3_reg_922[24]),
        .I3(sum_1_7_fu_622_p2__0_carry__5_i_4_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__5_i_8_n_4));
  CARRY4 sum_1_7_fu_622_p2__0_carry__6
       (.CI(sum_1_7_fu_622_p2__0_carry__5_n_4),
        .CO({NLW_sum_1_7_fu_622_p2__0_carry__6_CO_UNCONNECTED[3],sum_1_7_fu_622_p2__0_carry__6_n_5,sum_1_7_fu_622_p2__0_carry__6_n_6,sum_1_7_fu_622_p2__0_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,sum_1_7_fu_622_p2__0_carry__6_i_1_n_4,sum_1_7_fu_622_p2__0_carry__6_i_2_n_4,sum_1_7_fu_622_p2__0_carry__6_i_3_n_4}),
        .O(sum_1_7_fu_622_p2[31:28]),
        .S({sum_1_7_fu_622_p2__0_carry__6_i_4_n_4,sum_1_7_fu_622_p2__0_carry__6_i_5_n_4,sum_1_7_fu_622_p2__0_carry__6_i_6_n_4,sum_1_7_fu_622_p2__0_carry__6_i_7_n_4}));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__6_i_1
       (.I0(D_output_d0[29]),
        .I1(tmp2_reg_917[29]),
        .I2(tmp3_reg_922[29]),
        .O(sum_1_7_fu_622_p2__0_carry__6_i_1_n_4));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__6_i_2
       (.I0(D_output_d0[28]),
        .I1(tmp2_reg_917[28]),
        .I2(tmp3_reg_922[28]),
        .O(sum_1_7_fu_622_p2__0_carry__6_i_2_n_4));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry__6_i_3
       (.I0(D_output_d0[27]),
        .I1(tmp2_reg_917[27]),
        .I2(tmp3_reg_922[27]),
        .O(sum_1_7_fu_622_p2__0_carry__6_i_3_n_4));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    sum_1_7_fu_622_p2__0_carry__6_i_4
       (.I0(tmp3_reg_922[30]),
        .I1(tmp2_reg_917[30]),
        .I2(D_output_d0[30]),
        .I3(tmp2_reg_917[31]),
        .I4(D_output_d0[31]),
        .I5(tmp3_reg_922[31]),
        .O(sum_1_7_fu_622_p2__0_carry__6_i_4_n_4));
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__6_i_5
       (.I0(sum_1_7_fu_622_p2__0_carry__6_i_1_n_4),
        .I1(tmp2_reg_917[30]),
        .I2(D_output_d0[30]),
        .I3(tmp3_reg_922[30]),
        .O(sum_1_7_fu_622_p2__0_carry__6_i_5_n_4));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__6_i_6
       (.I0(D_output_d0[29]),
        .I1(tmp2_reg_917[29]),
        .I2(tmp3_reg_922[29]),
        .I3(sum_1_7_fu_622_p2__0_carry__6_i_2_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__6_i_6_n_4));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry__6_i_7
       (.I0(D_output_d0[28]),
        .I1(tmp2_reg_917[28]),
        .I2(tmp3_reg_922[28]),
        .I3(sum_1_7_fu_622_p2__0_carry__6_i_3_n_4),
        .O(sum_1_7_fu_622_p2__0_carry__6_i_7_n_4));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry_i_1
       (.I0(D_output_d0[2]),
        .I1(tmp2_reg_917[2]),
        .I2(tmp3_reg_922[2]),
        .O(sum_1_7_fu_622_p2__0_carry_i_1_n_4));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry_i_2
       (.I0(D_output_d0[1]),
        .I1(tmp2_reg_917[1]),
        .I2(tmp3_reg_922[1]),
        .O(sum_1_7_fu_622_p2__0_carry_i_2_n_4));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    sum_1_7_fu_622_p2__0_carry_i_3
       (.I0(D_output_d0[0]),
        .I1(tmp2_reg_917[0]),
        .I2(tmp3_reg_922[0]),
        .O(sum_1_7_fu_622_p2__0_carry_i_3_n_4));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry_i_4
       (.I0(D_output_d0[3]),
        .I1(tmp2_reg_917[3]),
        .I2(tmp3_reg_922[3]),
        .I3(sum_1_7_fu_622_p2__0_carry_i_1_n_4),
        .O(sum_1_7_fu_622_p2__0_carry_i_4_n_4));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry_i_5
       (.I0(D_output_d0[2]),
        .I1(tmp2_reg_917[2]),
        .I2(tmp3_reg_922[2]),
        .I3(sum_1_7_fu_622_p2__0_carry_i_2_n_4),
        .O(sum_1_7_fu_622_p2__0_carry_i_5_n_4));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sum_1_7_fu_622_p2__0_carry_i_6
       (.I0(D_output_d0[1]),
        .I1(tmp2_reg_917[1]),
        .I2(tmp3_reg_922[1]),
        .I3(sum_1_7_fu_622_p2__0_carry_i_3_n_4),
        .O(sum_1_7_fu_622_p2__0_carry_i_6_n_4));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    sum_1_7_fu_622_p2__0_carry_i_7
       (.I0(D_output_d0[0]),
        .I1(tmp2_reg_917[0]),
        .I2(tmp3_reg_922[0]),
        .O(sum_1_7_fu_622_p2__0_carry_i_7_n_4));
  FDRE \sum_reg_673_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [0]),
        .Q(sum_reg_673[0]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [10]),
        .Q(sum_reg_673[10]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [11]),
        .Q(sum_reg_673[11]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [12]),
        .Q(sum_reg_673[12]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [13]),
        .Q(sum_reg_673[13]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [14]),
        .Q(sum_reg_673[14]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [15]),
        .Q(sum_reg_673[15]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [16]),
        .Q(sum_reg_673[16]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [17]),
        .Q(sum_reg_673[17]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [18]),
        .Q(sum_reg_673[18]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [19]),
        .Q(sum_reg_673[19]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [1]),
        .Q(sum_reg_673[1]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [20]),
        .Q(sum_reg_673[20]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [21]),
        .Q(sum_reg_673[21]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [22]),
        .Q(sum_reg_673[22]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [23]),
        .Q(sum_reg_673[23]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [24]),
        .Q(sum_reg_673[24]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [25]),
        .Q(sum_reg_673[25]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [26]),
        .Q(sum_reg_673[26]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [27]),
        .Q(sum_reg_673[27]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [28]),
        .Q(sum_reg_673[28]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [29]),
        .Q(sum_reg_673[29]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [2]),
        .Q(sum_reg_673[2]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [30]),
        .Q(sum_reg_673[30]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [31]),
        .Q(sum_reg_673[31]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [3]),
        .Q(sum_reg_673[3]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [4]),
        .Q(sum_reg_673[4]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [5]),
        .Q(sum_reg_673[5]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [6]),
        .Q(sum_reg_673[6]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [7]),
        .Q(sum_reg_673[7]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [8]),
        .Q(sum_reg_673[8]),
        .R(1'b0));
  FDRE \sum_reg_673_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg [9]),
        .Q(sum_reg_673[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[11]_i_2 
       (.I0(tmp_6_2_reg_892[11]),
        .I1(tmp_6_3_reg_897[11]),
        .O(\tmp2_reg_917[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[11]_i_3 
       (.I0(tmp_6_2_reg_892[10]),
        .I1(tmp_6_3_reg_897[10]),
        .O(\tmp2_reg_917[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[11]_i_4 
       (.I0(tmp_6_2_reg_892[9]),
        .I1(tmp_6_3_reg_897[9]),
        .O(\tmp2_reg_917[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[11]_i_5 
       (.I0(tmp_6_2_reg_892[8]),
        .I1(tmp_6_3_reg_897[8]),
        .O(\tmp2_reg_917[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[15]_i_2 
       (.I0(tmp_6_2_reg_892[15]),
        .I1(tmp_6_3_reg_897[15]),
        .O(\tmp2_reg_917[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[15]_i_3 
       (.I0(tmp_6_2_reg_892[14]),
        .I1(tmp_6_3_reg_897[14]),
        .O(\tmp2_reg_917[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[15]_i_4 
       (.I0(tmp_6_2_reg_892[13]),
        .I1(tmp_6_3_reg_897[13]),
        .O(\tmp2_reg_917[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[15]_i_5 
       (.I0(tmp_6_2_reg_892[12]),
        .I1(tmp_6_3_reg_897[12]),
        .O(\tmp2_reg_917[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[19]_i_2 
       (.I0(tmp_6_2_reg_892[19]),
        .I1(tmp_6_3_reg_897[19]),
        .O(\tmp2_reg_917[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[19]_i_3 
       (.I0(tmp_6_2_reg_892[18]),
        .I1(tmp_6_3_reg_897[18]),
        .O(\tmp2_reg_917[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[19]_i_4 
       (.I0(tmp_6_2_reg_892[17]),
        .I1(tmp_6_3_reg_897[17]),
        .O(\tmp2_reg_917[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[19]_i_5 
       (.I0(tmp_6_2_reg_892[16]),
        .I1(tmp_6_3_reg_897[16]),
        .O(\tmp2_reg_917[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[23]_i_2 
       (.I0(tmp_6_2_reg_892[23]),
        .I1(tmp_6_3_reg_897[23]),
        .O(\tmp2_reg_917[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[23]_i_3 
       (.I0(tmp_6_2_reg_892[22]),
        .I1(tmp_6_3_reg_897[22]),
        .O(\tmp2_reg_917[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[23]_i_4 
       (.I0(tmp_6_2_reg_892[21]),
        .I1(tmp_6_3_reg_897[21]),
        .O(\tmp2_reg_917[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[23]_i_5 
       (.I0(tmp_6_2_reg_892[20]),
        .I1(tmp_6_3_reg_897[20]),
        .O(\tmp2_reg_917[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[27]_i_2 
       (.I0(tmp_6_2_reg_892[27]),
        .I1(tmp_6_3_reg_897[27]),
        .O(\tmp2_reg_917[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[27]_i_3 
       (.I0(tmp_6_2_reg_892[26]),
        .I1(tmp_6_3_reg_897[26]),
        .O(\tmp2_reg_917[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[27]_i_4 
       (.I0(tmp_6_2_reg_892[25]),
        .I1(tmp_6_3_reg_897[25]),
        .O(\tmp2_reg_917[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[27]_i_5 
       (.I0(tmp_6_2_reg_892[24]),
        .I1(tmp_6_3_reg_897[24]),
        .O(\tmp2_reg_917[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[31]_i_2 
       (.I0(tmp_6_2_reg_892[31]),
        .I1(tmp_6_3_reg_897[31]),
        .O(\tmp2_reg_917[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[31]_i_3 
       (.I0(tmp_6_2_reg_892[30]),
        .I1(tmp_6_3_reg_897[30]),
        .O(\tmp2_reg_917[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[31]_i_4 
       (.I0(tmp_6_2_reg_892[29]),
        .I1(tmp_6_3_reg_897[29]),
        .O(\tmp2_reg_917[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[31]_i_5 
       (.I0(tmp_6_2_reg_892[28]),
        .I1(tmp_6_3_reg_897[28]),
        .O(\tmp2_reg_917[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[3]_i_2 
       (.I0(tmp_6_2_reg_892[3]),
        .I1(tmp_6_3_reg_897[3]),
        .O(\tmp2_reg_917[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[3]_i_3 
       (.I0(tmp_6_2_reg_892[2]),
        .I1(tmp_6_3_reg_897[2]),
        .O(\tmp2_reg_917[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[3]_i_4 
       (.I0(tmp_6_2_reg_892[1]),
        .I1(tmp_6_3_reg_897[1]),
        .O(\tmp2_reg_917[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[3]_i_5 
       (.I0(tmp_6_2_reg_892[0]),
        .I1(tmp_6_3_reg_897[0]),
        .O(\tmp2_reg_917[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[7]_i_2 
       (.I0(tmp_6_2_reg_892[7]),
        .I1(tmp_6_3_reg_897[7]),
        .O(\tmp2_reg_917[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[7]_i_3 
       (.I0(tmp_6_2_reg_892[6]),
        .I1(tmp_6_3_reg_897[6]),
        .O(\tmp2_reg_917[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[7]_i_4 
       (.I0(tmp_6_2_reg_892[5]),
        .I1(tmp_6_3_reg_897[5]),
        .O(\tmp2_reg_917[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_917[7]_i_5 
       (.I0(tmp_6_2_reg_892[4]),
        .I1(tmp_6_3_reg_897[4]),
        .O(\tmp2_reg_917[7]_i_5_n_4 ));
  FDRE \tmp2_reg_917_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[0]),
        .Q(tmp2_reg_917[0]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[10]),
        .Q(tmp2_reg_917[10]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[11]),
        .Q(tmp2_reg_917[11]),
        .R(1'b0));
  CARRY4 \tmp2_reg_917_reg[11]_i_1 
       (.CI(\tmp2_reg_917_reg[7]_i_1_n_4 ),
        .CO({\tmp2_reg_917_reg[11]_i_1_n_4 ,\tmp2_reg_917_reg[11]_i_1_n_5 ,\tmp2_reg_917_reg[11]_i_1_n_6 ,\tmp2_reg_917_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_2_reg_892[11:8]),
        .O(tmp2_fu_605_p2[11:8]),
        .S({\tmp2_reg_917[11]_i_2_n_4 ,\tmp2_reg_917[11]_i_3_n_4 ,\tmp2_reg_917[11]_i_4_n_4 ,\tmp2_reg_917[11]_i_5_n_4 }));
  FDRE \tmp2_reg_917_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[12]),
        .Q(tmp2_reg_917[12]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[13]),
        .Q(tmp2_reg_917[13]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[14]),
        .Q(tmp2_reg_917[14]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[15]),
        .Q(tmp2_reg_917[15]),
        .R(1'b0));
  CARRY4 \tmp2_reg_917_reg[15]_i_1 
       (.CI(\tmp2_reg_917_reg[11]_i_1_n_4 ),
        .CO({\tmp2_reg_917_reg[15]_i_1_n_4 ,\tmp2_reg_917_reg[15]_i_1_n_5 ,\tmp2_reg_917_reg[15]_i_1_n_6 ,\tmp2_reg_917_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_2_reg_892[15:12]),
        .O(tmp2_fu_605_p2[15:12]),
        .S({\tmp2_reg_917[15]_i_2_n_4 ,\tmp2_reg_917[15]_i_3_n_4 ,\tmp2_reg_917[15]_i_4_n_4 ,\tmp2_reg_917[15]_i_5_n_4 }));
  FDRE \tmp2_reg_917_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[16]),
        .Q(tmp2_reg_917[16]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[17]),
        .Q(tmp2_reg_917[17]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[18]),
        .Q(tmp2_reg_917[18]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[19]),
        .Q(tmp2_reg_917[19]),
        .R(1'b0));
  CARRY4 \tmp2_reg_917_reg[19]_i_1 
       (.CI(\tmp2_reg_917_reg[15]_i_1_n_4 ),
        .CO({\tmp2_reg_917_reg[19]_i_1_n_4 ,\tmp2_reg_917_reg[19]_i_1_n_5 ,\tmp2_reg_917_reg[19]_i_1_n_6 ,\tmp2_reg_917_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_2_reg_892[19:16]),
        .O(tmp2_fu_605_p2[19:16]),
        .S({\tmp2_reg_917[19]_i_2_n_4 ,\tmp2_reg_917[19]_i_3_n_4 ,\tmp2_reg_917[19]_i_4_n_4 ,\tmp2_reg_917[19]_i_5_n_4 }));
  FDRE \tmp2_reg_917_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[1]),
        .Q(tmp2_reg_917[1]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[20]),
        .Q(tmp2_reg_917[20]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[21]),
        .Q(tmp2_reg_917[21]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[22]),
        .Q(tmp2_reg_917[22]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[23]),
        .Q(tmp2_reg_917[23]),
        .R(1'b0));
  CARRY4 \tmp2_reg_917_reg[23]_i_1 
       (.CI(\tmp2_reg_917_reg[19]_i_1_n_4 ),
        .CO({\tmp2_reg_917_reg[23]_i_1_n_4 ,\tmp2_reg_917_reg[23]_i_1_n_5 ,\tmp2_reg_917_reg[23]_i_1_n_6 ,\tmp2_reg_917_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_2_reg_892[23:20]),
        .O(tmp2_fu_605_p2[23:20]),
        .S({\tmp2_reg_917[23]_i_2_n_4 ,\tmp2_reg_917[23]_i_3_n_4 ,\tmp2_reg_917[23]_i_4_n_4 ,\tmp2_reg_917[23]_i_5_n_4 }));
  FDRE \tmp2_reg_917_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[24]),
        .Q(tmp2_reg_917[24]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[25]),
        .Q(tmp2_reg_917[25]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[26]),
        .Q(tmp2_reg_917[26]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[27]),
        .Q(tmp2_reg_917[27]),
        .R(1'b0));
  CARRY4 \tmp2_reg_917_reg[27]_i_1 
       (.CI(\tmp2_reg_917_reg[23]_i_1_n_4 ),
        .CO({\tmp2_reg_917_reg[27]_i_1_n_4 ,\tmp2_reg_917_reg[27]_i_1_n_5 ,\tmp2_reg_917_reg[27]_i_1_n_6 ,\tmp2_reg_917_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_2_reg_892[27:24]),
        .O(tmp2_fu_605_p2[27:24]),
        .S({\tmp2_reg_917[27]_i_2_n_4 ,\tmp2_reg_917[27]_i_3_n_4 ,\tmp2_reg_917[27]_i_4_n_4 ,\tmp2_reg_917[27]_i_5_n_4 }));
  FDRE \tmp2_reg_917_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[28]),
        .Q(tmp2_reg_917[28]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[29]),
        .Q(tmp2_reg_917[29]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[2]),
        .Q(tmp2_reg_917[2]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[30]),
        .Q(tmp2_reg_917[30]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[31]),
        .Q(tmp2_reg_917[31]),
        .R(1'b0));
  CARRY4 \tmp2_reg_917_reg[31]_i_1 
       (.CI(\tmp2_reg_917_reg[27]_i_1_n_4 ),
        .CO({\NLW_tmp2_reg_917_reg[31]_i_1_CO_UNCONNECTED [3],\tmp2_reg_917_reg[31]_i_1_n_5 ,\tmp2_reg_917_reg[31]_i_1_n_6 ,\tmp2_reg_917_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_6_2_reg_892[30:28]}),
        .O(tmp2_fu_605_p2[31:28]),
        .S({\tmp2_reg_917[31]_i_2_n_4 ,\tmp2_reg_917[31]_i_3_n_4 ,\tmp2_reg_917[31]_i_4_n_4 ,\tmp2_reg_917[31]_i_5_n_4 }));
  FDRE \tmp2_reg_917_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[3]),
        .Q(tmp2_reg_917[3]),
        .R(1'b0));
  CARRY4 \tmp2_reg_917_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp2_reg_917_reg[3]_i_1_n_4 ,\tmp2_reg_917_reg[3]_i_1_n_5 ,\tmp2_reg_917_reg[3]_i_1_n_6 ,\tmp2_reg_917_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_2_reg_892[3:0]),
        .O(tmp2_fu_605_p2[3:0]),
        .S({\tmp2_reg_917[3]_i_2_n_4 ,\tmp2_reg_917[3]_i_3_n_4 ,\tmp2_reg_917[3]_i_4_n_4 ,\tmp2_reg_917[3]_i_5_n_4 }));
  FDRE \tmp2_reg_917_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[4]),
        .Q(tmp2_reg_917[4]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[5]),
        .Q(tmp2_reg_917[5]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[6]),
        .Q(tmp2_reg_917[6]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[7]),
        .Q(tmp2_reg_917[7]),
        .R(1'b0));
  CARRY4 \tmp2_reg_917_reg[7]_i_1 
       (.CI(\tmp2_reg_917_reg[3]_i_1_n_4 ),
        .CO({\tmp2_reg_917_reg[7]_i_1_n_4 ,\tmp2_reg_917_reg[7]_i_1_n_5 ,\tmp2_reg_917_reg[7]_i_1_n_6 ,\tmp2_reg_917_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_2_reg_892[7:4]),
        .O(tmp2_fu_605_p2[7:4]),
        .S({\tmp2_reg_917[7]_i_2_n_4 ,\tmp2_reg_917[7]_i_3_n_4 ,\tmp2_reg_917[7]_i_4_n_4 ,\tmp2_reg_917[7]_i_5_n_4 }));
  FDRE \tmp2_reg_917_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[8]),
        .Q(tmp2_reg_917[8]),
        .R(1'b0));
  FDRE \tmp2_reg_917_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp2_fu_605_p2[9]),
        .Q(tmp2_reg_917[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[11]_i_2 
       (.I0(tmp_6_5_reg_907[10]),
        .I1(tmp_6_4_reg_902[10]),
        .I2(tmp5_reg_912[10]),
        .O(\tmp3_reg_922[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[11]_i_3 
       (.I0(tmp_6_5_reg_907[9]),
        .I1(tmp_6_4_reg_902[9]),
        .I2(tmp5_reg_912[9]),
        .O(\tmp3_reg_922[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[11]_i_4 
       (.I0(tmp_6_5_reg_907[8]),
        .I1(tmp_6_4_reg_902[8]),
        .I2(tmp5_reg_912[8]),
        .O(\tmp3_reg_922[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[11]_i_5 
       (.I0(tmp_6_5_reg_907[7]),
        .I1(tmp_6_4_reg_902[7]),
        .I2(tmp5_reg_912[7]),
        .O(\tmp3_reg_922[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[11]_i_6 
       (.I0(tmp_6_5_reg_907[11]),
        .I1(tmp_6_4_reg_902[11]),
        .I2(tmp5_reg_912[11]),
        .I3(\tmp3_reg_922[11]_i_2_n_4 ),
        .O(\tmp3_reg_922[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[11]_i_7 
       (.I0(tmp_6_5_reg_907[10]),
        .I1(tmp_6_4_reg_902[10]),
        .I2(tmp5_reg_912[10]),
        .I3(\tmp3_reg_922[11]_i_3_n_4 ),
        .O(\tmp3_reg_922[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[11]_i_8 
       (.I0(tmp_6_5_reg_907[9]),
        .I1(tmp_6_4_reg_902[9]),
        .I2(tmp5_reg_912[9]),
        .I3(\tmp3_reg_922[11]_i_4_n_4 ),
        .O(\tmp3_reg_922[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[11]_i_9 
       (.I0(tmp_6_5_reg_907[8]),
        .I1(tmp_6_4_reg_902[8]),
        .I2(tmp5_reg_912[8]),
        .I3(\tmp3_reg_922[11]_i_5_n_4 ),
        .O(\tmp3_reg_922[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[15]_i_2 
       (.I0(tmp_6_5_reg_907[14]),
        .I1(tmp_6_4_reg_902[14]),
        .I2(tmp5_reg_912[14]),
        .O(\tmp3_reg_922[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[15]_i_3 
       (.I0(tmp_6_5_reg_907[13]),
        .I1(tmp_6_4_reg_902[13]),
        .I2(tmp5_reg_912[13]),
        .O(\tmp3_reg_922[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[15]_i_4 
       (.I0(tmp_6_5_reg_907[12]),
        .I1(tmp_6_4_reg_902[12]),
        .I2(tmp5_reg_912[12]),
        .O(\tmp3_reg_922[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[15]_i_5 
       (.I0(tmp_6_5_reg_907[11]),
        .I1(tmp_6_4_reg_902[11]),
        .I2(tmp5_reg_912[11]),
        .O(\tmp3_reg_922[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[15]_i_6 
       (.I0(tmp_6_5_reg_907[15]),
        .I1(tmp_6_4_reg_902[15]),
        .I2(tmp5_reg_912[15]),
        .I3(\tmp3_reg_922[15]_i_2_n_4 ),
        .O(\tmp3_reg_922[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[15]_i_7 
       (.I0(tmp_6_5_reg_907[14]),
        .I1(tmp_6_4_reg_902[14]),
        .I2(tmp5_reg_912[14]),
        .I3(\tmp3_reg_922[15]_i_3_n_4 ),
        .O(\tmp3_reg_922[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[15]_i_8 
       (.I0(tmp_6_5_reg_907[13]),
        .I1(tmp_6_4_reg_902[13]),
        .I2(tmp5_reg_912[13]),
        .I3(\tmp3_reg_922[15]_i_4_n_4 ),
        .O(\tmp3_reg_922[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[15]_i_9 
       (.I0(tmp_6_5_reg_907[12]),
        .I1(tmp_6_4_reg_902[12]),
        .I2(tmp5_reg_912[12]),
        .I3(\tmp3_reg_922[15]_i_5_n_4 ),
        .O(\tmp3_reg_922[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[19]_i_2 
       (.I0(tmp_6_5_reg_907[18]),
        .I1(tmp_6_4_reg_902[18]),
        .I2(tmp5_reg_912[18]),
        .O(\tmp3_reg_922[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[19]_i_3 
       (.I0(tmp_6_5_reg_907[17]),
        .I1(tmp_6_4_reg_902[17]),
        .I2(tmp5_reg_912[17]),
        .O(\tmp3_reg_922[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[19]_i_4 
       (.I0(tmp_6_5_reg_907[16]),
        .I1(tmp_6_4_reg_902[16]),
        .I2(tmp5_reg_912[16]),
        .O(\tmp3_reg_922[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[19]_i_5 
       (.I0(tmp_6_5_reg_907[15]),
        .I1(tmp_6_4_reg_902[15]),
        .I2(tmp5_reg_912[15]),
        .O(\tmp3_reg_922[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[19]_i_6 
       (.I0(tmp_6_5_reg_907[19]),
        .I1(tmp_6_4_reg_902[19]),
        .I2(tmp5_reg_912[19]),
        .I3(\tmp3_reg_922[19]_i_2_n_4 ),
        .O(\tmp3_reg_922[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[19]_i_7 
       (.I0(tmp_6_5_reg_907[18]),
        .I1(tmp_6_4_reg_902[18]),
        .I2(tmp5_reg_912[18]),
        .I3(\tmp3_reg_922[19]_i_3_n_4 ),
        .O(\tmp3_reg_922[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[19]_i_8 
       (.I0(tmp_6_5_reg_907[17]),
        .I1(tmp_6_4_reg_902[17]),
        .I2(tmp5_reg_912[17]),
        .I3(\tmp3_reg_922[19]_i_4_n_4 ),
        .O(\tmp3_reg_922[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[19]_i_9 
       (.I0(tmp_6_5_reg_907[16]),
        .I1(tmp_6_4_reg_902[16]),
        .I2(tmp5_reg_912[16]),
        .I3(\tmp3_reg_922[19]_i_5_n_4 ),
        .O(\tmp3_reg_922[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[23]_i_2 
       (.I0(tmp_6_5_reg_907[22]),
        .I1(tmp_6_4_reg_902[22]),
        .I2(tmp5_reg_912[22]),
        .O(\tmp3_reg_922[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[23]_i_3 
       (.I0(tmp_6_5_reg_907[21]),
        .I1(tmp_6_4_reg_902[21]),
        .I2(tmp5_reg_912[21]),
        .O(\tmp3_reg_922[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[23]_i_4 
       (.I0(tmp_6_5_reg_907[20]),
        .I1(tmp_6_4_reg_902[20]),
        .I2(tmp5_reg_912[20]),
        .O(\tmp3_reg_922[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[23]_i_5 
       (.I0(tmp_6_5_reg_907[19]),
        .I1(tmp_6_4_reg_902[19]),
        .I2(tmp5_reg_912[19]),
        .O(\tmp3_reg_922[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[23]_i_6 
       (.I0(tmp_6_5_reg_907[23]),
        .I1(tmp_6_4_reg_902[23]),
        .I2(tmp5_reg_912[23]),
        .I3(\tmp3_reg_922[23]_i_2_n_4 ),
        .O(\tmp3_reg_922[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[23]_i_7 
       (.I0(tmp_6_5_reg_907[22]),
        .I1(tmp_6_4_reg_902[22]),
        .I2(tmp5_reg_912[22]),
        .I3(\tmp3_reg_922[23]_i_3_n_4 ),
        .O(\tmp3_reg_922[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[23]_i_8 
       (.I0(tmp_6_5_reg_907[21]),
        .I1(tmp_6_4_reg_902[21]),
        .I2(tmp5_reg_912[21]),
        .I3(\tmp3_reg_922[23]_i_4_n_4 ),
        .O(\tmp3_reg_922[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[23]_i_9 
       (.I0(tmp_6_5_reg_907[20]),
        .I1(tmp_6_4_reg_902[20]),
        .I2(tmp5_reg_912[20]),
        .I3(\tmp3_reg_922[23]_i_5_n_4 ),
        .O(\tmp3_reg_922[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[27]_i_2 
       (.I0(tmp_6_5_reg_907[26]),
        .I1(tmp_6_4_reg_902[26]),
        .I2(tmp5_reg_912[26]),
        .O(\tmp3_reg_922[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[27]_i_3 
       (.I0(tmp_6_5_reg_907[25]),
        .I1(tmp_6_4_reg_902[25]),
        .I2(tmp5_reg_912[25]),
        .O(\tmp3_reg_922[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[27]_i_4 
       (.I0(tmp_6_5_reg_907[24]),
        .I1(tmp_6_4_reg_902[24]),
        .I2(tmp5_reg_912[24]),
        .O(\tmp3_reg_922[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[27]_i_5 
       (.I0(tmp_6_5_reg_907[23]),
        .I1(tmp_6_4_reg_902[23]),
        .I2(tmp5_reg_912[23]),
        .O(\tmp3_reg_922[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[27]_i_6 
       (.I0(tmp_6_5_reg_907[27]),
        .I1(tmp_6_4_reg_902[27]),
        .I2(tmp5_reg_912[27]),
        .I3(\tmp3_reg_922[27]_i_2_n_4 ),
        .O(\tmp3_reg_922[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[27]_i_7 
       (.I0(tmp_6_5_reg_907[26]),
        .I1(tmp_6_4_reg_902[26]),
        .I2(tmp5_reg_912[26]),
        .I3(\tmp3_reg_922[27]_i_3_n_4 ),
        .O(\tmp3_reg_922[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[27]_i_8 
       (.I0(tmp_6_5_reg_907[25]),
        .I1(tmp_6_4_reg_902[25]),
        .I2(tmp5_reg_912[25]),
        .I3(\tmp3_reg_922[27]_i_4_n_4 ),
        .O(\tmp3_reg_922[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[27]_i_9 
       (.I0(tmp_6_5_reg_907[24]),
        .I1(tmp_6_4_reg_902[24]),
        .I2(tmp5_reg_912[24]),
        .I3(\tmp3_reg_922[27]_i_5_n_4 ),
        .O(\tmp3_reg_922[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[31]_i_2 
       (.I0(tmp_6_5_reg_907[29]),
        .I1(tmp_6_4_reg_902[29]),
        .I2(tmp5_reg_912[29]),
        .O(\tmp3_reg_922[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[31]_i_3 
       (.I0(tmp_6_5_reg_907[28]),
        .I1(tmp_6_4_reg_902[28]),
        .I2(tmp5_reg_912[28]),
        .O(\tmp3_reg_922[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[31]_i_4 
       (.I0(tmp_6_5_reg_907[27]),
        .I1(tmp_6_4_reg_902[27]),
        .I2(tmp5_reg_912[27]),
        .O(\tmp3_reg_922[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp3_reg_922[31]_i_5 
       (.I0(tmp5_reg_912[30]),
        .I1(tmp_6_4_reg_902[30]),
        .I2(tmp_6_5_reg_907[30]),
        .I3(tmp_6_4_reg_902[31]),
        .I4(tmp_6_5_reg_907[31]),
        .I5(tmp5_reg_912[31]),
        .O(\tmp3_reg_922[31]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[31]_i_6 
       (.I0(\tmp3_reg_922[31]_i_2_n_4 ),
        .I1(tmp_6_4_reg_902[30]),
        .I2(tmp_6_5_reg_907[30]),
        .I3(tmp5_reg_912[30]),
        .O(\tmp3_reg_922[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[31]_i_7 
       (.I0(tmp_6_5_reg_907[29]),
        .I1(tmp_6_4_reg_902[29]),
        .I2(tmp5_reg_912[29]),
        .I3(\tmp3_reg_922[31]_i_3_n_4 ),
        .O(\tmp3_reg_922[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[31]_i_8 
       (.I0(tmp_6_5_reg_907[28]),
        .I1(tmp_6_4_reg_902[28]),
        .I2(tmp5_reg_912[28]),
        .I3(\tmp3_reg_922[31]_i_4_n_4 ),
        .O(\tmp3_reg_922[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[3]_i_2 
       (.I0(tmp_6_5_reg_907[2]),
        .I1(tmp_6_4_reg_902[2]),
        .I2(tmp5_reg_912[2]),
        .O(\tmp3_reg_922[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[3]_i_3 
       (.I0(tmp_6_5_reg_907[1]),
        .I1(tmp_6_4_reg_902[1]),
        .I2(tmp5_reg_912[1]),
        .O(\tmp3_reg_922[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[3]_i_4 
       (.I0(tmp_6_5_reg_907[0]),
        .I1(tmp_6_4_reg_902[0]),
        .I2(tmp5_reg_912[0]),
        .O(\tmp3_reg_922[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[3]_i_5 
       (.I0(tmp_6_5_reg_907[3]),
        .I1(tmp_6_4_reg_902[3]),
        .I2(tmp5_reg_912[3]),
        .I3(\tmp3_reg_922[3]_i_2_n_4 ),
        .O(\tmp3_reg_922[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[3]_i_6 
       (.I0(tmp_6_5_reg_907[2]),
        .I1(tmp_6_4_reg_902[2]),
        .I2(tmp5_reg_912[2]),
        .I3(\tmp3_reg_922[3]_i_3_n_4 ),
        .O(\tmp3_reg_922[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[3]_i_7 
       (.I0(tmp_6_5_reg_907[1]),
        .I1(tmp_6_4_reg_902[1]),
        .I2(tmp5_reg_912[1]),
        .I3(\tmp3_reg_922[3]_i_4_n_4 ),
        .O(\tmp3_reg_922[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp3_reg_922[3]_i_8 
       (.I0(tmp_6_5_reg_907[0]),
        .I1(tmp_6_4_reg_902[0]),
        .I2(tmp5_reg_912[0]),
        .O(\tmp3_reg_922[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[7]_i_2 
       (.I0(tmp_6_5_reg_907[6]),
        .I1(tmp_6_4_reg_902[6]),
        .I2(tmp5_reg_912[6]),
        .O(\tmp3_reg_922[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[7]_i_3 
       (.I0(tmp_6_5_reg_907[5]),
        .I1(tmp_6_4_reg_902[5]),
        .I2(tmp5_reg_912[5]),
        .O(\tmp3_reg_922[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[7]_i_4 
       (.I0(tmp_6_5_reg_907[4]),
        .I1(tmp_6_4_reg_902[4]),
        .I2(tmp5_reg_912[4]),
        .O(\tmp3_reg_922[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp3_reg_922[7]_i_5 
       (.I0(tmp_6_5_reg_907[3]),
        .I1(tmp_6_4_reg_902[3]),
        .I2(tmp5_reg_912[3]),
        .O(\tmp3_reg_922[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[7]_i_6 
       (.I0(tmp_6_5_reg_907[7]),
        .I1(tmp_6_4_reg_902[7]),
        .I2(tmp5_reg_912[7]),
        .I3(\tmp3_reg_922[7]_i_2_n_4 ),
        .O(\tmp3_reg_922[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[7]_i_7 
       (.I0(tmp_6_5_reg_907[6]),
        .I1(tmp_6_4_reg_902[6]),
        .I2(tmp5_reg_912[6]),
        .I3(\tmp3_reg_922[7]_i_3_n_4 ),
        .O(\tmp3_reg_922[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[7]_i_8 
       (.I0(tmp_6_5_reg_907[5]),
        .I1(tmp_6_4_reg_902[5]),
        .I2(tmp5_reg_912[5]),
        .I3(\tmp3_reg_922[7]_i_4_n_4 ),
        .O(\tmp3_reg_922[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp3_reg_922[7]_i_9 
       (.I0(tmp_6_5_reg_907[4]),
        .I1(tmp_6_4_reg_902[4]),
        .I2(tmp5_reg_912[4]),
        .I3(\tmp3_reg_922[7]_i_5_n_4 ),
        .O(\tmp3_reg_922[7]_i_9_n_4 ));
  FDRE \tmp3_reg_922_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[0]),
        .Q(tmp3_reg_922[0]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[10]),
        .Q(tmp3_reg_922[10]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[11]),
        .Q(tmp3_reg_922[11]),
        .R(1'b0));
  CARRY4 \tmp3_reg_922_reg[11]_i_1 
       (.CI(\tmp3_reg_922_reg[7]_i_1_n_4 ),
        .CO({\tmp3_reg_922_reg[11]_i_1_n_4 ,\tmp3_reg_922_reg[11]_i_1_n_5 ,\tmp3_reg_922_reg[11]_i_1_n_6 ,\tmp3_reg_922_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_922[11]_i_2_n_4 ,\tmp3_reg_922[11]_i_3_n_4 ,\tmp3_reg_922[11]_i_4_n_4 ,\tmp3_reg_922[11]_i_5_n_4 }),
        .O(tmp3_fu_613_p2[11:8]),
        .S({\tmp3_reg_922[11]_i_6_n_4 ,\tmp3_reg_922[11]_i_7_n_4 ,\tmp3_reg_922[11]_i_8_n_4 ,\tmp3_reg_922[11]_i_9_n_4 }));
  FDRE \tmp3_reg_922_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[12]),
        .Q(tmp3_reg_922[12]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[13]),
        .Q(tmp3_reg_922[13]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[14]),
        .Q(tmp3_reg_922[14]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[15]),
        .Q(tmp3_reg_922[15]),
        .R(1'b0));
  CARRY4 \tmp3_reg_922_reg[15]_i_1 
       (.CI(\tmp3_reg_922_reg[11]_i_1_n_4 ),
        .CO({\tmp3_reg_922_reg[15]_i_1_n_4 ,\tmp3_reg_922_reg[15]_i_1_n_5 ,\tmp3_reg_922_reg[15]_i_1_n_6 ,\tmp3_reg_922_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_922[15]_i_2_n_4 ,\tmp3_reg_922[15]_i_3_n_4 ,\tmp3_reg_922[15]_i_4_n_4 ,\tmp3_reg_922[15]_i_5_n_4 }),
        .O(tmp3_fu_613_p2[15:12]),
        .S({\tmp3_reg_922[15]_i_6_n_4 ,\tmp3_reg_922[15]_i_7_n_4 ,\tmp3_reg_922[15]_i_8_n_4 ,\tmp3_reg_922[15]_i_9_n_4 }));
  FDRE \tmp3_reg_922_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[16]),
        .Q(tmp3_reg_922[16]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[17]),
        .Q(tmp3_reg_922[17]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[18]),
        .Q(tmp3_reg_922[18]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[19]),
        .Q(tmp3_reg_922[19]),
        .R(1'b0));
  CARRY4 \tmp3_reg_922_reg[19]_i_1 
       (.CI(\tmp3_reg_922_reg[15]_i_1_n_4 ),
        .CO({\tmp3_reg_922_reg[19]_i_1_n_4 ,\tmp3_reg_922_reg[19]_i_1_n_5 ,\tmp3_reg_922_reg[19]_i_1_n_6 ,\tmp3_reg_922_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_922[19]_i_2_n_4 ,\tmp3_reg_922[19]_i_3_n_4 ,\tmp3_reg_922[19]_i_4_n_4 ,\tmp3_reg_922[19]_i_5_n_4 }),
        .O(tmp3_fu_613_p2[19:16]),
        .S({\tmp3_reg_922[19]_i_6_n_4 ,\tmp3_reg_922[19]_i_7_n_4 ,\tmp3_reg_922[19]_i_8_n_4 ,\tmp3_reg_922[19]_i_9_n_4 }));
  FDRE \tmp3_reg_922_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[1]),
        .Q(tmp3_reg_922[1]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[20]),
        .Q(tmp3_reg_922[20]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[21]),
        .Q(tmp3_reg_922[21]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[22]),
        .Q(tmp3_reg_922[22]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[23]),
        .Q(tmp3_reg_922[23]),
        .R(1'b0));
  CARRY4 \tmp3_reg_922_reg[23]_i_1 
       (.CI(\tmp3_reg_922_reg[19]_i_1_n_4 ),
        .CO({\tmp3_reg_922_reg[23]_i_1_n_4 ,\tmp3_reg_922_reg[23]_i_1_n_5 ,\tmp3_reg_922_reg[23]_i_1_n_6 ,\tmp3_reg_922_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_922[23]_i_2_n_4 ,\tmp3_reg_922[23]_i_3_n_4 ,\tmp3_reg_922[23]_i_4_n_4 ,\tmp3_reg_922[23]_i_5_n_4 }),
        .O(tmp3_fu_613_p2[23:20]),
        .S({\tmp3_reg_922[23]_i_6_n_4 ,\tmp3_reg_922[23]_i_7_n_4 ,\tmp3_reg_922[23]_i_8_n_4 ,\tmp3_reg_922[23]_i_9_n_4 }));
  FDRE \tmp3_reg_922_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[24]),
        .Q(tmp3_reg_922[24]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[25]),
        .Q(tmp3_reg_922[25]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[26]),
        .Q(tmp3_reg_922[26]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[27]),
        .Q(tmp3_reg_922[27]),
        .R(1'b0));
  CARRY4 \tmp3_reg_922_reg[27]_i_1 
       (.CI(\tmp3_reg_922_reg[23]_i_1_n_4 ),
        .CO({\tmp3_reg_922_reg[27]_i_1_n_4 ,\tmp3_reg_922_reg[27]_i_1_n_5 ,\tmp3_reg_922_reg[27]_i_1_n_6 ,\tmp3_reg_922_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_922[27]_i_2_n_4 ,\tmp3_reg_922[27]_i_3_n_4 ,\tmp3_reg_922[27]_i_4_n_4 ,\tmp3_reg_922[27]_i_5_n_4 }),
        .O(tmp3_fu_613_p2[27:24]),
        .S({\tmp3_reg_922[27]_i_6_n_4 ,\tmp3_reg_922[27]_i_7_n_4 ,\tmp3_reg_922[27]_i_8_n_4 ,\tmp3_reg_922[27]_i_9_n_4 }));
  FDRE \tmp3_reg_922_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[28]),
        .Q(tmp3_reg_922[28]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[29]),
        .Q(tmp3_reg_922[29]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[2]),
        .Q(tmp3_reg_922[2]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[30]),
        .Q(tmp3_reg_922[30]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[31]),
        .Q(tmp3_reg_922[31]),
        .R(1'b0));
  CARRY4 \tmp3_reg_922_reg[31]_i_1 
       (.CI(\tmp3_reg_922_reg[27]_i_1_n_4 ),
        .CO({\NLW_tmp3_reg_922_reg[31]_i_1_CO_UNCONNECTED [3],\tmp3_reg_922_reg[31]_i_1_n_5 ,\tmp3_reg_922_reg[31]_i_1_n_6 ,\tmp3_reg_922_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp3_reg_922[31]_i_2_n_4 ,\tmp3_reg_922[31]_i_3_n_4 ,\tmp3_reg_922[31]_i_4_n_4 }),
        .O(tmp3_fu_613_p2[31:28]),
        .S({\tmp3_reg_922[31]_i_5_n_4 ,\tmp3_reg_922[31]_i_6_n_4 ,\tmp3_reg_922[31]_i_7_n_4 ,\tmp3_reg_922[31]_i_8_n_4 }));
  FDRE \tmp3_reg_922_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[3]),
        .Q(tmp3_reg_922[3]),
        .R(1'b0));
  CARRY4 \tmp3_reg_922_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_reg_922_reg[3]_i_1_n_4 ,\tmp3_reg_922_reg[3]_i_1_n_5 ,\tmp3_reg_922_reg[3]_i_1_n_6 ,\tmp3_reg_922_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_922[3]_i_2_n_4 ,\tmp3_reg_922[3]_i_3_n_4 ,\tmp3_reg_922[3]_i_4_n_4 ,1'b0}),
        .O(tmp3_fu_613_p2[3:0]),
        .S({\tmp3_reg_922[3]_i_5_n_4 ,\tmp3_reg_922[3]_i_6_n_4 ,\tmp3_reg_922[3]_i_7_n_4 ,\tmp3_reg_922[3]_i_8_n_4 }));
  FDRE \tmp3_reg_922_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[4]),
        .Q(tmp3_reg_922[4]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[5]),
        .Q(tmp3_reg_922[5]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[6]),
        .Q(tmp3_reg_922[6]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[7]),
        .Q(tmp3_reg_922[7]),
        .R(1'b0));
  CARRY4 \tmp3_reg_922_reg[7]_i_1 
       (.CI(\tmp3_reg_922_reg[3]_i_1_n_4 ),
        .CO({\tmp3_reg_922_reg[7]_i_1_n_4 ,\tmp3_reg_922_reg[7]_i_1_n_5 ,\tmp3_reg_922_reg[7]_i_1_n_6 ,\tmp3_reg_922_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_922[7]_i_2_n_4 ,\tmp3_reg_922[7]_i_3_n_4 ,\tmp3_reg_922[7]_i_4_n_4 ,\tmp3_reg_922[7]_i_5_n_4 }),
        .O(tmp3_fu_613_p2[7:4]),
        .S({\tmp3_reg_922[7]_i_6_n_4 ,\tmp3_reg_922[7]_i_7_n_4 ,\tmp3_reg_922[7]_i_8_n_4 ,\tmp3_reg_922[7]_i_9_n_4 }));
  FDRE \tmp3_reg_922_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[8]),
        .Q(tmp3_reg_922[8]),
        .R(1'b0));
  FDRE \tmp3_reg_922_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(tmp3_fu_613_p2[9]),
        .Q(tmp3_reg_922[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[11]_i_2 
       (.I0(tmp_6_6_reg_882[11]),
        .I1(tmp_6_7_reg_887[11]),
        .O(\tmp5_reg_912[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[11]_i_3 
       (.I0(tmp_6_6_reg_882[10]),
        .I1(tmp_6_7_reg_887[10]),
        .O(\tmp5_reg_912[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[11]_i_4 
       (.I0(tmp_6_6_reg_882[9]),
        .I1(tmp_6_7_reg_887[9]),
        .O(\tmp5_reg_912[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[11]_i_5 
       (.I0(tmp_6_6_reg_882[8]),
        .I1(tmp_6_7_reg_887[8]),
        .O(\tmp5_reg_912[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[15]_i_2 
       (.I0(tmp_6_6_reg_882[15]),
        .I1(tmp_6_7_reg_887[15]),
        .O(\tmp5_reg_912[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[15]_i_3 
       (.I0(tmp_6_6_reg_882[14]),
        .I1(tmp_6_7_reg_887[14]),
        .O(\tmp5_reg_912[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[15]_i_4 
       (.I0(tmp_6_6_reg_882[13]),
        .I1(tmp_6_7_reg_887[13]),
        .O(\tmp5_reg_912[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[15]_i_5 
       (.I0(tmp_6_6_reg_882[12]),
        .I1(tmp_6_7_reg_887[12]),
        .O(\tmp5_reg_912[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[19]_i_2 
       (.I0(tmp_6_6_reg_882[19]),
        .I1(tmp_6_7_reg_887[19]),
        .O(\tmp5_reg_912[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[19]_i_3 
       (.I0(tmp_6_6_reg_882[18]),
        .I1(tmp_6_7_reg_887[18]),
        .O(\tmp5_reg_912[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[19]_i_4 
       (.I0(tmp_6_6_reg_882[17]),
        .I1(tmp_6_7_reg_887[17]),
        .O(\tmp5_reg_912[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[19]_i_5 
       (.I0(tmp_6_6_reg_882[16]),
        .I1(tmp_6_7_reg_887[16]),
        .O(\tmp5_reg_912[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[23]_i_2 
       (.I0(tmp_6_6_reg_882[23]),
        .I1(tmp_6_7_reg_887[23]),
        .O(\tmp5_reg_912[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[23]_i_3 
       (.I0(tmp_6_6_reg_882[22]),
        .I1(tmp_6_7_reg_887[22]),
        .O(\tmp5_reg_912[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[23]_i_4 
       (.I0(tmp_6_6_reg_882[21]),
        .I1(tmp_6_7_reg_887[21]),
        .O(\tmp5_reg_912[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[23]_i_5 
       (.I0(tmp_6_6_reg_882[20]),
        .I1(tmp_6_7_reg_887[20]),
        .O(\tmp5_reg_912[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[27]_i_2 
       (.I0(tmp_6_6_reg_882[27]),
        .I1(tmp_6_7_reg_887[27]),
        .O(\tmp5_reg_912[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[27]_i_3 
       (.I0(tmp_6_6_reg_882[26]),
        .I1(tmp_6_7_reg_887[26]),
        .O(\tmp5_reg_912[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[27]_i_4 
       (.I0(tmp_6_6_reg_882[25]),
        .I1(tmp_6_7_reg_887[25]),
        .O(\tmp5_reg_912[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[27]_i_5 
       (.I0(tmp_6_6_reg_882[24]),
        .I1(tmp_6_7_reg_887[24]),
        .O(\tmp5_reg_912[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[31]_i_2 
       (.I0(tmp_6_6_reg_882[31]),
        .I1(tmp_6_7_reg_887[31]),
        .O(\tmp5_reg_912[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[31]_i_3 
       (.I0(tmp_6_6_reg_882[30]),
        .I1(tmp_6_7_reg_887[30]),
        .O(\tmp5_reg_912[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[31]_i_4 
       (.I0(tmp_6_6_reg_882[29]),
        .I1(tmp_6_7_reg_887[29]),
        .O(\tmp5_reg_912[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[31]_i_5 
       (.I0(tmp_6_6_reg_882[28]),
        .I1(tmp_6_7_reg_887[28]),
        .O(\tmp5_reg_912[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[3]_i_2 
       (.I0(tmp_6_6_reg_882[3]),
        .I1(tmp_6_7_reg_887[3]),
        .O(\tmp5_reg_912[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[3]_i_3 
       (.I0(tmp_6_6_reg_882[2]),
        .I1(tmp_6_7_reg_887[2]),
        .O(\tmp5_reg_912[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[3]_i_4 
       (.I0(tmp_6_6_reg_882[1]),
        .I1(tmp_6_7_reg_887[1]),
        .O(\tmp5_reg_912[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[3]_i_5 
       (.I0(tmp_6_6_reg_882[0]),
        .I1(tmp_6_7_reg_887[0]),
        .O(\tmp5_reg_912[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[7]_i_2 
       (.I0(tmp_6_6_reg_882[7]),
        .I1(tmp_6_7_reg_887[7]),
        .O(\tmp5_reg_912[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[7]_i_3 
       (.I0(tmp_6_6_reg_882[6]),
        .I1(tmp_6_7_reg_887[6]),
        .O(\tmp5_reg_912[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[7]_i_4 
       (.I0(tmp_6_6_reg_882[5]),
        .I1(tmp_6_7_reg_887[5]),
        .O(\tmp5_reg_912[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_912[7]_i_5 
       (.I0(tmp_6_6_reg_882[4]),
        .I1(tmp_6_7_reg_887[4]),
        .O(\tmp5_reg_912[7]_i_5_n_4 ));
  FDRE \tmp5_reg_912_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[0]),
        .Q(tmp5_reg_912[0]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[10]),
        .Q(tmp5_reg_912[10]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[11]),
        .Q(tmp5_reg_912[11]),
        .R(1'b0));
  CARRY4 \tmp5_reg_912_reg[11]_i_1 
       (.CI(\tmp5_reg_912_reg[7]_i_1_n_4 ),
        .CO({\tmp5_reg_912_reg[11]_i_1_n_4 ,\tmp5_reg_912_reg[11]_i_1_n_5 ,\tmp5_reg_912_reg[11]_i_1_n_6 ,\tmp5_reg_912_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_6_reg_882[11:8]),
        .O(tmp5_fu_601_p2[11:8]),
        .S({\tmp5_reg_912[11]_i_2_n_4 ,\tmp5_reg_912[11]_i_3_n_4 ,\tmp5_reg_912[11]_i_4_n_4 ,\tmp5_reg_912[11]_i_5_n_4 }));
  FDRE \tmp5_reg_912_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[12]),
        .Q(tmp5_reg_912[12]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[13]),
        .Q(tmp5_reg_912[13]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[14]),
        .Q(tmp5_reg_912[14]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[15]),
        .Q(tmp5_reg_912[15]),
        .R(1'b0));
  CARRY4 \tmp5_reg_912_reg[15]_i_1 
       (.CI(\tmp5_reg_912_reg[11]_i_1_n_4 ),
        .CO({\tmp5_reg_912_reg[15]_i_1_n_4 ,\tmp5_reg_912_reg[15]_i_1_n_5 ,\tmp5_reg_912_reg[15]_i_1_n_6 ,\tmp5_reg_912_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_6_reg_882[15:12]),
        .O(tmp5_fu_601_p2[15:12]),
        .S({\tmp5_reg_912[15]_i_2_n_4 ,\tmp5_reg_912[15]_i_3_n_4 ,\tmp5_reg_912[15]_i_4_n_4 ,\tmp5_reg_912[15]_i_5_n_4 }));
  FDRE \tmp5_reg_912_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[16]),
        .Q(tmp5_reg_912[16]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[17]),
        .Q(tmp5_reg_912[17]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[18]),
        .Q(tmp5_reg_912[18]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[19]),
        .Q(tmp5_reg_912[19]),
        .R(1'b0));
  CARRY4 \tmp5_reg_912_reg[19]_i_1 
       (.CI(\tmp5_reg_912_reg[15]_i_1_n_4 ),
        .CO({\tmp5_reg_912_reg[19]_i_1_n_4 ,\tmp5_reg_912_reg[19]_i_1_n_5 ,\tmp5_reg_912_reg[19]_i_1_n_6 ,\tmp5_reg_912_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_6_reg_882[19:16]),
        .O(tmp5_fu_601_p2[19:16]),
        .S({\tmp5_reg_912[19]_i_2_n_4 ,\tmp5_reg_912[19]_i_3_n_4 ,\tmp5_reg_912[19]_i_4_n_4 ,\tmp5_reg_912[19]_i_5_n_4 }));
  FDRE \tmp5_reg_912_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[1]),
        .Q(tmp5_reg_912[1]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[20]),
        .Q(tmp5_reg_912[20]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[21]),
        .Q(tmp5_reg_912[21]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[22]),
        .Q(tmp5_reg_912[22]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[23]),
        .Q(tmp5_reg_912[23]),
        .R(1'b0));
  CARRY4 \tmp5_reg_912_reg[23]_i_1 
       (.CI(\tmp5_reg_912_reg[19]_i_1_n_4 ),
        .CO({\tmp5_reg_912_reg[23]_i_1_n_4 ,\tmp5_reg_912_reg[23]_i_1_n_5 ,\tmp5_reg_912_reg[23]_i_1_n_6 ,\tmp5_reg_912_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_6_reg_882[23:20]),
        .O(tmp5_fu_601_p2[23:20]),
        .S({\tmp5_reg_912[23]_i_2_n_4 ,\tmp5_reg_912[23]_i_3_n_4 ,\tmp5_reg_912[23]_i_4_n_4 ,\tmp5_reg_912[23]_i_5_n_4 }));
  FDRE \tmp5_reg_912_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[24]),
        .Q(tmp5_reg_912[24]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[25]),
        .Q(tmp5_reg_912[25]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[26]),
        .Q(tmp5_reg_912[26]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[27]),
        .Q(tmp5_reg_912[27]),
        .R(1'b0));
  CARRY4 \tmp5_reg_912_reg[27]_i_1 
       (.CI(\tmp5_reg_912_reg[23]_i_1_n_4 ),
        .CO({\tmp5_reg_912_reg[27]_i_1_n_4 ,\tmp5_reg_912_reg[27]_i_1_n_5 ,\tmp5_reg_912_reg[27]_i_1_n_6 ,\tmp5_reg_912_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_6_reg_882[27:24]),
        .O(tmp5_fu_601_p2[27:24]),
        .S({\tmp5_reg_912[27]_i_2_n_4 ,\tmp5_reg_912[27]_i_3_n_4 ,\tmp5_reg_912[27]_i_4_n_4 ,\tmp5_reg_912[27]_i_5_n_4 }));
  FDRE \tmp5_reg_912_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[28]),
        .Q(tmp5_reg_912[28]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[29]),
        .Q(tmp5_reg_912[29]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[2]),
        .Q(tmp5_reg_912[2]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[30]),
        .Q(tmp5_reg_912[30]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[31]),
        .Q(tmp5_reg_912[31]),
        .R(1'b0));
  CARRY4 \tmp5_reg_912_reg[31]_i_1 
       (.CI(\tmp5_reg_912_reg[27]_i_1_n_4 ),
        .CO({\NLW_tmp5_reg_912_reg[31]_i_1_CO_UNCONNECTED [3],\tmp5_reg_912_reg[31]_i_1_n_5 ,\tmp5_reg_912_reg[31]_i_1_n_6 ,\tmp5_reg_912_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_6_6_reg_882[30:28]}),
        .O(tmp5_fu_601_p2[31:28]),
        .S({\tmp5_reg_912[31]_i_2_n_4 ,\tmp5_reg_912[31]_i_3_n_4 ,\tmp5_reg_912[31]_i_4_n_4 ,\tmp5_reg_912[31]_i_5_n_4 }));
  FDRE \tmp5_reg_912_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[3]),
        .Q(tmp5_reg_912[3]),
        .R(1'b0));
  CARRY4 \tmp5_reg_912_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_reg_912_reg[3]_i_1_n_4 ,\tmp5_reg_912_reg[3]_i_1_n_5 ,\tmp5_reg_912_reg[3]_i_1_n_6 ,\tmp5_reg_912_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_6_reg_882[3:0]),
        .O(tmp5_fu_601_p2[3:0]),
        .S({\tmp5_reg_912[3]_i_2_n_4 ,\tmp5_reg_912[3]_i_3_n_4 ,\tmp5_reg_912[3]_i_4_n_4 ,\tmp5_reg_912[3]_i_5_n_4 }));
  FDRE \tmp5_reg_912_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[4]),
        .Q(tmp5_reg_912[4]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[5]),
        .Q(tmp5_reg_912[5]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[6]),
        .Q(tmp5_reg_912[6]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[7]),
        .Q(tmp5_reg_912[7]),
        .R(1'b0));
  CARRY4 \tmp5_reg_912_reg[7]_i_1 
       (.CI(\tmp5_reg_912_reg[3]_i_1_n_4 ),
        .CO({\tmp5_reg_912_reg[7]_i_1_n_4 ,\tmp5_reg_912_reg[7]_i_1_n_5 ,\tmp5_reg_912_reg[7]_i_1_n_6 ,\tmp5_reg_912_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_6_6_reg_882[7:4]),
        .O(tmp5_fu_601_p2[7:4]),
        .S({\tmp5_reg_912[7]_i_2_n_4 ,\tmp5_reg_912[7]_i_3_n_4 ,\tmp5_reg_912[7]_i_4_n_4 ,\tmp5_reg_912[7]_i_5_n_4 }));
  FDRE \tmp5_reg_912_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[8]),
        .Q(tmp5_reg_912[8]),
        .R(1'b0));
  FDRE \tmp5_reg_912_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(tmp5_fu_601_p2[9]),
        .Q(tmp5_reg_912[9]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[0] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[0]),
        .Q(tmp_0_load_reg_748[0]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[10] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[10]),
        .Q(tmp_0_load_reg_748[10]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[11] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[11]),
        .Q(tmp_0_load_reg_748[11]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[12] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[12]),
        .Q(tmp_0_load_reg_748[12]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[13] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[13]),
        .Q(tmp_0_load_reg_748[13]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[14] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[14]),
        .Q(tmp_0_load_reg_748[14]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[15] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[15]),
        .Q(tmp_0_load_reg_748[15]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[16] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[16]),
        .Q(tmp_0_load_reg_748[16]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[17] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[17]),
        .Q(tmp_0_load_reg_748[17]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[18] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[18]),
        .Q(tmp_0_load_reg_748[18]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[19] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[19]),
        .Q(tmp_0_load_reg_748[19]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[1] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[1]),
        .Q(tmp_0_load_reg_748[1]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[20] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[20]),
        .Q(tmp_0_load_reg_748[20]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[21] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[21]),
        .Q(tmp_0_load_reg_748[21]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[22] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[22]),
        .Q(tmp_0_load_reg_748[22]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[23] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[23]),
        .Q(tmp_0_load_reg_748[23]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[24] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[24]),
        .Q(tmp_0_load_reg_748[24]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[25] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[25]),
        .Q(tmp_0_load_reg_748[25]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[26] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[26]),
        .Q(tmp_0_load_reg_748[26]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[27] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[27]),
        .Q(tmp_0_load_reg_748[27]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[28] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[28]),
        .Q(tmp_0_load_reg_748[28]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[29] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[29]),
        .Q(tmp_0_load_reg_748[29]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[2] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[2]),
        .Q(tmp_0_load_reg_748[2]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[30] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[30]),
        .Q(tmp_0_load_reg_748[30]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[31] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[31]),
        .Q(tmp_0_load_reg_748[31]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[3] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[3]),
        .Q(tmp_0_load_reg_748[3]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[4] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[4]),
        .Q(tmp_0_load_reg_748[4]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[5] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[5]),
        .Q(tmp_0_load_reg_748[5]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[6] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[6]),
        .Q(tmp_0_load_reg_748[6]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[7] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[7]),
        .Q(tmp_0_load_reg_748[7]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[8] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[8]),
        .Q(tmp_0_load_reg_748[8]),
        .R(1'b0));
  FDRE \tmp_0_load_reg_748_reg[9] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_3[9]),
        .Q(tmp_0_load_reg_748[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_683[3]_i_1 
       (.I0(tmp_4_cast5_reg_678_reg__0[3]),
        .I1(newIndex6_cast_fu_467_p1[0]),
        .O(\tmp_11_reg_683[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp_11_reg_683[4]_i_1 
       (.I0(newIndex6_cast_fu_467_p1[0]),
        .I1(tmp_4_cast5_reg_678_reg__0[3]),
        .I2(newIndex6_cast_fu_467_p1[1]),
        .I3(tmp_4_cast5_reg_678_reg__0[4]),
        .O(tmp_11_fu_501_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8E30)) 
    \tmp_11_reg_683[5]_i_1 
       (.I0(tmp_4_cast5_reg_678_reg__0[3]),
        .I1(tmp_4_cast5_reg_678_reg__0[4]),
        .I2(newIndex6_cast_fu_467_p1[1]),
        .I3(newIndex6_cast_fu_467_p1[0]),
        .O(tmp_11_fu_501_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \tmp_11_reg_683[6]_i_1 
       (.I0(tmp_4_cast5_reg_678_reg__0[4]),
        .I1(newIndex6_cast_fu_467_p1[0]),
        .I2(newIndex6_cast_fu_467_p1[1]),
        .O(tmp_11_fu_501_p2[6]));
  FDRE \tmp_11_reg_683_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_4_cast5_reg_678_reg__0[0]),
        .Q(ram_reg[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_683_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_4_cast5_reg_678_reg__0[1]),
        .Q(ram_reg[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_683_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_4_cast5_reg_678_reg__0[2]),
        .Q(ram_reg[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_683_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\tmp_11_reg_683[3]_i_1_n_4 ),
        .Q(ram_reg[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_683_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_11_fu_501_p2[4]),
        .Q(ram_reg[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_683_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_11_fu_501_p2[5]),
        .Q(ram_reg[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_683_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_11_fu_501_p2[6]),
        .Q(ram_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_12_reg_688[0]_i_1 
       (.I0(tmp_2_17_reg_635[3]),
        .I1(newIndex6_cast_fu_467_p1[0]),
        .O(tmp_12_fu_506_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_12_reg_688[1]_i_1 
       (.I0(tmp_2_17_reg_635[3]),
        .I1(newIndex6_cast_fu_467_p1[0]),
        .I2(newIndex6_cast_fu_467_p1[1]),
        .I3(tmp_2_17_reg_635[4]),
        .O(tmp_12_fu_506_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h077FF880)) 
    \tmp_12_reg_688[2]_i_1 
       (.I0(newIndex6_cast_fu_467_p1[0]),
        .I1(tmp_2_17_reg_635[3]),
        .I2(tmp_2_17_reg_635[4]),
        .I3(newIndex6_cast_fu_467_p1[1]),
        .I4(tmp_2_17_reg_635[5]),
        .O(tmp_12_fu_506_p2[2]));
  LUT6 #(
    .INIT(64'h1777FFFFE8880000)) 
    \tmp_12_reg_688[3]_i_1 
       (.I0(newIndex6_cast_fu_467_p1[1]),
        .I1(tmp_2_17_reg_635[4]),
        .I2(tmp_2_17_reg_635[3]),
        .I3(newIndex6_cast_fu_467_p1[0]),
        .I4(tmp_2_17_reg_635[5]),
        .I5(tmp_2_17_reg_635[6]),
        .O(tmp_12_fu_506_p2[3]));
  LUT6 #(
    .INIT(64'h577FFFFFA8800000)) 
    \tmp_12_reg_688[4]_i_1 
       (.I0(tmp_2_17_reg_635[5]),
        .I1(\tmp_12_reg_688[4]_i_2_n_4 ),
        .I2(tmp_2_17_reg_635[4]),
        .I3(newIndex6_cast_fu_467_p1[1]),
        .I4(tmp_2_17_reg_635[6]),
        .I5(tmp_2_17_reg_635[7]),
        .O(tmp_12_fu_506_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_12_reg_688[4]_i_2 
       (.I0(newIndex6_cast_fu_467_p1[0]),
        .I1(tmp_2_17_reg_635[3]),
        .O(\tmp_12_reg_688[4]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_12_reg_688[5]_i_1 
       (.I0(\tmp_12_reg_688[5]_i_2_n_4 ),
        .I1(tmp_2_17_reg_635[7]),
        .I2(tmp_2_17_reg_635[8]),
        .O(tmp_12_fu_506_p2[5]));
  LUT6 #(
    .INIT(64'hA880808000000000)) 
    \tmp_12_reg_688[5]_i_2 
       (.I0(tmp_2_17_reg_635[6]),
        .I1(newIndex6_cast_fu_467_p1[1]),
        .I2(tmp_2_17_reg_635[4]),
        .I3(tmp_2_17_reg_635[3]),
        .I4(newIndex6_cast_fu_467_p1[0]),
        .I5(tmp_2_17_reg_635[5]),
        .O(\tmp_12_reg_688[5]_i_2_n_4 ));
  FDRE \tmp_12_reg_688_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_12_fu_506_p2[0]),
        .Q(ram_reg_1[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_688_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_12_fu_506_p2[1]),
        .Q(ram_reg_1[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_688_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_12_fu_506_p2[2]),
        .Q(ram_reg_1[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_688_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_12_fu_506_p2[3]),
        .Q(ram_reg_1[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_688_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_12_fu_506_p2[4]),
        .Q(ram_reg_1[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_688_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_12_fu_506_p2[5]),
        .Q(ram_reg_1[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_693[1]_i_1 
       (.I0(tmp_2_17_reg_635[3]),
        .I1(newIndex6_cast_fu_467_p1[1]),
        .O(tmp_13_fu_511_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_13_reg_693[2]_i_1 
       (.I0(tmp_2_17_reg_635[3]),
        .I1(newIndex6_cast_fu_467_p1[1]),
        .I2(tmp_43_cast_reg_645[2]),
        .O(\tmp_13_reg_693[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_13_reg_693[3]_i_1 
       (.I0(newIndex6_cast_fu_467_p1[1]),
        .I1(tmp_2_17_reg_635[3]),
        .I2(tmp_43_cast_reg_645[2]),
        .I3(tmp_43_cast_reg_645[3]),
        .O(tmp_13_fu_511_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_13_reg_693[4]_i_1 
       (.I0(tmp_43_cast_reg_645[2]),
        .I1(tmp_2_17_reg_635[3]),
        .I2(newIndex6_cast_fu_467_p1[1]),
        .I3(tmp_43_cast_reg_645[3]),
        .I4(tmp_43_cast_reg_645[4]),
        .O(tmp_13_fu_511_p2[4]));
  FDRE \tmp_13_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(newIndex6_cast_fu_467_p1[0]),
        .Q(\tmp_2_addr_reg_778_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \tmp_13_reg_693_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_13_fu_511_p2[1]),
        .Q(\tmp_2_addr_reg_778_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \tmp_13_reg_693_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\tmp_13_reg_693[2]_i_1_n_4 ),
        .Q(\tmp_2_addr_reg_778_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \tmp_13_reg_693_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_13_fu_511_p2[3]),
        .Q(\tmp_2_addr_reg_778_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \tmp_13_reg_693_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(tmp_13_fu_511_p2[4]),
        .Q(\tmp_2_addr_reg_778_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[0] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[0]),
        .Q(tmp_1_load_reg_758[0]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[10] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[10]),
        .Q(tmp_1_load_reg_758[10]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[11] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[11]),
        .Q(tmp_1_load_reg_758[11]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[12] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[12]),
        .Q(tmp_1_load_reg_758[12]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[13] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[13]),
        .Q(tmp_1_load_reg_758[13]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[14] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[14]),
        .Q(tmp_1_load_reg_758[14]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[15] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[15]),
        .Q(tmp_1_load_reg_758[15]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[16] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[16]),
        .Q(tmp_1_load_reg_758[16]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[17] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[17]),
        .Q(tmp_1_load_reg_758[17]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[18] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[18]),
        .Q(tmp_1_load_reg_758[18]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[19] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[19]),
        .Q(tmp_1_load_reg_758[19]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[1] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[1]),
        .Q(tmp_1_load_reg_758[1]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[20] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[20]),
        .Q(tmp_1_load_reg_758[20]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[21] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[21]),
        .Q(tmp_1_load_reg_758[21]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[22] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[22]),
        .Q(tmp_1_load_reg_758[22]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[23] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[23]),
        .Q(tmp_1_load_reg_758[23]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[24] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[24]),
        .Q(tmp_1_load_reg_758[24]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[25] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[25]),
        .Q(tmp_1_load_reg_758[25]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[26] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[26]),
        .Q(tmp_1_load_reg_758[26]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[27] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[27]),
        .Q(tmp_1_load_reg_758[27]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[28] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[28]),
        .Q(tmp_1_load_reg_758[28]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[29] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[29]),
        .Q(tmp_1_load_reg_758[29]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[2] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[2]),
        .Q(tmp_1_load_reg_758[2]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[30] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[30]),
        .Q(tmp_1_load_reg_758[30]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[31] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[31]),
        .Q(tmp_1_load_reg_758[31]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[3] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[3]),
        .Q(tmp_1_load_reg_758[3]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[4] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[4]),
        .Q(tmp_1_load_reg_758[4]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[5] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[5]),
        .Q(tmp_1_load_reg_758[5]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[6] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[6]),
        .Q(tmp_1_load_reg_758[6]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[7] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[7]),
        .Q(tmp_1_load_reg_758[7]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[8] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[8]),
        .Q(tmp_1_load_reg_758[8]),
        .R(1'b0));
  FDRE \tmp_1_load_reg_758_reg[9] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(ram_reg_5[9]),
        .Q(tmp_1_load_reg_758[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \tmp_2_17_reg_635[5]_i_1 
       (.I0(tmp_3_18_fu_395_p3[3]),
        .I1(tmp_3_18_fu_395_p3[4]),
        .I2(tmp_3_18_fu_395_p3[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hD23C)) 
    \tmp_2_17_reg_635[6]_i_1 
       (.I0(tmp_3_18_fu_395_p3[2]),
        .I1(tmp_3_18_fu_395_p3[4]),
        .I2(tmp_3_18_fu_395_p3[5]),
        .I3(tmp_3_18_fu_395_p3[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hF30C8F70)) 
    \tmp_2_17_reg_635[7]_i_1 
       (.I0(tmp_3_18_fu_395_p3[2]),
        .I1(tmp_3_18_fu_395_p3[3]),
        .I2(tmp_3_18_fu_395_p3[5]),
        .I3(\i_reg_309_reg_n_4_[4] ),
        .I4(tmp_3_18_fu_395_p3[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00F85F00)) 
    \tmp_2_17_reg_635[8]_i_1 
       (.I0(tmp_3_18_fu_395_p3[3]),
        .I1(tmp_3_18_fu_395_p3[2]),
        .I2(tmp_3_18_fu_395_p3[4]),
        .I3(\i_reg_309_reg_n_4_[4] ),
        .I4(tmp_3_18_fu_395_p3[5]),
        .O(\tmp_2_17_reg_635[8]_i_1_n_4 ));
  FDRE \tmp_2_17_reg_635_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_3200),
        .D(tmp_3_18_fu_395_p3[2]),
        .Q(tmp_2_17_reg_635[3]),
        .R(1'b0));
  FDRE \tmp_2_17_reg_635_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_3200),
        .D(i_1_fu_359_p2[1]),
        .Q(tmp_2_17_reg_635[4]),
        .R(1'b0));
  FDRE \tmp_2_17_reg_635_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_3200),
        .D(p_0_in[2]),
        .Q(tmp_2_17_reg_635[5]),
        .R(1'b0));
  FDRE \tmp_2_17_reg_635_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_3200),
        .D(p_0_in[3]),
        .Q(tmp_2_17_reg_635[6]),
        .R(1'b0));
  FDRE \tmp_2_17_reg_635_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_3200),
        .D(p_0_in[4]),
        .Q(tmp_2_17_reg_635[7]),
        .R(1'b0));
  FDRE \tmp_2_17_reg_635_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_3200),
        .D(\tmp_2_17_reg_635[8]_i_1_n_4 ),
        .Q(tmp_2_17_reg_635[8]),
        .R(1'b0));
  FDRE \tmp_2_addr_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(\tmp_2_addr_reg_778_reg[4]_0 [0]),
        .Q(ram_reg_2[0]),
        .R(1'b0));
  FDRE \tmp_2_addr_reg_778_reg[1] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(\tmp_2_addr_reg_778_reg[4]_0 [1]),
        .Q(ram_reg_2[1]),
        .R(1'b0));
  FDRE \tmp_2_addr_reg_778_reg[2] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(\tmp_2_addr_reg_778_reg[4]_0 [2]),
        .Q(ram_reg_2[2]),
        .R(1'b0));
  FDRE \tmp_2_addr_reg_778_reg[3] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(\tmp_2_addr_reg_778_reg[4]_0 [3]),
        .Q(ram_reg_2[3]),
        .R(1'b0));
  FDRE \tmp_2_addr_reg_778_reg[4] 
       (.C(ap_clk),
        .CE(Q[5]),
        .D(\tmp_2_addr_reg_778_reg[4]_0 [4]),
        .Q(ram_reg_2[4]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[17] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[0]),
        .Q(tmp_2_load_reg_842[17]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[18] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[1]),
        .Q(tmp_2_load_reg_842[18]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[19] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[2]),
        .Q(tmp_2_load_reg_842[19]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[20] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[3]),
        .Q(tmp_2_load_reg_842[20]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[21] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[4]),
        .Q(tmp_2_load_reg_842[21]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[22] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[5]),
        .Q(tmp_2_load_reg_842[22]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[23] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[6]),
        .Q(tmp_2_load_reg_842[23]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[24] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[7]),
        .Q(tmp_2_load_reg_842[24]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[25] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[8]),
        .Q(tmp_2_load_reg_842[25]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[26] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[9]),
        .Q(tmp_2_load_reg_842[26]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[27] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[10]),
        .Q(tmp_2_load_reg_842[27]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[28] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[11]),
        .Q(tmp_2_load_reg_842[28]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[29] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[12]),
        .Q(tmp_2_load_reg_842[29]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[30] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[13]),
        .Q(tmp_2_load_reg_842[30]),
        .R(1'b0));
  FDRE \tmp_2_load_reg_842_reg[31] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_10[14]),
        .Q(tmp_2_load_reg_842[31]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[17] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[0]),
        .Q(tmp_3_load_reg_852[17]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[18] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[1]),
        .Q(tmp_3_load_reg_852[18]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[19] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[2]),
        .Q(tmp_3_load_reg_852[19]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[20] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[3]),
        .Q(tmp_3_load_reg_852[20]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[21] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[4]),
        .Q(tmp_3_load_reg_852[21]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[22] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[5]),
        .Q(tmp_3_load_reg_852[22]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[23] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[6]),
        .Q(tmp_3_load_reg_852[23]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[24] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[7]),
        .Q(tmp_3_load_reg_852[24]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[25] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[8]),
        .Q(tmp_3_load_reg_852[25]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[26] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[9]),
        .Q(tmp_3_load_reg_852[26]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[27] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[10]),
        .Q(tmp_3_load_reg_852[27]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[28] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[11]),
        .Q(tmp_3_load_reg_852[28]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[29] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[12]),
        .Q(tmp_3_load_reg_852[29]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[30] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[13]),
        .Q(tmp_3_load_reg_852[30]),
        .R(1'b0));
  FDRE \tmp_3_load_reg_852_reg[31] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_8[14]),
        .Q(tmp_3_load_reg_852[31]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \tmp_43_cast_reg_645[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_3_18_fu_395_p3[2]),
        .I2(tmp_3_18_fu_395_p3[5]),
        .I3(tmp_3_18_fu_395_p3[3]),
        .I4(tmp_3_18_fu_395_p3[4]),
        .I5(\i_reg_309_reg_n_4_[4] ),
        .O(j_reg_3200));
  FDRE \tmp_43_cast_reg_645_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_3200),
        .D(tmp_3_18_fu_395_p3[3]),
        .Q(tmp_43_cast_reg_645[2]),
        .R(1'b0));
  FDRE \tmp_43_cast_reg_645_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_3200),
        .D(tmp_3_18_fu_395_p3[4]),
        .Q(tmp_43_cast_reg_645[3]),
        .R(1'b0));
  FDRE \tmp_43_cast_reg_645_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_3200),
        .D(tmp_3_18_fu_395_p3[5]),
        .Q(tmp_43_cast_reg_645[4]),
        .R(1'b0));
  FDRE \tmp_4_cast5_reg_678_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(D[0]),
        .Q(tmp_4_cast5_reg_678_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_4_cast5_reg_678_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(D[1]),
        .Q(tmp_4_cast5_reg_678_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_4_cast5_reg_678_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(D[2]),
        .Q(tmp_4_cast5_reg_678_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_4_cast5_reg_678_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(j_reg_320[3]),
        .Q(tmp_4_cast5_reg_678_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_4_cast5_reg_678_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(j_reg_320[4]),
        .Q(tmp_4_cast5_reg_678_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[17] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[0]),
        .Q(tmp_4_load_reg_862[17]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[18] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[1]),
        .Q(tmp_4_load_reg_862[18]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[19] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[2]),
        .Q(tmp_4_load_reg_862[19]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[20] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[3]),
        .Q(tmp_4_load_reg_862[20]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[21] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[4]),
        .Q(tmp_4_load_reg_862[21]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[22] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[5]),
        .Q(tmp_4_load_reg_862[22]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[23] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[6]),
        .Q(tmp_4_load_reg_862[23]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[24] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[7]),
        .Q(tmp_4_load_reg_862[24]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[25] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[8]),
        .Q(tmp_4_load_reg_862[25]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[26] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[9]),
        .Q(tmp_4_load_reg_862[26]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[27] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[10]),
        .Q(tmp_4_load_reg_862[27]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[28] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[11]),
        .Q(tmp_4_load_reg_862[28]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[29] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[12]),
        .Q(tmp_4_load_reg_862[29]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[30] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[13]),
        .Q(tmp_4_load_reg_862[30]),
        .R(1'b0));
  FDRE \tmp_4_load_reg_862_reg[31] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_14[14]),
        .Q(tmp_4_load_reg_862[31]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[17] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[0]),
        .Q(tmp_5_load_reg_872[17]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[18] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[1]),
        .Q(tmp_5_load_reg_872[18]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[19] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[2]),
        .Q(tmp_5_load_reg_872[19]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[20] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[3]),
        .Q(tmp_5_load_reg_872[20]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[21] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[4]),
        .Q(tmp_5_load_reg_872[21]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[22] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[5]),
        .Q(tmp_5_load_reg_872[22]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[23] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[6]),
        .Q(tmp_5_load_reg_872[23]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[24] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[7]),
        .Q(tmp_5_load_reg_872[24]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[25] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[8]),
        .Q(tmp_5_load_reg_872[25]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[26] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[9]),
        .Q(tmp_5_load_reg_872[26]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[27] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[10]),
        .Q(tmp_5_load_reg_872[27]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[28] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[11]),
        .Q(tmp_5_load_reg_872[28]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[29] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[12]),
        .Q(tmp_5_load_reg_872[29]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[30] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[13]),
        .Q(tmp_5_load_reg_872[30]),
        .R(1'b0));
  FDRE \tmp_5_load_reg_872_reg[31] 
       (.C(ap_clk),
        .CE(Q[7]),
        .D(ram_reg_12[14]),
        .Q(tmp_5_load_reg_872[31]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [0]),
        .Q(tmp_6_1_reg_773[0]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [10]),
        .Q(tmp_6_1_reg_773[10]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [11]),
        .Q(tmp_6_1_reg_773[11]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [12]),
        .Q(tmp_6_1_reg_773[12]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [13]),
        .Q(tmp_6_1_reg_773[13]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [14]),
        .Q(tmp_6_1_reg_773[14]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [15]),
        .Q(tmp_6_1_reg_773[15]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [16]),
        .Q(tmp_6_1_reg_773[16]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [17]),
        .Q(tmp_6_1_reg_773[17]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [18]),
        .Q(tmp_6_1_reg_773[18]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [19]),
        .Q(tmp_6_1_reg_773[19]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [1]),
        .Q(tmp_6_1_reg_773[1]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [20]),
        .Q(tmp_6_1_reg_773[20]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [21]),
        .Q(tmp_6_1_reg_773[21]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [22]),
        .Q(tmp_6_1_reg_773[22]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [23]),
        .Q(tmp_6_1_reg_773[23]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [24]),
        .Q(tmp_6_1_reg_773[24]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [25]),
        .Q(tmp_6_1_reg_773[25]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [26]),
        .Q(tmp_6_1_reg_773[26]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [27]),
        .Q(tmp_6_1_reg_773[27]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [28]),
        .Q(tmp_6_1_reg_773[28]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [29]),
        .Q(tmp_6_1_reg_773[29]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [2]),
        .Q(tmp_6_1_reg_773[2]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [30]),
        .Q(tmp_6_1_reg_773[30]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [31]),
        .Q(tmp_6_1_reg_773[31]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [3]),
        .Q(tmp_6_1_reg_773[3]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [4]),
        .Q(tmp_6_1_reg_773[4]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [5]),
        .Q(tmp_6_1_reg_773[5]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [6]),
        .Q(tmp_6_1_reg_773[6]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [7]),
        .Q(tmp_6_1_reg_773[7]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [8]),
        .Q(tmp_6_1_reg_773[8]),
        .R(1'b0));
  FDRE \tmp_6_1_reg_773_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0 [9]),
        .Q(tmp_6_1_reg_773[9]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [0]),
        .Q(tmp_6_23_reg_768[0]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [10]),
        .Q(tmp_6_23_reg_768[10]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [11]),
        .Q(tmp_6_23_reg_768[11]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [12]),
        .Q(tmp_6_23_reg_768[12]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [13]),
        .Q(tmp_6_23_reg_768[13]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [14]),
        .Q(tmp_6_23_reg_768[14]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [15]),
        .Q(tmp_6_23_reg_768[15]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [16]),
        .Q(tmp_6_23_reg_768[16]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [17]),
        .Q(tmp_6_23_reg_768[17]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [18]),
        .Q(tmp_6_23_reg_768[18]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [19]),
        .Q(tmp_6_23_reg_768[19]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [1]),
        .Q(tmp_6_23_reg_768[1]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [20]),
        .Q(tmp_6_23_reg_768[20]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [21]),
        .Q(tmp_6_23_reg_768[21]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [22]),
        .Q(tmp_6_23_reg_768[22]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [23]),
        .Q(tmp_6_23_reg_768[23]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [24]),
        .Q(tmp_6_23_reg_768[24]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [25]),
        .Q(tmp_6_23_reg_768[25]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [26]),
        .Q(tmp_6_23_reg_768[26]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [27]),
        .Q(tmp_6_23_reg_768[27]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [28]),
        .Q(tmp_6_23_reg_768[28]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [29]),
        .Q(tmp_6_23_reg_768[29]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [2]),
        .Q(tmp_6_23_reg_768[2]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [30]),
        .Q(tmp_6_23_reg_768[30]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [31]),
        .Q(tmp_6_23_reg_768[31]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [3]),
        .Q(tmp_6_23_reg_768[3]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [4]),
        .Q(tmp_6_23_reg_768[4]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [5]),
        .Q(tmp_6_23_reg_768[5]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [6]),
        .Q(tmp_6_23_reg_768[6]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [7]),
        .Q(tmp_6_23_reg_768[7]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [8]),
        .Q(tmp_6_23_reg_768[8]),
        .R(1'b0));
  FDRE \tmp_6_23_reg_768_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg [9]),
        .Q(tmp_6_23_reg_768[9]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [0]),
        .Q(tmp_6_2_reg_892[0]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [10]),
        .Q(tmp_6_2_reg_892[10]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [11]),
        .Q(tmp_6_2_reg_892[11]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [12]),
        .Q(tmp_6_2_reg_892[12]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [13]),
        .Q(tmp_6_2_reg_892[13]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [14]),
        .Q(tmp_6_2_reg_892[14]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [15]),
        .Q(tmp_6_2_reg_892[15]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [16]),
        .Q(tmp_6_2_reg_892[16]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [17]),
        .Q(tmp_6_2_reg_892[17]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [18]),
        .Q(tmp_6_2_reg_892[18]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [19]),
        .Q(tmp_6_2_reg_892[19]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [1]),
        .Q(tmp_6_2_reg_892[1]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [20]),
        .Q(tmp_6_2_reg_892[20]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [21]),
        .Q(tmp_6_2_reg_892[21]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [22]),
        .Q(tmp_6_2_reg_892[22]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [23]),
        .Q(tmp_6_2_reg_892[23]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [24]),
        .Q(tmp_6_2_reg_892[24]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [25]),
        .Q(tmp_6_2_reg_892[25]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [26]),
        .Q(tmp_6_2_reg_892[26]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [27]),
        .Q(tmp_6_2_reg_892[27]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [28]),
        .Q(tmp_6_2_reg_892[28]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [29]),
        .Q(tmp_6_2_reg_892[29]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [2]),
        .Q(tmp_6_2_reg_892[2]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [30]),
        .Q(tmp_6_2_reg_892[30]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [31]),
        .Q(tmp_6_2_reg_892[31]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [3]),
        .Q(tmp_6_2_reg_892[3]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [4]),
        .Q(tmp_6_2_reg_892[4]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [5]),
        .Q(tmp_6_2_reg_892[5]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [6]),
        .Q(tmp_6_2_reg_892[6]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [7]),
        .Q(tmp_6_2_reg_892[7]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [8]),
        .Q(tmp_6_2_reg_892[8]),
        .R(1'b0));
  FDRE \tmp_6_2_reg_892_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3 [9]),
        .Q(tmp_6_2_reg_892[9]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [0]),
        .Q(tmp_6_3_reg_897[0]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [10]),
        .Q(tmp_6_3_reg_897[10]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [11]),
        .Q(tmp_6_3_reg_897[11]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [12]),
        .Q(tmp_6_3_reg_897[12]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [13]),
        .Q(tmp_6_3_reg_897[13]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [14]),
        .Q(tmp_6_3_reg_897[14]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [15]),
        .Q(tmp_6_3_reg_897[15]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [16]),
        .Q(tmp_6_3_reg_897[16]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [17]),
        .Q(tmp_6_3_reg_897[17]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [18]),
        .Q(tmp_6_3_reg_897[18]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [19]),
        .Q(tmp_6_3_reg_897[19]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [1]),
        .Q(tmp_6_3_reg_897[1]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [20]),
        .Q(tmp_6_3_reg_897[20]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [21]),
        .Q(tmp_6_3_reg_897[21]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [22]),
        .Q(tmp_6_3_reg_897[22]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [23]),
        .Q(tmp_6_3_reg_897[23]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [24]),
        .Q(tmp_6_3_reg_897[24]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [25]),
        .Q(tmp_6_3_reg_897[25]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [26]),
        .Q(tmp_6_3_reg_897[26]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [27]),
        .Q(tmp_6_3_reg_897[27]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [28]),
        .Q(tmp_6_3_reg_897[28]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [29]),
        .Q(tmp_6_3_reg_897[29]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [2]),
        .Q(tmp_6_3_reg_897[2]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [30]),
        .Q(tmp_6_3_reg_897[30]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [31]),
        .Q(tmp_6_3_reg_897[31]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [3]),
        .Q(tmp_6_3_reg_897[3]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [4]),
        .Q(tmp_6_3_reg_897[4]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [5]),
        .Q(tmp_6_3_reg_897[5]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [6]),
        .Q(tmp_6_3_reg_897[6]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [7]),
        .Q(tmp_6_3_reg_897[7]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [8]),
        .Q(tmp_6_3_reg_897[8]),
        .R(1'b0));
  FDRE \tmp_6_3_reg_897_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4 [9]),
        .Q(tmp_6_3_reg_897[9]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [0]),
        .Q(tmp_6_4_reg_902[0]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [10]),
        .Q(tmp_6_4_reg_902[10]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [11]),
        .Q(tmp_6_4_reg_902[11]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [12]),
        .Q(tmp_6_4_reg_902[12]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [13]),
        .Q(tmp_6_4_reg_902[13]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [14]),
        .Q(tmp_6_4_reg_902[14]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [15]),
        .Q(tmp_6_4_reg_902[15]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [16]),
        .Q(tmp_6_4_reg_902[16]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [17]),
        .Q(tmp_6_4_reg_902[17]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [18]),
        .Q(tmp_6_4_reg_902[18]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [19]),
        .Q(tmp_6_4_reg_902[19]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [1]),
        .Q(tmp_6_4_reg_902[1]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [20]),
        .Q(tmp_6_4_reg_902[20]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [21]),
        .Q(tmp_6_4_reg_902[21]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [22]),
        .Q(tmp_6_4_reg_902[22]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [23]),
        .Q(tmp_6_4_reg_902[23]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [24]),
        .Q(tmp_6_4_reg_902[24]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [25]),
        .Q(tmp_6_4_reg_902[25]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [26]),
        .Q(tmp_6_4_reg_902[26]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [27]),
        .Q(tmp_6_4_reg_902[27]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [28]),
        .Q(tmp_6_4_reg_902[28]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [29]),
        .Q(tmp_6_4_reg_902[29]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [2]),
        .Q(tmp_6_4_reg_902[2]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [30]),
        .Q(tmp_6_4_reg_902[30]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [31]),
        .Q(tmp_6_4_reg_902[31]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [3]),
        .Q(tmp_6_4_reg_902[3]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [4]),
        .Q(tmp_6_4_reg_902[4]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [5]),
        .Q(tmp_6_4_reg_902[5]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [6]),
        .Q(tmp_6_4_reg_902[6]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [7]),
        .Q(tmp_6_4_reg_902[7]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [8]),
        .Q(tmp_6_4_reg_902[8]),
        .R(1'b0));
  FDRE \tmp_6_4_reg_902_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5 [9]),
        .Q(tmp_6_4_reg_902[9]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [0]),
        .Q(tmp_6_5_reg_907[0]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [10]),
        .Q(tmp_6_5_reg_907[10]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [11]),
        .Q(tmp_6_5_reg_907[11]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [12]),
        .Q(tmp_6_5_reg_907[12]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [13]),
        .Q(tmp_6_5_reg_907[13]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [14]),
        .Q(tmp_6_5_reg_907[14]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [15]),
        .Q(tmp_6_5_reg_907[15]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [16]),
        .Q(tmp_6_5_reg_907[16]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [17]),
        .Q(tmp_6_5_reg_907[17]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [18]),
        .Q(tmp_6_5_reg_907[18]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [19]),
        .Q(tmp_6_5_reg_907[19]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [1]),
        .Q(tmp_6_5_reg_907[1]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [20]),
        .Q(tmp_6_5_reg_907[20]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [21]),
        .Q(tmp_6_5_reg_907[21]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [22]),
        .Q(tmp_6_5_reg_907[22]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [23]),
        .Q(tmp_6_5_reg_907[23]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [24]),
        .Q(tmp_6_5_reg_907[24]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [25]),
        .Q(tmp_6_5_reg_907[25]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [26]),
        .Q(tmp_6_5_reg_907[26]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [27]),
        .Q(tmp_6_5_reg_907[27]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [28]),
        .Q(tmp_6_5_reg_907[28]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [29]),
        .Q(tmp_6_5_reg_907[29]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [2]),
        .Q(tmp_6_5_reg_907[2]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [30]),
        .Q(tmp_6_5_reg_907[30]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [31]),
        .Q(tmp_6_5_reg_907[31]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [3]),
        .Q(tmp_6_5_reg_907[3]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [4]),
        .Q(tmp_6_5_reg_907[4]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [5]),
        .Q(tmp_6_5_reg_907[5]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [6]),
        .Q(tmp_6_5_reg_907[6]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [7]),
        .Q(tmp_6_5_reg_907[7]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [8]),
        .Q(tmp_6_5_reg_907[8]),
        .R(1'b0));
  FDRE \tmp_6_5_reg_907_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6 [9]),
        .Q(tmp_6_5_reg_907[9]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [0]),
        .Q(tmp_6_6_reg_882[0]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [10]),
        .Q(tmp_6_6_reg_882[10]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [11]),
        .Q(tmp_6_6_reg_882[11]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [12]),
        .Q(tmp_6_6_reg_882[12]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [13]),
        .Q(tmp_6_6_reg_882[13]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [14]),
        .Q(tmp_6_6_reg_882[14]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [15]),
        .Q(tmp_6_6_reg_882[15]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [16]),
        .Q(tmp_6_6_reg_882[16]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [17]),
        .Q(tmp_6_6_reg_882[17]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [18]),
        .Q(tmp_6_6_reg_882[18]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [19]),
        .Q(tmp_6_6_reg_882[19]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [1]),
        .Q(tmp_6_6_reg_882[1]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [20]),
        .Q(tmp_6_6_reg_882[20]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [21]),
        .Q(tmp_6_6_reg_882[21]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [22]),
        .Q(tmp_6_6_reg_882[22]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [23]),
        .Q(tmp_6_6_reg_882[23]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [24]),
        .Q(tmp_6_6_reg_882[24]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [25]),
        .Q(tmp_6_6_reg_882[25]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [26]),
        .Q(tmp_6_6_reg_882[26]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [27]),
        .Q(tmp_6_6_reg_882[27]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [28]),
        .Q(tmp_6_6_reg_882[28]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [29]),
        .Q(tmp_6_6_reg_882[29]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [2]),
        .Q(tmp_6_6_reg_882[2]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [30]),
        .Q(tmp_6_6_reg_882[30]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [31]),
        .Q(tmp_6_6_reg_882[31]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [3]),
        .Q(tmp_6_6_reg_882[3]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [4]),
        .Q(tmp_6_6_reg_882[4]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [5]),
        .Q(tmp_6_6_reg_882[5]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [6]),
        .Q(tmp_6_6_reg_882[6]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [7]),
        .Q(tmp_6_6_reg_882[7]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [8]),
        .Q(tmp_6_6_reg_882[8]),
        .R(1'b0));
  FDRE \tmp_6_6_reg_882_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1 [9]),
        .Q(tmp_6_6_reg_882[9]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [0]),
        .Q(tmp_6_7_reg_887[0]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [10]),
        .Q(tmp_6_7_reg_887[10]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [11]),
        .Q(tmp_6_7_reg_887[11]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [12]),
        .Q(tmp_6_7_reg_887[12]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [13]),
        .Q(tmp_6_7_reg_887[13]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [14]),
        .Q(tmp_6_7_reg_887[14]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [15]),
        .Q(tmp_6_7_reg_887[15]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [16]),
        .Q(tmp_6_7_reg_887[16]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [17]),
        .Q(tmp_6_7_reg_887[17]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [18]),
        .Q(tmp_6_7_reg_887[18]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [19]),
        .Q(tmp_6_7_reg_887[19]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [1]),
        .Q(tmp_6_7_reg_887[1]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [20]),
        .Q(tmp_6_7_reg_887[20]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [21]),
        .Q(tmp_6_7_reg_887[21]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [22]),
        .Q(tmp_6_7_reg_887[22]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [23]),
        .Q(tmp_6_7_reg_887[23]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [24]),
        .Q(tmp_6_7_reg_887[24]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [25]),
        .Q(tmp_6_7_reg_887[25]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [26]),
        .Q(tmp_6_7_reg_887[26]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [27]),
        .Q(tmp_6_7_reg_887[27]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [28]),
        .Q(tmp_6_7_reg_887[28]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [29]),
        .Q(tmp_6_7_reg_887[29]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [2]),
        .Q(tmp_6_7_reg_887[2]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [30]),
        .Q(tmp_6_7_reg_887[30]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [31]),
        .Q(tmp_6_7_reg_887[31]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [3]),
        .Q(tmp_6_7_reg_887[3]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [4]),
        .Q(tmp_6_7_reg_887[4]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [5]),
        .Q(tmp_6_7_reg_887[5]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [6]),
        .Q(tmp_6_7_reg_887[6]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [7]),
        .Q(tmp_6_7_reg_887[7]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [8]),
        .Q(tmp_6_7_reg_887[8]),
        .R(1'b0));
  FDRE \tmp_6_7_reg_887_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2 [9]),
        .Q(tmp_6_7_reg_887[9]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[17] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[0]),
        .Q(tmp_6_load_reg_822[17]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[18] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[1]),
        .Q(tmp_6_load_reg_822[18]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[19] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[2]),
        .Q(tmp_6_load_reg_822[19]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[20] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[3]),
        .Q(tmp_6_load_reg_822[20]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[21] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[4]),
        .Q(tmp_6_load_reg_822[21]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[22] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[5]),
        .Q(tmp_6_load_reg_822[22]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[23] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[6]),
        .Q(tmp_6_load_reg_822[23]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[24] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[7]),
        .Q(tmp_6_load_reg_822[24]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[25] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[8]),
        .Q(tmp_6_load_reg_822[25]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[26] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[9]),
        .Q(tmp_6_load_reg_822[26]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[27] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[10]),
        .Q(tmp_6_load_reg_822[27]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[28] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[11]),
        .Q(tmp_6_load_reg_822[28]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[29] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[12]),
        .Q(tmp_6_load_reg_822[29]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[30] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[13]),
        .Q(tmp_6_load_reg_822[30]),
        .R(1'b0));
  FDRE \tmp_6_load_reg_822_reg[31] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_18[14]),
        .Q(tmp_6_load_reg_822[31]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[17] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[0]),
        .Q(tmp_7_load_reg_832[17]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[18] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[1]),
        .Q(tmp_7_load_reg_832[18]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[19] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[2]),
        .Q(tmp_7_load_reg_832[19]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[20] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[3]),
        .Q(tmp_7_load_reg_832[20]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[21] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[4]),
        .Q(tmp_7_load_reg_832[21]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[22] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[5]),
        .Q(tmp_7_load_reg_832[22]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[23] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[6]),
        .Q(tmp_7_load_reg_832[23]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[24] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[7]),
        .Q(tmp_7_load_reg_832[24]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[25] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[8]),
        .Q(tmp_7_load_reg_832[25]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[26] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[9]),
        .Q(tmp_7_load_reg_832[26]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[27] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[10]),
        .Q(tmp_7_load_reg_832[27]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[28] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[11]),
        .Q(tmp_7_load_reg_832[28]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[29] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[12]),
        .Q(tmp_7_load_reg_832[29]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[30] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[13]),
        .Q(tmp_7_load_reg_832[30]),
        .R(1'b0));
  FDRE \tmp_7_load_reg_832_reg[31] 
       (.C(ap_clk),
        .CE(Q[6]),
        .D(ram_reg_16[14]),
        .Q(tmp_7_load_reg_832[31]),
        .R(1'b0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm
   (Q,
    int_ap_idle_reg,
    push_buf,
    ap_done_reg,
    func24_U0_ap_ready,
    ap_sync_reg_channel_write_C_mid_2_reg_0,
    \ap_CS_fsm_reg[4] ,
    D,
    \iptr_reg[0] ,
    ram_reg,
    ram_reg_0,
    \ap_CS_fsm_reg[7] ,
    buff1_reg_i_1__0,
    C_3_address0,
    buff1_reg_i_1__1,
    \C_2_load_reg_847_reg[16] ,
    \j_reg_320_reg[0] ,
    \C_3_load_reg_857_reg[16] ,
    \C_4_load_reg_867_reg[16] ,
    \C_5_load_reg_877_reg[16] ,
    \C_6_load_reg_827_reg[16] ,
    \C_7_load_reg_837_reg[16] ,
    \tmp_0_load_reg_748_reg[16] ,
    \tmp_1_load_reg_758_reg[16] ,
    buff1_reg_i_1__3,
    buff1_reg_i_1__2,
    buff1_reg_i_1__5,
    buff1_reg_i_1__4,
    buff1_reg_i_1__7,
    buff1_reg_i_1__6,
    \A_1_addr_reg_695_reg[7] ,
    A_1_address0,
    B_0_address0,
    B_1_address0,
    \ap_CS_fsm_reg[5] ,
    C_0_address0,
    D_output_address0,
    D_output_d0,
    kernel_2mm_U0_A_0_ce0,
    kernel_2mm_U0_A_1_ce0,
    kernel_2mm_U0_B_0_ce0,
    kernel_2mm_U0_B_1_ce0,
    ap_clk,
    readData32_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    kernel_2mm_U0_D_output_full_n,
    ap_rst_n,
    ADDRARDADDR,
    kernel_2mm_U0_ap_start,
    DOBDO,
    func15_U0_C_mid_0_d0,
    func15_U0_C_mid_1_d0,
    func15_U0_C_mid_2_d0,
    func15_U0_C_mid_3_d0,
    func15_U0_C_mid_4_d0,
    func15_U0_C_mid_5_d0,
    func15_U0_C_mid_6_d0,
    func15_U0_C_mid_7_d0,
    ap_rst_n_inv,
    B_1_q0,
    ram_reg_1,
    B,
    A_1_q0,
    B_0_q0,
    ram_reg_2,
    A_0_q0,
    A,
    buff0_reg_i_1__1,
    buff0_reg_i_18,
    buff1_reg_i_1__0_0,
    buff0_reg_i_1__2,
    buff0_reg_i_18__0,
    buff1_reg_i_1__1_0,
    buff0_reg_i_1__3,
    buff0_reg_i_18__1,
    buff1_reg_i_1__2_0,
    buff0_reg_i_1__4,
    buff0_reg_i_18__2,
    buff1_reg_i_1__3_0,
    buff0_reg_i_1__5,
    buff0_reg_i_18__3,
    buff1_reg_i_1__4_0,
    buff0_reg_i_1__6,
    buff0_reg_i_18__4,
    buff1_reg_i_1__5_0,
    buff0_reg_i_1__7,
    buff0_reg_i_18__5,
    buff1_reg_i_1__6_0,
    buff0_reg_i_1__8,
    buff0_reg_i_18__6,
    buff1_reg_i_1__7_0);
  output [1:0]Q;
  output int_ap_idle_reg;
  output push_buf;
  output ap_done_reg;
  output func24_U0_ap_ready;
  output ap_sync_reg_channel_write_C_mid_2_reg_0;
  output [1:0]\ap_CS_fsm_reg[4] ;
  output [8:0]D;
  output \iptr_reg[0] ;
  output ram_reg;
  output ram_reg_0;
  output [1:0]\ap_CS_fsm_reg[7] ;
  output [16:0]buff1_reg_i_1__0;
  output [5:0]C_3_address0;
  output [16:0]buff1_reg_i_1__1;
  output [16:0]\C_2_load_reg_847_reg[16] ;
  output [3:0]\j_reg_320_reg[0] ;
  output [16:0]\C_3_load_reg_857_reg[16] ;
  output [16:0]\C_4_load_reg_867_reg[16] ;
  output [16:0]\C_5_load_reg_877_reg[16] ;
  output [16:0]\C_6_load_reg_827_reg[16] ;
  output [16:0]\C_7_load_reg_837_reg[16] ;
  output [16:0]\tmp_0_load_reg_748_reg[16] ;
  output [16:0]\tmp_1_load_reg_758_reg[16] ;
  output [16:0]buff1_reg_i_1__3;
  output [16:0]buff1_reg_i_1__2;
  output [16:0]buff1_reg_i_1__5;
  output [16:0]buff1_reg_i_1__4;
  output [16:0]buff1_reg_i_1__7;
  output [16:0]buff1_reg_i_1__6;
  output [7:0]\A_1_addr_reg_695_reg[7] ;
  output [7:0]A_1_address0;
  output [7:0]B_0_address0;
  output [7:0]B_1_address0;
  output [1:0]\ap_CS_fsm_reg[5] ;
  output [6:0]C_0_address0;
  output [8:0]D_output_address0;
  output [31:0]D_output_d0;
  output kernel_2mm_U0_A_0_ce0;
  output kernel_2mm_U0_A_1_ce0;
  output kernel_2mm_U0_B_0_ce0;
  output kernel_2mm_U0_B_1_ce0;
  input ap_clk;
  input readData32_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input kernel_2mm_U0_D_output_full_n;
  input ap_rst_n;
  input [0:0]ADDRARDADDR;
  input kernel_2mm_U0_ap_start;
  input [31:0]DOBDO;
  input [31:0]func15_U0_C_mid_0_d0;
  input [31:0]func15_U0_C_mid_1_d0;
  input [31:0]func15_U0_C_mid_2_d0;
  input [31:0]func15_U0_C_mid_3_d0;
  input [31:0]func15_U0_C_mid_4_d0;
  input [31:0]func15_U0_C_mid_5_d0;
  input [31:0]func15_U0_C_mid_6_d0;
  input [31:0]func15_U0_C_mid_7_d0;
  input ap_rst_n_inv;
  input [16:0]B_1_q0;
  input [14:0]ram_reg_1;
  input [16:0]B;
  input [31:0]A_1_q0;
  input [16:0]B_0_q0;
  input [14:0]ram_reg_2;
  input [31:0]A_0_q0;
  input [16:0]A;
  input [16:0]buff0_reg_i_1__1;
  input [16:0]buff0_reg_i_18;
  input [16:0]buff1_reg_i_1__0_0;
  input [16:0]buff0_reg_i_1__2;
  input [16:0]buff0_reg_i_18__0;
  input [16:0]buff1_reg_i_1__1_0;
  input [16:0]buff0_reg_i_1__3;
  input [16:0]buff0_reg_i_18__1;
  input [16:0]buff1_reg_i_1__2_0;
  input [16:0]buff0_reg_i_1__4;
  input [16:0]buff0_reg_i_18__2;
  input [16:0]buff1_reg_i_1__3_0;
  input [16:0]buff0_reg_i_1__5;
  input [16:0]buff0_reg_i_18__3;
  input [16:0]buff1_reg_i_1__4_0;
  input [16:0]buff0_reg_i_1__6;
  input [16:0]buff0_reg_i_18__4;
  input [16:0]buff1_reg_i_1__5_0;
  input [16:0]buff0_reg_i_1__7;
  input [16:0]buff0_reg_i_18__5;
  input [16:0]buff1_reg_i_1__6_0;
  input [16:0]buff0_reg_i_1__8;
  input [16:0]buff0_reg_i_18__6;
  input [16:0]buff1_reg_i_1__7_0;

  wire [16:0]A;
  wire [0:0]ADDRARDADDR;
  wire [31:0]A_0_q0;
  wire [7:0]\A_1_addr_reg_695_reg[7] ;
  wire [7:0]A_1_address0;
  wire [31:0]A_1_q0;
  wire [16:0]B;
  wire [7:0]B_0_address0;
  wire [16:0]B_0_q0;
  wire [7:0]B_1_address0;
  wire [16:0]B_1_q0;
  wire [6:0]C_0_address0;
  wire [16:0]\C_2_load_reg_847_reg[16] ;
  wire [5:0]C_3_address0;
  wire [16:0]\C_3_load_reg_857_reg[16] ;
  wire [16:0]\C_4_load_reg_867_reg[16] ;
  wire [16:0]\C_5_load_reg_877_reg[16] ;
  wire [16:0]\C_6_load_reg_827_reg[16] ;
  wire [16:0]\C_7_load_reg_837_reg[16] ;
  wire C_mid_0_i_full_n;
  wire C_mid_0_t_empty_n;
  wire [31:17]C_mid_0_t_q0;
  wire C_mid_1_U_n_37;
  wire C_mid_1_U_n_38;
  wire C_mid_1_i_full_n;
  wire [31:17]C_mid_1_t_q0;
  wire C_mid_2_i_full_n;
  wire C_mid_2_t_empty_n;
  wire [31:17]C_mid_2_t_q0;
  wire C_mid_3_i_full_n;
  wire C_mid_3_t_empty_n;
  wire [31:17]C_mid_3_t_q0;
  wire C_mid_4_i_full_n;
  wire C_mid_4_t_empty_n;
  wire [31:17]C_mid_4_t_q0;
  wire C_mid_5_U_n_38;
  wire C_mid_5_i_full_n;
  wire C_mid_5_t_empty_n;
  wire [31:17]C_mid_5_t_q0;
  wire C_mid_6_i_full_n;
  wire C_mid_6_t_empty_n;
  wire [31:17]C_mid_6_t_q0;
  wire C_mid_7_i_full_n;
  wire C_mid_7_t_empty_n;
  wire [31:17]C_mid_7_t_q0;
  wire [8:0]D;
  wire [31:0]DOBDO;
  wire [31:17]D_load_reg_668;
  wire D_mid_i_full_n;
  wire D_mid_t_empty_n;
  wire [16:0]D_mid_t_q0;
  wire [8:0]D_output_address0;
  wire [31:0]D_output_d0;
  wire [1:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire [1:0]\ap_CS_fsm_reg[7] ;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_C_mid_0;
  wire ap_sync_channel_write_C_mid_1;
  wire ap_sync_channel_write_C_mid_2;
  wire ap_sync_channel_write_C_mid_3;
  wire ap_sync_channel_write_C_mid_4;
  wire ap_sync_channel_write_C_mid_5;
  wire ap_sync_channel_write_C_mid_6;
  wire ap_sync_channel_write_C_mid_7;
  wire ap_sync_channel_write_D_mid;
  wire ap_sync_channel_write_tmp_mid_0;
  wire ap_sync_channel_write_tmp_mid_1;
  wire ap_sync_channel_write_tmp_mid_2;
  wire ap_sync_channel_write_tmp_mid_3;
  wire ap_sync_channel_write_tmp_mid_4;
  wire ap_sync_channel_write_tmp_mid_5;
  wire ap_sync_channel_write_tmp_mid_6;
  wire ap_sync_channel_write_tmp_mid_7;
  wire ap_sync_reg_channel_write_C_mid_0;
  wire ap_sync_reg_channel_write_C_mid_1;
  wire ap_sync_reg_channel_write_C_mid_2;
  wire ap_sync_reg_channel_write_C_mid_2_reg_0;
  wire ap_sync_reg_channel_write_C_mid_3;
  wire ap_sync_reg_channel_write_C_mid_4;
  wire ap_sync_reg_channel_write_C_mid_5;
  wire ap_sync_reg_channel_write_C_mid_6;
  wire ap_sync_reg_channel_write_C_mid_7;
  wire ap_sync_reg_channel_write_D_mid;
  wire ap_sync_reg_channel_write_tmp_mid_0;
  wire ap_sync_reg_channel_write_tmp_mid_1;
  wire ap_sync_reg_channel_write_tmp_mid_2;
  wire ap_sync_reg_channel_write_tmp_mid_3;
  wire ap_sync_reg_channel_write_tmp_mid_4;
  wire ap_sync_reg_channel_write_tmp_mid_5;
  wire ap_sync_reg_channel_write_tmp_mid_6;
  wire ap_sync_reg_channel_write_tmp_mid_7_reg_n_4;
  wire [16:0]buff0_reg_i_18;
  wire [16:0]buff0_reg_i_18__0;
  wire [16:0]buff0_reg_i_18__1;
  wire [16:0]buff0_reg_i_18__2;
  wire [16:0]buff0_reg_i_18__3;
  wire [16:0]buff0_reg_i_18__4;
  wire [16:0]buff0_reg_i_18__5;
  wire [16:0]buff0_reg_i_18__6;
  wire [16:0]buff0_reg_i_1__1;
  wire [16:0]buff0_reg_i_1__2;
  wire [16:0]buff0_reg_i_1__3;
  wire [16:0]buff0_reg_i_1__4;
  wire [16:0]buff0_reg_i_1__5;
  wire [16:0]buff0_reg_i_1__6;
  wire [16:0]buff0_reg_i_1__7;
  wire [16:0]buff0_reg_i_1__8;
  wire [16:0]buff1_reg_i_1__0;
  wire [16:0]buff1_reg_i_1__0_0;
  wire [16:0]buff1_reg_i_1__1;
  wire [16:0]buff1_reg_i_1__1_0;
  wire [16:0]buff1_reg_i_1__2;
  wire [16:0]buff1_reg_i_1__2_0;
  wire [16:0]buff1_reg_i_1__3;
  wire [16:0]buff1_reg_i_1__3_0;
  wire [16:0]buff1_reg_i_1__4;
  wire [16:0]buff1_reg_i_1__4_0;
  wire [16:0]buff1_reg_i_1__5;
  wire [16:0]buff1_reg_i_1__5_0;
  wire [16:0]buff1_reg_i_1__6;
  wire [16:0]buff1_reg_i_1__6_0;
  wire [16:0]buff1_reg_i_1__7;
  wire [16:0]buff1_reg_i_1__7_0;
  wire [31:0]func15_U0_C_mid_0_d0;
  wire [6:6]func15_U0_C_mid_1_address0;
  wire [31:0]func15_U0_C_mid_1_d0;
  wire [31:0]func15_U0_C_mid_2_d0;
  wire [31:0]func15_U0_C_mid_3_d0;
  wire [31:0]func15_U0_C_mid_4_d0;
  wire [31:0]func15_U0_C_mid_5_d0;
  wire [31:0]func15_U0_C_mid_6_d0;
  wire [5:0]func15_U0_C_mid_7_address0;
  wire [31:0]func15_U0_C_mid_7_d0;
  wire func15_U0_C_mid_7_we0;
  wire [8:0]func15_U0_D_mid_address0;
  wire func15_U0_D_mid_we0;
  wire func15_U0_ap_done;
  wire func15_U0_n_29;
  wire func15_U0_n_6;
  wire func15_U0_tmp_0_we0;
  wire [5:0]func15_U0_tmp_1_address0;
  wire func15_U0_tmp_1_ce0;
  wire func15_U0_tmp_1_we0;
  wire func15_U0_tmp_2_we0;
  wire func15_U0_tmp_3_we0;
  wire func15_U0_tmp_4_we0;
  wire func15_U0_tmp_5_we0;
  wire func15_U0_tmp_6_we0;
  wire [4:0]func15_U0_tmp_7_address0;
  wire func15_U0_tmp_7_ce0;
  wire [31:0]func15_U0_tmp_7_d0;
  wire func15_U0_tmp_7_we0;
  wire [6:0]func24_U0_C_1_address0;
  wire [5:0]func24_U0_C_7_address0;
  wire [8:3]func24_U0_D_address0;
  wire func24_U0_D_ce0;
  wire func24_U0_ap_ready;
  wire func24_U0_ap_start;
  wire func24_U0_n_24;
  wire [5:0]func24_U0_tmp_1_address0;
  wire func24_U0_tmp_1_ce0;
  wire [4:0]func24_U0_tmp_5_address0;
  wire [4:0]func24_U0_tmp_7_address0;
  wire func24_U0_tmp_7_ce0;
  wire int_ap_idle_reg;
  wire \iptr_reg[0] ;
  wire [2:0]j_reg_320;
  wire [3:0]\j_reg_320_reg[0] ;
  wire kernel_2mm_U0_A_0_ce0;
  wire kernel_2mm_U0_A_1_ce0;
  wire kernel_2mm_U0_B_0_ce0;
  wire kernel_2mm_U0_B_1_ce0;
  wire kernel_2mm_U0_D_output_full_n;
  wire kernel_2mm_U0_ap_start;
  wire push_buf;
  wire push_buf_0;
  wire push_buf_1;
  wire push_buf_10;
  wire push_buf_11;
  wire push_buf_2;
  wire push_buf_3;
  wire push_buf_4;
  wire push_buf_5;
  wire push_buf_6;
  wire push_buf_7;
  wire push_buf_8;
  wire push_buf_9;
  wire ram_reg;
  wire ram_reg_0;
  wire [14:0]ram_reg_1;
  wire [14:0]ram_reg_2;
  wire readData32_U0_ap_start;
  wire [16:0]\tmp_0_load_reg_748_reg[16] ;
  wire [16:0]\tmp_1_load_reg_758_reg[16] ;
  wire tmp_mid_0_U_n_70;
  wire tmp_mid_0_i_full_n;
  wire [31:0]tmp_mid_0_i_q0;
  wire tmp_mid_0_t_empty_n;
  wire [31:17]tmp_mid_0_t_q0;
  wire tmp_mid_1_i_full_n;
  wire [31:0]tmp_mid_1_i_q0;
  wire tmp_mid_1_t_empty_n;
  wire [31:17]tmp_mid_1_t_q0;
  wire tmp_mid_2_i_full_n;
  wire [31:0]tmp_mid_2_i_q0;
  wire tmp_mid_2_t_empty_n;
  wire [31:17]tmp_mid_2_t_q0;
  wire tmp_mid_3_i_full_n;
  wire [31:0]tmp_mid_3_i_q0;
  wire tmp_mid_3_t_empty_n;
  wire [31:17]tmp_mid_3_t_q0;
  wire tmp_mid_4_U_n_70;
  wire tmp_mid_4_i_full_n;
  wire [31:0]tmp_mid_4_i_q0;
  wire tmp_mid_4_t_empty_n;
  wire [31:17]tmp_mid_4_t_q0;
  wire tmp_mid_5_U_n_70;
  wire tmp_mid_5_i_full_n;
  wire [31:0]tmp_mid_5_i_q0;
  wire tmp_mid_5_t_empty_n;
  wire [31:17]tmp_mid_5_t_q0;
  wire tmp_mid_6_i_full_n;
  wire [31:0]tmp_mid_6_i_q0;
  wire tmp_mid_6_t_empty_n;
  wire [31:17]tmp_mid_6_t_q0;
  wire tmp_mid_7_U_n_70;
  wire tmp_mid_7_i_full_n;
  wire [31:0]tmp_mid_7_i_q0;
  wire tmp_mid_7_t_empty_n;
  wire [31:17]tmp_mid_7_t_q0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0 C_mid_0_U
       (.C_3_ce0(\ap_CS_fsm_reg[7] [0]),
        .C_mid_0_i_full_n(C_mid_0_i_full_n),
        .C_mid_0_t_empty_n(C_mid_0_t_empty_n),
        .D(C_mid_0_t_q0),
        .Q(func24_U0_tmp_1_ce0),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_mid_0(ap_sync_reg_channel_write_C_mid_0),
        .buff1_reg_i_1__0(buff1_reg_i_1__0),
        .func15_U0_C_mid_0_d0(func15_U0_C_mid_0_d0),
        .func15_U0_ap_done(func15_U0_ap_done),
        .\tmp_11_reg_683_reg[6] (func24_U0_C_1_address0),
        .\tmp_70_cast_reg_391_reg[6] ({func15_U0_C_mid_1_address0,C_3_address0}));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_15 C_mid_1_U
       (.C_3_ce0(\ap_CS_fsm_reg[7] [0]),
        .C_mid_0_t_empty_n(C_mid_0_t_empty_n),
        .C_mid_1_i_full_n(C_mid_1_i_full_n),
        .C_mid_2_t_empty_n(C_mid_2_t_empty_n),
        .C_mid_3_t_empty_n(C_mid_3_t_empty_n),
        .C_mid_4_t_empty_n(C_mid_4_t_empty_n),
        .C_mid_5_t_empty_n(C_mid_5_t_empty_n),
        .C_mid_6_t_empty_n(C_mid_6_t_empty_n),
        .D(C_mid_1_t_q0),
        .Q(func24_U0_tmp_1_ce0),
        .\ap_CS_fsm_reg[0] (C_mid_1_U_n_38),
        .\ap_CS_fsm_reg[0]_0 (func15_U0_n_29),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_mid_1(ap_sync_reg_channel_write_C_mid_1),
        .buff1_reg_i_1__1(buff1_reg_i_1__1),
        .func15_U0_C_mid_1_d0(func15_U0_C_mid_1_d0),
        .func15_U0_ap_done(func15_U0_ap_done),
        .int_ap_idle_reg(C_mid_1_U_n_37),
        .kernel_2mm_U0_ap_start(kernel_2mm_U0_ap_start),
        .\tmp_11_reg_683_reg[6] (func24_U0_C_1_address0),
        .\tmp_70_cast_reg_391_reg[6] ({func15_U0_C_mid_1_address0,C_3_address0}));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2 C_mid_2_U
       (.\C_2_addr_reg_708_reg[5] (func24_U0_C_7_address0),
        .\C_mid_2_addr_reg_459_reg[5] (func15_U0_C_mid_7_address0),
        .C_mid_2_i_full_n(C_mid_2_i_full_n),
        .C_mid_2_t_empty_n(C_mid_2_t_empty_n),
        .D({C_mid_2_t_q0,\C_2_load_reg_847_reg[16] }),
        .Q(\j_reg_320_reg[0] [1]),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[7] (func15_U0_C_mid_7_we0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_mid_2(ap_sync_reg_channel_write_C_mid_2),
        .func15_U0_C_mid_2_d0(func15_U0_C_mid_2_d0),
        .func15_U0_ap_done(func15_U0_ap_done),
        .push_buf(push_buf_10));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_16 C_mid_3_U
       (.\C_2_addr_reg_708_reg[5] (func24_U0_C_7_address0),
        .\C_mid_2_addr_reg_459_reg[5] (func15_U0_C_mid_7_address0),
        .C_mid_3_i_full_n(C_mid_3_i_full_n),
        .C_mid_3_t_empty_n(C_mid_3_t_empty_n),
        .D({C_mid_3_t_q0,\C_3_load_reg_857_reg[16] }),
        .Q(\j_reg_320_reg[0] [1]),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[7] (func15_U0_C_mid_7_we0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_mid_3(ap_sync_reg_channel_write_C_mid_3),
        .func15_U0_C_mid_3_d0(func15_U0_C_mid_3_d0),
        .func15_U0_ap_done(func15_U0_ap_done),
        .push_buf(push_buf_9));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_17 C_mid_4_U
       (.\C_2_addr_reg_708_reg[5] (func24_U0_C_7_address0),
        .\C_mid_2_addr_reg_459_reg[5] (func15_U0_C_mid_7_address0),
        .C_mid_4_i_full_n(C_mid_4_i_full_n),
        .C_mid_4_t_empty_n(C_mid_4_t_empty_n),
        .D({C_mid_4_t_q0,\C_4_load_reg_867_reg[16] }),
        .Q(\j_reg_320_reg[0] [1]),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[7] (func15_U0_C_mid_7_we0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_mid_4(ap_sync_reg_channel_write_C_mid_4),
        .func15_U0_C_mid_4_d0(func15_U0_C_mid_4_d0),
        .func15_U0_ap_done(func15_U0_ap_done));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_18 C_mid_5_U
       (.\C_2_addr_reg_708_reg[5] (func24_U0_C_7_address0),
        .\C_mid_2_addr_reg_459_reg[5] (func15_U0_C_mid_7_address0),
        .C_mid_4_t_empty_n(C_mid_4_t_empty_n),
        .C_mid_5_i_full_n(C_mid_5_i_full_n),
        .C_mid_5_t_empty_n(C_mid_5_t_empty_n),
        .C_mid_6_t_empty_n(C_mid_6_t_empty_n),
        .C_mid_7_t_empty_n(C_mid_7_t_empty_n),
        .D({C_mid_5_t_q0,\C_5_load_reg_877_reg[16] }),
        .Q(\j_reg_320_reg[0] [1]),
        .\ap_CS_fsm_reg[0] (C_mid_5_U_n_38),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[7] (func15_U0_C_mid_7_we0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_mid_5(ap_sync_reg_channel_write_C_mid_5),
        .func15_U0_C_mid_5_d0(func15_U0_C_mid_5_d0),
        .func15_U0_ap_done(func15_U0_ap_done));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_19 C_mid_6_U
       (.\C_2_addr_reg_708_reg[5] (func24_U0_C_7_address0),
        .\C_mid_2_addr_reg_459_reg[5] (func15_U0_C_mid_7_address0),
        .C_mid_6_i_full_n(C_mid_6_i_full_n),
        .C_mid_6_t_empty_n(C_mid_6_t_empty_n),
        .D({C_mid_6_t_q0,\C_6_load_reg_827_reg[16] }),
        .Q(func24_U0_tmp_7_ce0),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[7] (func15_U0_C_mid_7_we0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_mid_6(ap_sync_reg_channel_write_C_mid_6),
        .func15_U0_C_mid_6_d0(func15_U0_C_mid_6_d0),
        .func15_U0_ap_done(func15_U0_ap_done),
        .push_buf(push_buf_8));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_20 C_mid_7_U
       (.\C_2_addr_reg_708_reg[5] (func24_U0_C_7_address0),
        .\C_mid_2_addr_reg_459_reg[5] (func15_U0_C_mid_7_address0),
        .C_mid_7_i_full_n(C_mid_7_i_full_n),
        .C_mid_7_t_empty_n(C_mid_7_t_empty_n),
        .D({C_mid_7_t_q0,\C_7_load_reg_837_reg[16] }),
        .Q(func24_U0_tmp_7_ce0),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[7] (func15_U0_C_mid_7_we0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_mid_7(ap_sync_reg_channel_write_C_mid_7),
        .func15_U0_C_mid_7_d0(func15_U0_C_mid_7_d0),
        .func15_U0_ap_done(func15_U0_ap_done),
        .push_buf(push_buf_7));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid D_mid_U
       (.D({func24_U0_D_address0,j_reg_320}),
        .DOBDO({D_load_reg_668,D_mid_t_q0}),
        .D_mid_i_full_n(D_mid_i_full_n),
        .D_mid_t_empty_n(D_mid_t_empty_n),
        .Q(func15_U0_D_mid_we0),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[3] ({ap_CS_fsm_state4,func24_U0_D_ce0}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_D_mid(ap_sync_reg_channel_write_D_mid),
        .func15_U0_ap_done(func15_U0_ap_done),
        .push_buf(push_buf_11),
        .ram_reg(DOBDO),
        .\tmp_66_cast_reg_159_reg[8] (func15_U0_D_mid_address0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_mid_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_mid_0),
        .Q(ap_sync_reg_channel_write_C_mid_0),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_mid_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_mid_1),
        .Q(ap_sync_reg_channel_write_C_mid_1),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_mid_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_mid_2),
        .Q(ap_sync_reg_channel_write_C_mid_2),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_mid_3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_mid_3),
        .Q(ap_sync_reg_channel_write_C_mid_3),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_mid_4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_mid_4),
        .Q(ap_sync_reg_channel_write_C_mid_4),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_mid_5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_mid_5),
        .Q(ap_sync_reg_channel_write_C_mid_5),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_mid_6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_mid_6),
        .Q(ap_sync_reg_channel_write_C_mid_6),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_mid_7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_mid_7),
        .Q(ap_sync_reg_channel_write_C_mid_7),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_D_mid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_D_mid),
        .Q(ap_sync_reg_channel_write_D_mid),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_tmp_mid_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_tmp_mid_0),
        .Q(ap_sync_reg_channel_write_tmp_mid_0),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_tmp_mid_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_tmp_mid_1),
        .Q(ap_sync_reg_channel_write_tmp_mid_1),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_tmp_mid_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_tmp_mid_2),
        .Q(ap_sync_reg_channel_write_tmp_mid_2),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_tmp_mid_3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_tmp_mid_3),
        .Q(ap_sync_reg_channel_write_tmp_mid_3),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_tmp_mid_4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_tmp_mid_4),
        .Q(ap_sync_reg_channel_write_tmp_mid_4),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_tmp_mid_5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_tmp_mid_5),
        .Q(ap_sync_reg_channel_write_tmp_mid_5),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_tmp_mid_6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_tmp_mid_6),
        .Q(ap_sync_reg_channel_write_tmp_mid_6),
        .R(func15_U0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_tmp_mid_7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_tmp_mid_7),
        .Q(ap_sync_reg_channel_write_tmp_mid_7_reg_n_4),
        .R(func15_U0_n_6));
  zedboard_base_kernel_2mm_wrapper_0_0_func15 func15_U0
       (.A(A),
        .ADDRARDADDR(func15_U0_tmp_7_address0),
        .A_0_q0(A_0_q0),
        .\A_1_addr_reg_695_reg[7] (\A_1_addr_reg_695_reg[7] ),
        .A_1_address0(A_1_address0),
        .A_1_q0(A_1_q0),
        .B(B),
        .B_0_address0(B_0_address0),
        .B_0_q0(B_0_q0),
        .B_1_address0(B_1_address0),
        .B_1_q0(B_1_q0),
        .C_0_address0(C_0_address0),
        .C_mid_0_i_full_n(C_mid_0_i_full_n),
        .C_mid_1_i_full_n(C_mid_1_i_full_n),
        .C_mid_2_i_full_n(C_mid_2_i_full_n),
        .C_mid_3_i_full_n(C_mid_3_i_full_n),
        .C_mid_4_i_full_n(C_mid_4_i_full_n),
        .C_mid_5_i_full_n(C_mid_5_i_full_n),
        .C_mid_6_i_full_n(C_mid_6_i_full_n),
        .C_mid_7_i_full_n(C_mid_7_i_full_n),
        .D(D),
        .DIADI(func15_U0_tmp_7_d0),
        .DOADO(tmp_mid_1_i_q0),
        .D_mid_i_full_n(D_mid_i_full_n),
        .Q(Q),
        .WEA(func15_U0_tmp_7_we0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_C_mid_0(ap_sync_channel_write_C_mid_0),
        .ap_sync_channel_write_C_mid_1(ap_sync_channel_write_C_mid_1),
        .ap_sync_channel_write_C_mid_2(ap_sync_channel_write_C_mid_2),
        .ap_sync_channel_write_C_mid_3(ap_sync_channel_write_C_mid_3),
        .ap_sync_channel_write_C_mid_4(ap_sync_channel_write_C_mid_4),
        .ap_sync_channel_write_C_mid_5(ap_sync_channel_write_C_mid_5),
        .ap_sync_channel_write_C_mid_6(ap_sync_channel_write_C_mid_6),
        .ap_sync_channel_write_C_mid_7(ap_sync_channel_write_C_mid_7),
        .ap_sync_channel_write_D_mid(ap_sync_channel_write_D_mid),
        .ap_sync_channel_write_tmp_mid_0(ap_sync_channel_write_tmp_mid_0),
        .ap_sync_channel_write_tmp_mid_1(ap_sync_channel_write_tmp_mid_1),
        .ap_sync_channel_write_tmp_mid_2(ap_sync_channel_write_tmp_mid_2),
        .ap_sync_channel_write_tmp_mid_3(ap_sync_channel_write_tmp_mid_3),
        .ap_sync_channel_write_tmp_mid_4(ap_sync_channel_write_tmp_mid_4),
        .ap_sync_channel_write_tmp_mid_5(ap_sync_channel_write_tmp_mid_5),
        .ap_sync_channel_write_tmp_mid_6(ap_sync_channel_write_tmp_mid_6),
        .ap_sync_channel_write_tmp_mid_7(ap_sync_channel_write_tmp_mid_7),
        .ap_sync_reg_channel_write_C_mid_0(ap_sync_reg_channel_write_C_mid_0),
        .ap_sync_reg_channel_write_C_mid_1(ap_sync_reg_channel_write_C_mid_1),
        .ap_sync_reg_channel_write_C_mid_2(ap_sync_reg_channel_write_C_mid_2),
        .ap_sync_reg_channel_write_C_mid_2_reg(ap_sync_reg_channel_write_C_mid_2_reg_0),
        .ap_sync_reg_channel_write_C_mid_3(ap_sync_reg_channel_write_C_mid_3),
        .ap_sync_reg_channel_write_C_mid_4(ap_sync_reg_channel_write_C_mid_4),
        .ap_sync_reg_channel_write_C_mid_5(ap_sync_reg_channel_write_C_mid_5),
        .ap_sync_reg_channel_write_C_mid_6(ap_sync_reg_channel_write_C_mid_6),
        .ap_sync_reg_channel_write_C_mid_7(ap_sync_reg_channel_write_C_mid_7),
        .ap_sync_reg_channel_write_D_mid(ap_sync_reg_channel_write_D_mid),
        .ap_sync_reg_channel_write_tmp_mid_0(ap_sync_reg_channel_write_tmp_mid_0),
        .ap_sync_reg_channel_write_tmp_mid_1(ap_sync_reg_channel_write_tmp_mid_1),
        .ap_sync_reg_channel_write_tmp_mid_2(ap_sync_reg_channel_write_tmp_mid_2),
        .ap_sync_reg_channel_write_tmp_mid_3(ap_sync_reg_channel_write_tmp_mid_3),
        .ap_sync_reg_channel_write_tmp_mid_4(ap_sync_reg_channel_write_tmp_mid_4),
        .ap_sync_reg_channel_write_tmp_mid_5(ap_sync_reg_channel_write_tmp_mid_5),
        .ap_sync_reg_channel_write_tmp_mid_6(ap_sync_reg_channel_write_tmp_mid_6),
        .ap_sync_reg_channel_write_tmp_mid_6_reg(func15_U0_n_6),
        .ap_sync_reg_channel_write_tmp_mid_7_reg(ap_sync_reg_channel_write_tmp_mid_7_reg_n_4),
        .func15_U0_ap_done(func15_U0_ap_done),
        .func15_U0_tmp_1_ce0(func15_U0_tmp_1_ce0),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0),
        .grp_func1_execute8_fu_66_ap_start_reg_reg_0(func15_U0_n_29),
        .\j_reg_63_reg[0] ({func15_U0_D_mid_we0,\ap_CS_fsm_reg[4] }),
        .\k_reg_277_reg[3] ({func15_U0_C_mid_7_we0,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[5] }),
        .kernel_2mm_U0_A_0_ce0(kernel_2mm_U0_A_0_ce0),
        .kernel_2mm_U0_A_1_ce0(kernel_2mm_U0_A_1_ce0),
        .kernel_2mm_U0_B_0_ce0(kernel_2mm_U0_B_0_ce0),
        .kernel_2mm_U0_B_1_ce0(kernel_2mm_U0_B_1_ce0),
        .kernel_2mm_U0_ap_start(kernel_2mm_U0_ap_start),
        .push_buf(push_buf_11),
        .push_buf_0(push_buf_10),
        .push_buf_1(push_buf_9),
        .push_buf_10(push_buf_0),
        .push_buf_2(push_buf_8),
        .push_buf_3(push_buf_7),
        .push_buf_4(push_buf_6),
        .push_buf_5(push_buf_5),
        .push_buf_6(push_buf_4),
        .push_buf_7(push_buf_3),
        .push_buf_8(push_buf_2),
        .push_buf_9(push_buf_1),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(func15_U0_tmp_6_we0),
        .ram_reg_10(func15_U0_C_mid_7_address0),
        .ram_reg_11(func15_U0_D_mid_address0),
        .ram_reg_12(ram_reg_1),
        .ram_reg_13(ram_reg_2),
        .ram_reg_14(tmp_mid_0_i_q0),
        .ram_reg_15(tmp_mid_7_i_q0),
        .ram_reg_16(tmp_mid_5_i_q0),
        .ram_reg_17(tmp_mid_6_i_q0),
        .ram_reg_18(tmp_mid_4_i_q0),
        .ram_reg_19(tmp_mid_2_i_q0),
        .ram_reg_2(func15_U0_tmp_5_we0),
        .ram_reg_20(tmp_mid_3_i_q0),
        .ram_reg_3(func15_U0_tmp_4_we0),
        .ram_reg_4(func15_U0_tmp_3_we0),
        .ram_reg_5(func15_U0_tmp_2_we0),
        .ram_reg_6(func15_U0_tmp_1_we0),
        .ram_reg_7(func15_U0_tmp_0_we0),
        .ram_reg_8(func15_U0_tmp_1_address0),
        .ram_reg_9({func15_U0_C_mid_1_address0,C_3_address0}),
        .tmp_mid_0_i_full_n(tmp_mid_0_i_full_n),
        .tmp_mid_1_i_full_n(tmp_mid_1_i_full_n),
        .tmp_mid_2_i_full_n(tmp_mid_2_i_full_n),
        .tmp_mid_3_i_full_n(tmp_mid_3_i_full_n),
        .tmp_mid_4_i_full_n(tmp_mid_4_i_full_n),
        .tmp_mid_5_i_full_n(tmp_mid_5_i_full_n),
        .tmp_mid_6_i_full_n(tmp_mid_6_i_full_n),
        .tmp_mid_7_i_full_n(tmp_mid_7_i_full_n));
  zedboard_base_kernel_2mm_wrapper_0_0_func24 func24_U0
       (.ADDRARDADDR(ADDRARDADDR),
        .D({func24_U0_D_address0,j_reg_320}),
        .DOBDO({D_load_reg_668,D_mid_t_q0}),
        .D_output_address0(D_output_address0),
        .D_output_d0(D_output_d0),
        .Q({\j_reg_320_reg[0] [3:1],func24_U0_tmp_7_ce0,\j_reg_320_reg[0] [0],func24_U0_tmp_1_ce0,ap_CS_fsm_state4,func24_U0_D_ce0,func24_U0_n_24}),
        .\ap_CS_fsm_reg[1]_0 (ap_done_reg),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(func24_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buff0_reg_i_18(buff0_reg_i_18),
        .buff0_reg_i_18__0(buff0_reg_i_18__0),
        .buff0_reg_i_18__1(buff0_reg_i_18__1),
        .buff0_reg_i_18__2(buff0_reg_i_18__2),
        .buff0_reg_i_18__3(buff0_reg_i_18__3),
        .buff0_reg_i_18__4(buff0_reg_i_18__4),
        .buff0_reg_i_18__5(buff0_reg_i_18__5),
        .buff0_reg_i_18__6(buff0_reg_i_18__6),
        .buff0_reg_i_1__1(buff0_reg_i_1__1),
        .buff0_reg_i_1__2(buff0_reg_i_1__2),
        .buff0_reg_i_1__3(buff0_reg_i_1__3),
        .buff0_reg_i_1__4(buff0_reg_i_1__4),
        .buff0_reg_i_1__5(buff0_reg_i_1__5),
        .buff0_reg_i_1__6(buff0_reg_i_1__6),
        .buff0_reg_i_1__7(buff0_reg_i_1__7),
        .buff0_reg_i_1__8(buff0_reg_i_1__8),
        .buff1_reg_i_1__0(buff1_reg_i_1__0_0),
        .buff1_reg_i_1__1(buff1_reg_i_1__1_0),
        .buff1_reg_i_1__2(buff1_reg_i_1__2_0),
        .buff1_reg_i_1__3(buff1_reg_i_1__3_0),
        .buff1_reg_i_1__4(buff1_reg_i_1__4_0),
        .buff1_reg_i_1__5(buff1_reg_i_1__5_0),
        .buff1_reg_i_1__6(buff1_reg_i_1__6_0),
        .buff1_reg_i_1__7(buff1_reg_i_1__7_0),
        .func24_U0_ap_start(func24_U0_ap_start),
        .\iptr_reg[0] (\iptr_reg[0] ),
        .kernel_2mm_U0_D_output_full_n(kernel_2mm_U0_D_output_full_n),
        .push_buf(push_buf),
        .ram_reg(func24_U0_C_1_address0),
        .ram_reg_0(func24_U0_C_7_address0),
        .ram_reg_1(func24_U0_tmp_1_address0),
        .ram_reg_10(tmp_mid_2_t_q0),
        .ram_reg_11({C_mid_5_t_q0,\C_5_load_reg_877_reg[16] }),
        .ram_reg_12(tmp_mid_5_t_q0),
        .ram_reg_13({C_mid_4_t_q0,\C_4_load_reg_867_reg[16] }),
        .ram_reg_14(tmp_mid_4_t_q0),
        .ram_reg_15({C_mid_7_t_q0,\C_7_load_reg_837_reg[16] }),
        .ram_reg_16(tmp_mid_7_t_q0),
        .ram_reg_17({C_mid_6_t_q0,\C_6_load_reg_827_reg[16] }),
        .ram_reg_18(tmp_mid_6_t_q0),
        .ram_reg_2(func24_U0_tmp_5_address0),
        .ram_reg_3({tmp_mid_0_t_q0,\tmp_0_load_reg_748_reg[16] }),
        .ram_reg_4(C_mid_0_t_q0),
        .ram_reg_5({tmp_mid_1_t_q0,\tmp_1_load_reg_758_reg[16] }),
        .ram_reg_6(C_mid_1_t_q0),
        .ram_reg_7({C_mid_3_t_q0,\C_3_load_reg_857_reg[16] }),
        .ram_reg_8(tmp_mid_3_t_q0),
        .ram_reg_9({C_mid_2_t_q0,\C_2_load_reg_847_reg[16] }),
        .\tmp_2_addr_reg_778_reg[4]_0 (func24_U0_tmp_7_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_21 tmp_mid_0_U
       (.DIADI(func15_U0_tmp_7_d0),
        .D_mid_t_empty_n(D_mid_t_empty_n),
        .Q(func24_U0_tmp_1_ce0),
        .\ap_CS_fsm_reg[0] (tmp_mid_0_U_n_70),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[4] (func15_U0_tmp_0_we0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (tmp_mid_0_i_q0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_tmp_mid_0(ap_sync_reg_channel_write_tmp_mid_0),
        .func15_U0_ap_done(func15_U0_ap_done),
        .func15_U0_tmp_1_ce0(func15_U0_tmp_1_ce0),
        .push_buf(push_buf_6),
        .\tmp_0_load_reg_748_reg[31] ({tmp_mid_0_t_q0,\tmp_0_load_reg_748_reg[16] }),
        .\tmp_12_reg_688_reg[5] (func24_U0_tmp_1_address0),
        .tmp_mid_0_i_full_n(tmp_mid_0_i_full_n),
        .tmp_mid_0_t_empty_n(tmp_mid_0_t_empty_n),
        .tmp_mid_1_t_empty_n(tmp_mid_1_t_empty_n),
        .tmp_mid_2_t_empty_n(tmp_mid_2_t_empty_n),
        .\tmp_mid_execute_0_a_reg_611_reg[5] (func15_U0_tmp_1_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_22 tmp_mid_1_U
       (.DIADI(func15_U0_tmp_7_d0),
        .DOADO(tmp_mid_1_i_q0),
        .Q(func24_U0_tmp_1_ce0),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[4] (func15_U0_tmp_1_we0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_tmp_mid_1(ap_sync_reg_channel_write_tmp_mid_1),
        .func15_U0_ap_done(func15_U0_ap_done),
        .func15_U0_tmp_1_ce0(func15_U0_tmp_1_ce0),
        .push_buf(push_buf_5),
        .\tmp_12_reg_688_reg[5] (func24_U0_tmp_1_address0),
        .\tmp_1_load_reg_758_reg[31] ({tmp_mid_1_t_q0,\tmp_1_load_reg_758_reg[16] }),
        .tmp_mid_1_i_full_n(tmp_mid_1_i_full_n),
        .tmp_mid_1_t_empty_n(tmp_mid_1_t_empty_n),
        .\tmp_mid_execute_0_a_reg_611_reg[5] (func15_U0_tmp_1_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j tmp_mid_2_U
       (.ADDRARDADDR(func15_U0_tmp_7_address0),
        .DIADI(func15_U0_tmp_7_d0),
        .DOBDO({tmp_mid_2_t_q0,buff1_reg_i_1__3}),
        .Q(\j_reg_320_reg[0] [1]),
        .\ap_CS_fsm_reg[0] (C_mid_1_U_n_37),
        .\ap_CS_fsm_reg[0]_0 (tmp_mid_7_U_n_70),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (func15_U0_tmp_2_we0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (tmp_mid_2_i_q0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_tmp_mid_2(ap_sync_reg_channel_write_tmp_mid_2),
        .empty_n_reg_0(tmp_mid_5_U_n_70),
        .func15_U0_ap_done(func15_U0_ap_done),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0),
        .int_ap_idle_reg(int_ap_idle_reg),
        .push_buf(push_buf_4),
        .readData32_U0_ap_start(readData32_U0_ap_start),
        .\tmp_2_addr_reg_778_reg[4] (func24_U0_tmp_5_address0),
        .tmp_mid_0_t_empty_n(tmp_mid_0_t_empty_n),
        .tmp_mid_1_t_empty_n(tmp_mid_1_t_empty_n),
        .tmp_mid_2_i_full_n(tmp_mid_2_i_full_n),
        .tmp_mid_2_t_empty_n(tmp_mid_2_t_empty_n),
        .tmp_mid_3_t_empty_n(tmp_mid_3_t_empty_n));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_23 tmp_mid_3_U
       (.ADDRARDADDR(func15_U0_tmp_7_address0),
        .DIADI(func15_U0_tmp_7_d0),
        .DOBDO({tmp_mid_3_t_q0,buff1_reg_i_1__2}),
        .Q(\j_reg_320_reg[0] [1]),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (func15_U0_tmp_3_we0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (tmp_mid_3_i_q0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_tmp_mid_3(ap_sync_reg_channel_write_tmp_mid_3),
        .func15_U0_ap_done(func15_U0_ap_done),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0),
        .push_buf(push_buf_3),
        .\tmp_2_addr_reg_778_reg[4] (func24_U0_tmp_5_address0),
        .tmp_mid_3_i_full_n(tmp_mid_3_i_full_n),
        .tmp_mid_3_t_empty_n(tmp_mid_3_t_empty_n));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_24 tmp_mid_4_U
       (.ADDRARDADDR(func15_U0_tmp_7_address0),
        .DIADI(func15_U0_tmp_7_d0),
        .DOBDO({tmp_mid_4_t_q0,buff1_reg_i_1__5}),
        .Q(\j_reg_320_reg[0] [1]),
        .\ap_CS_fsm_reg[0] (tmp_mid_4_U_n_70),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (func15_U0_tmp_4_we0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (tmp_mid_4_i_q0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_tmp_mid_4(ap_sync_reg_channel_write_tmp_mid_4),
        .func15_U0_ap_done(func15_U0_ap_done),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0),
        .push_buf(push_buf_2),
        .\tmp_2_addr_reg_778_reg[4] (func24_U0_tmp_5_address0),
        .tmp_mid_3_t_empty_n(tmp_mid_3_t_empty_n),
        .tmp_mid_4_i_full_n(tmp_mid_4_i_full_n),
        .tmp_mid_4_t_empty_n(tmp_mid_4_t_empty_n),
        .tmp_mid_5_t_empty_n(tmp_mid_5_t_empty_n),
        .tmp_mid_6_t_empty_n(tmp_mid_6_t_empty_n));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_25 tmp_mid_5_U
       (.ADDRARDADDR(func15_U0_tmp_7_address0),
        .DIADI(func15_U0_tmp_7_d0),
        .DOBDO({tmp_mid_5_t_q0,buff1_reg_i_1__4}),
        .Q(\j_reg_320_reg[0] [1]),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (func15_U0_tmp_5_we0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (tmp_mid_5_i_q0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_tmp_mid_5(ap_sync_reg_channel_write_tmp_mid_5),
        .func15_U0_ap_done(func15_U0_ap_done),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0),
        .int_ap_idle_reg(tmp_mid_5_U_n_70),
        .push_buf(push_buf_1),
        .\tmp_2_addr_reg_778_reg[4] (func24_U0_tmp_5_address0),
        .tmp_mid_4_t_empty_n(tmp_mid_4_t_empty_n),
        .tmp_mid_5_i_full_n(tmp_mid_5_i_full_n),
        .tmp_mid_5_t_empty_n(tmp_mid_5_t_empty_n),
        .tmp_mid_6_t_empty_n(tmp_mid_6_t_empty_n),
        .tmp_mid_7_t_empty_n(tmp_mid_7_t_empty_n));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_26 tmp_mid_6_U
       (.ADDRARDADDR(func15_U0_tmp_7_address0),
        .DIADI(func15_U0_tmp_7_d0),
        .DOBDO({tmp_mid_6_t_q0,buff1_reg_i_1__7}),
        .Q(func24_U0_tmp_7_ce0),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (func15_U0_tmp_6_we0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (tmp_mid_6_i_q0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_tmp_mid_6(ap_sync_reg_channel_write_tmp_mid_6),
        .func15_U0_ap_done(func15_U0_ap_done),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0),
        .push_buf(push_buf_0),
        .\tmp_13_reg_693_reg[4] (func24_U0_tmp_7_address0),
        .tmp_mid_6_i_full_n(tmp_mid_6_i_full_n),
        .tmp_mid_6_t_empty_n(tmp_mid_6_t_empty_n));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_27 tmp_mid_7_U
       (.ADDRARDADDR(func15_U0_tmp_7_address0),
        .C_mid_7_t_empty_n(C_mid_7_t_empty_n),
        .DIADI(func15_U0_tmp_7_d0),
        .DOBDO({tmp_mid_7_t_q0,buff1_reg_i_1__6}),
        .D_mid_t_empty_n(D_mid_t_empty_n),
        .Q({func24_U0_tmp_7_ce0,func24_U0_n_24}),
        .WEA(func15_U0_tmp_7_we0),
        .\ap_CS_fsm_reg[1] (func24_U0_ap_ready),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (tmp_mid_7_i_q0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_tmp_mid_7_reg(ap_sync_reg_channel_write_tmp_mid_7_reg_n_4),
        .empty_n_reg_0(tmp_mid_0_U_n_70),
        .empty_n_reg_1(tmp_mid_4_U_n_70),
        .empty_n_reg_2(C_mid_1_U_n_38),
        .empty_n_reg_3(C_mid_5_U_n_38),
        .func15_U0_ap_done(func15_U0_ap_done),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0),
        .func24_U0_ap_start(func24_U0_ap_start),
        .int_ap_idle_reg(tmp_mid_7_U_n_70),
        .\tmp_13_reg_693_reg[4] (func24_U0_tmp_7_address0),
        .tmp_mid_7_i_full_n(tmp_mid_7_i_full_n),
        .tmp_mid_7_t_empty_n(tmp_mid_7_t_empty_n));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0
   (buff1_reg_i_1__0,
    D,
    C_mid_0_t_empty_n,
    C_mid_0_i_full_n,
    ap_clk,
    Q,
    \tmp_11_reg_683_reg[6] ,
    \tmp_70_cast_reg_391_reg[6] ,
    func15_U0_C_mid_0_d0,
    C_3_ce0,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_mid_0,
    func15_U0_ap_done,
    \ap_CS_fsm_reg[1] );
  output [16:0]buff1_reg_i_1__0;
  output [14:0]D;
  output C_mid_0_t_empty_n;
  output C_mid_0_i_full_n;
  input ap_clk;
  input [0:0]Q;
  input [6:0]\tmp_11_reg_683_reg[6] ;
  input [6:0]\tmp_70_cast_reg_391_reg[6] ;
  input [31:0]func15_U0_C_mid_0_d0;
  input C_3_ce0;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_mid_0;
  input func15_U0_ap_done;
  input \ap_CS_fsm_reg[1] ;

  wire C_3_ce0;
  wire C_mid_0_i_full_n;
  wire C_mid_0_t_empty_n;
  wire [14:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_mid_0;
  wire [16:0]buff1_reg_i_1__0;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__7_n_4;
  wire full_n_i_1__18_n_4;
  wire [31:0]func15_U0_C_mid_0_d0;
  wire func15_U0_ap_done;
  wire \iptr[0]_i_1__0_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [6:0]\tmp_11_reg_683_reg[6] ;
  wire [6:0]\tmp_70_cast_reg_391_reg[6] ;
  wire \tptr[0]_i_1__0_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_0_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_mid_0),
        .I4(C_mid_0_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(C_mid_0_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \count[1]_i_2__1 
       (.I0(C_mid_0_i_full_n),
        .I1(ap_sync_reg_channel_write_C_mid_0),
        .I2(func15_U0_ap_done),
        .O(push_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__7
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(C_mid_0_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__7_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_4),
        .Q(C_mid_0_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__18
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(C_mid_0_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(C_mid_0_i_full_n),
        .O(full_n_i_1__18_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_4),
        .Q(C_mid_0_i_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__0 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_C_mid_0),
        .I2(C_mid_0_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__0_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_72 kernel_2mm_C_mid_0_memcore_U
       (.ADDRARDADDR({\tmp_11_reg_683_reg[6] ,memcore_taddr}),
        .ADDRBWRADDR({\tmp_70_cast_reg_391_reg[6] ,memcore_iaddr}),
        .C_3_ce0(C_3_ce0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_i_1__0(buff1_reg_i_1__0),
        .func15_U0_C_mid_0_d0(func15_U0_C_mid_0_d0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_0_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__0_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_0" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_15
   (buff1_reg_i_1__1,
    D,
    C_mid_1_i_full_n,
    int_ap_idle_reg,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    Q,
    \tmp_11_reg_683_reg[6] ,
    \tmp_70_cast_reg_391_reg[6] ,
    func15_U0_C_mid_1_d0,
    C_3_ce0,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_mid_1,
    func15_U0_ap_done,
    kernel_2mm_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    C_mid_6_t_empty_n,
    C_mid_4_t_empty_n,
    C_mid_5_t_empty_n,
    C_mid_0_t_empty_n,
    C_mid_3_t_empty_n,
    C_mid_2_t_empty_n,
    \ap_CS_fsm_reg[1] );
  output [16:0]buff1_reg_i_1__1;
  output [14:0]D;
  output C_mid_1_i_full_n;
  output int_ap_idle_reg;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [0:0]Q;
  input [6:0]\tmp_11_reg_683_reg[6] ;
  input [6:0]\tmp_70_cast_reg_391_reg[6] ;
  input [31:0]func15_U0_C_mid_1_d0;
  input C_3_ce0;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_mid_1;
  input func15_U0_ap_done;
  input kernel_2mm_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input C_mid_6_t_empty_n;
  input C_mid_4_t_empty_n;
  input C_mid_5_t_empty_n;
  input C_mid_0_t_empty_n;
  input C_mid_3_t_empty_n;
  input C_mid_2_t_empty_n;
  input \ap_CS_fsm_reg[1] ;

  wire C_3_ce0;
  wire C_mid_0_t_empty_n;
  wire C_mid_1_i_full_n;
  wire C_mid_1_t_empty_n;
  wire C_mid_2_t_empty_n;
  wire C_mid_3_t_empty_n;
  wire C_mid_4_t_empty_n;
  wire C_mid_5_t_empty_n;
  wire C_mid_6_t_empty_n;
  wire [14:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_mid_1;
  wire [16:0]buff1_reg_i_1__1;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__8_n_4;
  wire full_n_i_1__19_n_4;
  wire [31:0]func15_U0_C_mid_1_d0;
  wire func15_U0_ap_done;
  wire int_ap_idle_i_10_n_4;
  wire int_ap_idle_reg;
  wire \iptr[0]_i_1__1_n_4 ;
  wire kernel_2mm_U0_ap_start;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [6:0]\tmp_11_reg_683_reg[6] ;
  wire [6:0]\tmp_70_cast_reg_391_reg[6] ;
  wire \tptr[0]_i_1__1_n_4 ;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(C_mid_1_t_empty_n),
        .I1(C_mid_0_t_empty_n),
        .I2(C_mid_3_t_empty_n),
        .I3(C_mid_2_t_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_1_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_mid_1),
        .I4(C_mid_1_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(C_mid_1_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \count[1]_i_2__2 
       (.I0(C_mid_1_i_full_n),
        .I1(ap_sync_reg_channel_write_C_mid_1),
        .I2(func15_U0_ap_done),
        .O(push_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__8
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(C_mid_1_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__8_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_4),
        .Q(C_mid_1_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__19
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(C_mid_1_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(C_mid_1_i_full_n),
        .O(full_n_i_1__19_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_4),
        .Q(C_mid_1_i_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_10
       (.I0(C_mid_1_t_empty_n),
        .I1(C_mid_0_t_empty_n),
        .I2(C_mid_3_t_empty_n),
        .I3(C_mid_2_t_empty_n),
        .O(int_ap_idle_i_10_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_ap_idle_i_6
       (.I0(int_ap_idle_i_10_n_4),
        .I1(kernel_2mm_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(C_mid_6_t_empty_n),
        .I4(C_mid_4_t_empty_n),
        .I5(C_mid_5_t_empty_n),
        .O(int_ap_idle_reg));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__1 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_C_mid_1),
        .I2(C_mid_1_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__1_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore kernel_2mm_C_mid_0_memcore_U
       (.ADDRARDADDR({\tmp_11_reg_683_reg[6] ,memcore_taddr}),
        .ADDRBWRADDR({\tmp_70_cast_reg_391_reg[6] ,memcore_iaddr}),
        .C_3_ce0(C_3_ce0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_i_1__1(buff1_reg_i_1__1),
        .func15_U0_C_mid_1_d0(func15_U0_C_mid_1_d0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_1_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__1_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore
   (buff1_reg_i_1__1,
    D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_1_d0,
    C_3_ce0);
  output [16:0]buff1_reg_i_1__1;
  output [14:0]D;
  input ap_clk;
  input [0:0]Q;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_1_d0;
  input C_3_ce0;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire C_3_ce0;
  wire [14:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [16:0]buff1_reg_i_1__1;
  wire [31:0]func15_U0_C_mid_1_d0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram kernel_2mm_C_mid_0_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .C_3_ce0(C_3_ce0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_i_1__1(buff1_reg_i_1__1),
        .func15_U0_C_mid_1_d0(func15_U0_C_mid_1_d0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_0_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_72
   (buff1_reg_i_1__0,
    D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_0_d0,
    C_3_ce0);
  output [16:0]buff1_reg_i_1__0;
  output [14:0]D;
  input ap_clk;
  input [0:0]Q;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_0_d0;
  input C_3_ce0;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire C_3_ce0;
  wire [14:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [16:0]buff1_reg_i_1__0;
  wire [31:0]func15_U0_C_mid_0_d0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram_73 kernel_2mm_C_mid_0_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .C_3_ce0(C_3_ce0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_i_1__0(buff1_reg_i_1__0),
        .func15_U0_C_mid_0_d0(func15_U0_C_mid_0_d0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram
   (buff1_reg_i_1__1,
    D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_1_d0,
    C_3_ce0);
  output [16:0]buff1_reg_i_1__1;
  output [14:0]D;
  input ap_clk;
  input [0:0]Q;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_1_d0;
  input C_3_ce0;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire C_3_ce0;
  wire [14:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [16:0]buff1_reg_i_1__1;
  wire [31:0]func15_U0_C_mid_1_d0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "C_mid_1_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(func15_U0_C_mid_1_d0[15:0]),
        .DIBDI(func15_U0_C_mid_1_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(buff1_reg_i_1__1[15:0]),
        .DOBDO({D,buff1_reg_i_1__1[16]}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({C_3_ce0,C_3_ce0,C_3_ce0,C_3_ce0}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_0_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram_73
   (buff1_reg_i_1__0,
    D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_0_d0,
    C_3_ce0);
  output [16:0]buff1_reg_i_1__0;
  output [14:0]D;
  input ap_clk;
  input [0:0]Q;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_0_d0;
  input C_3_ce0;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire C_3_ce0;
  wire [14:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [16:0]buff1_reg_i_1__0;
  wire [31:0]func15_U0_C_mid_0_d0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "C_mid_0_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(func15_U0_C_mid_0_d0[15:0]),
        .DIBDI(func15_U0_C_mid_0_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(buff1_reg_i_1__0[15:0]),
        .DOBDO({D,buff1_reg_i_1__0[16]}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({C_3_ce0,C_3_ce0,C_3_ce0,C_3_ce0}));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2
   (D,
    C_mid_2_t_empty_n,
    C_mid_2_i_full_n,
    ap_clk,
    Q,
    \C_2_addr_reg_708_reg[5] ,
    \C_mid_2_addr_reg_459_reg[5] ,
    func15_U0_C_mid_2_d0,
    \ap_CS_fsm_reg[7] ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_C_mid_2);
  output [31:0]D;
  output C_mid_2_t_empty_n;
  output C_mid_2_i_full_n;
  input ap_clk;
  input [0:0]Q;
  input [5:0]\C_2_addr_reg_708_reg[5] ;
  input [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  input [31:0]func15_U0_C_mid_2_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_C_mid_2;

  wire [5:0]\C_2_addr_reg_708_reg[5] ;
  wire [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  wire C_mid_2_i_full_n;
  wire C_mid_2_t_empty_n;
  wire [31:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_mid_2;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__9_n_4;
  wire full_n_i_1__20_n_4;
  wire [31:0]func15_U0_C_mid_2_d0;
  wire func15_U0_ap_done;
  wire \iptr[0]_i_1__2_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire \tptr[0]_i_1__2_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_2_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_mid_2),
        .I4(C_mid_2_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(C_mid_2_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__9
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(C_mid_2_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__9_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_4),
        .Q(C_mid_2_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__20
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(C_mid_2_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(C_mid_2_i_full_n),
        .O(full_n_i_1__20_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_4),
        .Q(C_mid_2_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__2 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_C_mid_2),
        .I2(C_mid_2_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__2_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_70 kernel_2mm_C_mid_2_memcore_U
       (.ADDRARDADDR({\C_2_addr_reg_708_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\C_mid_2_addr_reg_459_reg[5] ,memcore_iaddr}),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_2_d0(func15_U0_C_mid_2_d0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_2_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__2_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_16
   (D,
    C_mid_3_t_empty_n,
    C_mid_3_i_full_n,
    ap_clk,
    Q,
    \C_2_addr_reg_708_reg[5] ,
    \C_mid_2_addr_reg_459_reg[5] ,
    func15_U0_C_mid_3_d0,
    \ap_CS_fsm_reg[7] ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_C_mid_3);
  output [31:0]D;
  output C_mid_3_t_empty_n;
  output C_mid_3_i_full_n;
  input ap_clk;
  input [0:0]Q;
  input [5:0]\C_2_addr_reg_708_reg[5] ;
  input [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  input [31:0]func15_U0_C_mid_3_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_C_mid_3;

  wire [5:0]\C_2_addr_reg_708_reg[5] ;
  wire [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  wire C_mid_3_i_full_n;
  wire C_mid_3_t_empty_n;
  wire [31:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_mid_3;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__10_n_4;
  wire full_n_i_1__21_n_4;
  wire [31:0]func15_U0_C_mid_3_d0;
  wire func15_U0_ap_done;
  wire \iptr[0]_i_1__3_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire \tptr[0]_i_1__3_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_3_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_mid_3),
        .I4(C_mid_3_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(C_mid_3_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__10
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(C_mid_3_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__10_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_4),
        .Q(C_mid_3_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__21
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(C_mid_3_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(C_mid_3_i_full_n),
        .O(full_n_i_1__21_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_4),
        .Q(C_mid_3_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__3 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_C_mid_3),
        .I2(C_mid_3_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__3_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__3_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_68 kernel_2mm_C_mid_2_memcore_U
       (.ADDRARDADDR({\C_2_addr_reg_708_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\C_mid_2_addr_reg_459_reg[5] ,memcore_iaddr}),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_3_d0(func15_U0_C_mid_3_d0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__3 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_3_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__3_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__3_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_17
   (D,
    C_mid_4_t_empty_n,
    C_mid_4_i_full_n,
    ap_clk,
    Q,
    \C_2_addr_reg_708_reg[5] ,
    \C_mid_2_addr_reg_459_reg[5] ,
    func15_U0_C_mid_4_d0,
    \ap_CS_fsm_reg[7] ,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_mid_4,
    func15_U0_ap_done,
    \ap_CS_fsm_reg[1] );
  output [31:0]D;
  output C_mid_4_t_empty_n;
  output C_mid_4_i_full_n;
  input ap_clk;
  input [0:0]Q;
  input [5:0]\C_2_addr_reg_708_reg[5] ;
  input [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  input [31:0]func15_U0_C_mid_4_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_mid_4;
  input func15_U0_ap_done;
  input \ap_CS_fsm_reg[1] ;

  wire [5:0]\C_2_addr_reg_708_reg[5] ;
  wire [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  wire C_mid_4_i_full_n;
  wire C_mid_4_t_empty_n;
  wire [31:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_mid_4;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__11_n_4;
  wire full_n_i_1__22_n_4;
  wire [31:0]func15_U0_C_mid_4_d0;
  wire func15_U0_ap_done;
  wire \iptr[0]_i_1__4_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire \tptr[0]_i_1__4_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_4_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_mid_4),
        .I4(C_mid_4_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(C_mid_4_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \count[1]_i_2__5 
       (.I0(C_mid_4_i_full_n),
        .I1(ap_sync_reg_channel_write_C_mid_4),
        .I2(func15_U0_ap_done),
        .O(push_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__11
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(C_mid_4_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__11_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_4),
        .Q(C_mid_4_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__22
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(C_mid_4_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(C_mid_4_i_full_n),
        .O(full_n_i_1__22_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__22_n_4),
        .Q(C_mid_4_i_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__4 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_C_mid_4),
        .I2(C_mid_4_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__4_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__4_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_66 kernel_2mm_C_mid_2_memcore_U
       (.ADDRARDADDR({\C_2_addr_reg_708_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\C_mid_2_addr_reg_459_reg[5] ,memcore_iaddr}),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_4_d0(func15_U0_C_mid_4_d0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_4_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__4_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__4_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_18
   (D,
    C_mid_5_t_empty_n,
    C_mid_5_i_full_n,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    Q,
    \C_2_addr_reg_708_reg[5] ,
    \C_mid_2_addr_reg_459_reg[5] ,
    func15_U0_C_mid_5_d0,
    \ap_CS_fsm_reg[7] ,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_mid_5,
    func15_U0_ap_done,
    C_mid_4_t_empty_n,
    C_mid_7_t_empty_n,
    C_mid_6_t_empty_n,
    \ap_CS_fsm_reg[1] );
  output [31:0]D;
  output C_mid_5_t_empty_n;
  output C_mid_5_i_full_n;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [0:0]Q;
  input [5:0]\C_2_addr_reg_708_reg[5] ;
  input [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  input [31:0]func15_U0_C_mid_5_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_mid_5;
  input func15_U0_ap_done;
  input C_mid_4_t_empty_n;
  input C_mid_7_t_empty_n;
  input C_mid_6_t_empty_n;
  input \ap_CS_fsm_reg[1] ;

  wire [5:0]\C_2_addr_reg_708_reg[5] ;
  wire [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  wire C_mid_4_t_empty_n;
  wire C_mid_5_i_full_n;
  wire C_mid_5_t_empty_n;
  wire C_mid_6_t_empty_n;
  wire C_mid_7_t_empty_n;
  wire [31:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_mid_5;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__12_n_4;
  wire full_n_i_1__23_n_4;
  wire [31:0]func15_U0_C_mid_5_d0;
  wire func15_U0_ap_done;
  wire \iptr[0]_i_1__5_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire \tptr[0]_i_1__5_n_4 ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_6__0 
       (.I0(C_mid_5_t_empty_n),
        .I1(C_mid_4_t_empty_n),
        .I2(C_mid_7_t_empty_n),
        .I3(C_mid_6_t_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_5_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_mid_5),
        .I4(C_mid_5_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(C_mid_5_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \count[1]_i_2__6 
       (.I0(C_mid_5_i_full_n),
        .I1(ap_sync_reg_channel_write_C_mid_5),
        .I2(func15_U0_ap_done),
        .O(push_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__12
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(C_mid_5_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__12_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_4),
        .Q(C_mid_5_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__23
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(C_mid_5_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(C_mid_5_i_full_n),
        .O(full_n_i_1__23_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__23_n_4),
        .Q(C_mid_5_i_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__5 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_C_mid_5),
        .I2(C_mid_5_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__5_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_64 kernel_2mm_C_mid_2_memcore_U
       (.ADDRARDADDR({\C_2_addr_reg_708_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\C_mid_2_addr_reg_459_reg[5] ,memcore_iaddr}),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_5_d0(func15_U0_C_mid_5_d0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__5 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_5_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__5_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_19
   (D,
    C_mid_6_t_empty_n,
    C_mid_6_i_full_n,
    ap_clk,
    Q,
    \C_2_addr_reg_708_reg[5] ,
    \C_mid_2_addr_reg_459_reg[5] ,
    func15_U0_C_mid_6_d0,
    \ap_CS_fsm_reg[7] ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_C_mid_6);
  output [31:0]D;
  output C_mid_6_t_empty_n;
  output C_mid_6_i_full_n;
  input ap_clk;
  input [0:0]Q;
  input [5:0]\C_2_addr_reg_708_reg[5] ;
  input [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  input [31:0]func15_U0_C_mid_6_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_C_mid_6;

  wire [5:0]\C_2_addr_reg_708_reg[5] ;
  wire [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  wire C_mid_6_i_full_n;
  wire C_mid_6_t_empty_n;
  wire [31:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_mid_6;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__13_n_4;
  wire full_n_i_1__24_n_4;
  wire [31:0]func15_U0_C_mid_6_d0;
  wire func15_U0_ap_done;
  wire \iptr[0]_i_1__6_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire \tptr[0]_i_1__6_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_6_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_mid_6),
        .I4(C_mid_6_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(C_mid_6_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__13
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(C_mid_6_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__13_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_4),
        .Q(C_mid_6_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__24
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(C_mid_6_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(C_mid_6_i_full_n),
        .O(full_n_i_1__24_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__24_n_4),
        .Q(C_mid_6_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__6 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_C_mid_6),
        .I2(C_mid_6_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__6_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__6_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_62 kernel_2mm_C_mid_2_memcore_U
       (.ADDRARDADDR({\C_2_addr_reg_708_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\C_mid_2_addr_reg_459_reg[5] ,memcore_iaddr}),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_6_d0(func15_U0_C_mid_6_d0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__6 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_6_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__6_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__6_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_20
   (D,
    C_mid_7_t_empty_n,
    C_mid_7_i_full_n,
    ap_clk,
    Q,
    \C_2_addr_reg_708_reg[5] ,
    \C_mid_2_addr_reg_459_reg[5] ,
    func15_U0_C_mid_7_d0,
    \ap_CS_fsm_reg[7] ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_C_mid_7);
  output [31:0]D;
  output C_mid_7_t_empty_n;
  output C_mid_7_i_full_n;
  input ap_clk;
  input [0:0]Q;
  input [5:0]\C_2_addr_reg_708_reg[5] ;
  input [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  input [31:0]func15_U0_C_mid_7_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_C_mid_7;

  wire [5:0]\C_2_addr_reg_708_reg[5] ;
  wire [5:0]\C_mid_2_addr_reg_459_reg[5] ;
  wire C_mid_7_i_full_n;
  wire C_mid_7_t_empty_n;
  wire [31:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_mid_7;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__14_n_4;
  wire full_n_i_1__25_n_4;
  wire [31:0]func15_U0_C_mid_7_d0;
  wire func15_U0_ap_done;
  wire \iptr[0]_i_1__7_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire \tptr[0]_i_1__7_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_7_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_mid_7),
        .I4(C_mid_7_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(C_mid_7_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__14
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(C_mid_7_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__14_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_4),
        .Q(C_mid_7_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__25
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(C_mid_7_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(C_mid_7_i_full_n),
        .O(full_n_i_1__25_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__25_n_4),
        .Q(C_mid_7_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__7 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_C_mid_7),
        .I2(C_mid_7_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__7_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__7_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_60 kernel_2mm_C_mid_2_memcore_U
       (.ADDRARDADDR({\C_2_addr_reg_708_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\C_mid_2_addr_reg_459_reg[5] ,memcore_iaddr}),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_7_d0(func15_U0_C_mid_7_d0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__7 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_mid_7_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__7_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__7_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_21
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    \tmp_0_load_reg_748_reg[31] ,
    tmp_mid_0_t_empty_n,
    tmp_mid_0_i_full_n,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    func15_U0_tmp_1_ce0,
    Q,
    \tmp_mid_execute_0_a_reg_611_reg[5] ,
    \tmp_12_reg_688_reg[5] ,
    DIADI,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n_inv,
    D_mid_t_empty_n,
    tmp_mid_2_t_empty_n,
    tmp_mid_1_t_empty_n,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_tmp_mid_0);
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]\tmp_0_load_reg_748_reg[31] ;
  output tmp_mid_0_t_empty_n;
  output tmp_mid_0_i_full_n;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input func15_U0_tmp_1_ce0;
  input [0:0]Q;
  input [5:0]\tmp_mid_execute_0_a_reg_611_reg[5] ;
  input [5:0]\tmp_12_reg_688_reg[5] ;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input ap_rst_n_inv;
  input D_mid_t_empty_n;
  input tmp_mid_2_t_empty_n;
  input tmp_mid_1_t_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_tmp_mid_0;

  wire [31:0]DIADI;
  wire D_mid_t_empty_n;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_tmp_mid_0;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__15_n_4;
  wire full_n_i_1__26_n_4;
  wire func15_U0_ap_done;
  wire func15_U0_tmp_1_ce0;
  wire \iptr[0]_i_1__8_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [31:0]\tmp_0_load_reg_748_reg[31] ;
  wire [5:0]\tmp_12_reg_688_reg[5] ;
  wire tmp_mid_0_i_full_n;
  wire tmp_mid_0_t_empty_n;
  wire tmp_mid_1_t_empty_n;
  wire tmp_mid_2_t_empty_n;
  wire [5:0]\tmp_mid_execute_0_a_reg_611_reg[5] ;
  wire \tptr[0]_i_1__8_n_4 ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(tmp_mid_0_t_empty_n),
        .I1(D_mid_t_empty_n),
        .I2(tmp_mid_2_t_empty_n),
        .I3(tmp_mid_1_t_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_0_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_tmp_mid_0),
        .I4(tmp_mid_0_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(tmp_mid_0_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__15
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(tmp_mid_0_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__15_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_4),
        .Q(tmp_mid_0_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__26
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(tmp_mid_0_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(tmp_mid_0_i_full_n),
        .O(full_n_i_1__26_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__26_n_4),
        .Q(tmp_mid_0_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__8 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_tmp_mid_0),
        .I2(tmp_mid_0_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__8_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__8_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_38 kernel_2mm_C_mid_2_memcore_U
       (.ADDRARDADDR({\tmp_mid_execute_0_a_reg_611_reg[5] ,memcore_iaddr}),
        .ADDRBWRADDR({\tmp_12_reg_688_reg[5] ,memcore_taddr}),
        .DIADI(DIADI),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_1_ce0(func15_U0_tmp_1_ce0),
        .\tmp_0_load_reg_748_reg[31] (\tmp_0_load_reg_748_reg[31] ));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__8 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_0_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__8_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__8_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_22
   (DOADO,
    \tmp_1_load_reg_758_reg[31] ,
    tmp_mid_1_t_empty_n,
    tmp_mid_1_i_full_n,
    ap_clk,
    func15_U0_tmp_1_ce0,
    Q,
    \tmp_mid_execute_0_a_reg_611_reg[5] ,
    \tmp_12_reg_688_reg[5] ,
    DIADI,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_tmp_mid_1);
  output [31:0]DOADO;
  output [31:0]\tmp_1_load_reg_758_reg[31] ;
  output tmp_mid_1_t_empty_n;
  output tmp_mid_1_i_full_n;
  input ap_clk;
  input func15_U0_tmp_1_ce0;
  input [0:0]Q;
  input [5:0]\tmp_mid_execute_0_a_reg_611_reg[5] ;
  input [5:0]\tmp_12_reg_688_reg[5] ;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_tmp_mid_1;

  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_tmp_mid_1;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__16_n_4;
  wire full_n_i_1__27_n_4;
  wire func15_U0_ap_done;
  wire func15_U0_tmp_1_ce0;
  wire \iptr[0]_i_1__9_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [5:0]\tmp_12_reg_688_reg[5] ;
  wire [31:0]\tmp_1_load_reg_758_reg[31] ;
  wire tmp_mid_1_i_full_n;
  wire tmp_mid_1_t_empty_n;
  wire [5:0]\tmp_mid_execute_0_a_reg_611_reg[5] ;
  wire \tptr[0]_i_1__9_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_1_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_tmp_mid_1),
        .I4(tmp_mid_1_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(tmp_mid_1_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__16
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(tmp_mid_1_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__16_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_4),
        .Q(tmp_mid_1_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__27
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(tmp_mid_1_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(tmp_mid_1_i_full_n),
        .O(full_n_i_1__27_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__27_n_4),
        .Q(tmp_mid_1_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__9 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_tmp_mid_1),
        .I2(tmp_mid_1_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__9_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__9_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore kernel_2mm_C_mid_2_memcore_U
       (.ADDRARDADDR({\tmp_mid_execute_0_a_reg_611_reg[5] ,memcore_iaddr}),
        .ADDRBWRADDR({\tmp_12_reg_688_reg[5] ,memcore_taddr}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .func15_U0_tmp_1_ce0(func15_U0_tmp_1_ce0),
        .\tmp_1_load_reg_758_reg[31] (\tmp_1_load_reg_758_reg[31] ));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__9 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_1_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__9_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__9_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore
   (DOADO,
    \tmp_1_load_reg_758_reg[31] ,
    ap_clk,
    func15_U0_tmp_1_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[4] );
  output [31:0]DOADO;
  output [31:0]\tmp_1_load_reg_758_reg[31] ;
  input ap_clk;
  input func15_U0_tmp_1_ce0;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[4] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire func15_U0_tmp_1_ce0;
  wire [31:0]\tmp_1_load_reg_758_reg[31] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram kernel_2mm_C_mid_2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .func15_U0_tmp_1_ce0(func15_U0_tmp_1_ce0),
        .\tmp_1_load_reg_758_reg[31] (\tmp_1_load_reg_758_reg[31] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_38
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    \tmp_0_load_reg_748_reg[31] ,
    ap_clk,
    func15_U0_tmp_1_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[4] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]\tmp_0_load_reg_748_reg[31] ;
  input ap_clk;
  input func15_U0_tmp_1_ce0;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[4] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_1_ce0;
  wire [31:0]\tmp_0_load_reg_748_reg[31] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_39 kernel_2mm_C_mid_2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_1_ce0(func15_U0_tmp_1_ce0),
        .\tmp_0_load_reg_748_reg[31] (\tmp_0_load_reg_748_reg[31] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_60
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_7_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_7_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_7_d0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_61 kernel_2mm_C_mid_2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_7_d0(func15_U0_C_mid_7_d0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_62
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_6_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_6_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_6_d0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_63 kernel_2mm_C_mid_2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_6_d0(func15_U0_C_mid_6_d0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_64
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_5_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_5_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_5_d0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_65 kernel_2mm_C_mid_2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_5_d0(func15_U0_C_mid_5_d0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_66
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_4_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_4_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_4_d0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_67 kernel_2mm_C_mid_2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_4_d0(func15_U0_C_mid_4_d0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_68
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_3_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_3_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_3_d0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_69 kernel_2mm_C_mid_2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_3_d0(func15_U0_C_mid_3_d0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_70
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_2_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_2_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_2_d0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_71 kernel_2mm_C_mid_2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_2_d0(func15_U0_C_mid_2_d0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram
   (DOADO,
    \tmp_1_load_reg_758_reg[31] ,
    ap_clk,
    func15_U0_tmp_1_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[4] );
  output [31:0]DOADO;
  output [31:0]\tmp_1_load_reg_758_reg[31] ;
  input ap_clk;
  input func15_U0_tmp_1_ce0;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[4] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire func15_U0_tmp_1_ce0;
  wire [31:0]\tmp_1_load_reg_758_reg[31] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(\tmp_1_load_reg_758_reg[31] ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(func15_U0_tmp_1_ce0),
        .ENBWREN(Q),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\ap_CS_fsm_reg[4] ,\ap_CS_fsm_reg[4] ,\ap_CS_fsm_reg[4] ,\ap_CS_fsm_reg[4] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_39
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    \tmp_0_load_reg_748_reg[31] ,
    ap_clk,
    func15_U0_tmp_1_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[4] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]\tmp_0_load_reg_748_reg[31] ;
  input ap_clk;
  input func15_U0_tmp_1_ce0;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[4] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_1_ce0;
  wire [31:0]\tmp_0_load_reg_748_reg[31] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .DOBDO(\tmp_0_load_reg_748_reg[31] ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(func15_U0_tmp_1_ce0),
        .ENBWREN(Q),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\ap_CS_fsm_reg[4] ,\ap_CS_fsm_reg[4] ,\ap_CS_fsm_reg[4] ,\ap_CS_fsm_reg[4] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_61
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_7_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_7_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_7_d0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_mid_7_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(func15_U0_C_mid_7_d0[15:0]),
        .DIBDI(func15_U0_C_mid_7_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] }));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_63
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_6_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_6_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_6_d0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_mid_6_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(func15_U0_C_mid_6_d0[15:0]),
        .DIBDI(func15_U0_C_mid_6_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] }));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_65
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_5_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_5_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_5_d0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_mid_5_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(func15_U0_C_mid_5_d0[15:0]),
        .DIBDI(func15_U0_C_mid_5_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] }));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_67
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_4_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_4_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_4_d0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_mid_4_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(func15_U0_C_mid_4_d0[15:0]),
        .DIBDI(func15_U0_C_mid_4_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] }));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_69
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_3_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_3_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_3_d0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_mid_3_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(func15_U0_C_mid_3_d0[15:0]),
        .DIBDI(func15_U0_C_mid_3_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] }));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_C_mid_2_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_71
   (D,
    ap_clk,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    func15_U0_C_mid_2_d0,
    \ap_CS_fsm_reg[7] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]func15_U0_C_mid_2_d0;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_2_d0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_mid_2_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(func15_U0_C_mid_2_d0[15:0]),
        .DIBDI(func15_U0_C_mid_2_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] ,\ap_CS_fsm_reg[7] }));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid
   (DOBDO,
    D_mid_t_empty_n,
    D_mid_i_full_n,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[3] ,
    \tmp_66_cast_reg_159_reg[8] ,
    D,
    ram_reg,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_D_mid);
  output [31:0]DOBDO;
  output D_mid_t_empty_n;
  output D_mid_i_full_n;
  input ap_clk;
  input [0:0]Q;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [8:0]\tmp_66_cast_reg_159_reg[8] ;
  input [8:0]D;
  input [31:0]ram_reg;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_D_mid;

  wire [8:0]D;
  wire [31:0]DOBDO;
  wire D_mid_i_full_n;
  wire D_mid_t_empty_n;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_D_mid;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__6_n_4;
  wire full_n_i_1__17_n_4;
  wire func15_U0_ap_done;
  wire \iptr[0]_i_1_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [31:0]ram_reg;
  wire [8:0]\tmp_66_cast_reg_159_reg[8] ;
  wire \tptr[0]_i_1_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(D_mid_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_D_mid),
        .I4(D_mid_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(D_mid_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__6
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(D_mid_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_4),
        .Q(D_mid_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__17
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(D_mid_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(D_mid_i_full_n),
        .O(full_n_i_1__17_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_4),
        .Q(D_mid_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_D_mid),
        .I2(D_mid_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore kernel_2mm_D_mid_memcore_U
       (.ADDRARDADDR({\tmp_66_cast_reg_159_reg[8] ,memcore_iaddr}),
        .ADDRBWRADDR({D,memcore_taddr}),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(D_mid_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore
   (DOBDO,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[3] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg);
  output [31:0]DOBDO;
  input ap_clk;
  input [0:0]Q;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [31:0]ram_reg;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire [31:0]ram_reg;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore_ram kernel_2mm_D_mid_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore_ram
   (DOBDO,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[3] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0);
  output [31:0]DOBDO;
  input ap_clk;
  input [0:0]Q;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [31:0]ram_reg_0;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire [31:0]ram_reg_0;
  wire ram_reg_n_10;
  wire ram_reg_n_11;
  wire ram_reg_n_12;
  wire ram_reg_n_13;
  wire ram_reg_n_14;
  wire ram_reg_n_15;
  wire ram_reg_n_16;
  wire ram_reg_n_17;
  wire ram_reg_n_18;
  wire ram_reg_n_19;
  wire ram_reg_n_20;
  wire ram_reg_n_21;
  wire ram_reg_n_22;
  wire ram_reg_n_23;
  wire ram_reg_n_24;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire ram_reg_n_32;
  wire ram_reg_n_33;
  wire ram_reg_n_34;
  wire ram_reg_n_35;
  wire ram_reg_n_36;
  wire ram_reg_n_37;
  wire ram_reg_n_38;
  wire ram_reg_n_39;
  wire ram_reg_n_8;
  wire ram_reg_n_9;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "24576" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(ram_reg_0),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({ram_reg_n_8,ram_reg_n_9,ram_reg_n_10,ram_reg_n_11,ram_reg_n_12,ram_reg_n_13,ram_reg_n_14,ram_reg_n_15,ram_reg_n_16,ram_reg_n_17,ram_reg_n_18,ram_reg_n_19,ram_reg_n_20,ram_reg_n_21,ram_reg_n_22,ram_reg_n_23,ram_reg_n_24,ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31,ram_reg_n_32,ram_reg_n_33,ram_reg_n_34,ram_reg_n_35,ram_reg_n_36,ram_reg_n_37,ram_reg_n_38,ram_reg_n_39}),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Q),
        .ENBWREN(\ap_CS_fsm_reg[3] [0]),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\ap_CS_fsm_reg[3] [1]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({Q,Q,Q,Q}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    tmp_mid_2_t_empty_n,
    tmp_mid_2_i_full_n,
    int_ap_idle_reg,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    \tmp_2_addr_reg_778_reg[4] ,
    DIADI,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    readData32_U0_ap_start,
    \ap_CS_fsm_reg[0]_1 ,
    tmp_mid_3_t_empty_n,
    tmp_mid_0_t_empty_n,
    tmp_mid_1_t_empty_n,
    empty_n_reg_0,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_tmp_mid_2);
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  output tmp_mid_2_t_empty_n;
  output tmp_mid_2_i_full_n;
  output int_ap_idle_reg;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [4:0]ADDRARDADDR;
  input [4:0]\tmp_2_addr_reg_778_reg[4] ;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[0] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input readData32_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input tmp_mid_3_t_empty_n;
  input tmp_mid_0_t_empty_n;
  input tmp_mid_1_t_empty_n;
  input empty_n_reg_0;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_tmp_mid_2;

  wire [4:0]ADDRARDADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_tmp_mid_2;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__17_n_4;
  wire empty_n_reg_0;
  wire full_n_i_1__28_n_4;
  wire func15_U0_ap_done;
  wire func15_U0_tmp_7_ce0;
  wire int_ap_idle_i_5_n_4;
  wire int_ap_idle_reg;
  wire \iptr[0]_i_1__10_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire readData32_U0_ap_start;
  wire [4:0]\tmp_2_addr_reg_778_reg[4] ;
  wire tmp_mid_0_t_empty_n;
  wire tmp_mid_1_t_empty_n;
  wire tmp_mid_2_i_full_n;
  wire tmp_mid_2_t_empty_n;
  wire tmp_mid_3_t_empty_n;
  wire \tptr[0]_i_1__10_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_2_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_tmp_mid_2),
        .I4(tmp_mid_2_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(tmp_mid_2_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__17
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(tmp_mid_2_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__17_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__17_n_4),
        .Q(tmp_mid_2_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__28
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(tmp_mid_2_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(tmp_mid_2_i_full_n),
        .O(full_n_i_1__28_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__28_n_4),
        .Q(tmp_mid_2_i_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00010000)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_5_n_4),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(readData32_U0_ap_start),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .O(int_ap_idle_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_5
       (.I0(tmp_mid_2_t_empty_n),
        .I1(tmp_mid_3_t_empty_n),
        .I2(tmp_mid_0_t_empty_n),
        .I3(tmp_mid_1_t_empty_n),
        .I4(empty_n_reg_0),
        .O(int_ap_idle_i_5_n_4));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__10 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_tmp_mid_2),
        .I2(tmp_mid_2_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__10_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__10_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_36 kernel_2mm_tmp_mig8j_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,memcore_iaddr}),
        .ADDRBWRADDR({\tmp_2_addr_reg_778_reg[4] ,memcore_taddr}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__10 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_2_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__10_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__10_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_23
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    tmp_mid_3_t_empty_n,
    tmp_mid_3_i_full_n,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    \tmp_2_addr_reg_778_reg[4] ,
    DIADI,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_tmp_mid_3);
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  output tmp_mid_3_t_empty_n;
  output tmp_mid_3_i_full_n;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [4:0]ADDRARDADDR;
  input [4:0]\tmp_2_addr_reg_778_reg[4] ;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_tmp_mid_3;

  wire [4:0]ADDRARDADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_tmp_mid_3;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__18_n_4;
  wire full_n_i_1__29_n_4;
  wire func15_U0_ap_done;
  wire func15_U0_tmp_7_ce0;
  wire \iptr[0]_i_1__11_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [4:0]\tmp_2_addr_reg_778_reg[4] ;
  wire tmp_mid_3_i_full_n;
  wire tmp_mid_3_t_empty_n;
  wire \tptr[0]_i_1__11_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_3_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_tmp_mid_3),
        .I4(tmp_mid_3_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(tmp_mid_3_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__18
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(tmp_mid_3_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__18_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__18_n_4),
        .Q(tmp_mid_3_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__29
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(tmp_mid_3_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(tmp_mid_3_i_full_n),
        .O(full_n_i_1__29_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__29_n_4),
        .Q(tmp_mid_3_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__11 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_tmp_mid_3),
        .I2(tmp_mid_3_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__11_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__11_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_34 kernel_2mm_tmp_mig8j_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,memcore_iaddr}),
        .ADDRBWRADDR({\tmp_2_addr_reg_778_reg[4] ,memcore_taddr}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__11 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_3_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__11_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__11_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_24
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    tmp_mid_4_t_empty_n,
    tmp_mid_4_i_full_n,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    \tmp_2_addr_reg_778_reg[4] ,
    DIADI,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    tmp_mid_3_t_empty_n,
    tmp_mid_6_t_empty_n,
    tmp_mid_5_t_empty_n,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_tmp_mid_4);
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  output tmp_mid_4_t_empty_n;
  output tmp_mid_4_i_full_n;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [4:0]ADDRARDADDR;
  input [4:0]\tmp_2_addr_reg_778_reg[4] ;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input tmp_mid_3_t_empty_n;
  input tmp_mid_6_t_empty_n;
  input tmp_mid_5_t_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_tmp_mid_4;

  wire [4:0]ADDRARDADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_tmp_mid_4;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__19_n_4;
  wire full_n_i_1__30_n_4;
  wire func15_U0_ap_done;
  wire func15_U0_tmp_7_ce0;
  wire \iptr[0]_i_1__12_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [4:0]\tmp_2_addr_reg_778_reg[4] ;
  wire tmp_mid_3_t_empty_n;
  wire tmp_mid_4_i_full_n;
  wire tmp_mid_4_t_empty_n;
  wire tmp_mid_5_t_empty_n;
  wire tmp_mid_6_t_empty_n;
  wire \tptr[0]_i_1__12_n_4 ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(tmp_mid_4_t_empty_n),
        .I1(tmp_mid_3_t_empty_n),
        .I2(tmp_mid_6_t_empty_n),
        .I3(tmp_mid_5_t_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_4_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_tmp_mid_4),
        .I4(tmp_mid_4_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(tmp_mid_4_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__19
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(tmp_mid_4_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__19_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__19_n_4),
        .Q(tmp_mid_4_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__30
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(tmp_mid_4_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(tmp_mid_4_i_full_n),
        .O(full_n_i_1__30_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__30_n_4),
        .Q(tmp_mid_4_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__12 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_tmp_mid_4),
        .I2(tmp_mid_4_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__12_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__12_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_32 kernel_2mm_tmp_mig8j_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,memcore_iaddr}),
        .ADDRBWRADDR({\tmp_2_addr_reg_778_reg[4] ,memcore_taddr}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__12 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_4_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__12_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__12_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_25
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    tmp_mid_5_t_empty_n,
    tmp_mid_5_i_full_n,
    int_ap_idle_reg,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    \tmp_2_addr_reg_778_reg[4] ,
    DIADI,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    tmp_mid_4_t_empty_n,
    tmp_mid_7_t_empty_n,
    tmp_mid_6_t_empty_n,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_tmp_mid_5);
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  output tmp_mid_5_t_empty_n;
  output tmp_mid_5_i_full_n;
  output int_ap_idle_reg;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [4:0]ADDRARDADDR;
  input [4:0]\tmp_2_addr_reg_778_reg[4] ;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input tmp_mid_4_t_empty_n;
  input tmp_mid_7_t_empty_n;
  input tmp_mid_6_t_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_tmp_mid_5;

  wire [4:0]ADDRARDADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_tmp_mid_5;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__20_n_4;
  wire full_n_i_1__31_n_4;
  wire func15_U0_ap_done;
  wire func15_U0_tmp_7_ce0;
  wire int_ap_idle_reg;
  wire \iptr[0]_i_1__13_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [4:0]\tmp_2_addr_reg_778_reg[4] ;
  wire tmp_mid_4_t_empty_n;
  wire tmp_mid_5_i_full_n;
  wire tmp_mid_5_t_empty_n;
  wire tmp_mid_6_t_empty_n;
  wire tmp_mid_7_t_empty_n;
  wire \tptr[0]_i_1__13_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_5_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_tmp_mid_5),
        .I4(tmp_mid_5_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(tmp_mid_5_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__20
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(tmp_mid_5_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__20_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__20_n_4),
        .Q(tmp_mid_5_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__31
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(tmp_mid_5_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(tmp_mid_5_i_full_n),
        .O(full_n_i_1__31_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__31_n_4),
        .Q(tmp_mid_5_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_9
       (.I0(tmp_mid_5_t_empty_n),
        .I1(tmp_mid_4_t_empty_n),
        .I2(tmp_mid_7_t_empty_n),
        .I3(tmp_mid_6_t_empty_n),
        .O(int_ap_idle_reg));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__13 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_tmp_mid_5),
        .I2(tmp_mid_5_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__13_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__13_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_30 kernel_2mm_tmp_mig8j_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,memcore_iaddr}),
        .ADDRBWRADDR({\tmp_2_addr_reg_778_reg[4] ,memcore_taddr}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__13 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_5_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__13_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__13_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_26
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    tmp_mid_6_t_empty_n,
    tmp_mid_6_i_full_n,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    \tmp_13_reg_693_reg[4] ,
    DIADI,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    func15_U0_ap_done,
    ap_sync_reg_channel_write_tmp_mid_6);
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  output tmp_mid_6_t_empty_n;
  output tmp_mid_6_i_full_n;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [4:0]ADDRARDADDR;
  input [4:0]\tmp_13_reg_693_reg[4] ;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input func15_U0_ap_done;
  input ap_sync_reg_channel_write_tmp_mid_6;

  wire [4:0]ADDRARDADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_tmp_mid_6;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__21_n_4;
  wire full_n_i_1__32_n_4;
  wire func15_U0_ap_done;
  wire func15_U0_tmp_7_ce0;
  wire \iptr[0]_i_1__14_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [4:0]\tmp_13_reg_693_reg[4] ;
  wire tmp_mid_6_i_full_n;
  wire tmp_mid_6_t_empty_n;
  wire \tptr[0]_i_1__14_n_4 ;

  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_6_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_tmp_mid_6),
        .I4(tmp_mid_6_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(tmp_mid_6_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__21
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(tmp_mid_6_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__21_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__21_n_4),
        .Q(tmp_mid_6_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__32
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(tmp_mid_6_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(tmp_mid_6_i_full_n),
        .O(full_n_i_1__32_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__32_n_4),
        .Q(tmp_mid_6_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__14 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_tmp_mid_6),
        .I2(tmp_mid_6_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__14_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__14_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_28 kernel_2mm_tmp_mig8j_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,memcore_iaddr}),
        .ADDRBWRADDR({\tmp_13_reg_693_reg[4] ,memcore_taddr}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__14 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_6_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__14_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__14_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_27
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    tmp_mid_7_t_empty_n,
    tmp_mid_7_i_full_n,
    int_ap_idle_reg,
    func24_U0_ap_start,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    \tmp_13_reg_693_reg[4] ,
    DIADI,
    WEA,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_tmp_mid_7_reg,
    func15_U0_ap_done,
    D_mid_t_empty_n,
    C_mid_7_t_empty_n,
    empty_n_reg_0,
    empty_n_reg_1,
    empty_n_reg_2,
    empty_n_reg_3,
    \ap_CS_fsm_reg[1] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  output tmp_mid_7_t_empty_n;
  output tmp_mid_7_i_full_n;
  output int_ap_idle_reg;
  output func24_U0_ap_start;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [1:0]Q;
  input [4:0]ADDRARDADDR;
  input [4:0]\tmp_13_reg_693_reg[4] ;
  input [31:0]DIADI;
  input [0:0]WEA;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_tmp_mid_7_reg;
  input func15_U0_ap_done;
  input D_mid_t_empty_n;
  input C_mid_7_t_empty_n;
  input empty_n_reg_0;
  input empty_n_reg_1;
  input empty_n_reg_2;
  input empty_n_reg_3;
  input \ap_CS_fsm_reg[1] ;

  wire [4:0]ADDRARDADDR;
  wire C_mid_7_t_empty_n;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire D_mid_t_empty_n;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_tmp_mid_7_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__22_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire full_n_i_1__33_n_4;
  wire func15_U0_ap_done;
  wire func15_U0_tmp_7_ce0;
  wire func24_U0_ap_start;
  wire int_ap_idle_reg;
  wire \iptr[0]_i_1__15_n_4 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [4:0]\tmp_13_reg_693_reg[4] ;
  wire tmp_mid_7_i_full_n;
  wire tmp_mid_7_t_empty_n;
  wire \tptr[0]_i_1__15_n_4 ;

  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(tmp_mid_7_t_empty_n),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_2),
        .I4(empty_n_reg_3),
        .O(func24_U0_ap_start));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_7_t_empty_n),
        .I2(func15_U0_ap_done),
        .I3(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I4(tmp_mid_7_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(tmp_mid_7_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \count[1]_i_2__16 
       (.I0(tmp_mid_7_i_full_n),
        .I1(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I2(func15_U0_ap_done),
        .O(push_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    empty_n_i_1__22
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(tmp_mid_7_t_empty_n),
        .I4(push_buf),
        .O(empty_n_i_1__22_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__22_n_4),
        .Q(tmp_mid_7_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__33
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(tmp_mid_7_t_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(tmp_mid_7_i_full_n),
        .O(full_n_i_1__33_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__33_n_4),
        .Q(tmp_mid_7_i_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFB)) 
    int_ap_idle_i_7
       (.I0(func24_U0_ap_start),
        .I1(Q[0]),
        .I2(D_mid_t_empty_n),
        .I3(C_mid_7_t_empty_n),
        .O(int_ap_idle_reg));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \iptr[0]_i_1__15 
       (.I0(func15_U0_ap_done),
        .I1(ap_sync_reg_channel_write_tmp_mid_7_reg),
        .I2(tmp_mid_7_i_full_n),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__15_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__15_n_4 ),
        .Q(memcore_iaddr),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore kernel_2mm_tmp_mig8j_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,memcore_iaddr}),
        .ADDRBWRADDR({\tmp_13_reg_693_reg[4] ,memcore_taddr}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q[1]),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__15 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(tmp_mid_7_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__15_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__15_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram kernel_2mm_tmp_mig8j_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_28
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[2] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_29 kernel_2mm_tmp_mig8j_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_30
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[2] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_31 kernel_2mm_tmp_mig8j_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_32
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[2] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_33 kernel_2mm_tmp_mig8j_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_34
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[2] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_35 kernel_2mm_tmp_mig8j_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_36
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[2] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_37 kernel_2mm_tmp_mig8j_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .func15_U0_tmp_7_ce0(func15_U0_tmp_7_ce0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(func15_U0_tmp_7_ce0),
        .ENBWREN(Q),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_29
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[2] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(func15_U0_tmp_7_ce0),
        .ENBWREN(Q),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_31
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[2] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(func15_U0_tmp_7_ce0),
        .ENBWREN(Q),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_33
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[2] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(func15_U0_tmp_7_ce0),
        .ENBWREN(Q),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_35
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[2] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(func15_U0_tmp_7_ce0),
        .ENBWREN(Q),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_tmp_mig8j_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_37
   (\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ,
    DOBDO,
    ap_clk,
    func15_U0_tmp_7_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \ap_CS_fsm_reg[2] );
  output [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  output [31:0]DOBDO;
  input ap_clk;
  input func15_U0_tmp_7_ce0;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]\ap_CS_fsm_reg[2] ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ;
  wire func15_U0_tmp_7_ce0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31] ),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(func15_U0_tmp_7_ce0),
        .ENBWREN(Q),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] ,\ap_CS_fsm_reg[2] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb
   (buff1_reg,
    ap_clk,
    B_0_q0,
    ram_reg);
  output [31:0]buff1_reg;
  input ap_clk;
  input [16:0]B_0_q0;
  input [14:0]ram_reg;

  wire [16:0]B_0_q0;
  wire ap_clk;
  wire [31:0]buff1_reg;
  wire [14:0]ram_reg;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0_59 kernel_2mm_wrappebkb_MulnS_0_U
       (.B_0_q0(B_0_q0),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .ram_reg(ram_reg));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappebkb" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_54
   (\tmp2_reg_710_reg[31] ,
    ap_clk,
    B_1_q0,
    ram_reg);
  output [31:0]\tmp2_reg_710_reg[31] ;
  input ap_clk;
  input [16:0]B_1_q0;
  input [14:0]ram_reg;

  wire [16:0]B_1_q0;
  wire ap_clk;
  wire [14:0]ram_reg;
  wire [31:0]\tmp2_reg_710_reg[31] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0 kernel_2mm_wrappebkb_MulnS_0_U
       (.B_1_q0(B_1_q0),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg),
        .\tmp2_reg_710_reg[31] (\tmp2_reg_710_reg[31] ));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0
   (\tmp2_reg_710_reg[31] ,
    ap_clk,
    B_1_q0,
    ram_reg);
  output [31:0]\tmp2_reg_710_reg[31] ;
  input ap_clk;
  input [16:0]B_1_q0;
  input [14:0]ram_reg;

  wire [16:0]B_1_q0;
  wire ap_clk;
  wire buff1_reg_n_10;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_11;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_12;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_13;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_14;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_15;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_16;
  wire buff1_reg_n_17;
  wire buff1_reg_n_18;
  wire buff1_reg_n_19;
  wire buff1_reg_n_20;
  wire buff1_reg_n_21;
  wire buff1_reg_n_22;
  wire buff1_reg_n_23;
  wire buff1_reg_n_24;
  wire buff1_reg_n_25;
  wire buff1_reg_n_26;
  wire buff1_reg_n_27;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire [14:0]ram_reg;
  wire [31:0]\tmp2_reg_710_reg[31] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_1_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff1_reg_n_10,buff1_reg_n_11,buff1_reg_n_12,buff1_reg_n_13,buff1_reg_n_14,buff1_reg_n_15,buff1_reg_n_16,buff1_reg_n_17,buff1_reg_n_18,buff1_reg_n_19,buff1_reg_n_20,buff1_reg_n_21,buff1_reg_n_22,buff1_reg_n_23,buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({buff1_reg_n_10,buff1_reg_n_11,buff1_reg_n_12,buff1_reg_n_13,buff1_reg_n_14,buff1_reg_n_15,buff1_reg_n_16,buff1_reg_n_17,buff1_reg_n_18,buff1_reg_n_19,buff1_reg_n_20,buff1_reg_n_21,buff1_reg_n_22,buff1_reg_n_23,buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,\tmp2_reg_710_reg[31] [31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_109),
        .Q(\tmp2_reg_710_reg[31] [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_99),
        .Q(\tmp2_reg_710_reg[31] [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_98),
        .Q(\tmp2_reg_710_reg[31] [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_97),
        .Q(\tmp2_reg_710_reg[31] [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_96),
        .Q(\tmp2_reg_710_reg[31] [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_95),
        .Q(\tmp2_reg_710_reg[31] [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_94),
        .Q(\tmp2_reg_710_reg[31] [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_93),
        .Q(\tmp2_reg_710_reg[31] [16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_108),
        .Q(\tmp2_reg_710_reg[31] [1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_107),
        .Q(\tmp2_reg_710_reg[31] [2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_106),
        .Q(\tmp2_reg_710_reg[31] [3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_105),
        .Q(\tmp2_reg_710_reg[31] [4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_104),
        .Q(\tmp2_reg_710_reg[31] [5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_103),
        .Q(\tmp2_reg_710_reg[31] [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_102),
        .Q(\tmp2_reg_710_reg[31] [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_101),
        .Q(\tmp2_reg_710_reg[31] [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_100),
        .Q(\tmp2_reg_710_reg[31] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappebkb_MulnS_0" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0_59
   (buff1_reg_0,
    ap_clk,
    B_0_q0,
    ram_reg);
  output [31:0]buff1_reg_0;
  input ap_clk;
  input [16:0]B_0_q0;
  input [14:0]ram_reg;

  wire [16:0]B_0_q0;
  wire ap_clk;
  wire [31:0]buff1_reg_0;
  wire buff1_reg_n_10;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_11;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_12;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_13;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_14;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_15;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_16;
  wire buff1_reg_n_17;
  wire buff1_reg_n_18;
  wire buff1_reg_n_19;
  wire buff1_reg_n_20;
  wire buff1_reg_n_21;
  wire buff1_reg_n_22;
  wire buff1_reg_n_23;
  wire buff1_reg_n_24;
  wire buff1_reg_n_25;
  wire buff1_reg_n_26;
  wire buff1_reg_n_27;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire [14:0]ram_reg;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_0_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff1_reg_n_10,buff1_reg_n_11,buff1_reg_n_12,buff1_reg_n_13,buff1_reg_n_14,buff1_reg_n_15,buff1_reg_n_16,buff1_reg_n_17,buff1_reg_n_18,buff1_reg_n_19,buff1_reg_n_20,buff1_reg_n_21,buff1_reg_n_22,buff1_reg_n_23,buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg[14],ram_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({buff1_reg_n_10,buff1_reg_n_11,buff1_reg_n_12,buff1_reg_n_13,buff1_reg_n_14,buff1_reg_n_15,buff1_reg_n_16,buff1_reg_n_17,buff1_reg_n_18,buff1_reg_n_19,buff1_reg_n_20,buff1_reg_n_21,buff1_reg_n_22,buff1_reg_n_23,buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff1_reg_0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_109),
        .Q(buff1_reg_0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_99),
        .Q(buff1_reg_0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_98),
        .Q(buff1_reg_0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_97),
        .Q(buff1_reg_0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_96),
        .Q(buff1_reg_0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_95),
        .Q(buff1_reg_0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_94),
        .Q(buff1_reg_0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_93),
        .Q(buff1_reg_0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_108),
        .Q(buff1_reg_0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_107),
        .Q(buff1_reg_0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_106),
        .Q(buff1_reg_0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_105),
        .Q(buff1_reg_0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_104),
        .Q(buff1_reg_0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_103),
        .Q(buff1_reg_0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_102),
        .Q(buff1_reg_0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_101),
        .Q(buff1_reg_0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_100),
        .Q(buff1_reg_0[9]),
        .R(1'b0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud
   (D,
    ap_clk,
    buff0_reg_i_1__1,
    buff0_reg_i_18,
    Q,
    buff1_reg_i_1__0,
    \C_0_load_reg_753_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__1;
  input [16:0]buff0_reg_i_18;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__0;
  input [14:0]\C_0_load_reg_753_reg[31] ;

  wire [14:0]\C_0_load_reg_753_reg[31] ;
  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18;
  wire [16:0]buff0_reg_i_1__1;
  wire [16:0]buff1_reg_i_1__0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_53 kernel_2mm_wrappecud_MulnS_1_U
       (.\C_0_load_reg_753_reg[31] (\C_0_load_reg_753_reg[31] ),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff0_reg_i_18(buff0_reg_i_18),
        .buff0_reg_i_1__1(buff0_reg_i_1__1),
        .buff1_reg_i_1__0(buff1_reg_i_1__0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_40
   (D,
    ap_clk,
    buff0_reg_i_1__2,
    buff0_reg_i_18__0,
    Q,
    buff1_reg_i_1__1,
    \C_1_load_reg_763_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__2;
  input [16:0]buff0_reg_i_18__0;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__1;
  input [14:0]\C_1_load_reg_763_reg[31] ;

  wire [14:0]\C_1_load_reg_763_reg[31] ;
  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__0;
  wire [16:0]buff0_reg_i_1__2;
  wire [16:0]buff1_reg_i_1__1;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_52 kernel_2mm_wrappecud_MulnS_1_U
       (.\C_1_load_reg_763_reg[31] (\C_1_load_reg_763_reg[31] ),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__0(buff0_reg_i_18__0),
        .buff0_reg_i_1__2(buff0_reg_i_1__2),
        .buff1_reg_i_1__1(buff1_reg_i_1__1));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_41
   (D,
    ap_clk,
    buff0_reg_i_1__8,
    buff0_reg_i_18__6,
    Q,
    buff1_reg_i_1__7,
    \tmp_6_load_reg_822_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__8;
  input [16:0]buff0_reg_i_18__6;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__7;
  input [14:0]\tmp_6_load_reg_822_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__6;
  wire [16:0]buff0_reg_i_1__8;
  wire [16:0]buff1_reg_i_1__7;
  wire [14:0]\tmp_6_load_reg_822_reg[31] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_51 kernel_2mm_wrappecud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__6(buff0_reg_i_18__6),
        .buff0_reg_i_1__8(buff0_reg_i_1__8),
        .buff1_reg_i_1__7(buff1_reg_i_1__7),
        .\tmp_6_load_reg_822_reg[31] (\tmp_6_load_reg_822_reg[31] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_42
   (D,
    ap_clk,
    buff0_reg_i_1__7,
    buff0_reg_i_18__5,
    Q,
    buff1_reg_i_1__6,
    \tmp_7_load_reg_832_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__7;
  input [16:0]buff0_reg_i_18__5;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__6;
  input [14:0]\tmp_7_load_reg_832_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__5;
  wire [16:0]buff0_reg_i_1__7;
  wire [16:0]buff1_reg_i_1__6;
  wire [14:0]\tmp_7_load_reg_832_reg[31] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_50 kernel_2mm_wrappecud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__5(buff0_reg_i_18__5),
        .buff0_reg_i_1__7(buff0_reg_i_1__7),
        .buff1_reg_i_1__6(buff1_reg_i_1__6),
        .\tmp_7_load_reg_832_reg[31] (\tmp_7_load_reg_832_reg[31] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_43
   (D,
    ap_clk,
    buff0_reg_i_1__4,
    buff0_reg_i_18__2,
    Q,
    buff1_reg_i_1__3,
    \tmp_2_load_reg_842_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__4;
  input [16:0]buff0_reg_i_18__2;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__3;
  input [14:0]\tmp_2_load_reg_842_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__2;
  wire [16:0]buff0_reg_i_1__4;
  wire [16:0]buff1_reg_i_1__3;
  wire [14:0]\tmp_2_load_reg_842_reg[31] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_49 kernel_2mm_wrappecud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__2(buff0_reg_i_18__2),
        .buff0_reg_i_1__4(buff0_reg_i_1__4),
        .buff1_reg_i_1__3(buff1_reg_i_1__3),
        .\tmp_2_load_reg_842_reg[31] (\tmp_2_load_reg_842_reg[31] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_44
   (D,
    ap_clk,
    buff0_reg_i_1__3,
    buff0_reg_i_18__1,
    Q,
    buff1_reg_i_1__2,
    \tmp_3_load_reg_852_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__3;
  input [16:0]buff0_reg_i_18__1;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__2;
  input [14:0]\tmp_3_load_reg_852_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__1;
  wire [16:0]buff0_reg_i_1__3;
  wire [16:0]buff1_reg_i_1__2;
  wire [14:0]\tmp_3_load_reg_852_reg[31] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_48 kernel_2mm_wrappecud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__1(buff0_reg_i_18__1),
        .buff0_reg_i_1__3(buff0_reg_i_1__3),
        .buff1_reg_i_1__2(buff1_reg_i_1__2),
        .\tmp_3_load_reg_852_reg[31] (\tmp_3_load_reg_852_reg[31] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_45
   (D,
    ap_clk,
    buff0_reg_i_1__6,
    buff0_reg_i_18__4,
    Q,
    buff1_reg_i_1__5,
    \tmp_4_load_reg_862_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__6;
  input [16:0]buff0_reg_i_18__4;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__5;
  input [14:0]\tmp_4_load_reg_862_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__4;
  wire [16:0]buff0_reg_i_1__6;
  wire [16:0]buff1_reg_i_1__5;
  wire [14:0]\tmp_4_load_reg_862_reg[31] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_47 kernel_2mm_wrappecud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__4(buff0_reg_i_18__4),
        .buff0_reg_i_1__6(buff0_reg_i_1__6),
        .buff1_reg_i_1__5(buff1_reg_i_1__5),
        .\tmp_4_load_reg_862_reg[31] (\tmp_4_load_reg_862_reg[31] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_46
   (D,
    ap_clk,
    buff0_reg_i_1__5,
    buff0_reg_i_18__3,
    Q,
    buff1_reg_i_1__4,
    \tmp_5_load_reg_872_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__5;
  input [16:0]buff0_reg_i_18__3;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__4;
  input [14:0]\tmp_5_load_reg_872_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__3;
  wire [16:0]buff0_reg_i_1__5;
  wire [16:0]buff1_reg_i_1__4;
  wire [14:0]\tmp_5_load_reg_872_reg[31] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1 kernel_2mm_wrappecud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff0_reg_i_18__3(buff0_reg_i_18__3),
        .buff0_reg_i_1__5(buff0_reg_i_1__5),
        .buff1_reg_i_1__4(buff1_reg_i_1__4),
        .\tmp_5_load_reg_872_reg[31] (\tmp_5_load_reg_872_reg[31] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_55
   (D,
    Q,
    ap_clk,
    buff2_reg,
    A_0_q0,
    A,
    \A_0_load_reg_705_reg[31] ,
    \tmp1_reg_700_reg[16] );
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]buff2_reg;
  input [16:0]A_0_q0;
  input [16:0]A;
  input [14:0]\A_0_load_reg_705_reg[31] ;
  input [16:0]\tmp1_reg_700_reg[16] ;

  wire [16:0]A;
  wire [14:0]\A_0_load_reg_705_reg[31] ;
  wire [16:0]A_0_q0;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]buff2_reg;
  wire [16:0]\tmp1_reg_700_reg[16] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_58 kernel_2mm_wrappecud_MulnS_1_U
       (.A(A),
        .\A_0_load_reg_705_reg[31] (\A_0_load_reg_705_reg[31] ),
        .A_0_q0(A_0_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff2_reg_0(buff2_reg),
        .\tmp1_reg_700_reg[16] (\tmp1_reg_700_reg[16] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_56
   (D,
    Q,
    ap_clk,
    B,
    \buff2_reg[16] ,
    \A_1_load_reg_715_reg[31] ,
    \tmp2_reg_710_reg[31] );
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [16:0]B;
  input [16:0]\buff2_reg[16] ;
  input [31:0]\A_1_load_reg_715_reg[31] ;
  input [14:0]\tmp2_reg_710_reg[31] ;

  wire [31:0]\A_1_load_reg_715_reg[31] ;
  wire [16:0]B;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [16:0]\buff2_reg[16] ;
  wire [14:0]\tmp2_reg_710_reg[31] ;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_57 kernel_2mm_wrappecud_MulnS_1_U
       (.\A_1_load_reg_715_reg[31] (\A_1_load_reg_715_reg[31] ),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .\buff2_reg[16]_0 (\buff2_reg[16] ),
        .\tmp2_reg_710_reg[31] (\tmp2_reg_710_reg[31] ));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1
   (D,
    ap_clk,
    buff0_reg_i_1__5,
    buff0_reg_i_18__3,
    Q,
    buff1_reg_i_1__4,
    \tmp_5_load_reg_872_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__5;
  input [16:0]buff0_reg_i_18__3;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__4;
  input [14:0]\tmp_5_load_reg_872_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__3;
  wire [16:0]buff0_reg_i_1__5;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [16:0]buff1_reg_i_1__4;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire \buff1_reg_n_4_[0] ;
  wire \buff1_reg_n_4_[10] ;
  wire \buff1_reg_n_4_[11] ;
  wire \buff1_reg_n_4_[12] ;
  wire \buff1_reg_n_4_[13] ;
  wire \buff1_reg_n_4_[14] ;
  wire \buff1_reg_n_4_[15] ;
  wire \buff1_reg_n_4_[16] ;
  wire \buff1_reg_n_4_[1] ;
  wire \buff1_reg_n_4_[2] ;
  wire \buff1_reg_n_4_[3] ;
  wire \buff1_reg_n_4_[4] ;
  wire \buff1_reg_n_4_[5] ;
  wire \buff1_reg_n_4_[6] ;
  wire \buff1_reg_n_4_[7] ;
  wire \buff1_reg_n_4_[8] ;
  wire \buff1_reg_n_4_[9] ;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire [14:0]\tmp_5_load_reg_872_reg[31] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_18__3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_1__5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg_i_1__4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_109),
        .Q(\buff1_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_108),
        .Q(\buff1_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_107),
        .Q(\buff1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_4_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\tmp_5_load_reg_872_reg[31] [14],\tmp_5_load_reg_872_reg[31] [14],\tmp_5_load_reg_872_reg[31] [14],\tmp_5_load_reg_872_reg[31] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud_MulnS_1" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_47
   (D,
    ap_clk,
    buff0_reg_i_1__6,
    buff0_reg_i_18__4,
    Q,
    buff1_reg_i_1__5,
    \tmp_4_load_reg_862_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__6;
  input [16:0]buff0_reg_i_18__4;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__5;
  input [14:0]\tmp_4_load_reg_862_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__4;
  wire [16:0]buff0_reg_i_1__6;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [16:0]buff1_reg_i_1__5;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire \buff1_reg_n_4_[0] ;
  wire \buff1_reg_n_4_[10] ;
  wire \buff1_reg_n_4_[11] ;
  wire \buff1_reg_n_4_[12] ;
  wire \buff1_reg_n_4_[13] ;
  wire \buff1_reg_n_4_[14] ;
  wire \buff1_reg_n_4_[15] ;
  wire \buff1_reg_n_4_[16] ;
  wire \buff1_reg_n_4_[1] ;
  wire \buff1_reg_n_4_[2] ;
  wire \buff1_reg_n_4_[3] ;
  wire \buff1_reg_n_4_[4] ;
  wire \buff1_reg_n_4_[5] ;
  wire \buff1_reg_n_4_[6] ;
  wire \buff1_reg_n_4_[7] ;
  wire \buff1_reg_n_4_[8] ;
  wire \buff1_reg_n_4_[9] ;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire [14:0]\tmp_4_load_reg_862_reg[31] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_18__4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_1__6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg_i_1__5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_109),
        .Q(\buff1_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_108),
        .Q(\buff1_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_107),
        .Q(\buff1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_4_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\tmp_4_load_reg_862_reg[31] [14],\tmp_4_load_reg_862_reg[31] [14],\tmp_4_load_reg_862_reg[31] [14],\tmp_4_load_reg_862_reg[31] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud_MulnS_1" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_48
   (D,
    ap_clk,
    buff0_reg_i_1__3,
    buff0_reg_i_18__1,
    Q,
    buff1_reg_i_1__2,
    \tmp_3_load_reg_852_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__3;
  input [16:0]buff0_reg_i_18__1;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__2;
  input [14:0]\tmp_3_load_reg_852_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__1;
  wire [16:0]buff0_reg_i_1__3;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [16:0]buff1_reg_i_1__2;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire \buff1_reg_n_4_[0] ;
  wire \buff1_reg_n_4_[10] ;
  wire \buff1_reg_n_4_[11] ;
  wire \buff1_reg_n_4_[12] ;
  wire \buff1_reg_n_4_[13] ;
  wire \buff1_reg_n_4_[14] ;
  wire \buff1_reg_n_4_[15] ;
  wire \buff1_reg_n_4_[16] ;
  wire \buff1_reg_n_4_[1] ;
  wire \buff1_reg_n_4_[2] ;
  wire \buff1_reg_n_4_[3] ;
  wire \buff1_reg_n_4_[4] ;
  wire \buff1_reg_n_4_[5] ;
  wire \buff1_reg_n_4_[6] ;
  wire \buff1_reg_n_4_[7] ;
  wire \buff1_reg_n_4_[8] ;
  wire \buff1_reg_n_4_[9] ;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire [14:0]\tmp_3_load_reg_852_reg[31] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_18__1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_1__3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg_i_1__2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_109),
        .Q(\buff1_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_108),
        .Q(\buff1_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_107),
        .Q(\buff1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_4_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\tmp_3_load_reg_852_reg[31] [14],\tmp_3_load_reg_852_reg[31] [14],\tmp_3_load_reg_852_reg[31] [14],\tmp_3_load_reg_852_reg[31] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud_MulnS_1" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_49
   (D,
    ap_clk,
    buff0_reg_i_1__4,
    buff0_reg_i_18__2,
    Q,
    buff1_reg_i_1__3,
    \tmp_2_load_reg_842_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__4;
  input [16:0]buff0_reg_i_18__2;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__3;
  input [14:0]\tmp_2_load_reg_842_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__2;
  wire [16:0]buff0_reg_i_1__4;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [16:0]buff1_reg_i_1__3;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire \buff1_reg_n_4_[0] ;
  wire \buff1_reg_n_4_[10] ;
  wire \buff1_reg_n_4_[11] ;
  wire \buff1_reg_n_4_[12] ;
  wire \buff1_reg_n_4_[13] ;
  wire \buff1_reg_n_4_[14] ;
  wire \buff1_reg_n_4_[15] ;
  wire \buff1_reg_n_4_[16] ;
  wire \buff1_reg_n_4_[1] ;
  wire \buff1_reg_n_4_[2] ;
  wire \buff1_reg_n_4_[3] ;
  wire \buff1_reg_n_4_[4] ;
  wire \buff1_reg_n_4_[5] ;
  wire \buff1_reg_n_4_[6] ;
  wire \buff1_reg_n_4_[7] ;
  wire \buff1_reg_n_4_[8] ;
  wire \buff1_reg_n_4_[9] ;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire [14:0]\tmp_2_load_reg_842_reg[31] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_18__2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_1__4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg_i_1__3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_109),
        .Q(\buff1_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_108),
        .Q(\buff1_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_107),
        .Q(\buff1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_4_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\tmp_2_load_reg_842_reg[31] [14],\tmp_2_load_reg_842_reg[31] [14],\tmp_2_load_reg_842_reg[31] [14],\tmp_2_load_reg_842_reg[31] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud_MulnS_1" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_50
   (D,
    ap_clk,
    buff0_reg_i_1__7,
    buff0_reg_i_18__5,
    Q,
    buff1_reg_i_1__6,
    \tmp_7_load_reg_832_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__7;
  input [16:0]buff0_reg_i_18__5;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__6;
  input [14:0]\tmp_7_load_reg_832_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__5;
  wire [16:0]buff0_reg_i_1__7;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [16:0]buff1_reg_i_1__6;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire \buff1_reg_n_4_[0] ;
  wire \buff1_reg_n_4_[10] ;
  wire \buff1_reg_n_4_[11] ;
  wire \buff1_reg_n_4_[12] ;
  wire \buff1_reg_n_4_[13] ;
  wire \buff1_reg_n_4_[14] ;
  wire \buff1_reg_n_4_[15] ;
  wire \buff1_reg_n_4_[16] ;
  wire \buff1_reg_n_4_[1] ;
  wire \buff1_reg_n_4_[2] ;
  wire \buff1_reg_n_4_[3] ;
  wire \buff1_reg_n_4_[4] ;
  wire \buff1_reg_n_4_[5] ;
  wire \buff1_reg_n_4_[6] ;
  wire \buff1_reg_n_4_[7] ;
  wire \buff1_reg_n_4_[8] ;
  wire \buff1_reg_n_4_[9] ;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire [14:0]\tmp_7_load_reg_832_reg[31] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_18__5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_1__7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg_i_1__6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_109),
        .Q(\buff1_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_108),
        .Q(\buff1_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_107),
        .Q(\buff1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_4_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\tmp_7_load_reg_832_reg[31] [14],\tmp_7_load_reg_832_reg[31] [14],\tmp_7_load_reg_832_reg[31] [14],\tmp_7_load_reg_832_reg[31] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud_MulnS_1" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_51
   (D,
    ap_clk,
    buff0_reg_i_1__8,
    buff0_reg_i_18__6,
    Q,
    buff1_reg_i_1__7,
    \tmp_6_load_reg_822_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__8;
  input [16:0]buff0_reg_i_18__6;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__7;
  input [14:0]\tmp_6_load_reg_822_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__6;
  wire [16:0]buff0_reg_i_1__8;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [16:0]buff1_reg_i_1__7;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire \buff1_reg_n_4_[0] ;
  wire \buff1_reg_n_4_[10] ;
  wire \buff1_reg_n_4_[11] ;
  wire \buff1_reg_n_4_[12] ;
  wire \buff1_reg_n_4_[13] ;
  wire \buff1_reg_n_4_[14] ;
  wire \buff1_reg_n_4_[15] ;
  wire \buff1_reg_n_4_[16] ;
  wire \buff1_reg_n_4_[1] ;
  wire \buff1_reg_n_4_[2] ;
  wire \buff1_reg_n_4_[3] ;
  wire \buff1_reg_n_4_[4] ;
  wire \buff1_reg_n_4_[5] ;
  wire \buff1_reg_n_4_[6] ;
  wire \buff1_reg_n_4_[7] ;
  wire \buff1_reg_n_4_[8] ;
  wire \buff1_reg_n_4_[9] ;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire [14:0]\tmp_6_load_reg_822_reg[31] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_18__6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_1__8}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg_i_1__7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_109),
        .Q(\buff1_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_108),
        .Q(\buff1_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_107),
        .Q(\buff1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_4_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\tmp_6_load_reg_822_reg[31] [14],\tmp_6_load_reg_822_reg[31] [14],\tmp_6_load_reg_822_reg[31] [14],\tmp_6_load_reg_822_reg[31] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud_MulnS_1" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_52
   (D,
    ap_clk,
    buff0_reg_i_1__2,
    buff0_reg_i_18__0,
    Q,
    buff1_reg_i_1__1,
    \C_1_load_reg_763_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__2;
  input [16:0]buff0_reg_i_18__0;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__1;
  input [14:0]\C_1_load_reg_763_reg[31] ;

  wire [14:0]\C_1_load_reg_763_reg[31] ;
  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18__0;
  wire [16:0]buff0_reg_i_1__2;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [16:0]buff1_reg_i_1__1;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire \buff1_reg_n_4_[0] ;
  wire \buff1_reg_n_4_[10] ;
  wire \buff1_reg_n_4_[11] ;
  wire \buff1_reg_n_4_[12] ;
  wire \buff1_reg_n_4_[13] ;
  wire \buff1_reg_n_4_[14] ;
  wire \buff1_reg_n_4_[15] ;
  wire \buff1_reg_n_4_[16] ;
  wire \buff1_reg_n_4_[1] ;
  wire \buff1_reg_n_4_[2] ;
  wire \buff1_reg_n_4_[3] ;
  wire \buff1_reg_n_4_[4] ;
  wire \buff1_reg_n_4_[5] ;
  wire \buff1_reg_n_4_[6] ;
  wire \buff1_reg_n_4_[7] ;
  wire \buff1_reg_n_4_[8] ;
  wire \buff1_reg_n_4_[9] ;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_18__0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_1__2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg_i_1__1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_109),
        .Q(\buff1_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_108),
        .Q(\buff1_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_107),
        .Q(\buff1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_4_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\C_1_load_reg_763_reg[31] [14],\C_1_load_reg_763_reg[31] [14],\C_1_load_reg_763_reg[31] [14],\C_1_load_reg_763_reg[31] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud_MulnS_1" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_53
   (D,
    ap_clk,
    buff0_reg_i_1__1,
    buff0_reg_i_18,
    Q,
    buff1_reg_i_1__0,
    \C_0_load_reg_753_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [16:0]buff0_reg_i_1__1;
  input [16:0]buff0_reg_i_18;
  input [31:0]Q;
  input [16:0]buff1_reg_i_1__0;
  input [14:0]\C_0_load_reg_753_reg[31] ;

  wire [14:0]\C_0_load_reg_753_reg[31] ;
  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [16:0]buff0_reg_i_18;
  wire [16:0]buff0_reg_i_1__1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [16:0]buff1_reg_i_1__0;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire \buff1_reg_n_4_[0] ;
  wire \buff1_reg_n_4_[10] ;
  wire \buff1_reg_n_4_[11] ;
  wire \buff1_reg_n_4_[12] ;
  wire \buff1_reg_n_4_[13] ;
  wire \buff1_reg_n_4_[14] ;
  wire \buff1_reg_n_4_[15] ;
  wire \buff1_reg_n_4_[16] ;
  wire \buff1_reg_n_4_[1] ;
  wire \buff1_reg_n_4_[2] ;
  wire \buff1_reg_n_4_[3] ;
  wire \buff1_reg_n_4_[4] ;
  wire \buff1_reg_n_4_[5] ;
  wire \buff1_reg_n_4_[6] ;
  wire \buff1_reg_n_4_[7] ;
  wire \buff1_reg_n_4_[8] ;
  wire \buff1_reg_n_4_[9] ;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_1__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg_i_1__0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_109),
        .Q(\buff1_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_108),
        .Q(\buff1_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_107),
        .Q(\buff1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_4_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\C_0_load_reg_753_reg[31] [14],\C_0_load_reg_753_reg[31] [14],\C_0_load_reg_753_reg[31] [14],\C_0_load_reg_753_reg[31] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud_MulnS_1" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_57
   (D,
    Q,
    ap_clk,
    B,
    \buff2_reg[16]_0 ,
    \A_1_load_reg_715_reg[31] ,
    \tmp2_reg_710_reg[31] );
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [16:0]B;
  input [16:0]\buff2_reg[16]_0 ;
  input [31:0]\A_1_load_reg_715_reg[31] ;
  input [14:0]\tmp2_reg_710_reg[31] ;

  wire [31:0]\A_1_load_reg_715_reg[31] ;
  wire [16:0]B;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire \buff1_reg_n_4_[0] ;
  wire \buff1_reg_n_4_[10] ;
  wire \buff1_reg_n_4_[11] ;
  wire \buff1_reg_n_4_[12] ;
  wire \buff1_reg_n_4_[13] ;
  wire \buff1_reg_n_4_[14] ;
  wire \buff1_reg_n_4_[15] ;
  wire \buff1_reg_n_4_[16] ;
  wire \buff1_reg_n_4_[1] ;
  wire \buff1_reg_n_4_[2] ;
  wire \buff1_reg_n_4_[3] ;
  wire \buff1_reg_n_4_[4] ;
  wire \buff1_reg_n_4_[5] ;
  wire \buff1_reg_n_4_[6] ;
  wire \buff1_reg_n_4_[7] ;
  wire \buff1_reg_n_4_[8] ;
  wire \buff1_reg_n_4_[9] ;
  wire [16:0]\buff2_reg[16]_0 ;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire [14:0]\tmp2_reg_710_reg[31] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff2_reg[16]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff2_reg[16]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\A_1_load_reg_715_reg[31] [31],\A_1_load_reg_715_reg[31] [31],\A_1_load_reg_715_reg[31] [31],\A_1_load_reg_715_reg[31] [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_109),
        .Q(\buff1_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_108),
        .Q(\buff1_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_107),
        .Q(\buff1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_4_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\A_1_load_reg_715_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\tmp2_reg_710_reg[31] [14],\tmp2_reg_710_reg[31] [14],\tmp2_reg_710_reg[31] [14],\tmp2_reg_710_reg[31] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappecud_MulnS_1" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_58
   (D,
    Q,
    ap_clk,
    buff2_reg_0,
    A_0_q0,
    A,
    \A_0_load_reg_705_reg[31] ,
    \tmp1_reg_700_reg[16] );
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]buff2_reg_0;
  input [16:0]A_0_q0;
  input [16:0]A;
  input [14:0]\A_0_load_reg_705_reg[31] ;
  input [16:0]\tmp1_reg_700_reg[16] ;

  wire [16:0]A;
  wire [14:0]\A_0_load_reg_705_reg[31] ;
  wire [16:0]A_0_q0;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire \buff1_reg_n_4_[0] ;
  wire \buff1_reg_n_4_[10] ;
  wire \buff1_reg_n_4_[11] ;
  wire \buff1_reg_n_4_[12] ;
  wire \buff1_reg_n_4_[13] ;
  wire \buff1_reg_n_4_[14] ;
  wire \buff1_reg_n_4_[15] ;
  wire \buff1_reg_n_4_[16] ;
  wire \buff1_reg_n_4_[1] ;
  wire \buff1_reg_n_4_[2] ;
  wire \buff1_reg_n_4_[3] ;
  wire \buff1_reg_n_4_[4] ;
  wire \buff1_reg_n_4_[5] ;
  wire \buff1_reg_n_4_[6] ;
  wire \buff1_reg_n_4_[7] ;
  wire \buff1_reg_n_4_[8] ;
  wire \buff1_reg_n_4_[9] ;
  wire [31:0]buff2_reg_0;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire [16:0]\tmp1_reg_700_reg[16] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A_0_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff2_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[31],buff2_reg_0[31],buff2_reg_0[31],buff2_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_109),
        .Q(\buff1_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_108),
        .Q(\buff1_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_107),
        .Q(\buff1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_4_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp1_reg_700_reg[16] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\A_0_load_reg_705_reg[31] [14],\A_0_load_reg_705_reg[31] [14],\A_0_load_reg_705_reg[31] [14],\A_0_load_reg_705_reg[31] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_4_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe
   (D,
    ap_clk,
    DOBDO);
  output [31:0]D;
  input ap_clk;
  input [31:0]DOBDO;

  wire [31:0]D;
  wire [31:0]DOBDO;
  wire ap_clk;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe_MulnS_2 kernel_2mm_wrappedEe_MulnS_2_U
       (.D(D),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe_MulnS_2
   (D,
    ap_clk,
    DOBDO);
  output [31:0]D;
  input ap_clk;
  input [31:0]DOBDO;

  wire [31:0]D;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire buff1_reg_n_10;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_11;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_12;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_13;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_14;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_15;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_16;
  wire buff1_reg_n_17;
  wire buff1_reg_n_18;
  wire buff1_reg_n_19;
  wire buff1_reg_n_20;
  wire buff1_reg_n_21;
  wire buff1_reg_n_22;
  wire buff1_reg_n_23;
  wire buff1_reg_n_24;
  wire buff1_reg_n_25;
  wire buff1_reg_n_26;
  wire buff1_reg_n_27;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOBDO[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff1_reg_n_10,buff1_reg_n_11,buff1_reg_n_12,buff1_reg_n_13,buff1_reg_n_14,buff1_reg_n_15,buff1_reg_n_16,buff1_reg_n_17,buff1_reg_n_18,buff1_reg_n_19,buff1_reg_n_20,buff1_reg_n_21,buff1_reg_n_22,buff1_reg_n_23,buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31],DOBDO[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({buff1_reg_n_10,buff1_reg_n_11,buff1_reg_n_12,buff1_reg_n_13,buff1_reg_n_14,buff1_reg_n_15,buff1_reg_n_16,buff1_reg_n_17,buff1_reg_n_18,buff1_reg_n_19,buff1_reg_n_20,buff1_reg_n_21,buff1_reg_n_22,buff1_reg_n_23,buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_109),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_99),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_98),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_97),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_96),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_95),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_94),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_93),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_108),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_107),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_106),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_105),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_104),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_103),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_102),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_101),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_100),
        .Q(D[9]),
        .R(1'b0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6
   (A_0_t_q0,
    ADDRBWRADDR,
    A_0_t_empty_n,
    A_0_i_full_n,
    ap_clk,
    kernel_2mm_U0_A_0_ce0,
    readData32_U0_A_0_we0,
    D,
    Q,
    \A_AXI_addr_read_reg_1277_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_A_0_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_A_0);
  output [31:0]A_0_t_q0;
  output [0:0]ADDRBWRADDR;
  output A_0_t_empty_n;
  output A_0_i_full_n;
  input ap_clk;
  input kernel_2mm_U0_A_0_ce0;
  input readData32_U0_A_0_we0;
  input [7:0]D;
  input [7:0]Q;
  input [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_A_0_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_A_0;

  wire [0:0]ADDRBWRADDR;
  wire A_0_i_full_n;
  wire A_0_t_empty_n;
  wire [31:0]A_0_t_q0;
  wire [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_A_0;
  wire ap_sync_reg_channel_write_A_0_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__28_n_4;
  wire full_n_i_1__34_n_4;
  wire kernel_2mm_U0_A_0_ce0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_A_0_we0;
  wire readData32_U0_ap_done;
  wire \tptr[0]_i_1__28_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(A_0_t_empty_n),
        .I2(ap_sync_reg_channel_write_A_0),
        .I3(readData32_U0_ap_done),
        .I4(A_0_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(A_0_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_A_0),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_3 
       (.I0(A_0_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__28
       (.I0(count[0]),
        .I1(count[1]),
        .I2(A_0_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__28_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__28_n_4),
        .Q(A_0_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__34
       (.I0(count[0]),
        .I1(count[1]),
        .I2(A_0_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_A_0),
        .I5(pop_buf),
        .O(full_n_i_1__34_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__34_n_4),
        .Q(A_0_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_A_0_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_90 kernel_2mm_wrappemb6_memcore_U
       (.ADDRARDADDR({D,memcore_taddr}),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .A_0_t_q0(A_0_t_q0),
        .\A_AXI_addr_read_reg_1277_reg[31] (\A_AXI_addr_read_reg_1277_reg[31] ),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .kernel_2mm_U0_A_0_ce0(kernel_2mm_U0_A_0_ce0),
        .readData32_U0_A_0_we0(readData32_U0_A_0_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__28 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(A_0_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__28_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__28_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappemb6" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_0
   (D,
    ADDRBWRADDR,
    A_1_t_empty_n,
    A_1_i_full_n,
    ap_clk,
    kernel_2mm_U0_A_1_ce0,
    readData32_U0_A_1_we0,
    Q,
    \tmp_16_i_i_reg_1283_reg[7] ,
    \A_AXI_addr_read_reg_1277_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_A_1_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_A_1);
  output [31:0]D;
  output [0:0]ADDRBWRADDR;
  output A_1_t_empty_n;
  output A_1_i_full_n;
  input ap_clk;
  input kernel_2mm_U0_A_1_ce0;
  input readData32_U0_A_1_we0;
  input [7:0]Q;
  input [7:0]\tmp_16_i_i_reg_1283_reg[7] ;
  input [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_A_1_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_A_1;

  wire [0:0]ADDRBWRADDR;
  wire A_1_i_full_n;
  wire A_1_t_empty_n;
  wire [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  wire [31:0]D;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_A_1;
  wire ap_sync_reg_channel_write_A_1_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__29_n_4;
  wire full_n_i_1__35_n_4;
  wire kernel_2mm_U0_A_1_ce0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_A_1_we0;
  wire readData32_U0_ap_done;
  wire [7:0]\tmp_16_i_i_reg_1283_reg[7] ;
  wire \tptr[0]_i_1__27_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(A_1_t_empty_n),
        .I2(ap_sync_reg_channel_write_A_1),
        .I3(readData32_U0_ap_done),
        .I4(A_1_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(A_1_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_A_1),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__28 
       (.I0(A_1_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__29
       (.I0(count[0]),
        .I1(count[1]),
        .I2(A_1_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__29_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__29_n_4),
        .Q(A_1_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__35
       (.I0(count[0]),
        .I1(count[1]),
        .I2(A_1_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_A_1),
        .I5(pop_buf),
        .O(full_n_i_1__35_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__35_n_4),
        .Q(A_1_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_A_1_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore kernel_2mm_wrappemb6_memcore_U
       (.ADDRARDADDR({Q,memcore_taddr}),
        .ADDRBWRADDR({\tmp_16_i_i_reg_1283_reg[7] ,ADDRBWRADDR}),
        .\A_AXI_addr_read_reg_1277_reg[31] (\A_AXI_addr_read_reg_1277_reg[31] ),
        .D(D),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .kernel_2mm_U0_A_1_ce0(kernel_2mm_U0_A_1_ce0),
        .readData32_U0_A_1_we0(readData32_U0_A_1_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__27 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(A_1_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__27_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__27_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore
   (D,
    ap_clk,
    kernel_2mm_U0_A_1_ce0,
    readData32_U0_A_1_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \A_AXI_addr_read_reg_1277_reg[31] ,
    WEBWE);
  output [31:0]D;
  input ap_clk;
  input kernel_2mm_U0_A_1_ce0;
  input readData32_U0_A_1_we0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  wire [31:0]D;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire kernel_2mm_U0_A_1_ce0;
  wire readData32_U0_A_1_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram kernel_2mm_wrappemb6_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .\A_AXI_addr_read_reg_1277_reg[31] (\A_AXI_addr_read_reg_1277_reg[31] ),
        .D(D),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .kernel_2mm_U0_A_1_ce0(kernel_2mm_U0_A_1_ce0),
        .readData32_U0_A_1_we0(readData32_U0_A_1_we0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappemb6_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_90
   (A_0_t_q0,
    ap_clk,
    kernel_2mm_U0_A_0_ce0,
    readData32_U0_A_0_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \A_AXI_addr_read_reg_1277_reg[31] ,
    WEBWE);
  output [31:0]A_0_t_q0;
  input ap_clk;
  input kernel_2mm_U0_A_0_ce0;
  input readData32_U0_A_0_we0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [31:0]A_0_t_q0;
  wire [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire kernel_2mm_U0_A_0_ce0;
  wire readData32_U0_A_0_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram_91 kernel_2mm_wrappemb6_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .A_0_t_q0(A_0_t_q0),
        .\A_AXI_addr_read_reg_1277_reg[31] (\A_AXI_addr_read_reg_1277_reg[31] ),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .kernel_2mm_U0_A_0_ce0(kernel_2mm_U0_A_0_ce0),
        .readData32_U0_A_0_we0(readData32_U0_A_0_we0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram
   (D,
    ap_clk,
    kernel_2mm_U0_A_1_ce0,
    readData32_U0_A_1_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \A_AXI_addr_read_reg_1277_reg[31] ,
    WEBWE);
  output [31:0]D;
  input ap_clk;
  input kernel_2mm_U0_A_1_ce0;
  input readData32_U0_A_1_we0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  wire [31:0]D;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire kernel_2mm_U0_A_1_ce0;
  wire readData32_U0_A_1_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "A_1_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\A_AXI_addr_read_reg_1277_reg[31] [15:0]),
        .DIBDI(\A_AXI_addr_read_reg_1277_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(kernel_2mm_U0_A_1_ce0),
        .ENBWREN(readData32_U0_A_1_we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappemb6_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram_91
   (A_0_t_q0,
    ap_clk,
    kernel_2mm_U0_A_0_ce0,
    readData32_U0_A_0_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \A_AXI_addr_read_reg_1277_reg[31] ,
    WEBWE);
  output [31:0]A_0_t_q0;
  input ap_clk;
  input kernel_2mm_U0_A_0_ce0;
  input readData32_U0_A_0_we0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [31:0]A_0_t_q0;
  wire [31:0]\A_AXI_addr_read_reg_1277_reg[31] ;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire kernel_2mm_U0_A_0_ce0;
  wire readData32_U0_A_0_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12288" *) 
  (* RTL_RAM_NAME = "A_0_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\A_AXI_addr_read_reg_1277_reg[31] [15:0]),
        .DIBDI(\A_AXI_addr_read_reg_1277_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(A_0_t_q0[15:0]),
        .DOBDO(A_0_t_q0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(kernel_2mm_U0_A_0_ce0),
        .ENBWREN(readData32_U0_A_0_we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq
   (B_0_q0,
    DOBDO,
    ADDRBWRADDR,
    B_0_t_empty_n,
    B_0_i_full_n,
    ap_clk,
    kernel_2mm_U0_B_0_ce0,
    readData32_U0_B_0_we0,
    \ap_CS_fsm_reg[6] ,
    Q,
    \tmp_24_i_i_reg_1346_reg[7] ,
    \B_AXI_addr_read_reg_1351_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_B_0_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_B_0);
  output [16:0]B_0_q0;
  output [14:0]DOBDO;
  output [0:0]ADDRBWRADDR;
  output B_0_t_empty_n;
  output B_0_i_full_n;
  input ap_clk;
  input kernel_2mm_U0_B_0_ce0;
  input readData32_U0_B_0_we0;
  input \ap_CS_fsm_reg[6] ;
  input [7:0]Q;
  input [7:0]\tmp_24_i_i_reg_1346_reg[7] ;
  input [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_B_0_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_B_0;

  wire [0:0]ADDRBWRADDR;
  wire B_0_i_full_n;
  wire [16:0]B_0_q0;
  wire B_0_t_empty_n;
  wire [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  wire [14:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_B_0;
  wire ap_sync_reg_channel_write_B_0_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__30_n_4;
  wire full_n_i_1__36_n_4;
  wire kernel_2mm_U0_B_0_ce0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_B_0_we0;
  wire readData32_U0_ap_done;
  wire [7:0]\tmp_24_i_i_reg_1346_reg[7] ;
  wire \tptr[0]_i_1__26_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(B_0_t_empty_n),
        .I2(ap_sync_reg_channel_write_B_0),
        .I3(readData32_U0_ap_done),
        .I4(B_0_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(B_0_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_B_0),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__27 
       (.I0(B_0_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__30
       (.I0(count[0]),
        .I1(count[1]),
        .I2(B_0_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__30_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__30_n_4),
        .Q(B_0_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__36
       (.I0(count[0]),
        .I1(count[1]),
        .I2(B_0_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_B_0),
        .I5(pop_buf),
        .O(full_n_i_1__36_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__36_n_4),
        .Q(B_0_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_B_0_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_88 kernel_2mm_wrappeocq_memcore_U
       (.ADDRARDADDR({Q,memcore_taddr}),
        .ADDRBWRADDR({\tmp_24_i_i_reg_1346_reg[7] ,ADDRBWRADDR}),
        .B_0_q0(B_0_q0),
        .\B_AXI_addr_read_reg_1351_reg[31] (\B_AXI_addr_read_reg_1351_reg[31] ),
        .DOBDO(DOBDO),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .kernel_2mm_U0_B_0_ce0(kernel_2mm_U0_B_0_ce0),
        .readData32_U0_B_0_we0(readData32_U0_B_0_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__26 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(B_0_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__26_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__26_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappeocq" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_1
   (B_1_q0,
    DOBDO,
    ADDRBWRADDR,
    B_1_t_empty_n,
    B_1_i_full_n,
    ap_clk,
    kernel_2mm_U0_B_1_ce0,
    readData32_U0_B_1_we0,
    \ap_CS_fsm_reg[7] ,
    Q,
    \tmp_24_i_i_reg_1346_reg[7] ,
    \B_AXI_addr_read_reg_1351_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_B_1_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_B_1);
  output [16:0]B_1_q0;
  output [14:0]DOBDO;
  output [0:0]ADDRBWRADDR;
  output B_1_t_empty_n;
  output B_1_i_full_n;
  input ap_clk;
  input kernel_2mm_U0_B_1_ce0;
  input readData32_U0_B_1_we0;
  input \ap_CS_fsm_reg[7] ;
  input [7:0]Q;
  input [7:0]\tmp_24_i_i_reg_1346_reg[7] ;
  input [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_B_1_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_B_1;

  wire [0:0]ADDRBWRADDR;
  wire B_1_i_full_n;
  wire [16:0]B_1_q0;
  wire B_1_t_empty_n;
  wire [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  wire [14:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_B_1;
  wire ap_sync_reg_channel_write_B_1_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__31_n_4;
  wire full_n_i_1__37_n_4;
  wire kernel_2mm_U0_B_1_ce0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_B_1_we0;
  wire readData32_U0_ap_done;
  wire [7:0]\tmp_24_i_i_reg_1346_reg[7] ;
  wire \tptr[0]_i_1__25_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(B_1_t_empty_n),
        .I2(ap_sync_reg_channel_write_B_1),
        .I3(readData32_U0_ap_done),
        .I4(B_1_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(B_1_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_B_1),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__26 
       (.I0(B_1_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__31
       (.I0(count[0]),
        .I1(count[1]),
        .I2(B_1_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__31_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__31_n_4),
        .Q(B_1_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__37
       (.I0(count[0]),
        .I1(count[1]),
        .I2(B_1_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_B_1),
        .I5(pop_buf),
        .O(full_n_i_1__37_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__37_n_4),
        .Q(B_1_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_B_1_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore kernel_2mm_wrappeocq_memcore_U
       (.ADDRARDADDR({Q,memcore_taddr}),
        .ADDRBWRADDR({\tmp_24_i_i_reg_1346_reg[7] ,ADDRBWRADDR}),
        .B_1_q0(B_1_q0),
        .\B_AXI_addr_read_reg_1351_reg[31] (\B_AXI_addr_read_reg_1351_reg[31] ),
        .DOBDO(DOBDO),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .kernel_2mm_U0_B_1_ce0(kernel_2mm_U0_B_1_ce0),
        .readData32_U0_B_1_we0(readData32_U0_B_1_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__25 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(B_1_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__25_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__25_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore
   (B_1_q0,
    DOBDO,
    ap_clk,
    kernel_2mm_U0_B_1_ce0,
    readData32_U0_B_1_we0,
    \ap_CS_fsm_reg[7] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    \B_AXI_addr_read_reg_1351_reg[31] ,
    WEBWE);
  output [16:0]B_1_q0;
  output [14:0]DOBDO;
  input ap_clk;
  input kernel_2mm_U0_B_1_ce0;
  input readData32_U0_B_1_we0;
  input \ap_CS_fsm_reg[7] ;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [16:0]B_1_q0;
  wire [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  wire [14:0]DOBDO;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire kernel_2mm_U0_B_1_ce0;
  wire readData32_U0_B_1_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram kernel_2mm_wrappeocq_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .B_1_q0(B_1_q0),
        .\B_AXI_addr_read_reg_1351_reg[31] (\B_AXI_addr_read_reg_1351_reg[31] ),
        .DOBDO(DOBDO),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .kernel_2mm_U0_B_1_ce0(kernel_2mm_U0_B_1_ce0),
        .readData32_U0_B_1_we0(readData32_U0_B_1_we0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappeocq_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_88
   (B_0_q0,
    DOBDO,
    ap_clk,
    kernel_2mm_U0_B_0_ce0,
    readData32_U0_B_0_we0,
    \ap_CS_fsm_reg[6] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    \B_AXI_addr_read_reg_1351_reg[31] ,
    WEBWE);
  output [16:0]B_0_q0;
  output [14:0]DOBDO;
  input ap_clk;
  input kernel_2mm_U0_B_0_ce0;
  input readData32_U0_B_0_we0;
  input \ap_CS_fsm_reg[6] ;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [16:0]B_0_q0;
  wire [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  wire [14:0]DOBDO;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire kernel_2mm_U0_B_0_ce0;
  wire readData32_U0_B_0_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram_89 kernel_2mm_wrappeocq_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .B_0_q0(B_0_q0),
        .\B_AXI_addr_read_reg_1351_reg[31] (\B_AXI_addr_read_reg_1351_reg[31] ),
        .DOBDO(DOBDO),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .kernel_2mm_U0_B_0_ce0(kernel_2mm_U0_B_0_ce0),
        .readData32_U0_B_0_we0(readData32_U0_B_0_we0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram
   (B_1_q0,
    DOBDO,
    ap_clk,
    kernel_2mm_U0_B_1_ce0,
    readData32_U0_B_1_we0,
    \ap_CS_fsm_reg[7] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    \B_AXI_addr_read_reg_1351_reg[31] ,
    WEBWE);
  output [16:0]B_1_q0;
  output [14:0]DOBDO;
  input ap_clk;
  input kernel_2mm_U0_B_1_ce0;
  input readData32_U0_B_1_we0;
  input \ap_CS_fsm_reg[7] ;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [16:0]B_1_q0;
  wire [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  wire [14:0]DOBDO;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire kernel_2mm_U0_B_1_ce0;
  wire readData32_U0_B_1_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "13824" *) 
  (* RTL_RAM_NAME = "B_1_U/kernel_2mm_wrappeocq_memcore_U/kernel_2mm_wrappeocq_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\B_AXI_addr_read_reg_1351_reg[31] [15:0]),
        .DIBDI(\B_AXI_addr_read_reg_1351_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(B_1_q0[15:0]),
        .DOBDO({DOBDO,B_1_q0[16]}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(kernel_2mm_U0_B_1_ce0),
        .ENBWREN(readData32_U0_B_1_we0),
        .REGCEAREGCE(\ap_CS_fsm_reg[7] ),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappeocq_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram_89
   (B_0_q0,
    DOBDO,
    ap_clk,
    kernel_2mm_U0_B_0_ce0,
    readData32_U0_B_0_we0,
    \ap_CS_fsm_reg[6] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    \B_AXI_addr_read_reg_1351_reg[31] ,
    WEBWE);
  output [16:0]B_0_q0;
  output [14:0]DOBDO;
  input ap_clk;
  input kernel_2mm_U0_B_0_ce0;
  input readData32_U0_B_0_we0;
  input \ap_CS_fsm_reg[6] ;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  input [0:0]WEBWE;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [16:0]B_0_q0;
  wire [31:0]\B_AXI_addr_read_reg_1351_reg[31] ;
  wire [14:0]DOBDO;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire kernel_2mm_U0_B_0_ce0;
  wire readData32_U0_B_0_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "13824" *) 
  (* RTL_RAM_NAME = "B_0_U/kernel_2mm_wrappeocq_memcore_U/kernel_2mm_wrappeocq_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\B_AXI_addr_read_reg_1351_reg[31] [15:0]),
        .DIBDI(\B_AXI_addr_read_reg_1351_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(B_0_q0[15:0]),
        .DOBDO({DOBDO,B_0_q0[16]}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(kernel_2mm_U0_B_0_ce0),
        .ENBWREN(readData32_U0_B_0_we0),
        .REGCEAREGCE(\ap_CS_fsm_reg[6] ),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK
   (func15_U0_C_mid_0_d0,
    ADDRBWRADDR,
    C_0_t_empty_n,
    C_0_i_full_n,
    ap_clk,
    Q,
    readData32_U0_C_0_we0,
    \tmp_28_reg_386_reg[6] ,
    \tmp_32_i_i_reg_1413_reg[6] ,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_0_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_C_0);
  output [31:0]func15_U0_C_mid_0_d0;
  output [0:0]ADDRBWRADDR;
  output C_0_t_empty_n;
  output C_0_i_full_n;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_0_we0;
  input [6:0]\tmp_28_reg_386_reg[6] ;
  input [6:0]\tmp_32_i_i_reg_1413_reg[6] ;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_0_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_C_0;

  wire [0:0]ADDRBWRADDR;
  wire C_0_i_full_n;
  wire C_0_t_empty_n;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_0;
  wire ap_sync_reg_channel_write_C_0_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__32_n_4;
  wire full_n_i_1__38_n_4;
  wire [31:0]func15_U0_C_mid_0_d0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_C_0_we0;
  wire readData32_U0_ap_done;
  wire [6:0]\tmp_28_reg_386_reg[6] ;
  wire [6:0]\tmp_32_i_i_reg_1413_reg[6] ;
  wire \tptr[0]_i_1__24_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_0_t_empty_n),
        .I2(ap_sync_reg_channel_write_C_0),
        .I3(readData32_U0_ap_done),
        .I4(C_0_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(C_0_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_0),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__25 
       (.I0(C_0_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__32
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_0_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__32_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__32_n_4),
        .Q(C_0_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__38
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_0_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_C_0),
        .I5(pop_buf),
        .O(full_n_i_1__38_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__38_n_4),
        .Q(C_0_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_C_0_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_86 kernel_2mm_wrappeqcK_memcore_U
       (.ADDRARDADDR({\tmp_28_reg_386_reg[6] ,memcore_taddr}),
        .ADDRBWRADDR({\tmp_32_i_i_reg_1413_reg[6] ,ADDRBWRADDR}),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_0_d0(func15_U0_C_mid_0_d0),
        .readData32_U0_C_0_we0(readData32_U0_C_0_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__24 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_0_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__24_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__24_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappeqcK" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_2
   (func15_U0_C_mid_1_d0,
    ADDRBWRADDR,
    C_1_i_full_n,
    int_ap_idle_reg,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    Q,
    readData32_U0_C_1_we0,
    \tmp_28_reg_386_reg[6] ,
    \tmp_32_i_i_reg_1413_reg[6] ,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_1_reg,
    \ap_CS_fsm_reg[1] ,
    C_0_t_empty_n,
    B_1_t_empty_n,
    B_0_t_empty_n,
    A_0_t_empty_n,
    A_1_t_empty_n,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_C_1);
  output [31:0]func15_U0_C_mid_1_d0;
  output [0:0]ADDRBWRADDR;
  output C_1_i_full_n;
  output int_ap_idle_reg;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_1_we0;
  input [6:0]\tmp_28_reg_386_reg[6] ;
  input [6:0]\tmp_32_i_i_reg_1413_reg[6] ;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_1_reg;
  input \ap_CS_fsm_reg[1] ;
  input C_0_t_empty_n;
  input B_1_t_empty_n;
  input B_0_t_empty_n;
  input A_0_t_empty_n;
  input A_1_t_empty_n;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_C_1;

  wire [0:0]ADDRBWRADDR;
  wire A_0_t_empty_n;
  wire A_1_t_empty_n;
  wire B_0_t_empty_n;
  wire B_1_t_empty_n;
  wire C_0_t_empty_n;
  wire C_1_i_full_n;
  wire C_1_t_empty_n;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_1;
  wire ap_sync_reg_channel_write_C_1_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__33_n_4;
  wire full_n_i_1__39_n_4;
  wire [31:0]func15_U0_C_mid_1_d0;
  wire int_ap_idle_reg;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_C_1_we0;
  wire readData32_U0_ap_done;
  wire [6:0]\tmp_28_reg_386_reg[6] ;
  wire [6:0]\tmp_32_i_i_reg_1413_reg[6] ;
  wire \tptr[0]_i_1__23_n_4 ;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_5__0 
       (.I0(C_1_t_empty_n),
        .I1(C_0_t_empty_n),
        .I2(B_1_t_empty_n),
        .I3(B_0_t_empty_n),
        .I4(A_0_t_empty_n),
        .I5(A_1_t_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_1_t_empty_n),
        .I2(ap_sync_reg_channel_write_C_1),
        .I3(readData32_U0_ap_done),
        .I4(C_1_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(C_1_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_1),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__24 
       (.I0(C_1_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__33
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_1_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__33_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__33_n_4),
        .Q(C_1_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__39
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_1_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_C_1),
        .I5(pop_buf),
        .O(full_n_i_1__39_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__39_n_4),
        .Q(C_1_i_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_4
       (.I0(C_1_t_empty_n),
        .I1(C_0_t_empty_n),
        .I2(B_1_t_empty_n),
        .I3(B_0_t_empty_n),
        .I4(A_0_t_empty_n),
        .I5(A_1_t_empty_n),
        .O(int_ap_idle_reg));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_C_1_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore kernel_2mm_wrappeqcK_memcore_U
       (.ADDRARDADDR({\tmp_28_reg_386_reg[6] ,memcore_taddr}),
        .ADDRBWRADDR({\tmp_32_i_i_reg_1413_reg[6] ,ADDRBWRADDR}),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_1_d0(func15_U0_C_mid_1_d0),
        .readData32_U0_C_1_we0(readData32_U0_C_1_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__23 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_1_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__23_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__23_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore
   (func15_U0_C_mid_1_d0,
    ap_clk,
    Q,
    readData32_U0_C_1_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_1_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_1_we0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_1_d0;
  wire readData32_U0_C_1_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram kernel_2mm_wrappeqcK_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_1_d0(func15_U0_C_mid_1_d0),
        .readData32_U0_C_1_we0(readData32_U0_C_1_we0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappeqcK_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_86
   (func15_U0_C_mid_0_d0,
    ap_clk,
    Q,
    readData32_U0_C_0_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_0_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_0_we0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_0_d0;
  wire readData32_U0_C_0_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram_87 kernel_2mm_wrappeqcK_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_0_d0(func15_U0_C_mid_0_d0),
        .readData32_U0_C_0_we0(readData32_U0_C_0_we0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram
   (func15_U0_C_mid_1_d0,
    ap_clk,
    Q,
    readData32_U0_C_1_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_1_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_1_we0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_1_d0;
  wire readData32_U0_C_1_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "C_1_U/kernel_2mm_wrappeqcK_memcore_U/kernel_2mm_wrappeqcK_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\C_AXI_addr_read_reg_1418_reg[31] [15:0]),
        .DIBDI(\C_AXI_addr_read_reg_1418_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(func15_U0_C_mid_1_d0[15:0]),
        .DOBDO(func15_U0_C_mid_1_d0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q[0]),
        .ENBWREN(readData32_U0_C_1_we0),
        .REGCEAREGCE(Q[1]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappeqcK_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram_87
   (func15_U0_C_mid_0_d0,
    ap_clk,
    Q,
    readData32_U0_C_0_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_0_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_0_we0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_0_d0;
  wire readData32_U0_C_0_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "C_0_U/kernel_2mm_wrappeqcK_memcore_U/kernel_2mm_wrappeqcK_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\C_AXI_addr_read_reg_1418_reg[31] [15:0]),
        .DIBDI(\C_AXI_addr_read_reg_1418_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(func15_U0_C_mid_0_d0[15:0]),
        .DOBDO(func15_U0_C_mid_0_d0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q[0]),
        .ENBWREN(readData32_U0_C_0_we0),
        .REGCEAREGCE(Q[1]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* C_M_AXI_ADDR_WIDTH = "32" *) (* C_M_AXI_ARUSER_WIDTH = "1" *) (* C_M_AXI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BUSER_WIDTH = "1" *) (* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) 
(* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_PROT_VALUE = "0" *) (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) 
(* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_PROT_VALUE = "0" *) (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_ADDR_WIDTH = "32" *) 
(* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_PROT_VALUE = "0" *) (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM3_ADDR_WIDTH = "32" *) 
(* C_M_AXI_GMEM3_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM3_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM3_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM3_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM3_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM3_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM3_PROT_VALUE = "0" *) (* C_M_AXI_GMEM3_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM3_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM3_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM3_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM4_ADDR_WIDTH = "32" *) 
(* C_M_AXI_GMEM4_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM4_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM4_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM4_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM4_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM4_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM4_PROT_VALUE = "0" *) (* C_M_AXI_GMEM4_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM4_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM4_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM4_WUSER_WIDTH = "1" *) (* C_M_AXI_ID_WIDTH = "1" *) 
(* C_M_AXI_RUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_M_AXI_WUSER_WIDTH = "1" *) 
(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_FOR_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_FOR_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_FOR_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper
   (s_axi_for_control_AWVALID,
    s_axi_for_control_AWREADY,
    s_axi_for_control_AWADDR,
    s_axi_for_control_WVALID,
    s_axi_for_control_WREADY,
    s_axi_for_control_WDATA,
    s_axi_for_control_WSTRB,
    s_axi_for_control_ARVALID,
    s_axi_for_control_ARREADY,
    s_axi_for_control_ARADDR,
    s_axi_for_control_RVALID,
    s_axi_for_control_RREADY,
    s_axi_for_control_RDATA,
    s_axi_for_control_RRESP,
    s_axi_for_control_BVALID,
    s_axi_for_control_BREADY,
    s_axi_for_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWID,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWUSER,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WID,
    m_axi_gmem2_WUSER,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARID,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARUSER,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RID,
    m_axi_gmem2_RUSER,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BID,
    m_axi_gmem2_BUSER,
    m_axi_gmem3_AWVALID,
    m_axi_gmem3_AWREADY,
    m_axi_gmem3_AWADDR,
    m_axi_gmem3_AWID,
    m_axi_gmem3_AWLEN,
    m_axi_gmem3_AWSIZE,
    m_axi_gmem3_AWBURST,
    m_axi_gmem3_AWLOCK,
    m_axi_gmem3_AWCACHE,
    m_axi_gmem3_AWPROT,
    m_axi_gmem3_AWQOS,
    m_axi_gmem3_AWREGION,
    m_axi_gmem3_AWUSER,
    m_axi_gmem3_WVALID,
    m_axi_gmem3_WREADY,
    m_axi_gmem3_WDATA,
    m_axi_gmem3_WSTRB,
    m_axi_gmem3_WLAST,
    m_axi_gmem3_WID,
    m_axi_gmem3_WUSER,
    m_axi_gmem3_ARVALID,
    m_axi_gmem3_ARREADY,
    m_axi_gmem3_ARADDR,
    m_axi_gmem3_ARID,
    m_axi_gmem3_ARLEN,
    m_axi_gmem3_ARSIZE,
    m_axi_gmem3_ARBURST,
    m_axi_gmem3_ARLOCK,
    m_axi_gmem3_ARCACHE,
    m_axi_gmem3_ARPROT,
    m_axi_gmem3_ARQOS,
    m_axi_gmem3_ARREGION,
    m_axi_gmem3_ARUSER,
    m_axi_gmem3_RVALID,
    m_axi_gmem3_RREADY,
    m_axi_gmem3_RDATA,
    m_axi_gmem3_RLAST,
    m_axi_gmem3_RID,
    m_axi_gmem3_RUSER,
    m_axi_gmem3_RRESP,
    m_axi_gmem3_BVALID,
    m_axi_gmem3_BREADY,
    m_axi_gmem3_BRESP,
    m_axi_gmem3_BID,
    m_axi_gmem3_BUSER,
    m_axi_gmem4_AWVALID,
    m_axi_gmem4_AWREADY,
    m_axi_gmem4_AWADDR,
    m_axi_gmem4_AWID,
    m_axi_gmem4_AWLEN,
    m_axi_gmem4_AWSIZE,
    m_axi_gmem4_AWBURST,
    m_axi_gmem4_AWLOCK,
    m_axi_gmem4_AWCACHE,
    m_axi_gmem4_AWPROT,
    m_axi_gmem4_AWQOS,
    m_axi_gmem4_AWREGION,
    m_axi_gmem4_AWUSER,
    m_axi_gmem4_WVALID,
    m_axi_gmem4_WREADY,
    m_axi_gmem4_WDATA,
    m_axi_gmem4_WSTRB,
    m_axi_gmem4_WLAST,
    m_axi_gmem4_WID,
    m_axi_gmem4_WUSER,
    m_axi_gmem4_ARVALID,
    m_axi_gmem4_ARREADY,
    m_axi_gmem4_ARADDR,
    m_axi_gmem4_ARID,
    m_axi_gmem4_ARLEN,
    m_axi_gmem4_ARSIZE,
    m_axi_gmem4_ARBURST,
    m_axi_gmem4_ARLOCK,
    m_axi_gmem4_ARCACHE,
    m_axi_gmem4_ARPROT,
    m_axi_gmem4_ARQOS,
    m_axi_gmem4_ARREGION,
    m_axi_gmem4_ARUSER,
    m_axi_gmem4_RVALID,
    m_axi_gmem4_RREADY,
    m_axi_gmem4_RDATA,
    m_axi_gmem4_RLAST,
    m_axi_gmem4_RID,
    m_axi_gmem4_RUSER,
    m_axi_gmem4_RRESP,
    m_axi_gmem4_BVALID,
    m_axi_gmem4_BREADY,
    m_axi_gmem4_BRESP,
    m_axi_gmem4_BID,
    m_axi_gmem4_BUSER);
  input s_axi_for_control_AWVALID;
  output s_axi_for_control_AWREADY;
  input [5:0]s_axi_for_control_AWADDR;
  input s_axi_for_control_WVALID;
  output s_axi_for_control_WREADY;
  input [31:0]s_axi_for_control_WDATA;
  input [3:0]s_axi_for_control_WSTRB;
  input s_axi_for_control_ARVALID;
  output s_axi_for_control_ARREADY;
  input [5:0]s_axi_for_control_ARADDR;
  output s_axi_for_control_RVALID;
  input s_axi_for_control_RREADY;
  output [31:0]s_axi_for_control_RDATA;
  output [1:0]s_axi_for_control_RRESP;
  output s_axi_for_control_BVALID;
  input s_axi_for_control_BREADY;
  output [1:0]s_axi_for_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [31:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [31:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [31:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [31:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  output m_axi_gmem2_AWVALID;
  input m_axi_gmem2_AWREADY;
  output [31:0]m_axi_gmem2_AWADDR;
  output [0:0]m_axi_gmem2_AWID;
  output [7:0]m_axi_gmem2_AWLEN;
  output [2:0]m_axi_gmem2_AWSIZE;
  output [1:0]m_axi_gmem2_AWBURST;
  output [1:0]m_axi_gmem2_AWLOCK;
  output [3:0]m_axi_gmem2_AWCACHE;
  output [2:0]m_axi_gmem2_AWPROT;
  output [3:0]m_axi_gmem2_AWQOS;
  output [3:0]m_axi_gmem2_AWREGION;
  output [0:0]m_axi_gmem2_AWUSER;
  output m_axi_gmem2_WVALID;
  input m_axi_gmem2_WREADY;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_WLAST;
  output [0:0]m_axi_gmem2_WID;
  output [0:0]m_axi_gmem2_WUSER;
  output m_axi_gmem2_ARVALID;
  input m_axi_gmem2_ARREADY;
  output [31:0]m_axi_gmem2_ARADDR;
  output [0:0]m_axi_gmem2_ARID;
  output [7:0]m_axi_gmem2_ARLEN;
  output [2:0]m_axi_gmem2_ARSIZE;
  output [1:0]m_axi_gmem2_ARBURST;
  output [1:0]m_axi_gmem2_ARLOCK;
  output [3:0]m_axi_gmem2_ARCACHE;
  output [2:0]m_axi_gmem2_ARPROT;
  output [3:0]m_axi_gmem2_ARQOS;
  output [3:0]m_axi_gmem2_ARREGION;
  output [0:0]m_axi_gmem2_ARUSER;
  input m_axi_gmem2_RVALID;
  output m_axi_gmem2_RREADY;
  input [31:0]m_axi_gmem2_RDATA;
  input m_axi_gmem2_RLAST;
  input [0:0]m_axi_gmem2_RID;
  input [0:0]m_axi_gmem2_RUSER;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_BVALID;
  output m_axi_gmem2_BREADY;
  input [1:0]m_axi_gmem2_BRESP;
  input [0:0]m_axi_gmem2_BID;
  input [0:0]m_axi_gmem2_BUSER;
  output m_axi_gmem3_AWVALID;
  input m_axi_gmem3_AWREADY;
  output [31:0]m_axi_gmem3_AWADDR;
  output [0:0]m_axi_gmem3_AWID;
  output [7:0]m_axi_gmem3_AWLEN;
  output [2:0]m_axi_gmem3_AWSIZE;
  output [1:0]m_axi_gmem3_AWBURST;
  output [1:0]m_axi_gmem3_AWLOCK;
  output [3:0]m_axi_gmem3_AWCACHE;
  output [2:0]m_axi_gmem3_AWPROT;
  output [3:0]m_axi_gmem3_AWQOS;
  output [3:0]m_axi_gmem3_AWREGION;
  output [0:0]m_axi_gmem3_AWUSER;
  output m_axi_gmem3_WVALID;
  input m_axi_gmem3_WREADY;
  output [31:0]m_axi_gmem3_WDATA;
  output [3:0]m_axi_gmem3_WSTRB;
  output m_axi_gmem3_WLAST;
  output [0:0]m_axi_gmem3_WID;
  output [0:0]m_axi_gmem3_WUSER;
  output m_axi_gmem3_ARVALID;
  input m_axi_gmem3_ARREADY;
  output [31:0]m_axi_gmem3_ARADDR;
  output [0:0]m_axi_gmem3_ARID;
  output [7:0]m_axi_gmem3_ARLEN;
  output [2:0]m_axi_gmem3_ARSIZE;
  output [1:0]m_axi_gmem3_ARBURST;
  output [1:0]m_axi_gmem3_ARLOCK;
  output [3:0]m_axi_gmem3_ARCACHE;
  output [2:0]m_axi_gmem3_ARPROT;
  output [3:0]m_axi_gmem3_ARQOS;
  output [3:0]m_axi_gmem3_ARREGION;
  output [0:0]m_axi_gmem3_ARUSER;
  input m_axi_gmem3_RVALID;
  output m_axi_gmem3_RREADY;
  input [31:0]m_axi_gmem3_RDATA;
  input m_axi_gmem3_RLAST;
  input [0:0]m_axi_gmem3_RID;
  input [0:0]m_axi_gmem3_RUSER;
  input [1:0]m_axi_gmem3_RRESP;
  input m_axi_gmem3_BVALID;
  output m_axi_gmem3_BREADY;
  input [1:0]m_axi_gmem3_BRESP;
  input [0:0]m_axi_gmem3_BID;
  input [0:0]m_axi_gmem3_BUSER;
  output m_axi_gmem4_AWVALID;
  input m_axi_gmem4_AWREADY;
  output [31:0]m_axi_gmem4_AWADDR;
  output [0:0]m_axi_gmem4_AWID;
  output [7:0]m_axi_gmem4_AWLEN;
  output [2:0]m_axi_gmem4_AWSIZE;
  output [1:0]m_axi_gmem4_AWBURST;
  output [1:0]m_axi_gmem4_AWLOCK;
  output [3:0]m_axi_gmem4_AWCACHE;
  output [2:0]m_axi_gmem4_AWPROT;
  output [3:0]m_axi_gmem4_AWQOS;
  output [3:0]m_axi_gmem4_AWREGION;
  output [0:0]m_axi_gmem4_AWUSER;
  output m_axi_gmem4_WVALID;
  input m_axi_gmem4_WREADY;
  output [31:0]m_axi_gmem4_WDATA;
  output [3:0]m_axi_gmem4_WSTRB;
  output m_axi_gmem4_WLAST;
  output [0:0]m_axi_gmem4_WID;
  output [0:0]m_axi_gmem4_WUSER;
  output m_axi_gmem4_ARVALID;
  input m_axi_gmem4_ARREADY;
  output [31:0]m_axi_gmem4_ARADDR;
  output [0:0]m_axi_gmem4_ARID;
  output [7:0]m_axi_gmem4_ARLEN;
  output [2:0]m_axi_gmem4_ARSIZE;
  output [1:0]m_axi_gmem4_ARBURST;
  output [1:0]m_axi_gmem4_ARLOCK;
  output [3:0]m_axi_gmem4_ARCACHE;
  output [2:0]m_axi_gmem4_ARPROT;
  output [3:0]m_axi_gmem4_ARQOS;
  output [3:0]m_axi_gmem4_ARREGION;
  output [0:0]m_axi_gmem4_ARUSER;
  input m_axi_gmem4_RVALID;
  output m_axi_gmem4_RREADY;
  input [31:0]m_axi_gmem4_RDATA;
  input m_axi_gmem4_RLAST;
  input [0:0]m_axi_gmem4_RID;
  input [0:0]m_axi_gmem4_RUSER;
  input [1:0]m_axi_gmem4_RRESP;
  input m_axi_gmem4_BVALID;
  output m_axi_gmem4_BREADY;
  input [1:0]m_axi_gmem4_BRESP;
  input [0:0]m_axi_gmem4_BID;
  input [0:0]m_axi_gmem4_BUSER;

  wire \<const0> ;
  wire \<const1> ;
  wire A_0_i_full_n;
  wire A_0_t_empty_n;
  wire [31:0]A_0_t_q0;
  wire A_1_i_full_n;
  wire A_1_t_empty_n;
  wire [31:0]A_1_t_q0;
  wire [31:2]A_AXI;
  wire B_0_i_full_n;
  wire B_0_t_empty_n;
  wire [16:0]B_0_t_q0;
  wire B_1_i_full_n;
  wire B_1_t_empty_n;
  wire [16:0]B_1_t_q0;
  wire [31:2]B_AXI;
  wire C_0_i_full_n;
  wire C_0_t_empty_n;
  wire C_1_U_n_38;
  wire C_1_U_n_39;
  wire C_1_i_full_n;
  wire C_2_U_n_38;
  wire C_2_i_full_n;
  wire C_3_i_full_n;
  wire C_3_t_empty_n;
  wire C_4_i_full_n;
  wire C_4_t_empty_n;
  wire C_5_i_full_n;
  wire C_5_t_empty_n;
  wire C_6_i_full_n;
  wire C_6_t_empty_n;
  wire C_7_i_full_n;
  wire C_7_t_empty_n;
  wire [31:2]C_AXI;
  wire [16:0]C_mid_0_t_q0;
  wire [16:0]C_mid_1_t_q0;
  wire [16:0]C_mid_2_t_q0;
  wire [16:0]C_mid_3_t_q0;
  wire [16:0]C_mid_4_t_q0;
  wire [16:0]C_mid_5_t_q0;
  wire [16:0]C_mid_6_t_q0;
  wire [16:0]C_mid_7_t_q0;
  wire D_i_full_n;
  wire [31:2]D_input_AXI;
  wire [31:2]D_output_AXI;
  wire [31:2]D_output_AXI_c_dout;
  wire D_output_AXI_c_empty_n;
  wire D_output_AXI_c_full_n;
  wire D_output_load_reg_3180;
  wire D_t_empty_n;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone_26;
  wire ap_block_pp1_stage0_subdone;
  wire ap_block_pp2_stage0_subdone;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp2_iter9;
  wire ap_enable_reg_pp3_iter9;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_A_0;
  wire ap_sync_channel_write_A_1;
  wire ap_sync_channel_write_B_0;
  wire ap_sync_channel_write_B_1;
  wire ap_sync_channel_write_C_0;
  wire ap_sync_channel_write_C_1;
  wire ap_sync_channel_write_C_2;
  wire ap_sync_channel_write_C_3;
  wire ap_sync_channel_write_C_4;
  wire ap_sync_channel_write_C_5;
  wire ap_sync_channel_write_C_6;
  wire ap_sync_channel_write_C_7;
  wire ap_sync_channel_write_D;
  wire ap_sync_reg_channel_write_A_0;
  wire ap_sync_reg_channel_write_A_1;
  wire ap_sync_reg_channel_write_B_0;
  wire ap_sync_reg_channel_write_B_1;
  wire ap_sync_reg_channel_write_C_0;
  wire ap_sync_reg_channel_write_C_1;
  wire ap_sync_reg_channel_write_C_2;
  wire ap_sync_reg_channel_write_C_3;
  wire ap_sync_reg_channel_write_C_4;
  wire ap_sync_reg_channel_write_C_5;
  wire ap_sync_reg_channel_write_C_6;
  wire ap_sync_reg_channel_write_C_7;
  wire ap_sync_reg_channel_write_D;
  wire ap_sync_reg_channel_write_D_reg_n_4;
  wire buff0_reg_i_10__0_n_4;
  wire buff0_reg_i_10__1_n_4;
  wire buff0_reg_i_10__2_n_4;
  wire buff0_reg_i_10__3_n_4;
  wire buff0_reg_i_10__4_n_4;
  wire buff0_reg_i_10__5_n_4;
  wire buff0_reg_i_10__6_n_4;
  wire buff0_reg_i_10__7_n_4;
  wire buff0_reg_i_10__8_n_4;
  wire buff0_reg_i_10_n_4;
  wire buff0_reg_i_11__0_n_4;
  wire buff0_reg_i_11__1_n_4;
  wire buff0_reg_i_11__2_n_4;
  wire buff0_reg_i_11__3_n_4;
  wire buff0_reg_i_11__4_n_4;
  wire buff0_reg_i_11__5_n_4;
  wire buff0_reg_i_11__6_n_4;
  wire buff0_reg_i_11__7_n_4;
  wire buff0_reg_i_11__8_n_4;
  wire buff0_reg_i_11_n_4;
  wire buff0_reg_i_12__0_n_4;
  wire buff0_reg_i_12__1_n_4;
  wire buff0_reg_i_12__2_n_4;
  wire buff0_reg_i_12__3_n_4;
  wire buff0_reg_i_12__4_n_4;
  wire buff0_reg_i_12__5_n_4;
  wire buff0_reg_i_12__6_n_4;
  wire buff0_reg_i_12__7_n_4;
  wire buff0_reg_i_12__8_n_4;
  wire buff0_reg_i_12_n_4;
  wire buff0_reg_i_13__0_n_4;
  wire buff0_reg_i_13__1_n_4;
  wire buff0_reg_i_13__2_n_4;
  wire buff0_reg_i_13__3_n_4;
  wire buff0_reg_i_13__4_n_4;
  wire buff0_reg_i_13__5_n_4;
  wire buff0_reg_i_13__6_n_4;
  wire buff0_reg_i_13__7_n_4;
  wire buff0_reg_i_13__8_n_4;
  wire buff0_reg_i_13_n_4;
  wire buff0_reg_i_14__0_n_4;
  wire buff0_reg_i_14__1_n_4;
  wire buff0_reg_i_14__2_n_4;
  wire buff0_reg_i_14__3_n_4;
  wire buff0_reg_i_14__4_n_4;
  wire buff0_reg_i_14__5_n_4;
  wire buff0_reg_i_14__6_n_4;
  wire buff0_reg_i_14__7_n_4;
  wire buff0_reg_i_14__8_n_4;
  wire buff0_reg_i_14_n_4;
  wire buff0_reg_i_15__0_n_4;
  wire buff0_reg_i_15__1_n_4;
  wire buff0_reg_i_15__2_n_4;
  wire buff0_reg_i_15__3_n_4;
  wire buff0_reg_i_15__4_n_4;
  wire buff0_reg_i_15__5_n_4;
  wire buff0_reg_i_15__6_n_4;
  wire buff0_reg_i_15__7_n_4;
  wire buff0_reg_i_15__8_n_4;
  wire buff0_reg_i_15_n_4;
  wire buff0_reg_i_16__0_n_4;
  wire buff0_reg_i_16__1_n_4;
  wire buff0_reg_i_16__2_n_4;
  wire buff0_reg_i_16__3_n_4;
  wire buff0_reg_i_16__4_n_4;
  wire buff0_reg_i_16__5_n_4;
  wire buff0_reg_i_16__6_n_4;
  wire buff0_reg_i_16__7_n_4;
  wire buff0_reg_i_16__8_n_4;
  wire buff0_reg_i_16_n_4;
  wire buff0_reg_i_17__0_n_4;
  wire buff0_reg_i_17__1_n_4;
  wire buff0_reg_i_17__2_n_4;
  wire buff0_reg_i_17__3_n_4;
  wire buff0_reg_i_17__4_n_4;
  wire buff0_reg_i_17__5_n_4;
  wire buff0_reg_i_17__6_n_4;
  wire buff0_reg_i_17__7_n_4;
  wire buff0_reg_i_17__8_n_4;
  wire buff0_reg_i_17_n_4;
  wire buff0_reg_i_18__0_n_4;
  wire buff0_reg_i_18__1_n_4;
  wire buff0_reg_i_18__2_n_4;
  wire buff0_reg_i_18__3_n_4;
  wire buff0_reg_i_18__4_n_4;
  wire buff0_reg_i_18__5_n_4;
  wire buff0_reg_i_18__6_n_4;
  wire buff0_reg_i_18_n_4;
  wire buff0_reg_i_19__0_n_4;
  wire buff0_reg_i_19__1_n_4;
  wire buff0_reg_i_19__2_n_4;
  wire buff0_reg_i_19__3_n_4;
  wire buff0_reg_i_19__4_n_4;
  wire buff0_reg_i_19__5_n_4;
  wire buff0_reg_i_19__6_n_4;
  wire buff0_reg_i_19_n_4;
  wire buff0_reg_i_1__0_n_4;
  wire buff0_reg_i_1__1_n_4;
  wire buff0_reg_i_1__2_n_4;
  wire buff0_reg_i_1__3_n_4;
  wire buff0_reg_i_1__4_n_4;
  wire buff0_reg_i_1__5_n_4;
  wire buff0_reg_i_1__6_n_4;
  wire buff0_reg_i_1__7_n_4;
  wire buff0_reg_i_1__8_n_4;
  wire buff0_reg_i_1_n_4;
  wire buff0_reg_i_20__0_n_4;
  wire buff0_reg_i_20__1_n_4;
  wire buff0_reg_i_20__2_n_4;
  wire buff0_reg_i_20__3_n_4;
  wire buff0_reg_i_20__4_n_4;
  wire buff0_reg_i_20__5_n_4;
  wire buff0_reg_i_20__6_n_4;
  wire buff0_reg_i_20_n_4;
  wire buff0_reg_i_21__0_n_4;
  wire buff0_reg_i_21__1_n_4;
  wire buff0_reg_i_21__2_n_4;
  wire buff0_reg_i_21__3_n_4;
  wire buff0_reg_i_21__4_n_4;
  wire buff0_reg_i_21__5_n_4;
  wire buff0_reg_i_21__6_n_4;
  wire buff0_reg_i_21_n_4;
  wire buff0_reg_i_22__0_n_4;
  wire buff0_reg_i_22__1_n_4;
  wire buff0_reg_i_22__2_n_4;
  wire buff0_reg_i_22__3_n_4;
  wire buff0_reg_i_22__4_n_4;
  wire buff0_reg_i_22__5_n_4;
  wire buff0_reg_i_22__6_n_4;
  wire buff0_reg_i_22_n_4;
  wire buff0_reg_i_23__0_n_4;
  wire buff0_reg_i_23__1_n_4;
  wire buff0_reg_i_23__2_n_4;
  wire buff0_reg_i_23__3_n_4;
  wire buff0_reg_i_23__4_n_4;
  wire buff0_reg_i_23__5_n_4;
  wire buff0_reg_i_23__6_n_4;
  wire buff0_reg_i_23_n_4;
  wire buff0_reg_i_24__0_n_4;
  wire buff0_reg_i_24__1_n_4;
  wire buff0_reg_i_24__2_n_4;
  wire buff0_reg_i_24__3_n_4;
  wire buff0_reg_i_24__4_n_4;
  wire buff0_reg_i_24__5_n_4;
  wire buff0_reg_i_24__6_n_4;
  wire buff0_reg_i_24_n_4;
  wire buff0_reg_i_25__0_n_4;
  wire buff0_reg_i_25__1_n_4;
  wire buff0_reg_i_25__2_n_4;
  wire buff0_reg_i_25__3_n_4;
  wire buff0_reg_i_25__4_n_4;
  wire buff0_reg_i_25__5_n_4;
  wire buff0_reg_i_25__6_n_4;
  wire buff0_reg_i_25_n_4;
  wire buff0_reg_i_26__0_n_4;
  wire buff0_reg_i_26__1_n_4;
  wire buff0_reg_i_26__2_n_4;
  wire buff0_reg_i_26__3_n_4;
  wire buff0_reg_i_26__4_n_4;
  wire buff0_reg_i_26__5_n_4;
  wire buff0_reg_i_26__6_n_4;
  wire buff0_reg_i_26_n_4;
  wire buff0_reg_i_27__0_n_4;
  wire buff0_reg_i_27__1_n_4;
  wire buff0_reg_i_27__2_n_4;
  wire buff0_reg_i_27__3_n_4;
  wire buff0_reg_i_27__4_n_4;
  wire buff0_reg_i_27__5_n_4;
  wire buff0_reg_i_27__6_n_4;
  wire buff0_reg_i_27_n_4;
  wire buff0_reg_i_28__0_n_4;
  wire buff0_reg_i_28__1_n_4;
  wire buff0_reg_i_28__2_n_4;
  wire buff0_reg_i_28__3_n_4;
  wire buff0_reg_i_28__4_n_4;
  wire buff0_reg_i_28__5_n_4;
  wire buff0_reg_i_28__6_n_4;
  wire buff0_reg_i_28_n_4;
  wire buff0_reg_i_29__0_n_4;
  wire buff0_reg_i_29__1_n_4;
  wire buff0_reg_i_29__2_n_4;
  wire buff0_reg_i_29__3_n_4;
  wire buff0_reg_i_29__4_n_4;
  wire buff0_reg_i_29__5_n_4;
  wire buff0_reg_i_29__6_n_4;
  wire buff0_reg_i_29_n_4;
  wire buff0_reg_i_2__0_n_4;
  wire buff0_reg_i_2__1_n_4;
  wire buff0_reg_i_2__2_n_4;
  wire buff0_reg_i_2__3_n_4;
  wire buff0_reg_i_2__4_n_4;
  wire buff0_reg_i_2__5_n_4;
  wire buff0_reg_i_2__6_n_4;
  wire buff0_reg_i_2__7_n_4;
  wire buff0_reg_i_2__8_n_4;
  wire buff0_reg_i_2_n_4;
  wire buff0_reg_i_30__0_n_4;
  wire buff0_reg_i_30__1_n_4;
  wire buff0_reg_i_30__2_n_4;
  wire buff0_reg_i_30__3_n_4;
  wire buff0_reg_i_30__4_n_4;
  wire buff0_reg_i_30__5_n_4;
  wire buff0_reg_i_30__6_n_4;
  wire buff0_reg_i_30_n_4;
  wire buff0_reg_i_31__0_n_4;
  wire buff0_reg_i_31__1_n_4;
  wire buff0_reg_i_31__2_n_4;
  wire buff0_reg_i_31__3_n_4;
  wire buff0_reg_i_31__4_n_4;
  wire buff0_reg_i_31__5_n_4;
  wire buff0_reg_i_31__6_n_4;
  wire buff0_reg_i_31_n_4;
  wire buff0_reg_i_32__0_n_4;
  wire buff0_reg_i_32__1_n_4;
  wire buff0_reg_i_32__2_n_4;
  wire buff0_reg_i_32__3_n_4;
  wire buff0_reg_i_32__4_n_4;
  wire buff0_reg_i_32__5_n_4;
  wire buff0_reg_i_32__6_n_4;
  wire buff0_reg_i_32_n_4;
  wire buff0_reg_i_33__0_n_4;
  wire buff0_reg_i_33__1_n_4;
  wire buff0_reg_i_33__2_n_4;
  wire buff0_reg_i_33__3_n_4;
  wire buff0_reg_i_33__4_n_4;
  wire buff0_reg_i_33__5_n_4;
  wire buff0_reg_i_33__6_n_4;
  wire buff0_reg_i_33_n_4;
  wire buff0_reg_i_34__0_n_4;
  wire buff0_reg_i_34__1_n_4;
  wire buff0_reg_i_34__2_n_4;
  wire buff0_reg_i_34__3_n_4;
  wire buff0_reg_i_34__4_n_4;
  wire buff0_reg_i_34__5_n_4;
  wire buff0_reg_i_34__6_n_4;
  wire buff0_reg_i_34_n_4;
  wire buff0_reg_i_3__0_n_4;
  wire buff0_reg_i_3__1_n_4;
  wire buff0_reg_i_3__2_n_4;
  wire buff0_reg_i_3__3_n_4;
  wire buff0_reg_i_3__4_n_4;
  wire buff0_reg_i_3__5_n_4;
  wire buff0_reg_i_3__6_n_4;
  wire buff0_reg_i_3__7_n_4;
  wire buff0_reg_i_3__8_n_4;
  wire buff0_reg_i_3_n_4;
  wire buff0_reg_i_4__0_n_4;
  wire buff0_reg_i_4__1_n_4;
  wire buff0_reg_i_4__2_n_4;
  wire buff0_reg_i_4__3_n_4;
  wire buff0_reg_i_4__4_n_4;
  wire buff0_reg_i_4__5_n_4;
  wire buff0_reg_i_4__6_n_4;
  wire buff0_reg_i_4__7_n_4;
  wire buff0_reg_i_4__8_n_4;
  wire buff0_reg_i_4_n_4;
  wire buff0_reg_i_5__0_n_4;
  wire buff0_reg_i_5__1_n_4;
  wire buff0_reg_i_5__2_n_4;
  wire buff0_reg_i_5__3_n_4;
  wire buff0_reg_i_5__4_n_4;
  wire buff0_reg_i_5__5_n_4;
  wire buff0_reg_i_5__6_n_4;
  wire buff0_reg_i_5__7_n_4;
  wire buff0_reg_i_5__8_n_4;
  wire buff0_reg_i_5_n_4;
  wire buff0_reg_i_6__0_n_4;
  wire buff0_reg_i_6__1_n_4;
  wire buff0_reg_i_6__2_n_4;
  wire buff0_reg_i_6__3_n_4;
  wire buff0_reg_i_6__4_n_4;
  wire buff0_reg_i_6__5_n_4;
  wire buff0_reg_i_6__6_n_4;
  wire buff0_reg_i_6__7_n_4;
  wire buff0_reg_i_6__8_n_4;
  wire buff0_reg_i_6_n_4;
  wire buff0_reg_i_7__0_n_4;
  wire buff0_reg_i_7__1_n_4;
  wire buff0_reg_i_7__2_n_4;
  wire buff0_reg_i_7__3_n_4;
  wire buff0_reg_i_7__4_n_4;
  wire buff0_reg_i_7__5_n_4;
  wire buff0_reg_i_7__6_n_4;
  wire buff0_reg_i_7__7_n_4;
  wire buff0_reg_i_7__8_n_4;
  wire buff0_reg_i_7_n_4;
  wire buff0_reg_i_8__0_n_4;
  wire buff0_reg_i_8__1_n_4;
  wire buff0_reg_i_8__2_n_4;
  wire buff0_reg_i_8__3_n_4;
  wire buff0_reg_i_8__4_n_4;
  wire buff0_reg_i_8__5_n_4;
  wire buff0_reg_i_8__6_n_4;
  wire buff0_reg_i_8__7_n_4;
  wire buff0_reg_i_8__8_n_4;
  wire buff0_reg_i_8_n_4;
  wire buff0_reg_i_9__0_n_4;
  wire buff0_reg_i_9__1_n_4;
  wire buff0_reg_i_9__2_n_4;
  wire buff0_reg_i_9__3_n_4;
  wire buff0_reg_i_9__4_n_4;
  wire buff0_reg_i_9__5_n_4;
  wire buff0_reg_i_9__6_n_4;
  wire buff0_reg_i_9__7_n_4;
  wire buff0_reg_i_9__8_n_4;
  wire buff0_reg_i_9_n_4;
  wire buff1_reg_i_10__0_n_4;
  wire buff1_reg_i_10__1_n_4;
  wire buff1_reg_i_10__2_n_4;
  wire buff1_reg_i_10__3_n_4;
  wire buff1_reg_i_10__4_n_4;
  wire buff1_reg_i_10__5_n_4;
  wire buff1_reg_i_10__6_n_4;
  wire buff1_reg_i_10__7_n_4;
  wire buff1_reg_i_10_n_4;
  wire buff1_reg_i_11__0_n_4;
  wire buff1_reg_i_11__1_n_4;
  wire buff1_reg_i_11__2_n_4;
  wire buff1_reg_i_11__3_n_4;
  wire buff1_reg_i_11__4_n_4;
  wire buff1_reg_i_11__5_n_4;
  wire buff1_reg_i_11__6_n_4;
  wire buff1_reg_i_11__7_n_4;
  wire buff1_reg_i_11_n_4;
  wire buff1_reg_i_12__0_n_4;
  wire buff1_reg_i_12__1_n_4;
  wire buff1_reg_i_12__2_n_4;
  wire buff1_reg_i_12__3_n_4;
  wire buff1_reg_i_12__4_n_4;
  wire buff1_reg_i_12__5_n_4;
  wire buff1_reg_i_12__6_n_4;
  wire buff1_reg_i_12__7_n_4;
  wire buff1_reg_i_12_n_4;
  wire buff1_reg_i_13__0_n_4;
  wire buff1_reg_i_13__1_n_4;
  wire buff1_reg_i_13__2_n_4;
  wire buff1_reg_i_13__3_n_4;
  wire buff1_reg_i_13__4_n_4;
  wire buff1_reg_i_13__5_n_4;
  wire buff1_reg_i_13__6_n_4;
  wire buff1_reg_i_13__7_n_4;
  wire buff1_reg_i_13_n_4;
  wire buff1_reg_i_14__0_n_4;
  wire buff1_reg_i_14__1_n_4;
  wire buff1_reg_i_14__2_n_4;
  wire buff1_reg_i_14__3_n_4;
  wire buff1_reg_i_14__4_n_4;
  wire buff1_reg_i_14__5_n_4;
  wire buff1_reg_i_14__6_n_4;
  wire buff1_reg_i_14__7_n_4;
  wire buff1_reg_i_14_n_4;
  wire buff1_reg_i_15__0_n_4;
  wire buff1_reg_i_15__1_n_4;
  wire buff1_reg_i_15__2_n_4;
  wire buff1_reg_i_15__3_n_4;
  wire buff1_reg_i_15__4_n_4;
  wire buff1_reg_i_15__5_n_4;
  wire buff1_reg_i_15__6_n_4;
  wire buff1_reg_i_15__7_n_4;
  wire buff1_reg_i_15_n_4;
  wire buff1_reg_i_16__0_n_4;
  wire buff1_reg_i_16__1_n_4;
  wire buff1_reg_i_16__2_n_4;
  wire buff1_reg_i_16__3_n_4;
  wire buff1_reg_i_16__4_n_4;
  wire buff1_reg_i_16__5_n_4;
  wire buff1_reg_i_16__6_n_4;
  wire buff1_reg_i_16__7_n_4;
  wire buff1_reg_i_16_n_4;
  wire buff1_reg_i_17__0_n_4;
  wire buff1_reg_i_17__1_n_4;
  wire buff1_reg_i_17__2_n_4;
  wire buff1_reg_i_17__3_n_4;
  wire buff1_reg_i_17__4_n_4;
  wire buff1_reg_i_17__5_n_4;
  wire buff1_reg_i_17__6_n_4;
  wire buff1_reg_i_17__7_n_4;
  wire buff1_reg_i_17_n_4;
  wire buff1_reg_i_1__0_n_4;
  wire buff1_reg_i_1__1_n_4;
  wire buff1_reg_i_1__2_n_4;
  wire buff1_reg_i_1__3_n_4;
  wire buff1_reg_i_1__4_n_4;
  wire buff1_reg_i_1__5_n_4;
  wire buff1_reg_i_1__6_n_4;
  wire buff1_reg_i_1__7_n_4;
  wire buff1_reg_i_1_n_4;
  wire buff1_reg_i_2__0_n_4;
  wire buff1_reg_i_2__1_n_4;
  wire buff1_reg_i_2__2_n_4;
  wire buff1_reg_i_2__3_n_4;
  wire buff1_reg_i_2__4_n_4;
  wire buff1_reg_i_2__5_n_4;
  wire buff1_reg_i_2__6_n_4;
  wire buff1_reg_i_2__7_n_4;
  wire buff1_reg_i_2_n_4;
  wire buff1_reg_i_3__0_n_4;
  wire buff1_reg_i_3__1_n_4;
  wire buff1_reg_i_3__2_n_4;
  wire buff1_reg_i_3__3_n_4;
  wire buff1_reg_i_3__4_n_4;
  wire buff1_reg_i_3__5_n_4;
  wire buff1_reg_i_3__6_n_4;
  wire buff1_reg_i_3__7_n_4;
  wire buff1_reg_i_3_n_4;
  wire buff1_reg_i_4__0_n_4;
  wire buff1_reg_i_4__1_n_4;
  wire buff1_reg_i_4__2_n_4;
  wire buff1_reg_i_4__3_n_4;
  wire buff1_reg_i_4__4_n_4;
  wire buff1_reg_i_4__5_n_4;
  wire buff1_reg_i_4__6_n_4;
  wire buff1_reg_i_4__7_n_4;
  wire buff1_reg_i_4_n_4;
  wire buff1_reg_i_5__0_n_4;
  wire buff1_reg_i_5__1_n_4;
  wire buff1_reg_i_5__2_n_4;
  wire buff1_reg_i_5__3_n_4;
  wire buff1_reg_i_5__4_n_4;
  wire buff1_reg_i_5__5_n_4;
  wire buff1_reg_i_5__6_n_4;
  wire buff1_reg_i_5__7_n_4;
  wire buff1_reg_i_5_n_4;
  wire buff1_reg_i_6__0_n_4;
  wire buff1_reg_i_6__1_n_4;
  wire buff1_reg_i_6__2_n_4;
  wire buff1_reg_i_6__3_n_4;
  wire buff1_reg_i_6__4_n_4;
  wire buff1_reg_i_6__5_n_4;
  wire buff1_reg_i_6__6_n_4;
  wire buff1_reg_i_6__7_n_4;
  wire buff1_reg_i_6_n_4;
  wire buff1_reg_i_7__0_n_4;
  wire buff1_reg_i_7__1_n_4;
  wire buff1_reg_i_7__2_n_4;
  wire buff1_reg_i_7__3_n_4;
  wire buff1_reg_i_7__4_n_4;
  wire buff1_reg_i_7__5_n_4;
  wire buff1_reg_i_7__6_n_4;
  wire buff1_reg_i_7__7_n_4;
  wire buff1_reg_i_7_n_4;
  wire buff1_reg_i_8__0_n_4;
  wire buff1_reg_i_8__1_n_4;
  wire buff1_reg_i_8__2_n_4;
  wire buff1_reg_i_8__3_n_4;
  wire buff1_reg_i_8__4_n_4;
  wire buff1_reg_i_8__5_n_4;
  wire buff1_reg_i_8__6_n_4;
  wire buff1_reg_i_8__7_n_4;
  wire buff1_reg_i_8_n_4;
  wire buff1_reg_i_9__0_n_4;
  wire buff1_reg_i_9__1_n_4;
  wire buff1_reg_i_9__2_n_4;
  wire buff1_reg_i_9__3_n_4;
  wire buff1_reg_i_9__4_n_4;
  wire buff1_reg_i_9__5_n_4;
  wire buff1_reg_i_9__6_n_4;
  wire buff1_reg_i_9__7_n_4;
  wire buff1_reg_i_9_n_4;
  wire \bus_write/buff_wdata/push ;
  wire \bus_write/fifo_resp_to_user/pop0 ;
  wire [31:17]\func15_U0/B_0_load_reg_675 ;
  wire [31:17]\func15_U0/B_1_load_reg_680 ;
  wire \func15_U0/ap_CS_fsm_state7 ;
  wire \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ;
  wire \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ;
  wire [31:0]func15_U0_C_mid_0_d0;
  wire [31:0]func15_U0_C_mid_1_d0;
  wire [31:0]func15_U0_C_mid_2_d0;
  wire [31:0]func15_U0_C_mid_3_d0;
  wire [31:0]func15_U0_C_mid_4_d0;
  wire [31:0]func15_U0_C_mid_5_d0;
  wire [31:0]func15_U0_C_mid_6_d0;
  wire [31:0]func15_U0_C_mid_7_d0;
  wire [31:0]func15_U0_D_mid_d0;
  wire \func24_U0/ap_CS_fsm_state13 ;
  wire \func24_U0/ap_CS_fsm_state21 ;
  wire \func24_U0/ap_done_reg ;
  wire func24_U0_ap_ready;
  wire func24_U0_tmp_5_ce0;
  wire gmem0_ARREADY;
  wire [31:0]gmem0_RDATA;
  wire gmem0_RVALID;
  wire gmem1_ARREADY;
  wire [31:0]gmem1_RDATA;
  wire gmem1_RVALID;
  wire gmem2_ARREADY;
  wire [31:0]gmem2_RDATA;
  wire gmem2_RVALID;
  wire gmem3_ARREADY;
  wire [31:0]gmem3_RDATA;
  wire gmem3_RVALID;
  wire gmem4_AWREADY;
  wire gmem4_BVALID;
  wire gmem4_WREADY;
  wire interrupt;
  wire [7:0]kernel_2mm_U0_A_0_address0;
  wire kernel_2mm_U0_A_0_ce0;
  wire [7:0]kernel_2mm_U0_A_1_address0;
  wire kernel_2mm_U0_A_1_ce0;
  wire [7:0]kernel_2mm_U0_B_0_address0;
  wire kernel_2mm_U0_B_0_ce0;
  wire [7:0]kernel_2mm_U0_B_1_address0;
  wire kernel_2mm_U0_B_1_ce0;
  wire [6:0]kernel_2mm_U0_C_0_address0;
  wire kernel_2mm_U0_C_0_ce0;
  wire [5:0]kernel_2mm_U0_C_3_address0;
  wire kernel_2mm_U0_C_3_ce0;
  wire [8:0]kernel_2mm_U0_D_address0;
  wire kernel_2mm_U0_D_ce0;
  wire [8:0]kernel_2mm_U0_D_output_address0;
  wire kernel_2mm_U0_D_output_ce0;
  wire [31:0]kernel_2mm_U0_D_output_d0;
  wire kernel_2mm_U0_D_output_full_n;
  wire kernel_2mm_U0_ap_start;
  wire kernel_2mm_U0_n_10;
  wire kernel_2mm_U0_n_11;
  wire kernel_2mm_U0_n_22;
  wire kernel_2mm_U0_n_23;
  wire kernel_2mm_U0_n_24;
  wire kernel_2mm_U0_n_341;
  wire kernel_2mm_U0_n_6;
  wire kernel_2mm_wrapper_gmem4_m_axi_U_n_8;
  wire [31:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:2]\^m_axi_gmem2_ARADDR ;
  wire [3:0]\^m_axi_gmem2_ARLEN ;
  wire m_axi_gmem2_ARREADY;
  wire m_axi_gmem2_ARVALID;
  wire [31:0]m_axi_gmem2_RDATA;
  wire m_axi_gmem2_RLAST;
  wire m_axi_gmem2_RREADY;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire [31:2]\^m_axi_gmem3_ARADDR ;
  wire [3:0]\^m_axi_gmem3_ARLEN ;
  wire m_axi_gmem3_ARREADY;
  wire m_axi_gmem3_ARVALID;
  wire [31:0]m_axi_gmem3_RDATA;
  wire m_axi_gmem3_RLAST;
  wire m_axi_gmem3_RREADY;
  wire [1:0]m_axi_gmem3_RRESP;
  wire m_axi_gmem3_RVALID;
  wire [31:2]\^m_axi_gmem4_AWADDR ;
  wire [3:0]\^m_axi_gmem4_AWLEN ;
  wire m_axi_gmem4_AWREADY;
  wire m_axi_gmem4_AWVALID;
  wire m_axi_gmem4_BREADY;
  wire m_axi_gmem4_BVALID;
  wire m_axi_gmem4_RREADY;
  wire m_axi_gmem4_RVALID;
  wire [31:0]m_axi_gmem4_WDATA;
  wire m_axi_gmem4_WLAST;
  wire m_axi_gmem4_WREADY;
  wire [3:0]m_axi_gmem4_WSTRB;
  wire m_axi_gmem4_WVALID;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_iaddr_0;
  wire [0:0]memcore_iaddr_1;
  wire [0:0]memcore_iaddr_10;
  wire [0:0]memcore_iaddr_11;
  wire [0:0]memcore_iaddr_12;
  wire [0:0]memcore_iaddr_2;
  wire [0:0]memcore_iaddr_3;
  wire [0:0]memcore_iaddr_4;
  wire [0:0]memcore_iaddr_5;
  wire [0:0]memcore_iaddr_6;
  wire [0:0]memcore_iaddr_7;
  wire [0:0]memcore_iaddr_8;
  wire [0:0]memcore_iaddr_9;
  wire push_buf;
  wire push_buf_13;
  wire push_buf_14;
  wire push_buf_15;
  wire push_buf_16;
  wire push_buf_17;
  wire push_buf_18;
  wire push_buf_19;
  wire push_buf_20;
  wire push_buf_21;
  wire push_buf_22;
  wire push_buf_23;
  wire push_buf_24;
  wire push_buf_25;
  wire readData32_U0_A_0_we0;
  wire [7:0]readData32_U0_A_1_address0;
  wire readData32_U0_A_1_ce0;
  wire [31:0]readData32_U0_A_1_d0;
  wire readData32_U0_A_1_we0;
  wire readData32_U0_B_0_we0;
  wire [7:0]readData32_U0_B_1_address0;
  wire readData32_U0_B_1_ce0;
  wire [31:0]readData32_U0_B_1_d0;
  wire readData32_U0_B_1_we0;
  wire [6:0]readData32_U0_C_0_address0;
  wire readData32_U0_C_0_ce0;
  wire [31:0]readData32_U0_C_0_d0;
  wire readData32_U0_C_0_we0;
  wire readData32_U0_C_1_we0;
  wire readData32_U0_C_2_we0;
  wire readData32_U0_C_3_we0;
  wire readData32_U0_C_4_we0;
  wire readData32_U0_C_5_we0;
  wire readData32_U0_C_6_we0;
  wire readData32_U0_C_7_we0;
  wire [8:0]readData32_U0_D_address0;
  wire readData32_U0_D_ce0;
  wire [31:0]readData32_U0_D_d0;
  wire readData32_U0_D_output_AXI_out_write;
  wire readData32_U0_D_we0;
  wire readData32_U0_ap_done;
  wire readData32_U0_ap_ready;
  wire readData32_U0_ap_start;
  wire [29:0]readData32_U0_m_axi_A_AXI_ARADDR;
  wire readData32_U0_m_axi_A_AXI_ARVALID;
  wire readData32_U0_m_axi_A_AXI_RREADY;
  wire [29:0]readData32_U0_m_axi_B_AXI_ARADDR;
  wire readData32_U0_m_axi_B_AXI_ARVALID;
  wire readData32_U0_m_axi_B_AXI_RREADY;
  wire [29:0]readData32_U0_m_axi_C_AXI_ARADDR;
  wire readData32_U0_m_axi_C_AXI_ARVALID;
  wire readData32_U0_m_axi_C_AXI_RREADY;
  wire [29:0]readData32_U0_m_axi_D_input_AXI_ARADDR;
  wire readData32_U0_m_axi_D_input_AXI_ARVALID;
  wire readData32_U0_m_axi_D_input_AXI_RREADY;
  wire readData32_U0_n_23;
  wire readData32_U0_n_24;
  wire readData32_U0_n_4;
  wire readData32_U0_n_5;
  wire readData32_U0_n_53;
  wire readData32_U0_n_54;
  wire readData32_U0_n_55;
  wire readData32_U0_n_56;
  wire readData32_U0_n_57;
  wire readData32_U0_n_58;
  wire readData32_U0_n_59;
  wire readData32_U0_n_6;
  wire readData32_U0_n_60;
  wire readData32_U0_n_61;
  wire readData32_U0_n_62;
  wire readData32_U0_n_63;
  wire readData32_U0_n_64;
  wire readData32_U0_n_65;
  wire readData32_U0_n_7;
  wire [5:0]s_axi_for_control_ARADDR;
  wire s_axi_for_control_ARREADY;
  wire s_axi_for_control_ARVALID;
  wire [5:0]s_axi_for_control_AWADDR;
  wire s_axi_for_control_AWREADY;
  wire s_axi_for_control_AWVALID;
  wire s_axi_for_control_BREADY;
  wire s_axi_for_control_BVALID;
  wire [31:0]s_axi_for_control_RDATA;
  wire s_axi_for_control_RREADY;
  wire s_axi_for_control_RVALID;
  wire [31:0]s_axi_for_control_WDATA;
  wire s_axi_for_control_WREADY;
  wire [3:0]s_axi_for_control_WSTRB;
  wire s_axi_for_control_WVALID;
  wire shiftReg_ce;
  wire [16:0]tmp_mid_0_t_q0;
  wire [16:0]tmp_mid_1_t_q0;
  wire [16:0]tmp_mid_2_t_q0;
  wire [16:0]tmp_mid_3_t_q0;
  wire [16:0]tmp_mid_4_t_q0;
  wire [16:0]tmp_mid_5_t_q0;
  wire [16:0]tmp_mid_6_t_q0;
  wire [16:0]tmp_mid_7_t_q0;
  wire writeData_U0_D_output_AXI_offset_read;
  wire [8:0]writeData_U0_D_output_address0;
  wire writeData_U0_D_output_ce0;
  wire writeData_U0_ap_done;
  wire writeData_U0_ap_start;
  wire [29:0]writeData_U0_m_axi_D_output_AXI_AWADDR;
  wire writeData_U0_m_axi_D_output_AXI_AWVALID;
  wire [31:0]writeData_U0_m_axi_D_output_AXI_WDATA;
  wire writeData_U0_m_axi_D_output_AXI_WVALID;
  wire writeData_U0_n_11;
  wire writeData_U0_n_13;
  wire writeData_U0_n_4;
  wire writeData_U0_n_5;
  wire writeData_U0_n_8;

  assign m_axi_gmem0_ARADDR[31:2] = \^m_axi_gmem0_ARADDR [31:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_BREADY = \<const1> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[31:2] = \^m_axi_gmem1_ARADDR [31:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const1> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign m_axi_gmem2_ARADDR[31:2] = \^m_axi_gmem2_ARADDR [31:2];
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem2_ARID[0] = \<const0> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3:0] = \^m_axi_gmem2_ARLEN [3:0];
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARUSER[0] = \<const0> ;
  assign m_axi_gmem2_AWADDR[31] = \<const0> ;
  assign m_axi_gmem2_AWADDR[30] = \<const0> ;
  assign m_axi_gmem2_AWADDR[29] = \<const0> ;
  assign m_axi_gmem2_AWADDR[28] = \<const0> ;
  assign m_axi_gmem2_AWADDR[27] = \<const0> ;
  assign m_axi_gmem2_AWADDR[26] = \<const0> ;
  assign m_axi_gmem2_AWADDR[25] = \<const0> ;
  assign m_axi_gmem2_AWADDR[24] = \<const0> ;
  assign m_axi_gmem2_AWADDR[23] = \<const0> ;
  assign m_axi_gmem2_AWADDR[22] = \<const0> ;
  assign m_axi_gmem2_AWADDR[21] = \<const0> ;
  assign m_axi_gmem2_AWADDR[20] = \<const0> ;
  assign m_axi_gmem2_AWADDR[19] = \<const0> ;
  assign m_axi_gmem2_AWADDR[18] = \<const0> ;
  assign m_axi_gmem2_AWADDR[17] = \<const0> ;
  assign m_axi_gmem2_AWADDR[16] = \<const0> ;
  assign m_axi_gmem2_AWADDR[15] = \<const0> ;
  assign m_axi_gmem2_AWADDR[14] = \<const0> ;
  assign m_axi_gmem2_AWADDR[13] = \<const0> ;
  assign m_axi_gmem2_AWADDR[12] = \<const0> ;
  assign m_axi_gmem2_AWADDR[11] = \<const0> ;
  assign m_axi_gmem2_AWADDR[10] = \<const0> ;
  assign m_axi_gmem2_AWADDR[9] = \<const0> ;
  assign m_axi_gmem2_AWADDR[8] = \<const0> ;
  assign m_axi_gmem2_AWADDR[7] = \<const0> ;
  assign m_axi_gmem2_AWADDR[6] = \<const0> ;
  assign m_axi_gmem2_AWADDR[5] = \<const0> ;
  assign m_axi_gmem2_AWADDR[4] = \<const0> ;
  assign m_axi_gmem2_AWADDR[3] = \<const0> ;
  assign m_axi_gmem2_AWADDR[2] = \<const0> ;
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem2_AWID[0] = \<const0> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3] = \<const0> ;
  assign m_axi_gmem2_AWLEN[2] = \<const0> ;
  assign m_axi_gmem2_AWLEN[1] = \<const0> ;
  assign m_axi_gmem2_AWLEN[0] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem2_AWUSER[0] = \<const0> ;
  assign m_axi_gmem2_AWVALID = \<const0> ;
  assign m_axi_gmem2_BREADY = \<const1> ;
  assign m_axi_gmem2_WDATA[31] = \<const0> ;
  assign m_axi_gmem2_WDATA[30] = \<const0> ;
  assign m_axi_gmem2_WDATA[29] = \<const0> ;
  assign m_axi_gmem2_WDATA[28] = \<const0> ;
  assign m_axi_gmem2_WDATA[27] = \<const0> ;
  assign m_axi_gmem2_WDATA[26] = \<const0> ;
  assign m_axi_gmem2_WDATA[25] = \<const0> ;
  assign m_axi_gmem2_WDATA[24] = \<const0> ;
  assign m_axi_gmem2_WDATA[23] = \<const0> ;
  assign m_axi_gmem2_WDATA[22] = \<const0> ;
  assign m_axi_gmem2_WDATA[21] = \<const0> ;
  assign m_axi_gmem2_WDATA[20] = \<const0> ;
  assign m_axi_gmem2_WDATA[19] = \<const0> ;
  assign m_axi_gmem2_WDATA[18] = \<const0> ;
  assign m_axi_gmem2_WDATA[17] = \<const0> ;
  assign m_axi_gmem2_WDATA[16] = \<const0> ;
  assign m_axi_gmem2_WDATA[15] = \<const0> ;
  assign m_axi_gmem2_WDATA[14] = \<const0> ;
  assign m_axi_gmem2_WDATA[13] = \<const0> ;
  assign m_axi_gmem2_WDATA[12] = \<const0> ;
  assign m_axi_gmem2_WDATA[11] = \<const0> ;
  assign m_axi_gmem2_WDATA[10] = \<const0> ;
  assign m_axi_gmem2_WDATA[9] = \<const0> ;
  assign m_axi_gmem2_WDATA[8] = \<const0> ;
  assign m_axi_gmem2_WDATA[7] = \<const0> ;
  assign m_axi_gmem2_WDATA[6] = \<const0> ;
  assign m_axi_gmem2_WDATA[5] = \<const0> ;
  assign m_axi_gmem2_WDATA[4] = \<const0> ;
  assign m_axi_gmem2_WDATA[3] = \<const0> ;
  assign m_axi_gmem2_WDATA[2] = \<const0> ;
  assign m_axi_gmem2_WDATA[1] = \<const0> ;
  assign m_axi_gmem2_WDATA[0] = \<const0> ;
  assign m_axi_gmem2_WID[0] = \<const0> ;
  assign m_axi_gmem2_WLAST = \<const0> ;
  assign m_axi_gmem2_WSTRB[3] = \<const0> ;
  assign m_axi_gmem2_WSTRB[2] = \<const0> ;
  assign m_axi_gmem2_WSTRB[1] = \<const0> ;
  assign m_axi_gmem2_WSTRB[0] = \<const0> ;
  assign m_axi_gmem2_WUSER[0] = \<const0> ;
  assign m_axi_gmem2_WVALID = \<const0> ;
  assign m_axi_gmem3_ARADDR[31:2] = \^m_axi_gmem3_ARADDR [31:2];
  assign m_axi_gmem3_ARADDR[1] = \<const0> ;
  assign m_axi_gmem3_ARADDR[0] = \<const0> ;
  assign m_axi_gmem3_ARBURST[1] = \<const0> ;
  assign m_axi_gmem3_ARBURST[0] = \<const1> ;
  assign m_axi_gmem3_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem3_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem3_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem3_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem3_ARID[0] = \<const0> ;
  assign m_axi_gmem3_ARLEN[7] = \<const0> ;
  assign m_axi_gmem3_ARLEN[6] = \<const0> ;
  assign m_axi_gmem3_ARLEN[5] = \<const0> ;
  assign m_axi_gmem3_ARLEN[4] = \<const0> ;
  assign m_axi_gmem3_ARLEN[3:0] = \^m_axi_gmem3_ARLEN [3:0];
  assign m_axi_gmem3_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem3_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem3_ARPROT[2] = \<const0> ;
  assign m_axi_gmem3_ARPROT[1] = \<const0> ;
  assign m_axi_gmem3_ARPROT[0] = \<const0> ;
  assign m_axi_gmem3_ARQOS[3] = \<const0> ;
  assign m_axi_gmem3_ARQOS[2] = \<const0> ;
  assign m_axi_gmem3_ARQOS[1] = \<const0> ;
  assign m_axi_gmem3_ARQOS[0] = \<const0> ;
  assign m_axi_gmem3_ARREGION[3] = \<const0> ;
  assign m_axi_gmem3_ARREGION[2] = \<const0> ;
  assign m_axi_gmem3_ARREGION[1] = \<const0> ;
  assign m_axi_gmem3_ARREGION[0] = \<const0> ;
  assign m_axi_gmem3_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem3_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem3_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem3_ARUSER[0] = \<const0> ;
  assign m_axi_gmem3_AWADDR[31] = \<const0> ;
  assign m_axi_gmem3_AWADDR[30] = \<const0> ;
  assign m_axi_gmem3_AWADDR[29] = \<const0> ;
  assign m_axi_gmem3_AWADDR[28] = \<const0> ;
  assign m_axi_gmem3_AWADDR[27] = \<const0> ;
  assign m_axi_gmem3_AWADDR[26] = \<const0> ;
  assign m_axi_gmem3_AWADDR[25] = \<const0> ;
  assign m_axi_gmem3_AWADDR[24] = \<const0> ;
  assign m_axi_gmem3_AWADDR[23] = \<const0> ;
  assign m_axi_gmem3_AWADDR[22] = \<const0> ;
  assign m_axi_gmem3_AWADDR[21] = \<const0> ;
  assign m_axi_gmem3_AWADDR[20] = \<const0> ;
  assign m_axi_gmem3_AWADDR[19] = \<const0> ;
  assign m_axi_gmem3_AWADDR[18] = \<const0> ;
  assign m_axi_gmem3_AWADDR[17] = \<const0> ;
  assign m_axi_gmem3_AWADDR[16] = \<const0> ;
  assign m_axi_gmem3_AWADDR[15] = \<const0> ;
  assign m_axi_gmem3_AWADDR[14] = \<const0> ;
  assign m_axi_gmem3_AWADDR[13] = \<const0> ;
  assign m_axi_gmem3_AWADDR[12] = \<const0> ;
  assign m_axi_gmem3_AWADDR[11] = \<const0> ;
  assign m_axi_gmem3_AWADDR[10] = \<const0> ;
  assign m_axi_gmem3_AWADDR[9] = \<const0> ;
  assign m_axi_gmem3_AWADDR[8] = \<const0> ;
  assign m_axi_gmem3_AWADDR[7] = \<const0> ;
  assign m_axi_gmem3_AWADDR[6] = \<const0> ;
  assign m_axi_gmem3_AWADDR[5] = \<const0> ;
  assign m_axi_gmem3_AWADDR[4] = \<const0> ;
  assign m_axi_gmem3_AWADDR[3] = \<const0> ;
  assign m_axi_gmem3_AWADDR[2] = \<const0> ;
  assign m_axi_gmem3_AWADDR[1] = \<const0> ;
  assign m_axi_gmem3_AWADDR[0] = \<const0> ;
  assign m_axi_gmem3_AWBURST[1] = \<const0> ;
  assign m_axi_gmem3_AWBURST[0] = \<const1> ;
  assign m_axi_gmem3_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem3_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem3_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem3_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem3_AWID[0] = \<const0> ;
  assign m_axi_gmem3_AWLEN[7] = \<const0> ;
  assign m_axi_gmem3_AWLEN[6] = \<const0> ;
  assign m_axi_gmem3_AWLEN[5] = \<const0> ;
  assign m_axi_gmem3_AWLEN[4] = \<const0> ;
  assign m_axi_gmem3_AWLEN[3] = \<const0> ;
  assign m_axi_gmem3_AWLEN[2] = \<const0> ;
  assign m_axi_gmem3_AWLEN[1] = \<const0> ;
  assign m_axi_gmem3_AWLEN[0] = \<const0> ;
  assign m_axi_gmem3_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem3_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem3_AWPROT[2] = \<const0> ;
  assign m_axi_gmem3_AWPROT[1] = \<const0> ;
  assign m_axi_gmem3_AWPROT[0] = \<const0> ;
  assign m_axi_gmem3_AWQOS[3] = \<const0> ;
  assign m_axi_gmem3_AWQOS[2] = \<const0> ;
  assign m_axi_gmem3_AWQOS[1] = \<const0> ;
  assign m_axi_gmem3_AWQOS[0] = \<const0> ;
  assign m_axi_gmem3_AWREGION[3] = \<const0> ;
  assign m_axi_gmem3_AWREGION[2] = \<const0> ;
  assign m_axi_gmem3_AWREGION[1] = \<const0> ;
  assign m_axi_gmem3_AWREGION[0] = \<const0> ;
  assign m_axi_gmem3_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem3_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem3_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem3_AWUSER[0] = \<const0> ;
  assign m_axi_gmem3_AWVALID = \<const0> ;
  assign m_axi_gmem3_BREADY = \<const1> ;
  assign m_axi_gmem3_WDATA[31] = \<const0> ;
  assign m_axi_gmem3_WDATA[30] = \<const0> ;
  assign m_axi_gmem3_WDATA[29] = \<const0> ;
  assign m_axi_gmem3_WDATA[28] = \<const0> ;
  assign m_axi_gmem3_WDATA[27] = \<const0> ;
  assign m_axi_gmem3_WDATA[26] = \<const0> ;
  assign m_axi_gmem3_WDATA[25] = \<const0> ;
  assign m_axi_gmem3_WDATA[24] = \<const0> ;
  assign m_axi_gmem3_WDATA[23] = \<const0> ;
  assign m_axi_gmem3_WDATA[22] = \<const0> ;
  assign m_axi_gmem3_WDATA[21] = \<const0> ;
  assign m_axi_gmem3_WDATA[20] = \<const0> ;
  assign m_axi_gmem3_WDATA[19] = \<const0> ;
  assign m_axi_gmem3_WDATA[18] = \<const0> ;
  assign m_axi_gmem3_WDATA[17] = \<const0> ;
  assign m_axi_gmem3_WDATA[16] = \<const0> ;
  assign m_axi_gmem3_WDATA[15] = \<const0> ;
  assign m_axi_gmem3_WDATA[14] = \<const0> ;
  assign m_axi_gmem3_WDATA[13] = \<const0> ;
  assign m_axi_gmem3_WDATA[12] = \<const0> ;
  assign m_axi_gmem3_WDATA[11] = \<const0> ;
  assign m_axi_gmem3_WDATA[10] = \<const0> ;
  assign m_axi_gmem3_WDATA[9] = \<const0> ;
  assign m_axi_gmem3_WDATA[8] = \<const0> ;
  assign m_axi_gmem3_WDATA[7] = \<const0> ;
  assign m_axi_gmem3_WDATA[6] = \<const0> ;
  assign m_axi_gmem3_WDATA[5] = \<const0> ;
  assign m_axi_gmem3_WDATA[4] = \<const0> ;
  assign m_axi_gmem3_WDATA[3] = \<const0> ;
  assign m_axi_gmem3_WDATA[2] = \<const0> ;
  assign m_axi_gmem3_WDATA[1] = \<const0> ;
  assign m_axi_gmem3_WDATA[0] = \<const0> ;
  assign m_axi_gmem3_WID[0] = \<const0> ;
  assign m_axi_gmem3_WLAST = \<const0> ;
  assign m_axi_gmem3_WSTRB[3] = \<const0> ;
  assign m_axi_gmem3_WSTRB[2] = \<const0> ;
  assign m_axi_gmem3_WSTRB[1] = \<const0> ;
  assign m_axi_gmem3_WSTRB[0] = \<const0> ;
  assign m_axi_gmem3_WUSER[0] = \<const0> ;
  assign m_axi_gmem3_WVALID = \<const0> ;
  assign m_axi_gmem4_ARADDR[31] = \<const0> ;
  assign m_axi_gmem4_ARADDR[30] = \<const0> ;
  assign m_axi_gmem4_ARADDR[29] = \<const0> ;
  assign m_axi_gmem4_ARADDR[28] = \<const0> ;
  assign m_axi_gmem4_ARADDR[27] = \<const0> ;
  assign m_axi_gmem4_ARADDR[26] = \<const0> ;
  assign m_axi_gmem4_ARADDR[25] = \<const0> ;
  assign m_axi_gmem4_ARADDR[24] = \<const0> ;
  assign m_axi_gmem4_ARADDR[23] = \<const0> ;
  assign m_axi_gmem4_ARADDR[22] = \<const0> ;
  assign m_axi_gmem4_ARADDR[21] = \<const0> ;
  assign m_axi_gmem4_ARADDR[20] = \<const0> ;
  assign m_axi_gmem4_ARADDR[19] = \<const0> ;
  assign m_axi_gmem4_ARADDR[18] = \<const0> ;
  assign m_axi_gmem4_ARADDR[17] = \<const0> ;
  assign m_axi_gmem4_ARADDR[16] = \<const0> ;
  assign m_axi_gmem4_ARADDR[15] = \<const0> ;
  assign m_axi_gmem4_ARADDR[14] = \<const0> ;
  assign m_axi_gmem4_ARADDR[13] = \<const0> ;
  assign m_axi_gmem4_ARADDR[12] = \<const0> ;
  assign m_axi_gmem4_ARADDR[11] = \<const0> ;
  assign m_axi_gmem4_ARADDR[10] = \<const0> ;
  assign m_axi_gmem4_ARADDR[9] = \<const0> ;
  assign m_axi_gmem4_ARADDR[8] = \<const0> ;
  assign m_axi_gmem4_ARADDR[7] = \<const0> ;
  assign m_axi_gmem4_ARADDR[6] = \<const0> ;
  assign m_axi_gmem4_ARADDR[5] = \<const0> ;
  assign m_axi_gmem4_ARADDR[4] = \<const0> ;
  assign m_axi_gmem4_ARADDR[3] = \<const0> ;
  assign m_axi_gmem4_ARADDR[2] = \<const0> ;
  assign m_axi_gmem4_ARADDR[1] = \<const0> ;
  assign m_axi_gmem4_ARADDR[0] = \<const0> ;
  assign m_axi_gmem4_ARBURST[1] = \<const0> ;
  assign m_axi_gmem4_ARBURST[0] = \<const1> ;
  assign m_axi_gmem4_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem4_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem4_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem4_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem4_ARID[0] = \<const0> ;
  assign m_axi_gmem4_ARLEN[7] = \<const0> ;
  assign m_axi_gmem4_ARLEN[6] = \<const0> ;
  assign m_axi_gmem4_ARLEN[5] = \<const0> ;
  assign m_axi_gmem4_ARLEN[4] = \<const0> ;
  assign m_axi_gmem4_ARLEN[3] = \<const0> ;
  assign m_axi_gmem4_ARLEN[2] = \<const0> ;
  assign m_axi_gmem4_ARLEN[1] = \<const0> ;
  assign m_axi_gmem4_ARLEN[0] = \<const0> ;
  assign m_axi_gmem4_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem4_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem4_ARPROT[2] = \<const0> ;
  assign m_axi_gmem4_ARPROT[1] = \<const0> ;
  assign m_axi_gmem4_ARPROT[0] = \<const0> ;
  assign m_axi_gmem4_ARQOS[3] = \<const0> ;
  assign m_axi_gmem4_ARQOS[2] = \<const0> ;
  assign m_axi_gmem4_ARQOS[1] = \<const0> ;
  assign m_axi_gmem4_ARQOS[0] = \<const0> ;
  assign m_axi_gmem4_ARREGION[3] = \<const0> ;
  assign m_axi_gmem4_ARREGION[2] = \<const0> ;
  assign m_axi_gmem4_ARREGION[1] = \<const0> ;
  assign m_axi_gmem4_ARREGION[0] = \<const0> ;
  assign m_axi_gmem4_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem4_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem4_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem4_ARUSER[0] = \<const0> ;
  assign m_axi_gmem4_ARVALID = \<const0> ;
  assign m_axi_gmem4_AWADDR[31:2] = \^m_axi_gmem4_AWADDR [31:2];
  assign m_axi_gmem4_AWADDR[1] = \<const0> ;
  assign m_axi_gmem4_AWADDR[0] = \<const0> ;
  assign m_axi_gmem4_AWBURST[1] = \<const0> ;
  assign m_axi_gmem4_AWBURST[0] = \<const1> ;
  assign m_axi_gmem4_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem4_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem4_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem4_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem4_AWID[0] = \<const0> ;
  assign m_axi_gmem4_AWLEN[7] = \<const0> ;
  assign m_axi_gmem4_AWLEN[6] = \<const0> ;
  assign m_axi_gmem4_AWLEN[5] = \<const0> ;
  assign m_axi_gmem4_AWLEN[4] = \<const0> ;
  assign m_axi_gmem4_AWLEN[3:0] = \^m_axi_gmem4_AWLEN [3:0];
  assign m_axi_gmem4_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem4_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem4_AWPROT[2] = \<const0> ;
  assign m_axi_gmem4_AWPROT[1] = \<const0> ;
  assign m_axi_gmem4_AWPROT[0] = \<const0> ;
  assign m_axi_gmem4_AWQOS[3] = \<const0> ;
  assign m_axi_gmem4_AWQOS[2] = \<const0> ;
  assign m_axi_gmem4_AWQOS[1] = \<const0> ;
  assign m_axi_gmem4_AWQOS[0] = \<const0> ;
  assign m_axi_gmem4_AWREGION[3] = \<const0> ;
  assign m_axi_gmem4_AWREGION[2] = \<const0> ;
  assign m_axi_gmem4_AWREGION[1] = \<const0> ;
  assign m_axi_gmem4_AWREGION[0] = \<const0> ;
  assign m_axi_gmem4_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem4_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem4_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem4_AWUSER[0] = \<const0> ;
  assign m_axi_gmem4_WID[0] = \<const0> ;
  assign m_axi_gmem4_WUSER[0] = \<const0> ;
  assign s_axi_for_control_BRESP[1] = \<const0> ;
  assign s_axi_for_control_BRESP[0] = \<const0> ;
  assign s_axi_for_control_RRESP[1] = \<const0> ;
  assign s_axi_for_control_RRESP[0] = \<const0> ;
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6 A_0_U
       (.ADDRBWRADDR(memcore_iaddr),
        .A_0_i_full_n(A_0_i_full_n),
        .A_0_t_empty_n(A_0_t_empty_n),
        .A_0_t_q0(A_0_t_q0),
        .\A_AXI_addr_read_reg_1277_reg[31] (readData32_U0_A_1_d0),
        .D(kernel_2mm_U0_A_0_address0),
        .Q(readData32_U0_A_1_address0),
        .WEBWE(readData32_U0_A_1_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_A_0(ap_sync_reg_channel_write_A_0),
        .ap_sync_reg_channel_write_A_0_reg(readData32_U0_n_53),
        .kernel_2mm_U0_A_0_ce0(kernel_2mm_U0_A_0_ce0),
        .push_buf(push_buf_24),
        .readData32_U0_A_0_we0(readData32_U0_A_0_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_0 A_1_U
       (.ADDRBWRADDR(memcore_iaddr_0),
        .A_1_i_full_n(A_1_i_full_n),
        .A_1_t_empty_n(A_1_t_empty_n),
        .\A_AXI_addr_read_reg_1277_reg[31] (readData32_U0_A_1_d0),
        .D(A_1_t_q0),
        .Q(kernel_2mm_U0_A_1_address0),
        .WEBWE(readData32_U0_A_1_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_A_1(ap_sync_reg_channel_write_A_1),
        .ap_sync_reg_channel_write_A_1_reg(readData32_U0_n_54),
        .kernel_2mm_U0_A_1_ce0(kernel_2mm_U0_A_1_ce0),
        .push_buf(push_buf_23),
        .readData32_U0_A_1_we0(readData32_U0_A_1_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_16_i_i_reg_1283_reg[7] (readData32_U0_A_1_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq B_0_U
       (.ADDRBWRADDR(memcore_iaddr_1),
        .B_0_i_full_n(B_0_i_full_n),
        .B_0_q0(B_0_t_q0),
        .B_0_t_empty_n(B_0_t_empty_n),
        .\B_AXI_addr_read_reg_1351_reg[31] (readData32_U0_B_1_d0),
        .DOBDO(\func15_U0/B_0_load_reg_675 ),
        .Q(kernel_2mm_U0_B_0_address0),
        .WEBWE(readData32_U0_B_1_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .\ap_CS_fsm_reg[6] (kernel_2mm_U0_n_23),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_B_0(ap_sync_reg_channel_write_B_0),
        .ap_sync_reg_channel_write_B_0_reg(readData32_U0_n_55),
        .kernel_2mm_U0_B_0_ce0(kernel_2mm_U0_B_0_ce0),
        .push_buf(push_buf_22),
        .readData32_U0_B_0_we0(readData32_U0_B_0_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_24_i_i_reg_1346_reg[7] (readData32_U0_B_1_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_1 B_1_U
       (.ADDRBWRADDR(memcore_iaddr_2),
        .B_1_i_full_n(B_1_i_full_n),
        .B_1_q0(B_1_t_q0),
        .B_1_t_empty_n(B_1_t_empty_n),
        .\B_AXI_addr_read_reg_1351_reg[31] (readData32_U0_B_1_d0),
        .DOBDO(\func15_U0/B_1_load_reg_680 ),
        .Q(kernel_2mm_U0_B_1_address0),
        .WEBWE(readData32_U0_B_1_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .\ap_CS_fsm_reg[7] (kernel_2mm_U0_n_24),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_B_1(ap_sync_reg_channel_write_B_1),
        .ap_sync_reg_channel_write_B_1_reg(readData32_U0_n_56),
        .kernel_2mm_U0_B_1_ce0(kernel_2mm_U0_B_1_ce0),
        .push_buf(push_buf_21),
        .readData32_U0_B_1_we0(readData32_U0_B_1_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_24_i_i_reg_1346_reg[7] (readData32_U0_B_1_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK C_0_U
       (.ADDRBWRADDR(memcore_iaddr_3),
        .C_0_i_full_n(C_0_i_full_n),
        .C_0_t_empty_n(C_0_t_empty_n),
        .\C_AXI_addr_read_reg_1418_reg[31] (readData32_U0_C_0_d0),
        .Q({kernel_2mm_U0_n_341,kernel_2mm_U0_C_0_ce0}),
        .WEBWE(readData32_U0_C_0_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_0(ap_sync_reg_channel_write_C_0),
        .ap_sync_reg_channel_write_C_0_reg(readData32_U0_n_57),
        .func15_U0_C_mid_0_d0(func15_U0_C_mid_0_d0),
        .push_buf(push_buf_20),
        .readData32_U0_C_0_we0(readData32_U0_C_0_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_28_reg_386_reg[6] (kernel_2mm_U0_C_0_address0),
        .\tmp_32_i_i_reg_1413_reg[6] (readData32_U0_C_0_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_2 C_1_U
       (.ADDRBWRADDR(memcore_iaddr_4),
        .A_0_t_empty_n(A_0_t_empty_n),
        .A_1_t_empty_n(A_1_t_empty_n),
        .B_0_t_empty_n(B_0_t_empty_n),
        .B_1_t_empty_n(B_1_t_empty_n),
        .C_0_t_empty_n(C_0_t_empty_n),
        .C_1_i_full_n(C_1_i_full_n),
        .\C_AXI_addr_read_reg_1418_reg[31] (readData32_U0_C_0_d0),
        .Q({kernel_2mm_U0_n_341,kernel_2mm_U0_C_0_ce0}),
        .WEBWE(readData32_U0_C_0_ce0),
        .\ap_CS_fsm_reg[0] (C_1_U_n_39),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_1(ap_sync_reg_channel_write_C_1),
        .ap_sync_reg_channel_write_C_1_reg(readData32_U0_n_58),
        .func15_U0_C_mid_1_d0(func15_U0_C_mid_1_d0),
        .int_ap_idle_reg(C_1_U_n_38),
        .push_buf(push_buf_19),
        .readData32_U0_C_1_we0(readData32_U0_C_1_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_28_reg_386_reg[6] (kernel_2mm_U0_C_0_address0),
        .\tmp_32_i_i_reg_1413_reg[6] (readData32_U0_C_0_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4 C_2_U
       (.ADDRBWRADDR(memcore_iaddr_5),
        .C_2_i_full_n(C_2_i_full_n),
        .C_3_t_empty_n(C_3_t_empty_n),
        .C_4_t_empty_n(C_4_t_empty_n),
        .C_5_t_empty_n(C_5_t_empty_n),
        .C_6_t_empty_n(C_6_t_empty_n),
        .C_7_t_empty_n(C_7_t_empty_n),
        .\C_AXI_addr_read_reg_1418_reg[31] (readData32_U0_C_0_d0),
        .D_t_empty_n(D_t_empty_n),
        .Q({\func15_U0/ap_CS_fsm_state7 ,kernel_2mm_U0_C_3_ce0}),
        .WEBWE(readData32_U0_C_0_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_2(ap_sync_reg_channel_write_C_2),
        .ap_sync_reg_channel_write_C_2_reg(readData32_U0_n_59),
        .empty_n_reg_0(C_1_U_n_39),
        .func15_U0_C_mid_2_d0(func15_U0_C_mid_2_d0),
        .int_ap_idle_reg(C_2_U_n_38),
        .kernel_2mm_U0_ap_start(kernel_2mm_U0_ap_start),
        .push_buf(push_buf_18),
        .readData32_U0_C_2_we0(readData32_U0_C_2_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_32_i_i_reg_1413_reg[5] (readData32_U0_C_0_address0[5:0]),
        .\tmp_70_cast_reg_391_reg[5] (kernel_2mm_U0_C_3_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_3 C_3_U
       (.ADDRBWRADDR(memcore_iaddr_6),
        .C_3_i_full_n(C_3_i_full_n),
        .C_3_t_empty_n(C_3_t_empty_n),
        .\C_AXI_addr_read_reg_1418_reg[31] (readData32_U0_C_0_d0),
        .Q({\func15_U0/ap_CS_fsm_state7 ,kernel_2mm_U0_C_3_ce0}),
        .WEBWE(readData32_U0_C_0_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_3(ap_sync_reg_channel_write_C_3),
        .ap_sync_reg_channel_write_C_3_reg(readData32_U0_n_60),
        .func15_U0_C_mid_3_d0(func15_U0_C_mid_3_d0),
        .push_buf(push_buf_17),
        .readData32_U0_C_3_we0(readData32_U0_C_3_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_32_i_i_reg_1413_reg[5] (readData32_U0_C_0_address0[5:0]),
        .\tmp_70_cast_reg_391_reg[5] (kernel_2mm_U0_C_3_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_4 C_4_U
       (.ADDRBWRADDR(memcore_iaddr_7),
        .C_4_i_full_n(C_4_i_full_n),
        .C_4_t_empty_n(C_4_t_empty_n),
        .\C_AXI_addr_read_reg_1418_reg[31] (readData32_U0_C_0_d0),
        .Q({\func15_U0/ap_CS_fsm_state7 ,kernel_2mm_U0_C_3_ce0}),
        .WEBWE(readData32_U0_C_0_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_4(ap_sync_reg_channel_write_C_4),
        .ap_sync_reg_channel_write_C_4_reg(readData32_U0_n_61),
        .func15_U0_C_mid_4_d0(func15_U0_C_mid_4_d0),
        .push_buf(push_buf_16),
        .readData32_U0_C_4_we0(readData32_U0_C_4_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_32_i_i_reg_1413_reg[5] (readData32_U0_C_0_address0[5:0]),
        .\tmp_70_cast_reg_391_reg[5] (kernel_2mm_U0_C_3_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_5 C_5_U
       (.ADDRBWRADDR(memcore_iaddr_8),
        .C_5_i_full_n(C_5_i_full_n),
        .C_5_t_empty_n(C_5_t_empty_n),
        .\C_AXI_addr_read_reg_1418_reg[31] (readData32_U0_C_0_d0),
        .Q({\func15_U0/ap_CS_fsm_state7 ,kernel_2mm_U0_C_3_ce0}),
        .WEBWE(readData32_U0_C_0_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_5(ap_sync_reg_channel_write_C_5),
        .ap_sync_reg_channel_write_C_5_reg(readData32_U0_n_62),
        .func15_U0_C_mid_5_d0(func15_U0_C_mid_5_d0),
        .push_buf(push_buf_15),
        .readData32_U0_C_5_we0(readData32_U0_C_5_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_32_i_i_reg_1413_reg[5] (readData32_U0_C_0_address0[5:0]),
        .\tmp_70_cast_reg_391_reg[5] (kernel_2mm_U0_C_3_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_6 C_6_U
       (.ADDRBWRADDR(memcore_iaddr_9),
        .C_6_i_full_n(C_6_i_full_n),
        .C_6_t_empty_n(C_6_t_empty_n),
        .\C_AXI_addr_read_reg_1418_reg[31] (readData32_U0_C_0_d0),
        .Q({\func15_U0/ap_CS_fsm_state7 ,kernel_2mm_U0_C_3_ce0}),
        .WEBWE(readData32_U0_C_0_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_6(ap_sync_reg_channel_write_C_6),
        .ap_sync_reg_channel_write_C_6_reg(readData32_U0_n_63),
        .func15_U0_C_mid_6_d0(func15_U0_C_mid_6_d0),
        .push_buf(push_buf_14),
        .readData32_U0_C_6_we0(readData32_U0_C_6_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_32_i_i_reg_1413_reg[5] (readData32_U0_C_0_address0[5:0]),
        .\tmp_70_cast_reg_391_reg[5] (kernel_2mm_U0_C_3_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_7 C_7_U
       (.ADDRBWRADDR(memcore_iaddr_10),
        .C_7_i_full_n(C_7_i_full_n),
        .C_7_t_empty_n(C_7_t_empty_n),
        .\C_AXI_addr_read_reg_1418_reg[31] (readData32_U0_C_0_d0),
        .Q({\func15_U0/ap_CS_fsm_state7 ,kernel_2mm_U0_C_3_ce0}),
        .WEBWE(readData32_U0_C_0_ce0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_7(ap_sync_reg_channel_write_C_7),
        .ap_sync_reg_channel_write_C_7_reg(readData32_U0_n_64),
        .func15_U0_C_mid_7_d0(func15_U0_C_mid_7_d0),
        .push_buf(push_buf_13),
        .readData32_U0_C_7_we0(readData32_U0_C_7_we0),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .\tmp_32_i_i_reg_1413_reg[5] (readData32_U0_C_0_address0[5:0]),
        .\tmp_70_cast_reg_391_reg[5] (kernel_2mm_U0_C_3_address0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2 D_U
       (.ADDRARDADDR(readData32_U0_D_address0),
        .D(kernel_2mm_U0_D_address0),
        .DOBDO(func15_U0_D_mid_d0),
        .D_i_full_n(D_i_full_n),
        .\D_input_AXI_addr_rea_reg_1480_reg[31] (readData32_U0_D_d0),
        .D_t_empty_n(D_t_empty_n),
        .Q({kernel_2mm_U0_n_11,kernel_2mm_U0_D_ce0}),
        .WEA(readData32_U0_D_we0),
        .\ap_CS_fsm_reg[1] (kernel_2mm_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_D_reg(readData32_U0_n_65),
        .ap_sync_reg_channel_write_D_reg_0(ap_sync_reg_channel_write_D_reg_n_4),
        .push_buf(push_buf_25),
        .ram_reg(memcore_iaddr_11),
        .readData32_U0_D_ce0(readData32_U0_D_ce0),
        .readData32_U0_ap_done(readData32_U0_ap_done));
  zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A D_output_AXI_c_U
       (.D_output_AXI_c_empty_n(D_output_AXI_c_empty_n),
        .D_output_AXI_c_full_n(D_output_AXI_c_full_n),
        .Q(D_output_AXI),
        .\ap_CS_fsm_reg[0] (writeData_U0_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .int_ap_start_reg(readData32_U0_n_24),
        .out(D_output_AXI_c_dout),
        .readData32_U0_D_output_AXI_out_write(readData32_U0_D_output_AXI_out_write),
        .shiftReg_ce(shiftReg_ce),
        .writeData_U0_D_output_AXI_offset_read(writeData_U0_D_output_AXI_offset_read),
        .writeData_U0_ap_start(writeData_U0_ap_start));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_8 D_output_U
       (.ADDRARDADDR(memcore_iaddr_12),
        .ADDRBWRADDR(writeData_U0_D_output_address0),
        .C_6_t_empty_n(C_6_t_empty_n),
        .C_7_t_empty_n(C_7_t_empty_n),
        .D_output_AXI_c_empty_n(D_output_AXI_c_empty_n),
        .\D_output_addr_reg_663_reg[8] (kernel_2mm_U0_D_output_address0),
        .D_output_load_reg_3180(D_output_load_reg_3180),
        .D_t_empty_n(D_t_empty_n),
        .I_WDATA(writeData_U0_m_axi_D_output_AXI_WDATA),
        .Q(kernel_2mm_U0_D_output_ce0),
        .\ap_CS_fsm_reg[2] ({writeData_U0_ap_done,writeData_U0_n_13}),
        .ap_clk(ap_clk),
        .ap_done_reg(\func24_U0/ap_done_reg ),
        .ap_done_reg_reg(kernel_2mm_U0_n_22),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(C_1_U_n_38),
        .empty_n_reg_1(C_2_U_n_38),
        .func24_U0_ap_ready(func24_U0_ap_ready),
        .int_ap_start_reg(kernel_2mm_U0_n_6),
        .kernel_2mm_U0_D_output_full_n(kernel_2mm_U0_D_output_full_n),
        .push_buf(push_buf),
        .\sum_1_1_reg_808_reg[31] (kernel_2mm_U0_D_output_d0),
        .writeData_U0_D_output_AXI_offset_read(writeData_U0_D_output_AXI_offset_read),
        .writeData_U0_D_output_ce0(writeData_U0_D_output_ce0),
        .writeData_U0_ap_start(writeData_U0_ap_start));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_A_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_A_0),
        .Q(ap_sync_reg_channel_write_A_0),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_A_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_A_1),
        .Q(ap_sync_reg_channel_write_A_1),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_B_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_B_0),
        .Q(ap_sync_reg_channel_write_B_0),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_B_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_B_1),
        .Q(ap_sync_reg_channel_write_B_1),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_0),
        .Q(ap_sync_reg_channel_write_C_0),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_1),
        .Q(ap_sync_reg_channel_write_C_1),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_2),
        .Q(ap_sync_reg_channel_write_C_2),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_3),
        .Q(ap_sync_reg_channel_write_C_3),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_4),
        .Q(ap_sync_reg_channel_write_C_4),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_5),
        .Q(ap_sync_reg_channel_write_C_5),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_6),
        .Q(ap_sync_reg_channel_write_C_6),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_C_7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_C_7),
        .Q(ap_sync_reg_channel_write_C_7),
        .R(ap_sync_reg_channel_write_D));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_D_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_D),
        .Q(ap_sync_reg_channel_write_D_reg_n_4),
        .R(ap_sync_reg_channel_write_D));
  FDRE buff0_reg_i_1
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[16]),
        .Q(buff0_reg_i_1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_10
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[7]),
        .Q(buff0_reg_i_10_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_10__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[7]),
        .Q(buff0_reg_i_10__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_10__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[7]),
        .Q(buff0_reg_i_10__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_10__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[7]),
        .Q(buff0_reg_i_10__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_10__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[7]),
        .Q(buff0_reg_i_10__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_10__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[7]),
        .Q(buff0_reg_i_10__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_10__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[7]),
        .Q(buff0_reg_i_10__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_10__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[7]),
        .Q(buff0_reg_i_10__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_10__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[7]),
        .Q(buff0_reg_i_10__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_10__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[7]),
        .Q(buff0_reg_i_10__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_11
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[6]),
        .Q(buff0_reg_i_11_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_11__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[6]),
        .Q(buff0_reg_i_11__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_11__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[6]),
        .Q(buff0_reg_i_11__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_11__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[6]),
        .Q(buff0_reg_i_11__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_11__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[6]),
        .Q(buff0_reg_i_11__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_11__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[6]),
        .Q(buff0_reg_i_11__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_11__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[6]),
        .Q(buff0_reg_i_11__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_11__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[6]),
        .Q(buff0_reg_i_11__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_11__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[6]),
        .Q(buff0_reg_i_11__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_11__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[6]),
        .Q(buff0_reg_i_11__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_12
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[5]),
        .Q(buff0_reg_i_12_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_12__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[5]),
        .Q(buff0_reg_i_12__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_12__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[5]),
        .Q(buff0_reg_i_12__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_12__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[5]),
        .Q(buff0_reg_i_12__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_12__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[5]),
        .Q(buff0_reg_i_12__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_12__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[5]),
        .Q(buff0_reg_i_12__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_12__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[5]),
        .Q(buff0_reg_i_12__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_12__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[5]),
        .Q(buff0_reg_i_12__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_12__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[5]),
        .Q(buff0_reg_i_12__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_12__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[5]),
        .Q(buff0_reg_i_12__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_13
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[4]),
        .Q(buff0_reg_i_13_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_13__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[4]),
        .Q(buff0_reg_i_13__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_13__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[4]),
        .Q(buff0_reg_i_13__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_13__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[4]),
        .Q(buff0_reg_i_13__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_13__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[4]),
        .Q(buff0_reg_i_13__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_13__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[4]),
        .Q(buff0_reg_i_13__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_13__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[4]),
        .Q(buff0_reg_i_13__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_13__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[4]),
        .Q(buff0_reg_i_13__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_13__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[4]),
        .Q(buff0_reg_i_13__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_13__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[4]),
        .Q(buff0_reg_i_13__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_14
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[3]),
        .Q(buff0_reg_i_14_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_14__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[3]),
        .Q(buff0_reg_i_14__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_14__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[3]),
        .Q(buff0_reg_i_14__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_14__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[3]),
        .Q(buff0_reg_i_14__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_14__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[3]),
        .Q(buff0_reg_i_14__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_14__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[3]),
        .Q(buff0_reg_i_14__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_14__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[3]),
        .Q(buff0_reg_i_14__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_14__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[3]),
        .Q(buff0_reg_i_14__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_14__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[3]),
        .Q(buff0_reg_i_14__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_14__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[3]),
        .Q(buff0_reg_i_14__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_15
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[2]),
        .Q(buff0_reg_i_15_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_15__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[2]),
        .Q(buff0_reg_i_15__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_15__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[2]),
        .Q(buff0_reg_i_15__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_15__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[2]),
        .Q(buff0_reg_i_15__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_15__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[2]),
        .Q(buff0_reg_i_15__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_15__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[2]),
        .Q(buff0_reg_i_15__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_15__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[2]),
        .Q(buff0_reg_i_15__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_15__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[2]),
        .Q(buff0_reg_i_15__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_15__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[2]),
        .Q(buff0_reg_i_15__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_15__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[2]),
        .Q(buff0_reg_i_15__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_16
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[1]),
        .Q(buff0_reg_i_16_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_16__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[1]),
        .Q(buff0_reg_i_16__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_16__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[1]),
        .Q(buff0_reg_i_16__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_16__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[1]),
        .Q(buff0_reg_i_16__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_16__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[1]),
        .Q(buff0_reg_i_16__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_16__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[1]),
        .Q(buff0_reg_i_16__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_16__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[1]),
        .Q(buff0_reg_i_16__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_16__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[1]),
        .Q(buff0_reg_i_16__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_16__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[1]),
        .Q(buff0_reg_i_16__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_16__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[1]),
        .Q(buff0_reg_i_16__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_17
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[0]),
        .Q(buff0_reg_i_17_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_17__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[0]),
        .Q(buff0_reg_i_17__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_17__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[0]),
        .Q(buff0_reg_i_17__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_17__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[0]),
        .Q(buff0_reg_i_17__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_17__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[0]),
        .Q(buff0_reg_i_17__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_17__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[0]),
        .Q(buff0_reg_i_17__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_17__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[0]),
        .Q(buff0_reg_i_17__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_17__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[0]),
        .Q(buff0_reg_i_17__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_17__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[0]),
        .Q(buff0_reg_i_17__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_17__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[0]),
        .Q(buff0_reg_i_17__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_18
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[16]),
        .Q(buff0_reg_i_18_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_18__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[16]),
        .Q(buff0_reg_i_18__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_18__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[16]),
        .Q(buff0_reg_i_18__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_18__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[16]),
        .Q(buff0_reg_i_18__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_18__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[16]),
        .Q(buff0_reg_i_18__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_18__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[16]),
        .Q(buff0_reg_i_18__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_18__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[16]),
        .Q(buff0_reg_i_18__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_18__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[16]),
        .Q(buff0_reg_i_18__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_19
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[15]),
        .Q(buff0_reg_i_19_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_19__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[15]),
        .Q(buff0_reg_i_19__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_19__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[15]),
        .Q(buff0_reg_i_19__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_19__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[15]),
        .Q(buff0_reg_i_19__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_19__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[15]),
        .Q(buff0_reg_i_19__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_19__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[15]),
        .Q(buff0_reg_i_19__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_19__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[15]),
        .Q(buff0_reg_i_19__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_19__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[15]),
        .Q(buff0_reg_i_19__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_1__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[16]),
        .Q(buff0_reg_i_1__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_1__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[16]),
        .Q(buff0_reg_i_1__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_1__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[16]),
        .Q(buff0_reg_i_1__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_1__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[16]),
        .Q(buff0_reg_i_1__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_1__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[16]),
        .Q(buff0_reg_i_1__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_1__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[16]),
        .Q(buff0_reg_i_1__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_1__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[16]),
        .Q(buff0_reg_i_1__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_1__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[16]),
        .Q(buff0_reg_i_1__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_1__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[16]),
        .Q(buff0_reg_i_1__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_2
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[15]),
        .Q(buff0_reg_i_2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_20
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[14]),
        .Q(buff0_reg_i_20_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_20__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[14]),
        .Q(buff0_reg_i_20__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_20__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[14]),
        .Q(buff0_reg_i_20__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_20__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[14]),
        .Q(buff0_reg_i_20__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_20__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[14]),
        .Q(buff0_reg_i_20__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_20__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[14]),
        .Q(buff0_reg_i_20__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_20__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[14]),
        .Q(buff0_reg_i_20__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_20__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[14]),
        .Q(buff0_reg_i_20__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_21
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[13]),
        .Q(buff0_reg_i_21_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_21__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[13]),
        .Q(buff0_reg_i_21__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_21__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[13]),
        .Q(buff0_reg_i_21__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_21__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[13]),
        .Q(buff0_reg_i_21__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_21__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[13]),
        .Q(buff0_reg_i_21__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_21__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[13]),
        .Q(buff0_reg_i_21__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_21__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[13]),
        .Q(buff0_reg_i_21__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_21__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[13]),
        .Q(buff0_reg_i_21__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_22
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[12]),
        .Q(buff0_reg_i_22_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_22__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[12]),
        .Q(buff0_reg_i_22__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_22__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[12]),
        .Q(buff0_reg_i_22__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_22__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[12]),
        .Q(buff0_reg_i_22__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_22__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[12]),
        .Q(buff0_reg_i_22__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_22__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[12]),
        .Q(buff0_reg_i_22__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_22__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[12]),
        .Q(buff0_reg_i_22__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_22__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[12]),
        .Q(buff0_reg_i_22__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_23
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[11]),
        .Q(buff0_reg_i_23_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_23__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[11]),
        .Q(buff0_reg_i_23__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_23__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[11]),
        .Q(buff0_reg_i_23__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_23__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[11]),
        .Q(buff0_reg_i_23__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_23__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[11]),
        .Q(buff0_reg_i_23__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_23__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[11]),
        .Q(buff0_reg_i_23__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_23__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[11]),
        .Q(buff0_reg_i_23__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_23__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[11]),
        .Q(buff0_reg_i_23__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_24
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[10]),
        .Q(buff0_reg_i_24_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_24__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[10]),
        .Q(buff0_reg_i_24__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_24__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[10]),
        .Q(buff0_reg_i_24__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_24__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[10]),
        .Q(buff0_reg_i_24__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_24__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[10]),
        .Q(buff0_reg_i_24__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_24__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[10]),
        .Q(buff0_reg_i_24__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_24__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[10]),
        .Q(buff0_reg_i_24__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_24__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[10]),
        .Q(buff0_reg_i_24__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_25
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[9]),
        .Q(buff0_reg_i_25_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_25__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[9]),
        .Q(buff0_reg_i_25__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_25__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[9]),
        .Q(buff0_reg_i_25__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_25__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[9]),
        .Q(buff0_reg_i_25__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_25__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[9]),
        .Q(buff0_reg_i_25__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_25__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[9]),
        .Q(buff0_reg_i_25__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_25__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[9]),
        .Q(buff0_reg_i_25__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_25__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[9]),
        .Q(buff0_reg_i_25__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_26
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[8]),
        .Q(buff0_reg_i_26_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_26__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[8]),
        .Q(buff0_reg_i_26__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_26__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[8]),
        .Q(buff0_reg_i_26__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_26__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[8]),
        .Q(buff0_reg_i_26__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_26__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[8]),
        .Q(buff0_reg_i_26__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_26__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[8]),
        .Q(buff0_reg_i_26__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_26__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[8]),
        .Q(buff0_reg_i_26__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_26__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[8]),
        .Q(buff0_reg_i_26__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_27
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[7]),
        .Q(buff0_reg_i_27_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_27__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[7]),
        .Q(buff0_reg_i_27__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_27__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[7]),
        .Q(buff0_reg_i_27__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_27__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[7]),
        .Q(buff0_reg_i_27__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_27__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[7]),
        .Q(buff0_reg_i_27__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_27__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[7]),
        .Q(buff0_reg_i_27__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_27__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[7]),
        .Q(buff0_reg_i_27__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_27__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[7]),
        .Q(buff0_reg_i_27__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_28
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[6]),
        .Q(buff0_reg_i_28_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_28__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[6]),
        .Q(buff0_reg_i_28__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_28__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[6]),
        .Q(buff0_reg_i_28__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_28__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[6]),
        .Q(buff0_reg_i_28__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_28__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[6]),
        .Q(buff0_reg_i_28__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_28__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[6]),
        .Q(buff0_reg_i_28__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_28__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[6]),
        .Q(buff0_reg_i_28__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_28__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[6]),
        .Q(buff0_reg_i_28__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_29
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[5]),
        .Q(buff0_reg_i_29_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_29__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[5]),
        .Q(buff0_reg_i_29__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_29__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[5]),
        .Q(buff0_reg_i_29__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_29__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[5]),
        .Q(buff0_reg_i_29__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_29__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[5]),
        .Q(buff0_reg_i_29__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_29__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[5]),
        .Q(buff0_reg_i_29__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_29__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[5]),
        .Q(buff0_reg_i_29__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_29__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[5]),
        .Q(buff0_reg_i_29__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_2__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[15]),
        .Q(buff0_reg_i_2__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_2__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[15]),
        .Q(buff0_reg_i_2__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_2__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[15]),
        .Q(buff0_reg_i_2__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_2__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[15]),
        .Q(buff0_reg_i_2__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_2__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[15]),
        .Q(buff0_reg_i_2__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_2__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[15]),
        .Q(buff0_reg_i_2__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_2__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[15]),
        .Q(buff0_reg_i_2__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_2__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[15]),
        .Q(buff0_reg_i_2__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_2__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[15]),
        .Q(buff0_reg_i_2__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_3
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[14]),
        .Q(buff0_reg_i_3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_30
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[4]),
        .Q(buff0_reg_i_30_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_30__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[4]),
        .Q(buff0_reg_i_30__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_30__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[4]),
        .Q(buff0_reg_i_30__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_30__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[4]),
        .Q(buff0_reg_i_30__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_30__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[4]),
        .Q(buff0_reg_i_30__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_30__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[4]),
        .Q(buff0_reg_i_30__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_30__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[4]),
        .Q(buff0_reg_i_30__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_30__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[4]),
        .Q(buff0_reg_i_30__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_31
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[3]),
        .Q(buff0_reg_i_31_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_31__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[3]),
        .Q(buff0_reg_i_31__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_31__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[3]),
        .Q(buff0_reg_i_31__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_31__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[3]),
        .Q(buff0_reg_i_31__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_31__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[3]),
        .Q(buff0_reg_i_31__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_31__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[3]),
        .Q(buff0_reg_i_31__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_31__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[3]),
        .Q(buff0_reg_i_31__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_31__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[3]),
        .Q(buff0_reg_i_31__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_32
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[2]),
        .Q(buff0_reg_i_32_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_32__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[2]),
        .Q(buff0_reg_i_32__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_32__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[2]),
        .Q(buff0_reg_i_32__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_32__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[2]),
        .Q(buff0_reg_i_32__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_32__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[2]),
        .Q(buff0_reg_i_32__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_32__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[2]),
        .Q(buff0_reg_i_32__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_32__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[2]),
        .Q(buff0_reg_i_32__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_32__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[2]),
        .Q(buff0_reg_i_32__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_33
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[1]),
        .Q(buff0_reg_i_33_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_33__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[1]),
        .Q(buff0_reg_i_33__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_33__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[1]),
        .Q(buff0_reg_i_33__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_33__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[1]),
        .Q(buff0_reg_i_33__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_33__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[1]),
        .Q(buff0_reg_i_33__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_33__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[1]),
        .Q(buff0_reg_i_33__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_33__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[1]),
        .Q(buff0_reg_i_33__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_33__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[1]),
        .Q(buff0_reg_i_33__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_34
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[0]),
        .Q(buff0_reg_i_34_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_34__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[0]),
        .Q(buff0_reg_i_34__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_34__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[0]),
        .Q(buff0_reg_i_34__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_34__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[0]),
        .Q(buff0_reg_i_34__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_34__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[0]),
        .Q(buff0_reg_i_34__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_34__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[0]),
        .Q(buff0_reg_i_34__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_34__5
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[0]),
        .Q(buff0_reg_i_34__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_34__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[0]),
        .Q(buff0_reg_i_34__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_3__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[14]),
        .Q(buff0_reg_i_3__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_3__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[14]),
        .Q(buff0_reg_i_3__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_3__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[14]),
        .Q(buff0_reg_i_3__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_3__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[14]),
        .Q(buff0_reg_i_3__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_3__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[14]),
        .Q(buff0_reg_i_3__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_3__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[14]),
        .Q(buff0_reg_i_3__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_3__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[14]),
        .Q(buff0_reg_i_3__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_3__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[14]),
        .Q(buff0_reg_i_3__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_3__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[14]),
        .Q(buff0_reg_i_3__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_4
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[13]),
        .Q(buff0_reg_i_4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_4__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[13]),
        .Q(buff0_reg_i_4__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_4__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[13]),
        .Q(buff0_reg_i_4__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_4__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[13]),
        .Q(buff0_reg_i_4__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_4__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[13]),
        .Q(buff0_reg_i_4__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_4__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[13]),
        .Q(buff0_reg_i_4__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_4__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[13]),
        .Q(buff0_reg_i_4__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_4__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[13]),
        .Q(buff0_reg_i_4__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_4__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[13]),
        .Q(buff0_reg_i_4__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_4__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[13]),
        .Q(buff0_reg_i_4__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_5
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[12]),
        .Q(buff0_reg_i_5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_5__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[12]),
        .Q(buff0_reg_i_5__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_5__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[12]),
        .Q(buff0_reg_i_5__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_5__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[12]),
        .Q(buff0_reg_i_5__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_5__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[12]),
        .Q(buff0_reg_i_5__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_5__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[12]),
        .Q(buff0_reg_i_5__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_5__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[12]),
        .Q(buff0_reg_i_5__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_5__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[12]),
        .Q(buff0_reg_i_5__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_5__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[12]),
        .Q(buff0_reg_i_5__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_5__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[12]),
        .Q(buff0_reg_i_5__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_6
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[11]),
        .Q(buff0_reg_i_6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_6__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[11]),
        .Q(buff0_reg_i_6__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_6__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[11]),
        .Q(buff0_reg_i_6__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_6__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[11]),
        .Q(buff0_reg_i_6__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_6__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[11]),
        .Q(buff0_reg_i_6__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_6__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[11]),
        .Q(buff0_reg_i_6__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_6__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[11]),
        .Q(buff0_reg_i_6__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_6__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[11]),
        .Q(buff0_reg_i_6__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_6__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[11]),
        .Q(buff0_reg_i_6__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_6__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[11]),
        .Q(buff0_reg_i_6__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_7
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[10]),
        .Q(buff0_reg_i_7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_7__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[10]),
        .Q(buff0_reg_i_7__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_7__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[10]),
        .Q(buff0_reg_i_7__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_7__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[10]),
        .Q(buff0_reg_i_7__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_7__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[10]),
        .Q(buff0_reg_i_7__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_7__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[10]),
        .Q(buff0_reg_i_7__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_7__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[10]),
        .Q(buff0_reg_i_7__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_7__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[10]),
        .Q(buff0_reg_i_7__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_7__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[10]),
        .Q(buff0_reg_i_7__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_7__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[10]),
        .Q(buff0_reg_i_7__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_8
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[9]),
        .Q(buff0_reg_i_8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_8__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[9]),
        .Q(buff0_reg_i_8__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_8__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[9]),
        .Q(buff0_reg_i_8__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_8__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[9]),
        .Q(buff0_reg_i_8__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_8__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[9]),
        .Q(buff0_reg_i_8__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_8__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[9]),
        .Q(buff0_reg_i_8__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_8__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[9]),
        .Q(buff0_reg_i_8__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_8__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[9]),
        .Q(buff0_reg_i_8__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_8__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[9]),
        .Q(buff0_reg_i_8__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_8__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[9]),
        .Q(buff0_reg_i_8__8_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_9
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ),
        .D(A_1_t_q0[8]),
        .Q(buff0_reg_i_9_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_9__0
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[8]),
        .Q(buff0_reg_i_9__0_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_9__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_0_t_q0[8]),
        .Q(buff0_reg_i_9__1_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_9__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(tmp_mid_1_t_q0[8]),
        .Q(buff0_reg_i_9__2_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_9__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_3_t_q0[8]),
        .Q(buff0_reg_i_9__3_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_9__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_2_t_q0[8]),
        .Q(buff0_reg_i_9__4_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_9__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_5_t_q0[8]),
        .Q(buff0_reg_i_9__5_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_9__6
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(C_mid_4_t_q0[8]),
        .Q(buff0_reg_i_9__6_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_9__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_7_t_q0[8]),
        .Q(buff0_reg_i_9__7_n_4),
        .R(1'b0));
  FDRE buff0_reg_i_9__8
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(C_mid_6_t_q0[8]),
        .Q(buff0_reg_i_9__8_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_1
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[16]),
        .Q(buff1_reg_i_1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_10
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[7]),
        .Q(buff1_reg_i_10_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_10__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[7]),
        .Q(buff1_reg_i_10__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_10__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[7]),
        .Q(buff1_reg_i_10__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_10__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[7]),
        .Q(buff1_reg_i_10__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_10__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[7]),
        .Q(buff1_reg_i_10__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_10__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[7]),
        .Q(buff1_reg_i_10__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_10__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[7]),
        .Q(buff1_reg_i_10__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_10__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[7]),
        .Q(buff1_reg_i_10__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_10__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[7]),
        .Q(buff1_reg_i_10__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_11
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[6]),
        .Q(buff1_reg_i_11_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_11__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[6]),
        .Q(buff1_reg_i_11__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_11__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[6]),
        .Q(buff1_reg_i_11__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_11__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[6]),
        .Q(buff1_reg_i_11__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_11__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[6]),
        .Q(buff1_reg_i_11__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_11__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[6]),
        .Q(buff1_reg_i_11__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_11__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[6]),
        .Q(buff1_reg_i_11__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_11__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[6]),
        .Q(buff1_reg_i_11__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_11__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[6]),
        .Q(buff1_reg_i_11__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_12
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[5]),
        .Q(buff1_reg_i_12_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_12__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[5]),
        .Q(buff1_reg_i_12__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_12__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[5]),
        .Q(buff1_reg_i_12__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_12__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[5]),
        .Q(buff1_reg_i_12__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_12__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[5]),
        .Q(buff1_reg_i_12__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_12__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[5]),
        .Q(buff1_reg_i_12__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_12__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[5]),
        .Q(buff1_reg_i_12__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_12__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[5]),
        .Q(buff1_reg_i_12__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_12__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[5]),
        .Q(buff1_reg_i_12__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_13
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[4]),
        .Q(buff1_reg_i_13_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_13__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[4]),
        .Q(buff1_reg_i_13__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_13__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[4]),
        .Q(buff1_reg_i_13__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_13__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[4]),
        .Q(buff1_reg_i_13__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_13__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[4]),
        .Q(buff1_reg_i_13__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_13__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[4]),
        .Q(buff1_reg_i_13__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_13__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[4]),
        .Q(buff1_reg_i_13__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_13__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[4]),
        .Q(buff1_reg_i_13__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_13__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[4]),
        .Q(buff1_reg_i_13__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_14
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[3]),
        .Q(buff1_reg_i_14_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_14__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[3]),
        .Q(buff1_reg_i_14__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_14__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[3]),
        .Q(buff1_reg_i_14__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_14__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[3]),
        .Q(buff1_reg_i_14__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_14__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[3]),
        .Q(buff1_reg_i_14__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_14__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[3]),
        .Q(buff1_reg_i_14__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_14__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[3]),
        .Q(buff1_reg_i_14__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_14__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[3]),
        .Q(buff1_reg_i_14__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_14__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[3]),
        .Q(buff1_reg_i_14__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_15
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[2]),
        .Q(buff1_reg_i_15_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_15__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[2]),
        .Q(buff1_reg_i_15__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_15__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[2]),
        .Q(buff1_reg_i_15__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_15__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[2]),
        .Q(buff1_reg_i_15__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_15__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[2]),
        .Q(buff1_reg_i_15__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_15__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[2]),
        .Q(buff1_reg_i_15__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_15__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[2]),
        .Q(buff1_reg_i_15__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_15__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[2]),
        .Q(buff1_reg_i_15__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_15__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[2]),
        .Q(buff1_reg_i_15__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_16
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[1]),
        .Q(buff1_reg_i_16_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_16__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[1]),
        .Q(buff1_reg_i_16__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_16__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[1]),
        .Q(buff1_reg_i_16__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_16__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[1]),
        .Q(buff1_reg_i_16__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_16__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[1]),
        .Q(buff1_reg_i_16__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_16__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[1]),
        .Q(buff1_reg_i_16__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_16__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[1]),
        .Q(buff1_reg_i_16__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_16__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[1]),
        .Q(buff1_reg_i_16__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_16__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[1]),
        .Q(buff1_reg_i_16__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_17
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[0]),
        .Q(buff1_reg_i_17_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_17__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[0]),
        .Q(buff1_reg_i_17__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_17__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[0]),
        .Q(buff1_reg_i_17__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_17__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[0]),
        .Q(buff1_reg_i_17__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_17__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[0]),
        .Q(buff1_reg_i_17__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_17__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[0]),
        .Q(buff1_reg_i_17__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_17__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[0]),
        .Q(buff1_reg_i_17__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_17__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[0]),
        .Q(buff1_reg_i_17__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_17__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[0]),
        .Q(buff1_reg_i_17__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_1__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[16]),
        .Q(buff1_reg_i_1__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_1__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[16]),
        .Q(buff1_reg_i_1__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_1__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[16]),
        .Q(buff1_reg_i_1__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_1__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[16]),
        .Q(buff1_reg_i_1__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_1__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[16]),
        .Q(buff1_reg_i_1__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_1__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[16]),
        .Q(buff1_reg_i_1__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_1__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[16]),
        .Q(buff1_reg_i_1__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_1__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[16]),
        .Q(buff1_reg_i_1__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_2
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[15]),
        .Q(buff1_reg_i_2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_2__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[15]),
        .Q(buff1_reg_i_2__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_2__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[15]),
        .Q(buff1_reg_i_2__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_2__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[15]),
        .Q(buff1_reg_i_2__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_2__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[15]),
        .Q(buff1_reg_i_2__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_2__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[15]),
        .Q(buff1_reg_i_2__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_2__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[15]),
        .Q(buff1_reg_i_2__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_2__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[15]),
        .Q(buff1_reg_i_2__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_2__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[15]),
        .Q(buff1_reg_i_2__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_3
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[14]),
        .Q(buff1_reg_i_3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_3__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[14]),
        .Q(buff1_reg_i_3__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_3__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[14]),
        .Q(buff1_reg_i_3__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_3__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[14]),
        .Q(buff1_reg_i_3__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_3__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[14]),
        .Q(buff1_reg_i_3__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_3__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[14]),
        .Q(buff1_reg_i_3__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_3__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[14]),
        .Q(buff1_reg_i_3__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_3__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[14]),
        .Q(buff1_reg_i_3__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_3__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[14]),
        .Q(buff1_reg_i_3__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_4
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[13]),
        .Q(buff1_reg_i_4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_4__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[13]),
        .Q(buff1_reg_i_4__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_4__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[13]),
        .Q(buff1_reg_i_4__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_4__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[13]),
        .Q(buff1_reg_i_4__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_4__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[13]),
        .Q(buff1_reg_i_4__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_4__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[13]),
        .Q(buff1_reg_i_4__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_4__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[13]),
        .Q(buff1_reg_i_4__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_4__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[13]),
        .Q(buff1_reg_i_4__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_4__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[13]),
        .Q(buff1_reg_i_4__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_5
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[12]),
        .Q(buff1_reg_i_5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_5__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[12]),
        .Q(buff1_reg_i_5__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_5__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[12]),
        .Q(buff1_reg_i_5__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_5__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[12]),
        .Q(buff1_reg_i_5__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_5__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[12]),
        .Q(buff1_reg_i_5__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_5__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[12]),
        .Q(buff1_reg_i_5__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_5__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[12]),
        .Q(buff1_reg_i_5__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_5__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[12]),
        .Q(buff1_reg_i_5__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_5__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[12]),
        .Q(buff1_reg_i_5__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_6
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[11]),
        .Q(buff1_reg_i_6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_6__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[11]),
        .Q(buff1_reg_i_6__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_6__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[11]),
        .Q(buff1_reg_i_6__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_6__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[11]),
        .Q(buff1_reg_i_6__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_6__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[11]),
        .Q(buff1_reg_i_6__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_6__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[11]),
        .Q(buff1_reg_i_6__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_6__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[11]),
        .Q(buff1_reg_i_6__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_6__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[11]),
        .Q(buff1_reg_i_6__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_6__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[11]),
        .Q(buff1_reg_i_6__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_7
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[10]),
        .Q(buff1_reg_i_7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_7__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[10]),
        .Q(buff1_reg_i_7__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_7__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[10]),
        .Q(buff1_reg_i_7__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_7__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[10]),
        .Q(buff1_reg_i_7__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_7__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[10]),
        .Q(buff1_reg_i_7__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_7__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[10]),
        .Q(buff1_reg_i_7__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_7__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[10]),
        .Q(buff1_reg_i_7__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_7__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[10]),
        .Q(buff1_reg_i_7__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_7__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[10]),
        .Q(buff1_reg_i_7__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_8
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[9]),
        .Q(buff1_reg_i_8_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_8__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[9]),
        .Q(buff1_reg_i_8__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_8__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[9]),
        .Q(buff1_reg_i_8__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_8__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[9]),
        .Q(buff1_reg_i_8__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_8__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[9]),
        .Q(buff1_reg_i_8__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_8__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[9]),
        .Q(buff1_reg_i_8__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_8__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[9]),
        .Q(buff1_reg_i_8__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_8__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[9]),
        .Q(buff1_reg_i_8__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_8__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[9]),
        .Q(buff1_reg_i_8__7_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_9
       (.C(ap_clk),
        .CE(\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 ),
        .D(A_0_t_q0[8]),
        .Q(buff1_reg_i_9_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_9__0
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_0_t_q0[8]),
        .Q(buff1_reg_i_9__0_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_9__1
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state13 ),
        .D(C_mid_1_t_q0[8]),
        .Q(buff1_reg_i_9__1_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_9__2
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_3_t_q0[8]),
        .Q(buff1_reg_i_9__2_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_9__3
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_2_t_q0[8]),
        .Q(buff1_reg_i_9__3_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_9__4
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_5_t_q0[8]),
        .Q(buff1_reg_i_9__4_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_9__5
       (.C(ap_clk),
        .CE(\func24_U0/ap_CS_fsm_state21 ),
        .D(tmp_mid_4_t_q0[8]),
        .Q(buff1_reg_i_9__5_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_9__6
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_7_t_q0[8]),
        .Q(buff1_reg_i_9__6_n_4),
        .R(1'b0));
  FDRE buff1_reg_i_9__7
       (.C(ap_clk),
        .CE(func24_U0_tmp_5_ce0),
        .D(tmp_mid_6_t_q0[8]),
        .Q(buff1_reg_i_9__7_n_4),
        .R(1'b0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm kernel_2mm_U0
       (.A({buff1_reg_i_1_n_4,buff1_reg_i_2_n_4,buff1_reg_i_3_n_4,buff1_reg_i_4_n_4,buff1_reg_i_5_n_4,buff1_reg_i_6_n_4,buff1_reg_i_7_n_4,buff1_reg_i_8_n_4,buff1_reg_i_9_n_4,buff1_reg_i_10_n_4,buff1_reg_i_11_n_4,buff1_reg_i_12_n_4,buff1_reg_i_13_n_4,buff1_reg_i_14_n_4,buff1_reg_i_15_n_4,buff1_reg_i_16_n_4,buff1_reg_i_17_n_4}),
        .ADDRARDADDR(memcore_iaddr_12),
        .A_0_q0({A_0_t_q0[31:17],buff0_reg_i_1__0_n_4,buff0_reg_i_2__0_n_4,buff0_reg_i_3__0_n_4,buff0_reg_i_4__0_n_4,buff0_reg_i_5__0_n_4,buff0_reg_i_6__0_n_4,buff0_reg_i_7__0_n_4,buff0_reg_i_8__0_n_4,buff0_reg_i_9__0_n_4,buff0_reg_i_10__0_n_4,buff0_reg_i_11__0_n_4,buff0_reg_i_12__0_n_4,buff0_reg_i_13__0_n_4,buff0_reg_i_14__0_n_4,buff0_reg_i_15__0_n_4,buff0_reg_i_16__0_n_4,buff0_reg_i_17__0_n_4}),
        .\A_1_addr_reg_695_reg[7] (kernel_2mm_U0_A_0_address0),
        .A_1_address0(kernel_2mm_U0_A_1_address0),
        .A_1_q0(A_1_t_q0),
        .B({buff0_reg_i_1_n_4,buff0_reg_i_2_n_4,buff0_reg_i_3_n_4,buff0_reg_i_4_n_4,buff0_reg_i_5_n_4,buff0_reg_i_6_n_4,buff0_reg_i_7_n_4,buff0_reg_i_8_n_4,buff0_reg_i_9_n_4,buff0_reg_i_10_n_4,buff0_reg_i_11_n_4,buff0_reg_i_12_n_4,buff0_reg_i_13_n_4,buff0_reg_i_14_n_4,buff0_reg_i_15_n_4,buff0_reg_i_16_n_4,buff0_reg_i_17_n_4}),
        .B_0_address0(kernel_2mm_U0_B_0_address0),
        .B_0_q0(B_0_t_q0),
        .B_1_address0(kernel_2mm_U0_B_1_address0),
        .B_1_q0(B_1_t_q0),
        .C_0_address0(kernel_2mm_U0_C_0_address0),
        .\C_2_load_reg_847_reg[16] (C_mid_2_t_q0),
        .C_3_address0(kernel_2mm_U0_C_3_address0),
        .\C_3_load_reg_857_reg[16] (C_mid_3_t_q0),
        .\C_4_load_reg_867_reg[16] (C_mid_4_t_q0),
        .\C_5_load_reg_877_reg[16] (C_mid_5_t_q0),
        .\C_6_load_reg_827_reg[16] (C_mid_6_t_q0),
        .\C_7_load_reg_837_reg[16] (C_mid_7_t_q0),
        .D(kernel_2mm_U0_D_address0),
        .DOBDO(func15_U0_D_mid_d0),
        .D_output_address0(kernel_2mm_U0_D_output_address0),
        .D_output_d0(kernel_2mm_U0_D_output_d0),
        .Q({\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1 ,\func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0 }),
        .\ap_CS_fsm_reg[0] (readData32_U0_n_23),
        .\ap_CS_fsm_reg[4] ({kernel_2mm_U0_n_11,kernel_2mm_U0_D_ce0}),
        .\ap_CS_fsm_reg[5] ({kernel_2mm_U0_n_341,kernel_2mm_U0_C_0_ce0}),
        .\ap_CS_fsm_reg[7] ({\func15_U0/ap_CS_fsm_state7 ,kernel_2mm_U0_C_3_ce0}),
        .ap_clk(ap_clk),
        .ap_done_reg(\func24_U0/ap_done_reg ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_C_mid_2_reg_0(kernel_2mm_U0_n_10),
        .buff0_reg_i_18({buff0_reg_i_18_n_4,buff0_reg_i_19_n_4,buff0_reg_i_20_n_4,buff0_reg_i_21_n_4,buff0_reg_i_22_n_4,buff0_reg_i_23_n_4,buff0_reg_i_24_n_4,buff0_reg_i_25_n_4,buff0_reg_i_26_n_4,buff0_reg_i_27_n_4,buff0_reg_i_28_n_4,buff0_reg_i_29_n_4,buff0_reg_i_30_n_4,buff0_reg_i_31_n_4,buff0_reg_i_32_n_4,buff0_reg_i_33_n_4,buff0_reg_i_34_n_4}),
        .buff0_reg_i_18__0({buff0_reg_i_18__0_n_4,buff0_reg_i_19__0_n_4,buff0_reg_i_20__0_n_4,buff0_reg_i_21__0_n_4,buff0_reg_i_22__0_n_4,buff0_reg_i_23__0_n_4,buff0_reg_i_24__0_n_4,buff0_reg_i_25__0_n_4,buff0_reg_i_26__0_n_4,buff0_reg_i_27__0_n_4,buff0_reg_i_28__0_n_4,buff0_reg_i_29__0_n_4,buff0_reg_i_30__0_n_4,buff0_reg_i_31__0_n_4,buff0_reg_i_32__0_n_4,buff0_reg_i_33__0_n_4,buff0_reg_i_34__0_n_4}),
        .buff0_reg_i_18__1({buff0_reg_i_18__1_n_4,buff0_reg_i_19__1_n_4,buff0_reg_i_20__1_n_4,buff0_reg_i_21__1_n_4,buff0_reg_i_22__1_n_4,buff0_reg_i_23__1_n_4,buff0_reg_i_24__1_n_4,buff0_reg_i_25__1_n_4,buff0_reg_i_26__1_n_4,buff0_reg_i_27__1_n_4,buff0_reg_i_28__1_n_4,buff0_reg_i_29__1_n_4,buff0_reg_i_30__1_n_4,buff0_reg_i_31__1_n_4,buff0_reg_i_32__1_n_4,buff0_reg_i_33__1_n_4,buff0_reg_i_34__1_n_4}),
        .buff0_reg_i_18__2({buff0_reg_i_18__2_n_4,buff0_reg_i_19__2_n_4,buff0_reg_i_20__2_n_4,buff0_reg_i_21__2_n_4,buff0_reg_i_22__2_n_4,buff0_reg_i_23__2_n_4,buff0_reg_i_24__2_n_4,buff0_reg_i_25__2_n_4,buff0_reg_i_26__2_n_4,buff0_reg_i_27__2_n_4,buff0_reg_i_28__2_n_4,buff0_reg_i_29__2_n_4,buff0_reg_i_30__2_n_4,buff0_reg_i_31__2_n_4,buff0_reg_i_32__2_n_4,buff0_reg_i_33__2_n_4,buff0_reg_i_34__2_n_4}),
        .buff0_reg_i_18__3({buff0_reg_i_18__3_n_4,buff0_reg_i_19__3_n_4,buff0_reg_i_20__3_n_4,buff0_reg_i_21__3_n_4,buff0_reg_i_22__3_n_4,buff0_reg_i_23__3_n_4,buff0_reg_i_24__3_n_4,buff0_reg_i_25__3_n_4,buff0_reg_i_26__3_n_4,buff0_reg_i_27__3_n_4,buff0_reg_i_28__3_n_4,buff0_reg_i_29__3_n_4,buff0_reg_i_30__3_n_4,buff0_reg_i_31__3_n_4,buff0_reg_i_32__3_n_4,buff0_reg_i_33__3_n_4,buff0_reg_i_34__3_n_4}),
        .buff0_reg_i_18__4({buff0_reg_i_18__4_n_4,buff0_reg_i_19__4_n_4,buff0_reg_i_20__4_n_4,buff0_reg_i_21__4_n_4,buff0_reg_i_22__4_n_4,buff0_reg_i_23__4_n_4,buff0_reg_i_24__4_n_4,buff0_reg_i_25__4_n_4,buff0_reg_i_26__4_n_4,buff0_reg_i_27__4_n_4,buff0_reg_i_28__4_n_4,buff0_reg_i_29__4_n_4,buff0_reg_i_30__4_n_4,buff0_reg_i_31__4_n_4,buff0_reg_i_32__4_n_4,buff0_reg_i_33__4_n_4,buff0_reg_i_34__4_n_4}),
        .buff0_reg_i_18__5({buff0_reg_i_18__5_n_4,buff0_reg_i_19__5_n_4,buff0_reg_i_20__5_n_4,buff0_reg_i_21__5_n_4,buff0_reg_i_22__5_n_4,buff0_reg_i_23__5_n_4,buff0_reg_i_24__5_n_4,buff0_reg_i_25__5_n_4,buff0_reg_i_26__5_n_4,buff0_reg_i_27__5_n_4,buff0_reg_i_28__5_n_4,buff0_reg_i_29__5_n_4,buff0_reg_i_30__5_n_4,buff0_reg_i_31__5_n_4,buff0_reg_i_32__5_n_4,buff0_reg_i_33__5_n_4,buff0_reg_i_34__5_n_4}),
        .buff0_reg_i_18__6({buff0_reg_i_18__6_n_4,buff0_reg_i_19__6_n_4,buff0_reg_i_20__6_n_4,buff0_reg_i_21__6_n_4,buff0_reg_i_22__6_n_4,buff0_reg_i_23__6_n_4,buff0_reg_i_24__6_n_4,buff0_reg_i_25__6_n_4,buff0_reg_i_26__6_n_4,buff0_reg_i_27__6_n_4,buff0_reg_i_28__6_n_4,buff0_reg_i_29__6_n_4,buff0_reg_i_30__6_n_4,buff0_reg_i_31__6_n_4,buff0_reg_i_32__6_n_4,buff0_reg_i_33__6_n_4,buff0_reg_i_34__6_n_4}),
        .buff0_reg_i_1__1({buff0_reg_i_1__1_n_4,buff0_reg_i_2__1_n_4,buff0_reg_i_3__1_n_4,buff0_reg_i_4__1_n_4,buff0_reg_i_5__1_n_4,buff0_reg_i_6__1_n_4,buff0_reg_i_7__1_n_4,buff0_reg_i_8__1_n_4,buff0_reg_i_9__1_n_4,buff0_reg_i_10__1_n_4,buff0_reg_i_11__1_n_4,buff0_reg_i_12__1_n_4,buff0_reg_i_13__1_n_4,buff0_reg_i_14__1_n_4,buff0_reg_i_15__1_n_4,buff0_reg_i_16__1_n_4,buff0_reg_i_17__1_n_4}),
        .buff0_reg_i_1__2({buff0_reg_i_1__2_n_4,buff0_reg_i_2__2_n_4,buff0_reg_i_3__2_n_4,buff0_reg_i_4__2_n_4,buff0_reg_i_5__2_n_4,buff0_reg_i_6__2_n_4,buff0_reg_i_7__2_n_4,buff0_reg_i_8__2_n_4,buff0_reg_i_9__2_n_4,buff0_reg_i_10__2_n_4,buff0_reg_i_11__2_n_4,buff0_reg_i_12__2_n_4,buff0_reg_i_13__2_n_4,buff0_reg_i_14__2_n_4,buff0_reg_i_15__2_n_4,buff0_reg_i_16__2_n_4,buff0_reg_i_17__2_n_4}),
        .buff0_reg_i_1__3({buff0_reg_i_1__3_n_4,buff0_reg_i_2__3_n_4,buff0_reg_i_3__3_n_4,buff0_reg_i_4__3_n_4,buff0_reg_i_5__3_n_4,buff0_reg_i_6__3_n_4,buff0_reg_i_7__3_n_4,buff0_reg_i_8__3_n_4,buff0_reg_i_9__3_n_4,buff0_reg_i_10__3_n_4,buff0_reg_i_11__3_n_4,buff0_reg_i_12__3_n_4,buff0_reg_i_13__3_n_4,buff0_reg_i_14__3_n_4,buff0_reg_i_15__3_n_4,buff0_reg_i_16__3_n_4,buff0_reg_i_17__3_n_4}),
        .buff0_reg_i_1__4({buff0_reg_i_1__4_n_4,buff0_reg_i_2__4_n_4,buff0_reg_i_3__4_n_4,buff0_reg_i_4__4_n_4,buff0_reg_i_5__4_n_4,buff0_reg_i_6__4_n_4,buff0_reg_i_7__4_n_4,buff0_reg_i_8__4_n_4,buff0_reg_i_9__4_n_4,buff0_reg_i_10__4_n_4,buff0_reg_i_11__4_n_4,buff0_reg_i_12__4_n_4,buff0_reg_i_13__4_n_4,buff0_reg_i_14__4_n_4,buff0_reg_i_15__4_n_4,buff0_reg_i_16__4_n_4,buff0_reg_i_17__4_n_4}),
        .buff0_reg_i_1__5({buff0_reg_i_1__5_n_4,buff0_reg_i_2__5_n_4,buff0_reg_i_3__5_n_4,buff0_reg_i_4__5_n_4,buff0_reg_i_5__5_n_4,buff0_reg_i_6__5_n_4,buff0_reg_i_7__5_n_4,buff0_reg_i_8__5_n_4,buff0_reg_i_9__5_n_4,buff0_reg_i_10__5_n_4,buff0_reg_i_11__5_n_4,buff0_reg_i_12__5_n_4,buff0_reg_i_13__5_n_4,buff0_reg_i_14__5_n_4,buff0_reg_i_15__5_n_4,buff0_reg_i_16__5_n_4,buff0_reg_i_17__5_n_4}),
        .buff0_reg_i_1__6({buff0_reg_i_1__6_n_4,buff0_reg_i_2__6_n_4,buff0_reg_i_3__6_n_4,buff0_reg_i_4__6_n_4,buff0_reg_i_5__6_n_4,buff0_reg_i_6__6_n_4,buff0_reg_i_7__6_n_4,buff0_reg_i_8__6_n_4,buff0_reg_i_9__6_n_4,buff0_reg_i_10__6_n_4,buff0_reg_i_11__6_n_4,buff0_reg_i_12__6_n_4,buff0_reg_i_13__6_n_4,buff0_reg_i_14__6_n_4,buff0_reg_i_15__6_n_4,buff0_reg_i_16__6_n_4,buff0_reg_i_17__6_n_4}),
        .buff0_reg_i_1__7({buff0_reg_i_1__7_n_4,buff0_reg_i_2__7_n_4,buff0_reg_i_3__7_n_4,buff0_reg_i_4__7_n_4,buff0_reg_i_5__7_n_4,buff0_reg_i_6__7_n_4,buff0_reg_i_7__7_n_4,buff0_reg_i_8__7_n_4,buff0_reg_i_9__7_n_4,buff0_reg_i_10__7_n_4,buff0_reg_i_11__7_n_4,buff0_reg_i_12__7_n_4,buff0_reg_i_13__7_n_4,buff0_reg_i_14__7_n_4,buff0_reg_i_15__7_n_4,buff0_reg_i_16__7_n_4,buff0_reg_i_17__7_n_4}),
        .buff0_reg_i_1__8({buff0_reg_i_1__8_n_4,buff0_reg_i_2__8_n_4,buff0_reg_i_3__8_n_4,buff0_reg_i_4__8_n_4,buff0_reg_i_5__8_n_4,buff0_reg_i_6__8_n_4,buff0_reg_i_7__8_n_4,buff0_reg_i_8__8_n_4,buff0_reg_i_9__8_n_4,buff0_reg_i_10__8_n_4,buff0_reg_i_11__8_n_4,buff0_reg_i_12__8_n_4,buff0_reg_i_13__8_n_4,buff0_reg_i_14__8_n_4,buff0_reg_i_15__8_n_4,buff0_reg_i_16__8_n_4,buff0_reg_i_17__8_n_4}),
        .buff1_reg_i_1__0(C_mid_0_t_q0),
        .buff1_reg_i_1__0_0({buff1_reg_i_1__0_n_4,buff1_reg_i_2__0_n_4,buff1_reg_i_3__0_n_4,buff1_reg_i_4__0_n_4,buff1_reg_i_5__0_n_4,buff1_reg_i_6__0_n_4,buff1_reg_i_7__0_n_4,buff1_reg_i_8__0_n_4,buff1_reg_i_9__0_n_4,buff1_reg_i_10__0_n_4,buff1_reg_i_11__0_n_4,buff1_reg_i_12__0_n_4,buff1_reg_i_13__0_n_4,buff1_reg_i_14__0_n_4,buff1_reg_i_15__0_n_4,buff1_reg_i_16__0_n_4,buff1_reg_i_17__0_n_4}),
        .buff1_reg_i_1__1(C_mid_1_t_q0),
        .buff1_reg_i_1__1_0({buff1_reg_i_1__1_n_4,buff1_reg_i_2__1_n_4,buff1_reg_i_3__1_n_4,buff1_reg_i_4__1_n_4,buff1_reg_i_5__1_n_4,buff1_reg_i_6__1_n_4,buff1_reg_i_7__1_n_4,buff1_reg_i_8__1_n_4,buff1_reg_i_9__1_n_4,buff1_reg_i_10__1_n_4,buff1_reg_i_11__1_n_4,buff1_reg_i_12__1_n_4,buff1_reg_i_13__1_n_4,buff1_reg_i_14__1_n_4,buff1_reg_i_15__1_n_4,buff1_reg_i_16__1_n_4,buff1_reg_i_17__1_n_4}),
        .buff1_reg_i_1__2(tmp_mid_3_t_q0),
        .buff1_reg_i_1__2_0({buff1_reg_i_1__2_n_4,buff1_reg_i_2__2_n_4,buff1_reg_i_3__2_n_4,buff1_reg_i_4__2_n_4,buff1_reg_i_5__2_n_4,buff1_reg_i_6__2_n_4,buff1_reg_i_7__2_n_4,buff1_reg_i_8__2_n_4,buff1_reg_i_9__2_n_4,buff1_reg_i_10__2_n_4,buff1_reg_i_11__2_n_4,buff1_reg_i_12__2_n_4,buff1_reg_i_13__2_n_4,buff1_reg_i_14__2_n_4,buff1_reg_i_15__2_n_4,buff1_reg_i_16__2_n_4,buff1_reg_i_17__2_n_4}),
        .buff1_reg_i_1__3(tmp_mid_2_t_q0),
        .buff1_reg_i_1__3_0({buff1_reg_i_1__3_n_4,buff1_reg_i_2__3_n_4,buff1_reg_i_3__3_n_4,buff1_reg_i_4__3_n_4,buff1_reg_i_5__3_n_4,buff1_reg_i_6__3_n_4,buff1_reg_i_7__3_n_4,buff1_reg_i_8__3_n_4,buff1_reg_i_9__3_n_4,buff1_reg_i_10__3_n_4,buff1_reg_i_11__3_n_4,buff1_reg_i_12__3_n_4,buff1_reg_i_13__3_n_4,buff1_reg_i_14__3_n_4,buff1_reg_i_15__3_n_4,buff1_reg_i_16__3_n_4,buff1_reg_i_17__3_n_4}),
        .buff1_reg_i_1__4(tmp_mid_5_t_q0),
        .buff1_reg_i_1__4_0({buff1_reg_i_1__4_n_4,buff1_reg_i_2__4_n_4,buff1_reg_i_3__4_n_4,buff1_reg_i_4__4_n_4,buff1_reg_i_5__4_n_4,buff1_reg_i_6__4_n_4,buff1_reg_i_7__4_n_4,buff1_reg_i_8__4_n_4,buff1_reg_i_9__4_n_4,buff1_reg_i_10__4_n_4,buff1_reg_i_11__4_n_4,buff1_reg_i_12__4_n_4,buff1_reg_i_13__4_n_4,buff1_reg_i_14__4_n_4,buff1_reg_i_15__4_n_4,buff1_reg_i_16__4_n_4,buff1_reg_i_17__4_n_4}),
        .buff1_reg_i_1__5(tmp_mid_4_t_q0),
        .buff1_reg_i_1__5_0({buff1_reg_i_1__5_n_4,buff1_reg_i_2__5_n_4,buff1_reg_i_3__5_n_4,buff1_reg_i_4__5_n_4,buff1_reg_i_5__5_n_4,buff1_reg_i_6__5_n_4,buff1_reg_i_7__5_n_4,buff1_reg_i_8__5_n_4,buff1_reg_i_9__5_n_4,buff1_reg_i_10__5_n_4,buff1_reg_i_11__5_n_4,buff1_reg_i_12__5_n_4,buff1_reg_i_13__5_n_4,buff1_reg_i_14__5_n_4,buff1_reg_i_15__5_n_4,buff1_reg_i_16__5_n_4,buff1_reg_i_17__5_n_4}),
        .buff1_reg_i_1__6(tmp_mid_7_t_q0),
        .buff1_reg_i_1__6_0({buff1_reg_i_1__6_n_4,buff1_reg_i_2__6_n_4,buff1_reg_i_3__6_n_4,buff1_reg_i_4__6_n_4,buff1_reg_i_5__6_n_4,buff1_reg_i_6__6_n_4,buff1_reg_i_7__6_n_4,buff1_reg_i_8__6_n_4,buff1_reg_i_9__6_n_4,buff1_reg_i_10__6_n_4,buff1_reg_i_11__6_n_4,buff1_reg_i_12__6_n_4,buff1_reg_i_13__6_n_4,buff1_reg_i_14__6_n_4,buff1_reg_i_15__6_n_4,buff1_reg_i_16__6_n_4,buff1_reg_i_17__6_n_4}),
        .buff1_reg_i_1__7(tmp_mid_6_t_q0),
        .buff1_reg_i_1__7_0({buff1_reg_i_1__7_n_4,buff1_reg_i_2__7_n_4,buff1_reg_i_3__7_n_4,buff1_reg_i_4__7_n_4,buff1_reg_i_5__7_n_4,buff1_reg_i_6__7_n_4,buff1_reg_i_7__7_n_4,buff1_reg_i_8__7_n_4,buff1_reg_i_9__7_n_4,buff1_reg_i_10__7_n_4,buff1_reg_i_11__7_n_4,buff1_reg_i_12__7_n_4,buff1_reg_i_13__7_n_4,buff1_reg_i_14__7_n_4,buff1_reg_i_15__7_n_4,buff1_reg_i_16__7_n_4,buff1_reg_i_17__7_n_4}),
        .func15_U0_C_mid_0_d0(func15_U0_C_mid_0_d0),
        .func15_U0_C_mid_1_d0(func15_U0_C_mid_1_d0),
        .func15_U0_C_mid_2_d0(func15_U0_C_mid_2_d0),
        .func15_U0_C_mid_3_d0(func15_U0_C_mid_3_d0),
        .func15_U0_C_mid_4_d0(func15_U0_C_mid_4_d0),
        .func15_U0_C_mid_5_d0(func15_U0_C_mid_5_d0),
        .func15_U0_C_mid_6_d0(func15_U0_C_mid_6_d0),
        .func15_U0_C_mid_7_d0(func15_U0_C_mid_7_d0),
        .func24_U0_ap_ready(func24_U0_ap_ready),
        .int_ap_idle_reg(kernel_2mm_U0_n_6),
        .\iptr_reg[0] (kernel_2mm_U0_n_22),
        .\j_reg_320_reg[0] ({kernel_2mm_U0_D_output_ce0,\func24_U0/ap_CS_fsm_state21 ,func24_U0_tmp_5_ce0,\func24_U0/ap_CS_fsm_state13 }),
        .kernel_2mm_U0_A_0_ce0(kernel_2mm_U0_A_0_ce0),
        .kernel_2mm_U0_A_1_ce0(kernel_2mm_U0_A_1_ce0),
        .kernel_2mm_U0_B_0_ce0(kernel_2mm_U0_B_0_ce0),
        .kernel_2mm_U0_B_1_ce0(kernel_2mm_U0_B_1_ce0),
        .kernel_2mm_U0_D_output_full_n(kernel_2mm_U0_D_output_full_n),
        .kernel_2mm_U0_ap_start(kernel_2mm_U0_ap_start),
        .push_buf(push_buf),
        .ram_reg(kernel_2mm_U0_n_23),
        .ram_reg_0(kernel_2mm_U0_n_24),
        .ram_reg_1(\func15_U0/B_1_load_reg_680 ),
        .ram_reg_2(\func15_U0/B_0_load_reg_675 ),
        .readData32_U0_ap_start(readData32_U0_ap_start),
        .\tmp_0_load_reg_748_reg[16] (tmp_mid_0_t_q0),
        .\tmp_1_load_reg_758_reg[16] (tmp_mid_1_t_q0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_for_control_s_axi kernel_2mm_wrapper_for_control_s_axi_U
       (.A_AXI(A_AXI),
        .B_AXI(B_AXI),
        .C_AXI(C_AXI),
        .D_input_AXI(D_input_AXI),
        .D_output_AXI(D_output_AXI),
        .Q(readData32_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (writeData_U0_ap_done),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .interrupt(interrupt),
        .out({s_axi_for_control_RVALID,s_axi_for_control_ARREADY}),
        .readData32_U0_ap_start(readData32_U0_ap_start),
        .s_axi_for_control_ARADDR(s_axi_for_control_ARADDR),
        .s_axi_for_control_ARVALID(s_axi_for_control_ARVALID),
        .s_axi_for_control_AWADDR(s_axi_for_control_AWADDR),
        .s_axi_for_control_AWVALID(s_axi_for_control_AWVALID),
        .s_axi_for_control_BREADY(s_axi_for_control_BREADY),
        .s_axi_for_control_BVALID({s_axi_for_control_BVALID,s_axi_for_control_WREADY,s_axi_for_control_AWREADY}),
        .s_axi_for_control_RDATA(s_axi_for_control_RDATA),
        .s_axi_for_control_RREADY(s_axi_for_control_RREADY),
        .s_axi_for_control_WDATA(s_axi_for_control_WDATA),
        .s_axi_for_control_WSTRB(s_axi_for_control_WSTRB),
        .s_axi_for_control_WVALID(s_axi_for_control_WVALID));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi kernel_2mm_wrapper_gmem0_m_axi_U
       (.ARLEN(\^m_axi_gmem0_ARLEN ),
        .D({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .I_RDATA(gmem0_RDATA),
        .I_RVALID(gmem0_RVALID),
        .Q(readData32_U0_m_axi_A_AXI_ARADDR),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 (readData32_U0_n_4),
        .gmem0_ARREADY(gmem0_ARREADY),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .readData32_U0_m_axi_A_AXI_ARVALID(readData32_U0_m_axi_A_AXI_ARVALID),
        .readData32_U0_m_axi_A_AXI_RREADY(readData32_U0_m_axi_A_AXI_RREADY));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi kernel_2mm_wrapper_gmem1_m_axi_U
       (.ARLEN(\^m_axi_gmem1_ARLEN ),
        .D({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .I_RDATA(gmem1_RDATA),
        .I_RVALID(gmem1_RVALID),
        .Q(readData32_U0_m_axi_B_AXI_ARADDR),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 (readData32_U0_n_5),
        .gmem1_ARREADY(gmem1_ARREADY),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .readData32_U0_m_axi_B_AXI_ARVALID(readData32_U0_m_axi_B_AXI_ARVALID),
        .readData32_U0_m_axi_B_AXI_RREADY(readData32_U0_m_axi_B_AXI_RREADY));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi kernel_2mm_wrapper_gmem2_m_axi_U
       (.ARLEN(\^m_axi_gmem2_ARLEN ),
        .D({m_axi_gmem2_RLAST,m_axi_gmem2_RDATA}),
        .I_RDATA(gmem2_RDATA),
        .I_RVALID(gmem2_RVALID),
        .Q(readData32_U0_m_axi_C_AXI_ARADDR),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter9(ap_enable_reg_pp2_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 (readData32_U0_n_6),
        .gmem2_ARREADY(gmem2_ARREADY),
        .m_axi_gmem2_ARADDR(\^m_axi_gmem2_ARADDR ),
        .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
        .m_axi_gmem2_ARVALID(m_axi_gmem2_ARVALID),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .readData32_U0_m_axi_C_AXI_ARVALID(readData32_U0_m_axi_C_AXI_ARVALID),
        .readData32_U0_m_axi_C_AXI_RREADY(readData32_U0_m_axi_C_AXI_RREADY));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi kernel_2mm_wrapper_gmem3_m_axi_U
       (.ARLEN(\^m_axi_gmem3_ARLEN ),
        .D({m_axi_gmem3_RLAST,m_axi_gmem3_RDATA}),
        .I_RDATA(gmem3_RDATA),
        .I_RVALID(gmem3_RVALID),
        .Q(readData32_U0_m_axi_D_input_AXI_ARADDR),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter9(ap_enable_reg_pp3_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 (readData32_U0_n_7),
        .gmem3_ARREADY(gmem3_ARREADY),
        .m_axi_gmem3_ARADDR(\^m_axi_gmem3_ARADDR ),
        .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
        .m_axi_gmem3_ARVALID(m_axi_gmem3_ARVALID),
        .m_axi_gmem3_RREADY(m_axi_gmem3_RREADY),
        .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
        .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
        .readData32_U0_m_axi_D_input_AXI_ARVALID(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .readData32_U0_m_axi_D_input_AXI_RREADY(readData32_U0_m_axi_D_input_AXI_RREADY));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi kernel_2mm_wrapper_gmem4_m_axi_U
       (.D(writeData_U0_m_axi_D_output_AXI_WDATA),
        .Q(\^m_axi_gmem4_AWLEN ),
        .WEBWE(writeData_U0_m_axi_D_output_AXI_WVALID),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_26),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8_reg(writeData_U0_n_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_vld_reg(writeData_U0_n_11),
        .data_vld_reg_0(writeData_U0_n_8),
        .\exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 (writeData_U0_n_5),
        .gmem4_AWREADY(gmem4_AWREADY),
        .gmem4_BVALID(gmem4_BVALID),
        .gmem4_WREADY(gmem4_WREADY),
        .m_axi_gmem4_AWADDR(\^m_axi_gmem4_AWADDR ),
        .m_axi_gmem4_AWREADY(m_axi_gmem4_AWREADY),
        .m_axi_gmem4_AWVALID(m_axi_gmem4_AWVALID),
        .m_axi_gmem4_BREADY(m_axi_gmem4_BREADY),
        .m_axi_gmem4_BVALID(m_axi_gmem4_BVALID),
        .m_axi_gmem4_RREADY(m_axi_gmem4_RREADY),
        .m_axi_gmem4_RVALID(m_axi_gmem4_RVALID),
        .m_axi_gmem4_WDATA(m_axi_gmem4_WDATA),
        .m_axi_gmem4_WLAST(m_axi_gmem4_WLAST),
        .m_axi_gmem4_WREADY(m_axi_gmem4_WREADY),
        .m_axi_gmem4_WSTRB(m_axi_gmem4_WSTRB),
        .m_axi_gmem4_WVALID(m_axi_gmem4_WVALID),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .\pout_reg[2] (kernel_2mm_wrapper_gmem4_m_axi_U_n_8),
        .push(\bus_write/buff_wdata/push ),
        .\sum_i_reg_302_reg[29] (writeData_U0_m_axi_D_output_AXI_AWADDR),
        .writeData_U0_m_axi_D_output_AXI_AWVALID(writeData_U0_m_axi_D_output_AXI_AWVALID));
  zedboard_base_kernel_2mm_wrapper_0_0_readData32 readData32_U0
       (.ADDRARDADDR(readData32_U0_D_address0),
        .ADDRBWRADDR(memcore_iaddr),
        .A_0_i_full_n(A_0_i_full_n),
        .A_1_address0(readData32_U0_A_1_address0),
        .A_1_d0(readData32_U0_A_1_d0),
        .A_1_i_full_n(A_1_i_full_n),
        .\A_AXI_addr_read_reg_1277_reg[0]_0 (readData32_U0_n_4),
        .A_AXI_offset(A_AXI),
        .B_0_i_full_n(B_0_i_full_n),
        .B_1_address0(readData32_U0_B_1_address0),
        .B_1_d0(readData32_U0_B_1_d0),
        .B_1_i_full_n(B_1_i_full_n),
        .\B_AXI_addr_read_reg_1351_reg[0]_0 (readData32_U0_n_5),
        .B_AXI_offset(B_AXI),
        .C_0_address0(readData32_U0_C_0_address0),
        .C_0_d0(readData32_U0_C_0_d0),
        .C_0_i_full_n(C_0_i_full_n),
        .C_1_i_full_n(C_1_i_full_n),
        .C_2_i_full_n(C_2_i_full_n),
        .C_3_i_full_n(C_3_i_full_n),
        .C_4_i_full_n(C_4_i_full_n),
        .C_5_i_full_n(C_5_i_full_n),
        .C_6_i_full_n(C_6_i_full_n),
        .C_7_i_full_n(C_7_i_full_n),
        .\C_AXI_addr_read_reg_1418_reg[0]_0 (readData32_U0_n_6),
        .C_AXI_offset(C_AXI),
        .D_d0(readData32_U0_D_d0),
        .D_i_full_n(D_i_full_n),
        .D_input_AXI_offset(D_input_AXI),
        .D_output_AXI_c_full_n(D_output_AXI_c_full_n),
        .I_RVALID(gmem0_RVALID),
        .Q({readData32_U0_ap_ready,readData32_U0_n_23}),
        .WEA(readData32_U0_D_we0),
        .WEBWE(readData32_U0_A_1_ce0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_enable_reg_pp2_iter9(ap_enable_reg_pp2_iter9),
        .ap_enable_reg_pp3_iter9(ap_enable_reg_pp3_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_A_0(ap_sync_channel_write_A_0),
        .ap_sync_channel_write_A_1(ap_sync_channel_write_A_1),
        .ap_sync_channel_write_B_0(ap_sync_channel_write_B_0),
        .ap_sync_channel_write_B_1(ap_sync_channel_write_B_1),
        .ap_sync_channel_write_C_0(ap_sync_channel_write_C_0),
        .ap_sync_channel_write_C_1(ap_sync_channel_write_C_1),
        .ap_sync_channel_write_C_2(ap_sync_channel_write_C_2),
        .ap_sync_channel_write_C_3(ap_sync_channel_write_C_3),
        .ap_sync_channel_write_C_4(ap_sync_channel_write_C_4),
        .ap_sync_channel_write_C_5(ap_sync_channel_write_C_5),
        .ap_sync_channel_write_C_6(ap_sync_channel_write_C_6),
        .ap_sync_channel_write_C_7(ap_sync_channel_write_C_7),
        .ap_sync_channel_write_D(ap_sync_channel_write_D),
        .ap_sync_reg_channel_write_A_0(ap_sync_reg_channel_write_A_0),
        .ap_sync_reg_channel_write_A_1(ap_sync_reg_channel_write_A_1),
        .ap_sync_reg_channel_write_B_0(ap_sync_reg_channel_write_B_0),
        .ap_sync_reg_channel_write_B_1(ap_sync_reg_channel_write_B_1),
        .ap_sync_reg_channel_write_C_0(ap_sync_reg_channel_write_C_0),
        .ap_sync_reg_channel_write_C_1(ap_sync_reg_channel_write_C_1),
        .ap_sync_reg_channel_write_C_2(ap_sync_reg_channel_write_C_2),
        .ap_sync_reg_channel_write_C_3(ap_sync_reg_channel_write_C_3),
        .ap_sync_reg_channel_write_C_4(ap_sync_reg_channel_write_C_4),
        .ap_sync_reg_channel_write_C_5(ap_sync_reg_channel_write_C_5),
        .ap_sync_reg_channel_write_C_6(ap_sync_reg_channel_write_C_6),
        .ap_sync_reg_channel_write_C_7(ap_sync_reg_channel_write_C_7),
        .ap_sync_reg_channel_write_D(ap_sync_reg_channel_write_D),
        .ap_sync_reg_channel_write_D_reg(ap_sync_reg_channel_write_D_reg_n_4),
        .\exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 (readData32_U0_n_7),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem2_ARREADY(gmem2_ARREADY),
        .gmem3_ARREADY(gmem3_ARREADY),
        .\iptr_reg[0] (readData32_U0_n_53),
        .\iptr_reg[0]_0 (readData32_U0_n_54),
        .\iptr_reg[0]_1 (readData32_U0_n_55),
        .\iptr_reg[0]_10 (readData32_U0_n_64),
        .\iptr_reg[0]_11 (readData32_U0_n_65),
        .\iptr_reg[0]_12 (memcore_iaddr_0),
        .\iptr_reg[0]_13 (memcore_iaddr_1),
        .\iptr_reg[0]_14 (memcore_iaddr_2),
        .\iptr_reg[0]_15 (memcore_iaddr_3),
        .\iptr_reg[0]_16 (memcore_iaddr_4),
        .\iptr_reg[0]_17 (memcore_iaddr_5),
        .\iptr_reg[0]_18 (memcore_iaddr_6),
        .\iptr_reg[0]_19 (memcore_iaddr_7),
        .\iptr_reg[0]_2 (readData32_U0_n_56),
        .\iptr_reg[0]_20 (memcore_iaddr_8),
        .\iptr_reg[0]_21 (memcore_iaddr_9),
        .\iptr_reg[0]_22 (memcore_iaddr_10),
        .\iptr_reg[0]_23 (memcore_iaddr_11),
        .\iptr_reg[0]_3 (readData32_U0_n_57),
        .\iptr_reg[0]_4 (readData32_U0_n_58),
        .\iptr_reg[0]_5 (readData32_U0_n_59),
        .\iptr_reg[0]_6 (readData32_U0_n_60),
        .\iptr_reg[0]_7 (readData32_U0_n_61),
        .\iptr_reg[0]_8 (readData32_U0_n_62),
        .\iptr_reg[0]_9 (readData32_U0_n_63),
        .\mOutPtr_reg[2] (readData32_U0_n_24),
        .m_axi_A_AXI_ARADDR(readData32_U0_m_axi_A_AXI_ARADDR),
        .m_axi_A_AXI_RDATA(gmem0_RDATA),
        .m_axi_B_AXI_ARADDR(readData32_U0_m_axi_B_AXI_ARADDR),
        .m_axi_B_AXI_RDATA(gmem1_RDATA),
        .m_axi_C_AXI_ARADDR(readData32_U0_m_axi_C_AXI_ARADDR),
        .m_axi_C_AXI_RDATA(gmem2_RDATA),
        .m_axi_D_input_AXI_ARADDR(readData32_U0_m_axi_D_input_AXI_ARADDR),
        .m_axi_D_input_AXI_RDATA(gmem3_RDATA),
        .push_buf(push_buf_25),
        .push_buf_0(push_buf_24),
        .push_buf_1(push_buf_23),
        .push_buf_10(push_buf_14),
        .push_buf_11(push_buf_13),
        .push_buf_2(push_buf_22),
        .push_buf_3(push_buf_21),
        .push_buf_4(push_buf_20),
        .push_buf_5(push_buf_19),
        .push_buf_6(push_buf_18),
        .push_buf_7(push_buf_17),
        .push_buf_8(push_buf_16),
        .push_buf_9(push_buf_15),
        .ram_reg(readData32_U0_B_1_ce0),
        .ram_reg_0(readData32_U0_C_0_ce0),
        .readData32_U0_A_0_we0(readData32_U0_A_0_we0),
        .readData32_U0_A_1_we0(readData32_U0_A_1_we0),
        .readData32_U0_B_0_we0(readData32_U0_B_0_we0),
        .readData32_U0_B_1_we0(readData32_U0_B_1_we0),
        .readData32_U0_C_0_we0(readData32_U0_C_0_we0),
        .readData32_U0_C_1_we0(readData32_U0_C_1_we0),
        .readData32_U0_C_2_we0(readData32_U0_C_2_we0),
        .readData32_U0_C_3_we0(readData32_U0_C_3_we0),
        .readData32_U0_C_4_we0(readData32_U0_C_4_we0),
        .readData32_U0_C_5_we0(readData32_U0_C_5_we0),
        .readData32_U0_C_6_we0(readData32_U0_C_6_we0),
        .readData32_U0_C_7_we0(readData32_U0_C_7_we0),
        .readData32_U0_D_ce0(readData32_U0_D_ce0),
        .readData32_U0_D_output_AXI_out_write(readData32_U0_D_output_AXI_out_write),
        .readData32_U0_ap_done(readData32_U0_ap_done),
        .readData32_U0_ap_start(readData32_U0_ap_start),
        .readData32_U0_m_axi_A_AXI_ARVALID(readData32_U0_m_axi_A_AXI_ARVALID),
        .readData32_U0_m_axi_A_AXI_RREADY(readData32_U0_m_axi_A_AXI_RREADY),
        .readData32_U0_m_axi_B_AXI_ARVALID(readData32_U0_m_axi_B_AXI_ARVALID),
        .readData32_U0_m_axi_B_AXI_RREADY(readData32_U0_m_axi_B_AXI_RREADY),
        .readData32_U0_m_axi_C_AXI_ARVALID(readData32_U0_m_axi_C_AXI_ARVALID),
        .readData32_U0_m_axi_C_AXI_RREADY(readData32_U0_m_axi_C_AXI_RREADY),
        .readData32_U0_m_axi_D_input_AXI_ARVALID(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .readData32_U0_m_axi_D_input_AXI_RREADY(readData32_U0_m_axi_D_input_AXI_RREADY),
        .shiftReg_ce(shiftReg_ce),
        .\state_reg[0] (gmem1_RVALID),
        .\state_reg[0]_0 (gmem2_RVALID),
        .\state_reg[0]_1 (gmem3_RVALID));
  zedboard_base_kernel_2mm_wrapper_0_0_writeData writeData_U0
       (.ADDRBWRADDR(writeData_U0_D_output_address0),
        .D(D_output_AXI_c_dout),
        .D_output_AXI_c_empty_n(D_output_AXI_c_empty_n),
        .D_output_load_reg_3180(D_output_load_reg_3180),
        .Q({writeData_U0_ap_done,writeData_U0_n_13}),
        .WEBWE(writeData_U0_m_axi_D_output_AXI_WVALID),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_26),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[29] (writeData_U0_m_axi_D_output_AXI_AWADDR),
        .data_vld_reg(writeData_U0_n_8),
        .data_vld_reg_0(kernel_2mm_wrapper_gmem4_m_axi_U_n_8),
        .empty_n_reg(writeData_U0_n_4),
        .empty_n_reg_0(writeData_U0_n_5),
        .empty_n_reg_1(writeData_U0_n_11),
        .gmem4_AWREADY(gmem4_AWREADY),
        .gmem4_BVALID(gmem4_BVALID),
        .gmem4_WREADY(gmem4_WREADY),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .push(\bus_write/buff_wdata/push ),
        .writeData_U0_D_output_AXI_offset_read(writeData_U0_D_output_AXI_offset_read),
        .writeData_U0_D_output_ce0(writeData_U0_D_output_ce0),
        .writeData_U0_ap_start(writeData_U0_ap_start),
        .writeData_U0_m_axi_D_output_AXI_AWVALID(writeData_U0_m_axi_D_output_AXI_AWVALID));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_for_control_s_axi
   (out,
    s_axi_for_control_BVALID,
    readData32_U0_ap_start,
    A_AXI,
    B_AXI,
    C_AXI,
    D_input_AXI,
    D_output_AXI,
    s_axi_for_control_RDATA,
    interrupt,
    s_axi_for_control_ARVALID,
    s_axi_for_control_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_for_control_AWADDR,
    Q,
    s_axi_for_control_WDATA,
    s_axi_for_control_WSTRB,
    \ap_CS_fsm_reg[2] ,
    s_axi_for_control_RREADY,
    s_axi_for_control_AWVALID,
    s_axi_for_control_WVALID,
    s_axi_for_control_BREADY,
    ap_idle);
  output [1:0]out;
  output [2:0]s_axi_for_control_BVALID;
  output readData32_U0_ap_start;
  output [29:0]A_AXI;
  output [29:0]B_AXI;
  output [29:0]C_AXI;
  output [29:0]D_input_AXI;
  output [29:0]D_output_AXI;
  output [31:0]s_axi_for_control_RDATA;
  output interrupt;
  input s_axi_for_control_ARVALID;
  input [5:0]s_axi_for_control_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_for_control_AWADDR;
  input [0:0]Q;
  input [31:0]s_axi_for_control_WDATA;
  input [3:0]s_axi_for_control_WSTRB;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input s_axi_for_control_RREADY;
  input s_axi_for_control_AWVALID;
  input s_axi_for_control_WVALID;
  input s_axi_for_control_BREADY;
  input ap_idle;

  wire [29:0]A_AXI;
  wire [29:0]B_AXI;
  wire [29:0]C_AXI;
  wire [29:0]D_input_AXI;
  wire [29:0]D_output_AXI;
  wire \FSM_onehot_rstate[1]_i_1_n_4 ;
  wire \FSM_onehot_rstate[2]_i_1_n_4 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_4_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_4 ;
  wire \FSM_onehot_wstate[2]_i_1_n_4 ;
  wire \FSM_onehot_wstate[3]_i_1_n_4 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_4_[0] ;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire [7:7]data0;
  wire [31:0]int_A_AXI0;
  wire \int_A_AXI_reg_n_4_[0] ;
  wire \int_A_AXI_reg_n_4_[1] ;
  wire [31:0]int_B_AXI0;
  wire \int_B_AXI[31]_i_1_n_4 ;
  wire \int_B_AXI_reg_n_4_[0] ;
  wire \int_B_AXI_reg_n_4_[1] ;
  wire [31:0]int_C_AXI0;
  wire \int_C_AXI[31]_i_1_n_4 ;
  wire \int_C_AXI[31]_i_3_n_4 ;
  wire \int_C_AXI_reg_n_4_[0] ;
  wire \int_C_AXI_reg_n_4_[1] ;
  wire [31:0]int_D_input_AXI0;
  wire \int_D_input_AXI[31]_i_1_n_4 ;
  wire \int_D_input_AXI_reg_n_4_[0] ;
  wire \int_D_input_AXI_reg_n_4_[1] ;
  wire [31:0]int_D_output_AXI0;
  wire \int_D_output_AXI[31]_i_1_n_4 ;
  wire \int_D_output_AXI_reg_n_4_[0] ;
  wire \int_D_output_AXI_reg_n_4_[1] ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_4;
  wire int_ap_done_i_2_n_4;
  wire int_ap_done_i_3_n_4;
  wire int_ap_done_i_4_n_4;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_4;
  wire int_auto_restart_i_1_n_4;
  wire int_gie_i_1_n_4;
  wire int_gie_i_2_n_4;
  wire int_gie_reg_n_4;
  wire \int_ier[0]_i_1_n_4 ;
  wire \int_ier[1]_i_1_n_4 ;
  wire \int_ier[1]_i_2_n_4 ;
  wire \int_ier_reg_n_4_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_4 ;
  wire \int_isr[1]_i_1_n_4 ;
  wire \int_isr_reg_n_4_[0] ;
  wire interrupt;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_0_in;
  wire p_0_in0;
  wire p_1_in;
  wire \rdata[0]_i_1_n_4 ;
  wire \rdata[0]_i_2_n_4 ;
  wire \rdata[0]_i_3_n_4 ;
  wire \rdata[0]_i_4_n_4 ;
  wire \rdata[0]_i_5_n_4 ;
  wire \rdata[10]_i_1_n_4 ;
  wire \rdata[10]_i_2_n_4 ;
  wire \rdata[11]_i_1_n_4 ;
  wire \rdata[11]_i_2_n_4 ;
  wire \rdata[12]_i_1_n_4 ;
  wire \rdata[12]_i_2_n_4 ;
  wire \rdata[13]_i_1_n_4 ;
  wire \rdata[13]_i_2_n_4 ;
  wire \rdata[14]_i_1_n_4 ;
  wire \rdata[14]_i_2_n_4 ;
  wire \rdata[15]_i_1_n_4 ;
  wire \rdata[15]_i_2_n_4 ;
  wire \rdata[16]_i_1_n_4 ;
  wire \rdata[16]_i_2_n_4 ;
  wire \rdata[17]_i_1_n_4 ;
  wire \rdata[17]_i_2_n_4 ;
  wire \rdata[18]_i_1_n_4 ;
  wire \rdata[18]_i_2_n_4 ;
  wire \rdata[19]_i_1_n_4 ;
  wire \rdata[19]_i_2_n_4 ;
  wire \rdata[1]_i_1_n_4 ;
  wire \rdata[1]_i_2_n_4 ;
  wire \rdata[1]_i_3_n_4 ;
  wire \rdata[1]_i_4_n_4 ;
  wire \rdata[20]_i_1_n_4 ;
  wire \rdata[20]_i_2_n_4 ;
  wire \rdata[21]_i_1_n_4 ;
  wire \rdata[21]_i_2_n_4 ;
  wire \rdata[22]_i_1_n_4 ;
  wire \rdata[22]_i_2_n_4 ;
  wire \rdata[23]_i_1_n_4 ;
  wire \rdata[23]_i_2_n_4 ;
  wire \rdata[24]_i_1_n_4 ;
  wire \rdata[24]_i_2_n_4 ;
  wire \rdata[25]_i_1_n_4 ;
  wire \rdata[25]_i_2_n_4 ;
  wire \rdata[26]_i_1_n_4 ;
  wire \rdata[26]_i_2_n_4 ;
  wire \rdata[27]_i_1_n_4 ;
  wire \rdata[27]_i_2_n_4 ;
  wire \rdata[28]_i_1_n_4 ;
  wire \rdata[28]_i_2_n_4 ;
  wire \rdata[29]_i_1_n_4 ;
  wire \rdata[29]_i_2_n_4 ;
  wire \rdata[2]_i_1_n_4 ;
  wire \rdata[2]_i_2_n_4 ;
  wire \rdata[30]_i_1_n_4 ;
  wire \rdata[30]_i_2_n_4 ;
  wire \rdata[31]_i_1_n_4 ;
  wire \rdata[31]_i_3_n_4 ;
  wire \rdata[31]_i_4_n_4 ;
  wire \rdata[3]_i_1_n_4 ;
  wire \rdata[3]_i_2_n_4 ;
  wire \rdata[4]_i_1_n_4 ;
  wire \rdata[4]_i_2_n_4 ;
  wire \rdata[5]_i_1_n_4 ;
  wire \rdata[5]_i_2_n_4 ;
  wire \rdata[6]_i_1_n_4 ;
  wire \rdata[6]_i_2_n_4 ;
  wire \rdata[7]_i_1_n_4 ;
  wire \rdata[7]_i_2_n_4 ;
  wire \rdata[8]_i_1_n_4 ;
  wire \rdata[8]_i_2_n_4 ;
  wire \rdata[9]_i_1_n_4 ;
  wire \rdata[9]_i_2_n_4 ;
  wire readData32_U0_ap_start;
  wire [5:0]s_axi_for_control_ARADDR;
  wire s_axi_for_control_ARVALID;
  wire [5:0]s_axi_for_control_AWADDR;
  wire s_axi_for_control_AWVALID;
  wire s_axi_for_control_BREADY;
  (* RTL_KEEP = "yes" *) wire [2:0]s_axi_for_control_BVALID;
  wire [31:0]s_axi_for_control_RDATA;
  wire s_axi_for_control_RREADY;
  wire [31:0]s_axi_for_control_WDATA;
  wire [3:0]s_axi_for_control_WSTRB;
  wire s_axi_for_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;

  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(out[0]),
        .I1(s_axi_for_control_ARVALID),
        .I2(out[1]),
        .I3(s_axi_for_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(out[1]),
        .I1(s_axi_for_control_RREADY),
        .I2(s_axi_for_control_ARVALID),
        .I3(out[0]),
        .O(\FSM_onehot_rstate[2]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_4 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_4 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_for_control_BVALID[1]),
        .I1(s_axi_for_control_BVALID[0]),
        .I2(s_axi_for_control_AWVALID),
        .I3(s_axi_for_control_BREADY),
        .I4(s_axi_for_control_BVALID[2]),
        .O(\FSM_onehot_wstate[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_for_control_WVALID),
        .I1(s_axi_for_control_BVALID[1]),
        .I2(s_axi_for_control_AWVALID),
        .I3(s_axi_for_control_BVALID[0]),
        .O(\FSM_onehot_wstate[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_for_control_WVALID),
        .I1(s_axi_for_control_BVALID[1]),
        .I2(s_axi_for_control_BREADY),
        .I3(s_axi_for_control_BVALID[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_4 ),
        .Q(s_axi_for_control_BVALID[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_4 ),
        .Q(s_axi_for_control_BVALID[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_4 ),
        .Q(s_axi_for_control_BVALID[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[0]_i_1 
       (.I0(\int_A_AXI_reg_n_4_[0] ),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[0]),
        .O(int_A_AXI0[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[10]_i_1 
       (.I0(A_AXI[8]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[10]),
        .O(int_A_AXI0[10]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[11]_i_1 
       (.I0(A_AXI[9]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[11]),
        .O(int_A_AXI0[11]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[12]_i_1 
       (.I0(A_AXI[10]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[12]),
        .O(int_A_AXI0[12]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[13]_i_1 
       (.I0(A_AXI[11]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[13]),
        .O(int_A_AXI0[13]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[14]_i_1 
       (.I0(A_AXI[12]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[14]),
        .O(int_A_AXI0[14]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[15]_i_1 
       (.I0(A_AXI[13]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[15]),
        .O(int_A_AXI0[15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[16]_i_1 
       (.I0(A_AXI[14]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[16]),
        .O(int_A_AXI0[16]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[17]_i_1 
       (.I0(A_AXI[15]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[17]),
        .O(int_A_AXI0[17]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[18]_i_1 
       (.I0(A_AXI[16]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[18]),
        .O(int_A_AXI0[18]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[19]_i_1 
       (.I0(A_AXI[17]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[19]),
        .O(int_A_AXI0[19]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[1]_i_1 
       (.I0(\int_A_AXI_reg_n_4_[1] ),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[1]),
        .O(int_A_AXI0[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[20]_i_1 
       (.I0(A_AXI[18]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[20]),
        .O(int_A_AXI0[20]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[21]_i_1 
       (.I0(A_AXI[19]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[21]),
        .O(int_A_AXI0[21]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[22]_i_1 
       (.I0(A_AXI[20]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[22]),
        .O(int_A_AXI0[22]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[23]_i_1 
       (.I0(A_AXI[21]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[23]),
        .O(int_A_AXI0[23]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[24]_i_1 
       (.I0(A_AXI[22]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[24]),
        .O(int_A_AXI0[24]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[25]_i_1 
       (.I0(A_AXI[23]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[25]),
        .O(int_A_AXI0[25]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[26]_i_1 
       (.I0(A_AXI[24]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[26]),
        .O(int_A_AXI0[26]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[27]_i_1 
       (.I0(A_AXI[25]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[27]),
        .O(int_A_AXI0[27]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[28]_i_1 
       (.I0(A_AXI[26]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[28]),
        .O(int_A_AXI0[28]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[29]_i_1 
       (.I0(A_AXI[27]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[29]),
        .O(int_A_AXI0[29]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[2]_i_1 
       (.I0(A_AXI[0]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[2]),
        .O(int_A_AXI0[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[30]_i_1 
       (.I0(A_AXI[28]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[30]),
        .O(int_A_AXI0[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_A_AXI[31]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\int_ier[1]_i_2_n_4 ),
        .O(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[31]_i_2 
       (.I0(A_AXI[29]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[31]),
        .O(int_A_AXI0[31]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[3]_i_1 
       (.I0(A_AXI[1]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[3]),
        .O(int_A_AXI0[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[4]_i_1 
       (.I0(A_AXI[2]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[4]),
        .O(int_A_AXI0[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[5]_i_1 
       (.I0(A_AXI[3]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[5]),
        .O(int_A_AXI0[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[6]_i_1 
       (.I0(A_AXI[4]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[6]),
        .O(int_A_AXI0[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[7]_i_1 
       (.I0(A_AXI[5]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[7]),
        .O(int_A_AXI0[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[8]_i_1 
       (.I0(A_AXI[6]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[8]),
        .O(int_A_AXI0[8]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_A_AXI[9]_i_1 
       (.I0(A_AXI[7]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[9]),
        .O(int_A_AXI0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[0]),
        .Q(\int_A_AXI_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[10]),
        .Q(A_AXI[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[11]),
        .Q(A_AXI[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[12]),
        .Q(A_AXI[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[13]),
        .Q(A_AXI[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[14]),
        .Q(A_AXI[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[15]),
        .Q(A_AXI[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[16]),
        .Q(A_AXI[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[17]),
        .Q(A_AXI[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[18]),
        .Q(A_AXI[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[19]),
        .Q(A_AXI[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[1]),
        .Q(\int_A_AXI_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[20]),
        .Q(A_AXI[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[21]),
        .Q(A_AXI[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[22]),
        .Q(A_AXI[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[23]),
        .Q(A_AXI[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[24]),
        .Q(A_AXI[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[25]),
        .Q(A_AXI[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[26]),
        .Q(A_AXI[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[27]),
        .Q(A_AXI[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[28]),
        .Q(A_AXI[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[29]),
        .Q(A_AXI[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[2]),
        .Q(A_AXI[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[30]),
        .Q(A_AXI[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[31]),
        .Q(A_AXI[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[3]),
        .Q(A_AXI[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[4]),
        .Q(A_AXI[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[5]),
        .Q(A_AXI[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[6]),
        .Q(A_AXI[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[7]),
        .Q(A_AXI[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[8]),
        .Q(A_AXI[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_AXI_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_A_AXI0[9]),
        .Q(A_AXI[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[0]_i_1 
       (.I0(\int_B_AXI_reg_n_4_[0] ),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[0]),
        .O(int_B_AXI0[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[10]_i_1 
       (.I0(B_AXI[8]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[10]),
        .O(int_B_AXI0[10]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[11]_i_1 
       (.I0(B_AXI[9]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[11]),
        .O(int_B_AXI0[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[12]_i_1 
       (.I0(B_AXI[10]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[12]),
        .O(int_B_AXI0[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[13]_i_1 
       (.I0(B_AXI[11]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[13]),
        .O(int_B_AXI0[13]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[14]_i_1 
       (.I0(B_AXI[12]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[14]),
        .O(int_B_AXI0[14]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[15]_i_1 
       (.I0(B_AXI[13]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[15]),
        .O(int_B_AXI0[15]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[16]_i_1 
       (.I0(B_AXI[14]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[16]),
        .O(int_B_AXI0[16]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[17]_i_1 
       (.I0(B_AXI[15]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[17]),
        .O(int_B_AXI0[17]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[18]_i_1 
       (.I0(B_AXI[16]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[18]),
        .O(int_B_AXI0[18]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[19]_i_1 
       (.I0(B_AXI[17]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[19]),
        .O(int_B_AXI0[19]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[1]_i_1 
       (.I0(\int_B_AXI_reg_n_4_[1] ),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[1]),
        .O(int_B_AXI0[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[20]_i_1 
       (.I0(B_AXI[18]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[20]),
        .O(int_B_AXI0[20]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[21]_i_1 
       (.I0(B_AXI[19]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[21]),
        .O(int_B_AXI0[21]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[22]_i_1 
       (.I0(B_AXI[20]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[22]),
        .O(int_B_AXI0[22]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[23]_i_1 
       (.I0(B_AXI[21]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[23]),
        .O(int_B_AXI0[23]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[24]_i_1 
       (.I0(B_AXI[22]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[24]),
        .O(int_B_AXI0[24]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[25]_i_1 
       (.I0(B_AXI[23]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[25]),
        .O(int_B_AXI0[25]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[26]_i_1 
       (.I0(B_AXI[24]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[26]),
        .O(int_B_AXI0[26]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[27]_i_1 
       (.I0(B_AXI[25]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[27]),
        .O(int_B_AXI0[27]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[28]_i_1 
       (.I0(B_AXI[26]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[28]),
        .O(int_B_AXI0[28]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[29]_i_1 
       (.I0(B_AXI[27]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[29]),
        .O(int_B_AXI0[29]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[2]_i_1 
       (.I0(B_AXI[0]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[2]),
        .O(int_B_AXI0[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[30]_i_1 
       (.I0(B_AXI[28]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[30]),
        .O(int_B_AXI0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_B_AXI[31]_i_1 
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\int_ier[1]_i_2_n_4 ),
        .O(\int_B_AXI[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[31]_i_2 
       (.I0(B_AXI[29]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[31]),
        .O(int_B_AXI0[31]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[3]_i_1 
       (.I0(B_AXI[1]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[3]),
        .O(int_B_AXI0[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[4]_i_1 
       (.I0(B_AXI[2]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[4]),
        .O(int_B_AXI0[4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[5]_i_1 
       (.I0(B_AXI[3]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[5]),
        .O(int_B_AXI0[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[6]_i_1 
       (.I0(B_AXI[4]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[6]),
        .O(int_B_AXI0[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[7]_i_1 
       (.I0(B_AXI[5]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[7]),
        .O(int_B_AXI0[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[8]_i_1 
       (.I0(B_AXI[6]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[8]),
        .O(int_B_AXI0[8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_B_AXI[9]_i_1 
       (.I0(B_AXI[7]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[9]),
        .O(int_B_AXI0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[0] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[0]),
        .Q(\int_B_AXI_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[10] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[10]),
        .Q(B_AXI[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[11] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[11]),
        .Q(B_AXI[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[12] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[12]),
        .Q(B_AXI[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[13] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[13]),
        .Q(B_AXI[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[14] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[14]),
        .Q(B_AXI[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[15] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[15]),
        .Q(B_AXI[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[16] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[16]),
        .Q(B_AXI[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[17] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[17]),
        .Q(B_AXI[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[18] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[18]),
        .Q(B_AXI[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[19] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[19]),
        .Q(B_AXI[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[1] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[1]),
        .Q(\int_B_AXI_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[20] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[20]),
        .Q(B_AXI[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[21] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[21]),
        .Q(B_AXI[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[22] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[22]),
        .Q(B_AXI[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[23] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[23]),
        .Q(B_AXI[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[24] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[24]),
        .Q(B_AXI[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[25] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[25]),
        .Q(B_AXI[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[26] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[26]),
        .Q(B_AXI[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[27] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[27]),
        .Q(B_AXI[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[28] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[28]),
        .Q(B_AXI[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[29] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[29]),
        .Q(B_AXI[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[2] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[2]),
        .Q(B_AXI[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[30] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[30]),
        .Q(B_AXI[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[31] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[31]),
        .Q(B_AXI[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[3] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[3]),
        .Q(B_AXI[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[4] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[4]),
        .Q(B_AXI[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[5] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[5]),
        .Q(B_AXI[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[6] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[6]),
        .Q(B_AXI[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[7] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[7]),
        .Q(B_AXI[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[8] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[8]),
        .Q(B_AXI[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_AXI_reg[9] 
       (.C(ap_clk),
        .CE(\int_B_AXI[31]_i_1_n_4 ),
        .D(int_B_AXI0[9]),
        .Q(B_AXI[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[0]_i_1 
       (.I0(\int_C_AXI_reg_n_4_[0] ),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[0]),
        .O(int_C_AXI0[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[10]_i_1 
       (.I0(C_AXI[8]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[10]),
        .O(int_C_AXI0[10]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[11]_i_1 
       (.I0(C_AXI[9]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[11]),
        .O(int_C_AXI0[11]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[12]_i_1 
       (.I0(C_AXI[10]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[12]),
        .O(int_C_AXI0[12]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[13]_i_1 
       (.I0(C_AXI[11]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[13]),
        .O(int_C_AXI0[13]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[14]_i_1 
       (.I0(C_AXI[12]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[14]),
        .O(int_C_AXI0[14]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[15]_i_1 
       (.I0(C_AXI[13]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[15]),
        .O(int_C_AXI0[15]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[16]_i_1 
       (.I0(C_AXI[14]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[16]),
        .O(int_C_AXI0[16]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[17]_i_1 
       (.I0(C_AXI[15]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[17]),
        .O(int_C_AXI0[17]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[18]_i_1 
       (.I0(C_AXI[16]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[18]),
        .O(int_C_AXI0[18]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[19]_i_1 
       (.I0(C_AXI[17]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[19]),
        .O(int_C_AXI0[19]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[1]_i_1 
       (.I0(\int_C_AXI_reg_n_4_[1] ),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[1]),
        .O(int_C_AXI0[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[20]_i_1 
       (.I0(C_AXI[18]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[20]),
        .O(int_C_AXI0[20]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[21]_i_1 
       (.I0(C_AXI[19]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[21]),
        .O(int_C_AXI0[21]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[22]_i_1 
       (.I0(C_AXI[20]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[22]),
        .O(int_C_AXI0[22]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[23]_i_1 
       (.I0(C_AXI[21]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[23]),
        .O(int_C_AXI0[23]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[24]_i_1 
       (.I0(C_AXI[22]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[24]),
        .O(int_C_AXI0[24]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[25]_i_1 
       (.I0(C_AXI[23]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[25]),
        .O(int_C_AXI0[25]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[26]_i_1 
       (.I0(C_AXI[24]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[26]),
        .O(int_C_AXI0[26]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[27]_i_1 
       (.I0(C_AXI[25]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[27]),
        .O(int_C_AXI0[27]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[28]_i_1 
       (.I0(C_AXI[26]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[28]),
        .O(int_C_AXI0[28]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[29]_i_1 
       (.I0(C_AXI[27]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[29]),
        .O(int_C_AXI0[29]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[2]_i_1 
       (.I0(C_AXI[0]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[2]),
        .O(int_C_AXI0[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[30]_i_1 
       (.I0(C_AXI[28]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[30]),
        .O(int_C_AXI0[30]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_C_AXI[31]_i_1 
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\int_C_AXI[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[5] ),
        .I4(\waddr_reg_n_4_[2] ),
        .O(\int_C_AXI[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[31]_i_2 
       (.I0(C_AXI[29]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[31]),
        .O(int_C_AXI0[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_C_AXI[31]_i_3 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(s_axi_for_control_BVALID[1]),
        .I3(s_axi_for_control_WVALID),
        .O(\int_C_AXI[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[3]_i_1 
       (.I0(C_AXI[1]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[3]),
        .O(int_C_AXI0[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[4]_i_1 
       (.I0(C_AXI[2]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[4]),
        .O(int_C_AXI0[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[5]_i_1 
       (.I0(C_AXI[3]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[5]),
        .O(int_C_AXI0[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[6]_i_1 
       (.I0(C_AXI[4]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[6]),
        .O(int_C_AXI0[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[7]_i_1 
       (.I0(C_AXI[5]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[7]),
        .O(int_C_AXI0[7]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[8]_i_1 
       (.I0(C_AXI[6]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[8]),
        .O(int_C_AXI0[8]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_C_AXI[9]_i_1 
       (.I0(C_AXI[7]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[9]),
        .O(int_C_AXI0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[0]),
        .Q(\int_C_AXI_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[10]),
        .Q(C_AXI[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[11]),
        .Q(C_AXI[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[12]),
        .Q(C_AXI[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[13]),
        .Q(C_AXI[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[14]),
        .Q(C_AXI[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[15]),
        .Q(C_AXI[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[16]),
        .Q(C_AXI[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[17]),
        .Q(C_AXI[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[18]),
        .Q(C_AXI[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[19]),
        .Q(C_AXI[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[1]),
        .Q(\int_C_AXI_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[20]),
        .Q(C_AXI[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[21]),
        .Q(C_AXI[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[22]),
        .Q(C_AXI[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[23]),
        .Q(C_AXI[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[24]),
        .Q(C_AXI[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[25]),
        .Q(C_AXI[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[26]),
        .Q(C_AXI[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[27]),
        .Q(C_AXI[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[28]),
        .Q(C_AXI[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[29]),
        .Q(C_AXI[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[2]),
        .Q(C_AXI[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[30]),
        .Q(C_AXI[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[31]),
        .Q(C_AXI[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[3]),
        .Q(C_AXI[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[4]),
        .Q(C_AXI[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[5]),
        .Q(C_AXI[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[6]),
        .Q(C_AXI[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[7]),
        .Q(C_AXI[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[8]),
        .Q(C_AXI[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_AXI_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_AXI[31]_i_1_n_4 ),
        .D(int_C_AXI0[9]),
        .Q(C_AXI[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[0]_i_1 
       (.I0(\int_D_input_AXI_reg_n_4_[0] ),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[0]),
        .O(int_D_input_AXI0[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[10]_i_1 
       (.I0(D_input_AXI[8]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[10]),
        .O(int_D_input_AXI0[10]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[11]_i_1 
       (.I0(D_input_AXI[9]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[11]),
        .O(int_D_input_AXI0[11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[12]_i_1 
       (.I0(D_input_AXI[10]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[12]),
        .O(int_D_input_AXI0[12]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[13]_i_1 
       (.I0(D_input_AXI[11]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[13]),
        .O(int_D_input_AXI0[13]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[14]_i_1 
       (.I0(D_input_AXI[12]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[14]),
        .O(int_D_input_AXI0[14]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[15]_i_1 
       (.I0(D_input_AXI[13]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[15]),
        .O(int_D_input_AXI0[15]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[16]_i_1 
       (.I0(D_input_AXI[14]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[16]),
        .O(int_D_input_AXI0[16]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[17]_i_1 
       (.I0(D_input_AXI[15]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[17]),
        .O(int_D_input_AXI0[17]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[18]_i_1 
       (.I0(D_input_AXI[16]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[18]),
        .O(int_D_input_AXI0[18]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[19]_i_1 
       (.I0(D_input_AXI[17]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[19]),
        .O(int_D_input_AXI0[19]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[1]_i_1 
       (.I0(\int_D_input_AXI_reg_n_4_[1] ),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[1]),
        .O(int_D_input_AXI0[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[20]_i_1 
       (.I0(D_input_AXI[18]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[20]),
        .O(int_D_input_AXI0[20]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[21]_i_1 
       (.I0(D_input_AXI[19]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[21]),
        .O(int_D_input_AXI0[21]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[22]_i_1 
       (.I0(D_input_AXI[20]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[22]),
        .O(int_D_input_AXI0[22]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[23]_i_1 
       (.I0(D_input_AXI[21]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[23]),
        .O(int_D_input_AXI0[23]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[24]_i_1 
       (.I0(D_input_AXI[22]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[24]),
        .O(int_D_input_AXI0[24]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[25]_i_1 
       (.I0(D_input_AXI[23]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[25]),
        .O(int_D_input_AXI0[25]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[26]_i_1 
       (.I0(D_input_AXI[24]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[26]),
        .O(int_D_input_AXI0[26]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[27]_i_1 
       (.I0(D_input_AXI[25]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[27]),
        .O(int_D_input_AXI0[27]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[28]_i_1 
       (.I0(D_input_AXI[26]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[28]),
        .O(int_D_input_AXI0[28]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[29]_i_1 
       (.I0(D_input_AXI[27]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[29]),
        .O(int_D_input_AXI0[29]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[2]_i_1 
       (.I0(D_input_AXI[0]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[2]),
        .O(int_D_input_AXI0[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[30]_i_1 
       (.I0(D_input_AXI[28]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[30]),
        .O(int_D_input_AXI0[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_D_input_AXI[31]_i_1 
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\int_C_AXI[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[5] ),
        .I4(\waddr_reg_n_4_[2] ),
        .O(\int_D_input_AXI[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[31]_i_2 
       (.I0(D_input_AXI[29]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[31]),
        .O(int_D_input_AXI0[31]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[3]_i_1 
       (.I0(D_input_AXI[1]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[3]),
        .O(int_D_input_AXI0[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[4]_i_1 
       (.I0(D_input_AXI[2]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[4]),
        .O(int_D_input_AXI0[4]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[5]_i_1 
       (.I0(D_input_AXI[3]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[5]),
        .O(int_D_input_AXI0[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[6]_i_1 
       (.I0(D_input_AXI[4]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[6]),
        .O(int_D_input_AXI0[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[7]_i_1 
       (.I0(D_input_AXI[5]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[7]),
        .O(int_D_input_AXI0[7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[8]_i_1 
       (.I0(D_input_AXI[6]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[8]),
        .O(int_D_input_AXI0[8]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_input_AXI[9]_i_1 
       (.I0(D_input_AXI[7]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[9]),
        .O(int_D_input_AXI0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[0] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[0]),
        .Q(\int_D_input_AXI_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[10] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[10]),
        .Q(D_input_AXI[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[11] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[11]),
        .Q(D_input_AXI[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[12] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[12]),
        .Q(D_input_AXI[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[13] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[13]),
        .Q(D_input_AXI[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[14] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[14]),
        .Q(D_input_AXI[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[15] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[15]),
        .Q(D_input_AXI[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[16] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[16]),
        .Q(D_input_AXI[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[17] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[17]),
        .Q(D_input_AXI[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[18] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[18]),
        .Q(D_input_AXI[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[19] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[19]),
        .Q(D_input_AXI[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[1] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[1]),
        .Q(\int_D_input_AXI_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[20] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[20]),
        .Q(D_input_AXI[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[21] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[21]),
        .Q(D_input_AXI[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[22] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[22]),
        .Q(D_input_AXI[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[23] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[23]),
        .Q(D_input_AXI[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[24] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[24]),
        .Q(D_input_AXI[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[25] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[25]),
        .Q(D_input_AXI[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[26] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[26]),
        .Q(D_input_AXI[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[27] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[27]),
        .Q(D_input_AXI[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[28] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[28]),
        .Q(D_input_AXI[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[29] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[29]),
        .Q(D_input_AXI[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[2] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[2]),
        .Q(D_input_AXI[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[30] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[30]),
        .Q(D_input_AXI[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[31] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[31]),
        .Q(D_input_AXI[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[3] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[3]),
        .Q(D_input_AXI[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[4] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[4]),
        .Q(D_input_AXI[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[5] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[5]),
        .Q(D_input_AXI[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[6] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[6]),
        .Q(D_input_AXI[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[7] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[7]),
        .Q(D_input_AXI[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[8] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[8]),
        .Q(D_input_AXI[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_input_AXI_reg[9] 
       (.C(ap_clk),
        .CE(\int_D_input_AXI[31]_i_1_n_4 ),
        .D(int_D_input_AXI0[9]),
        .Q(D_input_AXI[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[0]_i_1 
       (.I0(\int_D_output_AXI_reg_n_4_[0] ),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[0]),
        .O(int_D_output_AXI0[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[10]_i_1 
       (.I0(D_output_AXI[8]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[10]),
        .O(int_D_output_AXI0[10]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[11]_i_1 
       (.I0(D_output_AXI[9]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[11]),
        .O(int_D_output_AXI0[11]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[12]_i_1 
       (.I0(D_output_AXI[10]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[12]),
        .O(int_D_output_AXI0[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[13]_i_1 
       (.I0(D_output_AXI[11]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[13]),
        .O(int_D_output_AXI0[13]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[14]_i_1 
       (.I0(D_output_AXI[12]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[14]),
        .O(int_D_output_AXI0[14]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[15]_i_1 
       (.I0(D_output_AXI[13]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[15]),
        .O(int_D_output_AXI0[15]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[16]_i_1 
       (.I0(D_output_AXI[14]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[16]),
        .O(int_D_output_AXI0[16]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[17]_i_1 
       (.I0(D_output_AXI[15]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[17]),
        .O(int_D_output_AXI0[17]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[18]_i_1 
       (.I0(D_output_AXI[16]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[18]),
        .O(int_D_output_AXI0[18]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[19]_i_1 
       (.I0(D_output_AXI[17]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[19]),
        .O(int_D_output_AXI0[19]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[1]_i_1 
       (.I0(\int_D_output_AXI_reg_n_4_[1] ),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[1]),
        .O(int_D_output_AXI0[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[20]_i_1 
       (.I0(D_output_AXI[18]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[20]),
        .O(int_D_output_AXI0[20]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[21]_i_1 
       (.I0(D_output_AXI[19]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[21]),
        .O(int_D_output_AXI0[21]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[22]_i_1 
       (.I0(D_output_AXI[20]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[22]),
        .O(int_D_output_AXI0[22]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[23]_i_1 
       (.I0(D_output_AXI[21]),
        .I1(s_axi_for_control_WSTRB[2]),
        .I2(s_axi_for_control_WDATA[23]),
        .O(int_D_output_AXI0[23]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[24]_i_1 
       (.I0(D_output_AXI[22]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[24]),
        .O(int_D_output_AXI0[24]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[25]_i_1 
       (.I0(D_output_AXI[23]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[25]),
        .O(int_D_output_AXI0[25]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[26]_i_1 
       (.I0(D_output_AXI[24]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[26]),
        .O(int_D_output_AXI0[26]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[27]_i_1 
       (.I0(D_output_AXI[25]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[27]),
        .O(int_D_output_AXI0[27]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[28]_i_1 
       (.I0(D_output_AXI[26]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[28]),
        .O(int_D_output_AXI0[28]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[29]_i_1 
       (.I0(D_output_AXI[27]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[29]),
        .O(int_D_output_AXI0[29]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[2]_i_1 
       (.I0(D_output_AXI[0]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[2]),
        .O(int_D_output_AXI0[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[30]_i_1 
       (.I0(D_output_AXI[28]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[30]),
        .O(int_D_output_AXI0[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_D_output_AXI[31]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\int_C_AXI[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[5] ),
        .I4(\waddr_reg_n_4_[2] ),
        .O(\int_D_output_AXI[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[31]_i_2 
       (.I0(D_output_AXI[29]),
        .I1(s_axi_for_control_WSTRB[3]),
        .I2(s_axi_for_control_WDATA[31]),
        .O(int_D_output_AXI0[31]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[3]_i_1 
       (.I0(D_output_AXI[1]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[3]),
        .O(int_D_output_AXI0[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[4]_i_1 
       (.I0(D_output_AXI[2]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[4]),
        .O(int_D_output_AXI0[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[5]_i_1 
       (.I0(D_output_AXI[3]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[5]),
        .O(int_D_output_AXI0[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[6]_i_1 
       (.I0(D_output_AXI[4]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[6]),
        .O(int_D_output_AXI0[6]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[7]_i_1 
       (.I0(D_output_AXI[5]),
        .I1(s_axi_for_control_WSTRB[0]),
        .I2(s_axi_for_control_WDATA[7]),
        .O(int_D_output_AXI0[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[8]_i_1 
       (.I0(D_output_AXI[6]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[8]),
        .O(int_D_output_AXI0[8]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_D_output_AXI[9]_i_1 
       (.I0(D_output_AXI[7]),
        .I1(s_axi_for_control_WSTRB[1]),
        .I2(s_axi_for_control_WDATA[9]),
        .O(int_D_output_AXI0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[0] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[0]),
        .Q(\int_D_output_AXI_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[10] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[10]),
        .Q(D_output_AXI[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[11] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[11]),
        .Q(D_output_AXI[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[12] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[12]),
        .Q(D_output_AXI[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[13] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[13]),
        .Q(D_output_AXI[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[14] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[14]),
        .Q(D_output_AXI[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[15] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[15]),
        .Q(D_output_AXI[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[16] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[16]),
        .Q(D_output_AXI[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[17] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[17]),
        .Q(D_output_AXI[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[18] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[18]),
        .Q(D_output_AXI[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[19] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[19]),
        .Q(D_output_AXI[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[1] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[1]),
        .Q(\int_D_output_AXI_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[20] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[20]),
        .Q(D_output_AXI[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[21] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[21]),
        .Q(D_output_AXI[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[22] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[22]),
        .Q(D_output_AXI[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[23] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[23]),
        .Q(D_output_AXI[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[24] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[24]),
        .Q(D_output_AXI[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[25] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[25]),
        .Q(D_output_AXI[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[26] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[26]),
        .Q(D_output_AXI[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[27] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[27]),
        .Q(D_output_AXI[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[28] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[28]),
        .Q(D_output_AXI[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[29] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[29]),
        .Q(D_output_AXI[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[2] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[2]),
        .Q(D_output_AXI[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[30] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[30]),
        .Q(D_output_AXI[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[31] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[31]),
        .Q(D_output_AXI[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[3] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[3]),
        .Q(D_output_AXI[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[4] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[4]),
        .Q(D_output_AXI[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[5] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[5]),
        .Q(D_output_AXI[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[6] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[6]),
        .Q(D_output_AXI[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[7] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[7]),
        .Q(D_output_AXI[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[8] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[8]),
        .Q(D_output_AXI[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_D_output_AXI_reg[9] 
       (.C(ap_clk),
        .CE(\int_D_output_AXI[31]_i_1_n_4 ),
        .D(int_D_output_AXI0[9]),
        .Q(D_output_AXI[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFF0000)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_4),
        .I1(ar_hs),
        .I2(int_ap_done_i_3_n_4),
        .I3(int_ap_done_i_4_n_4),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_2
       (.I0(s_axi_for_control_ARADDR[2]),
        .I1(s_axi_for_control_ARADDR[3]),
        .O(int_ap_done_i_2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_3
       (.I0(s_axi_for_control_ARADDR[4]),
        .I1(s_axi_for_control_ARADDR[5]),
        .O(int_ap_done_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_4
       (.I0(s_axi_for_control_ARADDR[1]),
        .I1(s_axi_for_control_ARADDR[0]),
        .O(int_ap_done_i_4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_4),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(Q),
        .I2(int_ap_start3_out),
        .I3(readData32_U0_ap_start),
        .O(int_ap_start_i_1_n_4));
  LUT5 #(
    .INIT(32'h00000200)) 
    int_ap_start_i_2
       (.I0(s_axi_for_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(s_axi_for_control_WSTRB[0]),
        .I4(\waddr_reg_n_4_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_4),
        .Q(readData32_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    int_auto_restart_i_1
       (.I0(s_axi_for_control_WDATA[7]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(s_axi_for_control_WSTRB[0]),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\int_ier[1]_i_2_n_4 ),
        .I5(data0),
        .O(int_auto_restart_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_4),
        .Q(data0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    int_gie_i_1
       (.I0(s_axi_for_control_WDATA[0]),
        .I1(\int_C_AXI[31]_i_3_n_4 ),
        .I2(s_axi_for_control_WSTRB[0]),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(int_gie_i_2_n_4),
        .I5(int_gie_reg_n_4),
        .O(int_gie_i_1_n_4));
  LUT3 #(
    .INIT(8'hFD)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[5] ),
        .O(int_gie_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_4),
        .Q(int_gie_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_for_control_WDATA[0]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(s_axi_for_control_WSTRB[0]),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\int_ier[1]_i_2_n_4 ),
        .I5(\int_ier_reg_n_4_[0] ),
        .O(\int_ier[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_for_control_WDATA[1]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(s_axi_for_control_WSTRB[0]),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\int_ier[1]_i_2_n_4 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(s_axi_for_control_BVALID[1]),
        .I3(s_axi_for_control_WVALID),
        .I4(\waddr_reg_n_4_[2] ),
        .I5(\waddr_reg_n_4_[5] ),
        .O(\int_ier[1]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_4 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_for_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_4_[0] ),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\int_isr_reg_n_4_[0] ),
        .O(\int_isr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_isr[0]_i_2 
       (.I0(\int_C_AXI[31]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(s_axi_for_control_WSTRB[0]),
        .I3(\waddr_reg_n_4_[5] ),
        .I4(\waddr_reg_n_4_[4] ),
        .I5(\waddr_reg_n_4_[2] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_for_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(Q),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_4 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_4_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_4),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_4 ),
        .I1(s_axi_for_control_ARADDR[0]),
        .I2(s_axi_for_control_ARADDR[1]),
        .I3(out[0]),
        .I4(s_axi_for_control_ARVALID),
        .I5(s_axi_for_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \rdata[0]_i_2 
       (.I0(s_axi_for_control_ARADDR[3]),
        .I1(s_axi_for_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_4 ),
        .I3(\rdata[0]_i_4_n_4 ),
        .I4(\rdata[0]_i_5_n_4 ),
        .O(\rdata[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_3 
       (.I0(\int_C_AXI_reg_n_4_[0] ),
        .I1(\int_D_output_AXI_reg_n_4_[0] ),
        .I2(s_axi_for_control_ARADDR[5]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(readData32_U0_ap_start),
        .I5(\int_A_AXI_reg_n_4_[0] ),
        .O(\rdata[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_4 
       (.I0(\int_ier_reg_n_4_[0] ),
        .I1(\int_B_AXI_reg_n_4_[0] ),
        .I2(\int_D_input_AXI_reg_n_4_[0] ),
        .I3(s_axi_for_control_ARADDR[5]),
        .I4(s_axi_for_control_ARADDR[4]),
        .O(\rdata[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \rdata[0]_i_5 
       (.I0(s_axi_for_control_ARADDR[2]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(s_axi_for_control_ARADDR[5]),
        .I3(int_gie_reg_n_4),
        .I4(s_axi_for_control_ARADDR[3]),
        .I5(\int_isr_reg_n_4_[0] ),
        .O(\rdata[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_4 ),
        .I1(B_AXI[8]),
        .I2(D_input_AXI[8]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[10]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[10]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[8]),
        .I3(C_AXI[8]),
        .I4(A_AXI[8]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[10]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_4 ),
        .I1(B_AXI[9]),
        .I2(D_input_AXI[9]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[11]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[11]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[9]),
        .I3(C_AXI[9]),
        .I4(A_AXI[9]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[11]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_4 ),
        .I1(B_AXI[10]),
        .I2(D_input_AXI[10]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[12]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[12]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[10]),
        .I3(C_AXI[10]),
        .I4(A_AXI[10]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[12]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_4 ),
        .I1(B_AXI[11]),
        .I2(D_input_AXI[11]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[13]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[13]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[11]),
        .I3(C_AXI[11]),
        .I4(A_AXI[11]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[13]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_4 ),
        .I1(B_AXI[12]),
        .I2(D_input_AXI[12]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[14]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[14]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[12]),
        .I3(C_AXI[12]),
        .I4(A_AXI[12]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[14]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_4 ),
        .I1(B_AXI[13]),
        .I2(D_input_AXI[13]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[15]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[15]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[13]),
        .I3(C_AXI[13]),
        .I4(A_AXI[13]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[15]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_4 ),
        .I1(B_AXI[14]),
        .I2(D_input_AXI[14]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[16]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[16]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[14]),
        .I3(C_AXI[14]),
        .I4(A_AXI[14]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[16]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_4 ),
        .I1(B_AXI[15]),
        .I2(D_input_AXI[15]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[17]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[17]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[15]),
        .I3(C_AXI[15]),
        .I4(A_AXI[15]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[17]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_4 ),
        .I1(B_AXI[16]),
        .I2(D_input_AXI[16]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[18]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[18]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[16]),
        .I3(C_AXI[16]),
        .I4(A_AXI[16]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[18]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_4 ),
        .I1(B_AXI[17]),
        .I2(D_input_AXI[17]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[19]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[19]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[17]),
        .I3(C_AXI[17]),
        .I4(A_AXI[17]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[19]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_4 ),
        .I1(s_axi_for_control_ARADDR[0]),
        .I2(s_axi_for_control_ARADDR[1]),
        .I3(out[0]),
        .I4(s_axi_for_control_ARVALID),
        .I5(s_axi_for_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF0000000CCCCAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_3_n_4 ),
        .I1(\rdata[1]_i_4_n_4 ),
        .I2(int_ap_done_i_3_n_4),
        .I3(p_1_in),
        .I4(s_axi_for_control_ARADDR[3]),
        .I5(s_axi_for_control_ARADDR[2]),
        .O(\rdata[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[1]_i_3 
       (.I0(\int_C_AXI_reg_n_4_[1] ),
        .I1(\int_D_output_AXI_reg_n_4_[1] ),
        .I2(s_axi_for_control_ARADDR[5]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(int_ap_done),
        .I5(\int_A_AXI_reg_n_4_[1] ),
        .O(\rdata[1]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_4 
       (.I0(p_0_in),
        .I1(\int_B_AXI_reg_n_4_[1] ),
        .I2(\int_D_input_AXI_reg_n_4_[1] ),
        .I3(s_axi_for_control_ARADDR[5]),
        .I4(s_axi_for_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_4 ),
        .I1(B_AXI[18]),
        .I2(D_input_AXI[18]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[20]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[20]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[18]),
        .I3(C_AXI[18]),
        .I4(A_AXI[18]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[20]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_4 ),
        .I1(B_AXI[19]),
        .I2(D_input_AXI[19]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[21]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[21]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[19]),
        .I3(C_AXI[19]),
        .I4(A_AXI[19]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[21]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_4 ),
        .I1(B_AXI[20]),
        .I2(D_input_AXI[20]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[22]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[22]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[20]),
        .I3(C_AXI[20]),
        .I4(A_AXI[20]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[22]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_4 ),
        .I1(B_AXI[21]),
        .I2(D_input_AXI[21]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[23]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[23]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[21]),
        .I3(C_AXI[21]),
        .I4(A_AXI[21]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[23]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_4 ),
        .I1(B_AXI[22]),
        .I2(D_input_AXI[22]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[24]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[24]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[22]),
        .I3(C_AXI[22]),
        .I4(A_AXI[22]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[24]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_4 ),
        .I1(B_AXI[23]),
        .I2(D_input_AXI[23]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[25]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[25]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[23]),
        .I3(C_AXI[23]),
        .I4(A_AXI[23]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[25]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_4 ),
        .I1(B_AXI[24]),
        .I2(D_input_AXI[24]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[26]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[26]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[24]),
        .I3(C_AXI[24]),
        .I4(A_AXI[24]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[26]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_4 ),
        .I1(B_AXI[25]),
        .I2(D_input_AXI[25]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[27]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[27]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[25]),
        .I3(C_AXI[25]),
        .I4(A_AXI[25]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[27]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_4 ),
        .I1(B_AXI[26]),
        .I2(D_input_AXI[26]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[28]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[28]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[26]),
        .I3(C_AXI[26]),
        .I4(A_AXI[26]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[28]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_4 ),
        .I1(B_AXI[27]),
        .I2(D_input_AXI[27]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[29]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[29]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[27]),
        .I3(C_AXI[27]),
        .I4(A_AXI[27]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[29]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00F0CC00AAAAAAAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_4 ),
        .I1(B_AXI[0]),
        .I2(D_input_AXI[0]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[2]_i_2 
       (.I0(C_AXI[0]),
        .I1(D_output_AXI[0]),
        .I2(s_axi_for_control_ARADDR[5]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(int_ap_idle),
        .I5(A_AXI[0]),
        .O(\rdata[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_4 ),
        .I1(B_AXI[28]),
        .I2(D_input_AXI[28]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[30]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[30]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[28]),
        .I3(C_AXI[28]),
        .I4(A_AXI[28]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[30]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[31]_i_1 
       (.I0(s_axi_for_control_ARVALID),
        .I1(out[0]),
        .I2(s_axi_for_control_ARADDR[1]),
        .I3(s_axi_for_control_ARADDR[0]),
        .I4(s_axi_for_control_ARADDR[2]),
        .O(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(out[0]),
        .I1(s_axi_for_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_4 ),
        .I1(B_AXI[29]),
        .I2(D_input_AXI[29]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[31]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[31]_i_4 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[29]),
        .I3(C_AXI[29]),
        .I4(A_AXI[29]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h00F0CC00AAAAAAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_4 ),
        .I1(B_AXI[1]),
        .I2(D_input_AXI[1]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[3]_i_2 
       (.I0(C_AXI[1]),
        .I1(D_output_AXI[1]),
        .I2(s_axi_for_control_ARADDR[5]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(int_ap_ready),
        .I5(A_AXI[1]),
        .O(\rdata[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_4 ),
        .I1(B_AXI[2]),
        .I2(D_input_AXI[2]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[4]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[2]),
        .I3(C_AXI[2]),
        .I4(A_AXI[2]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_4 ),
        .I1(B_AXI[3]),
        .I2(D_input_AXI[3]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[5]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[3]),
        .I3(C_AXI[3]),
        .I4(A_AXI[3]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_4 ),
        .I1(B_AXI[4]),
        .I2(D_input_AXI[4]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[6]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[4]),
        .I3(C_AXI[4]),
        .I4(A_AXI[4]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00F0CC00AAAAAAAA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_4 ),
        .I1(B_AXI[5]),
        .I2(D_input_AXI[5]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[7]_i_2 
       (.I0(C_AXI[5]),
        .I1(D_output_AXI[5]),
        .I2(s_axi_for_control_ARADDR[5]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(data0),
        .I5(A_AXI[5]),
        .O(\rdata[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_4 ),
        .I1(B_AXI[6]),
        .I2(D_input_AXI[6]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[8]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[6]),
        .I3(C_AXI[6]),
        .I4(A_AXI[6]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_4 ),
        .I1(B_AXI[7]),
        .I2(D_input_AXI[7]),
        .I3(s_axi_for_control_ARADDR[4]),
        .I4(s_axi_for_control_ARADDR[5]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[9]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[9]_i_2 
       (.I0(s_axi_for_control_ARADDR[5]),
        .I1(s_axi_for_control_ARADDR[4]),
        .I2(D_output_AXI[7]),
        .I3(C_AXI[7]),
        .I4(A_AXI[7]),
        .I5(s_axi_for_control_ARADDR[3]),
        .O(\rdata[9]_i_2_n_4 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_4 ),
        .Q(s_axi_for_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_4 ),
        .Q(s_axi_for_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_for_control_AWVALID),
        .I1(s_axi_for_control_BVALID[0]),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_for_control_AWADDR[0]),
        .Q(\waddr_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_for_control_AWADDR[1]),
        .Q(\waddr_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_for_control_AWADDR[2]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_for_control_AWADDR[3]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_for_control_AWADDR[4]),
        .Q(\waddr_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_for_control_AWADDR[5]),
        .Q(\waddr_reg_n_4_[5] ),
        .R(1'b0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi
   (m_axi_gmem0_RREADY,
    m_axi_gmem0_ARADDR,
    ARLEN,
    m_axi_gmem0_ARVALID,
    I_RDATA,
    I_RVALID,
    gmem0_ARREADY,
    ap_rst_n,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_ARREADY,
    ap_rst_n_inv,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    Q,
    readData32_U0_m_axi_A_AXI_ARVALID,
    readData32_U0_m_axi_A_AXI_RREADY,
    \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp0_iter9,
    ap_block_pp0_stage0_subdone);
  output m_axi_gmem0_RREADY;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]ARLEN;
  output m_axi_gmem0_ARVALID;
  output [31:0]I_RDATA;
  output I_RVALID;
  output gmem0_ARREADY;
  input ap_rst_n;
  input m_axi_gmem0_RVALID;
  input m_axi_gmem0_ARREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input [29:0]Q;
  input readData32_U0_m_axi_A_AXI_ARVALID;
  input readData32_U0_m_axi_A_AXI_RREADY;
  input \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp0_iter9;
  input ap_block_pp0_stage0_subdone;

  wire [3:0]ARLEN;
  wire [32:0]D;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [29:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ;
  wire gmem0_ARREADY;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire readData32_U0_m_axi_A_AXI_ARVALID;
  wire readData32_U0_m_axi_A_AXI_RREADY;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_read bus_read
       (.D(D),
        .I_RDATA(I_RDATA),
        .I_RVALID(I_RVALID),
        .Q(ARLEN),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 (\exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .readData32_U0_m_axi_A_AXI_ARVALID(readData32_U0_m_axi_A_AXI_ARVALID),
        .readData32_U0_m_axi_A_AXI_RREADY(readData32_U0_m_axi_A_AXI_RREADY),
        .s_ready_t_reg(gmem0_ARREADY),
        .\sum_i_i_reg_1266_reg[29] (Q));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem0_m_axi_buffer" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0
   (m_axi_gmem0_RREADY,
    beat_valid,
    \bus_equal_gen.rdata_valid_t_reg ,
    \pout_reg[0] ,
    Q,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    ap_rst_n,
    empty_n_reg_0);
  output m_axi_gmem0_RREADY;
  output beat_valid;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output \pout_reg[0] ;
  output [32:0]Q;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input ap_rst_n;
  input empty_n_reg_0;

  wire [32:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_1_n_4 ;
  wire \dout_buf[24]_i_1_n_4 ;
  wire \dout_buf[25]_i_1_n_4 ;
  wire \dout_buf[26]_i_1_n_4 ;
  wire \dout_buf[27]_i_1_n_4 ;
  wire \dout_buf[28]_i_1_n_4 ;
  wire \dout_buf[29]_i_1_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[30]_i_1_n_4 ;
  wire \dout_buf[31]_i_1_n_4 ;
  wire \dout_buf[34]_i_2_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_i_1_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2_n_4;
  wire empty_n_i_3_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_n_4;
  wire full_n_i_1_n_4;
  wire full_n_i_2__1_n_4;
  wire full_n_i_3__0_n_4;
  wire full_n_i_4_n_4;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire mem_reg_i_10_n_4;
  wire mem_reg_i_8__0_n_4;
  wire mem_reg_i_9_n_4;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_4_[0] ;
  wire \q_tmp_reg_n_4_[10] ;
  wire \q_tmp_reg_n_4_[11] ;
  wire \q_tmp_reg_n_4_[12] ;
  wire \q_tmp_reg_n_4_[13] ;
  wire \q_tmp_reg_n_4_[14] ;
  wire \q_tmp_reg_n_4_[15] ;
  wire \q_tmp_reg_n_4_[16] ;
  wire \q_tmp_reg_n_4_[17] ;
  wire \q_tmp_reg_n_4_[18] ;
  wire \q_tmp_reg_n_4_[19] ;
  wire \q_tmp_reg_n_4_[1] ;
  wire \q_tmp_reg_n_4_[20] ;
  wire \q_tmp_reg_n_4_[21] ;
  wire \q_tmp_reg_n_4_[22] ;
  wire \q_tmp_reg_n_4_[23] ;
  wire \q_tmp_reg_n_4_[24] ;
  wire \q_tmp_reg_n_4_[25] ;
  wire \q_tmp_reg_n_4_[26] ;
  wire \q_tmp_reg_n_4_[27] ;
  wire \q_tmp_reg_n_4_[28] ;
  wire \q_tmp_reg_n_4_[29] ;
  wire \q_tmp_reg_n_4_[2] ;
  wire \q_tmp_reg_n_4_[30] ;
  wire \q_tmp_reg_n_4_[31] ;
  wire \q_tmp_reg_n_4_[34] ;
  wire \q_tmp_reg_n_4_[3] ;
  wire \q_tmp_reg_n_4_[4] ;
  wire \q_tmp_reg_n_4_[5] ;
  wire \q_tmp_reg_n_4_[6] ;
  wire \q_tmp_reg_n_4_[7] ;
  wire \q_tmp_reg_n_4_[8] ;
  wire \q_tmp_reg_n_4_[9] ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire \raddr_reg_n_4_[3] ;
  wire \raddr_reg_n_4_[4] ;
  wire \raddr_reg_n_4_[5] ;
  wire \raddr_reg_n_4_[6] ;
  wire \raddr_reg_n_4_[7] ;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead0;
  wire show_ahead_reg_n_4;
  wire \usedw[0]_i_1_n_4 ;
  wire \usedw[4]_i_2_n_4 ;
  wire \usedw[4]_i_3_n_4 ;
  wire \usedw[4]_i_4_n_4 ;
  wire \usedw[4]_i_5_n_4 ;
  wire \usedw[4]_i_6_n_4 ;
  wire \usedw[7]_i_1__1_n_4 ;
  wire \usedw[7]_i_3_n_4 ;
  wire \usedw[7]_i_4_n_4 ;
  wire \usedw[7]_i_5_n_4 ;
  wire \usedw_reg[4]_i_1_n_10 ;
  wire \usedw_reg[4]_i_1_n_11 ;
  wire \usedw_reg[4]_i_1_n_4 ;
  wire \usedw_reg[4]_i_1_n_5 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_2_n_10 ;
  wire \usedw_reg[7]_i_2_n_11 ;
  wire \usedw_reg[7]_i_2_n_6 ;
  wire \usedw_reg[7]_i_2_n_7 ;
  wire \usedw_reg[7]_i_2_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr[4]_i_1_n_4 ;
  wire \waddr[5]_i_1__0_n_4 ;
  wire \waddr[6]_i_1_n_4 ;
  wire \waddr[6]_i_2_n_4 ;
  wire \waddr[7]_i_2_n_4 ;
  wire \waddr[7]_i_3_n_4 ;
  wire \waddr[7]_i_4_n_4 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_4_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_4_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_4_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_4_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_4_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_4_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_4_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_4_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_4_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_4_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_4_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_4_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_4_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_4_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_4_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_4_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_4_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_4_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_4_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_4_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_4_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[28]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_4_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_4_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_4_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_4_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_4_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[34]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_4_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_4_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_4_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_4_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_4_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_4_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_4_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_4 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_4 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_4 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_4 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_4 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_4 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_4 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_4 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_4 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_4 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_4),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1
       (.I0(usedw_reg__0[0]),
        .I1(empty_n_i_2_n_4),
        .I2(m_axi_gmem0_RVALID),
        .I3(m_axi_gmem0_RREADY),
        .I4(full_n_i_4_n_4),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[2]),
        .I3(empty_n_i_3_n_4),
        .O(empty_n_i_2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[4]),
        .O(empty_n_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFF55FFFFFF55FF)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_4),
        .I2(full_n_i_3__0_n_4),
        .I3(full_n_i_4_n_4),
        .I4(m_axi_gmem0_RREADY),
        .I5(m_axi_gmem0_RVALID),
        .O(full_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__1
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[5]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[4]),
        .O(full_n_i_2__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_4
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(beat_valid),
        .I3(empty_n_reg_n_4),
        .O(full_n_i_4_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_4),
        .Q(m_axi_gmem0_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem0_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_36,mem_reg_n_37}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem0_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1
       (.I0(\raddr_reg_n_4_[7] ),
        .I1(\raddr_reg_n_4_[5] ),
        .I2(mem_reg_i_9_n_4),
        .I3(\raddr_reg_n_4_[6] ),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .I4(empty_n_reg_n_4),
        .I5(\raddr_reg_n_4_[1] ),
        .O(mem_reg_i_10_n_4));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_2
       (.I0(\raddr_reg_n_4_[6] ),
        .I1(\raddr_reg_n_4_[4] ),
        .I2(\raddr_reg_n_4_[3] ),
        .I3(mem_reg_i_10_n_4),
        .I4(\raddr_reg_n_4_[2] ),
        .I5(\raddr_reg_n_4_[5] ),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3
       (.I0(\raddr_reg_n_4_[5] ),
        .I1(\raddr_reg_n_4_[2] ),
        .I2(mem_reg_i_10_n_4),
        .I3(\raddr_reg_n_4_[3] ),
        .I4(\raddr_reg_n_4_[4] ),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4
       (.I0(\raddr_reg_n_4_[2] ),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(full_n_i_4_n_4),
        .I3(\raddr_reg_n_4_[1] ),
        .I4(\raddr_reg_n_4_[3] ),
        .I5(\raddr_reg_n_4_[4] ),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5
       (.I0(\raddr_reg_n_4_[3] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(full_n_i_4_n_4),
        .I3(\raddr_reg_n_4_[0] ),
        .I4(\raddr_reg_n_4_[2] ),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6
       (.I0(\raddr_reg_n_4_[2] ),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(full_n_i_4_n_4),
        .I3(\raddr_reg_n_4_[1] ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7
       (.I0(\raddr_reg_n_4_[1] ),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .I5(\raddr_reg_n_4_[0] ),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__0
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__0_n_4));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_i_9
       (.I0(\raddr_reg_n_4_[4] ),
        .I1(\raddr_reg_n_4_[3] ),
        .I2(\raddr_reg_n_4_[1] ),
        .I3(full_n_i_4_n_4),
        .I4(\raddr_reg_n_4_[0] ),
        .I5(\raddr_reg_n_4_[2] ),
        .O(mem_reg_i_9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4 
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(Q[32]),
        .O(\pout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\q_tmp_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\q_tmp_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\q_tmp_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\q_tmp_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\q_tmp_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\q_tmp_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\q_tmp_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\q_tmp_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\q_tmp_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\q_tmp_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\q_tmp_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\q_tmp_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\q_tmp_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\q_tmp_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\q_tmp_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\q_tmp_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\q_tmp_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\q_tmp_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\q_tmp_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\q_tmp_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\q_tmp_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\q_tmp_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(\q_tmp_reg_n_4_[34] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\q_tmp_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\q_tmp_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_4),
        .Q(\raddr_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h06000000)) 
    show_ahead_i_1
       (.I0(full_n_i_4_n_4),
        .I1(usedw_reg__0[0]),
        .I2(empty_n_i_2_n_4),
        .I3(m_axi_gmem0_RREADY),
        .I4(m_axi_gmem0_RVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_4),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h5955555599999999)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(push),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(empty_n_reg_n_4),
        .O(\usedw[4]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \usedw[7]_i_1__1 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(m_axi_gmem0_RREADY),
        .I5(m_axi_gmem0_RVALID),
        .O(\usedw[7]_i_1__1_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_4 ),
        .D(\usedw[0]_i_1_n_4 ),
        .Q(usedw_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_4 ),
        .D(\usedw_reg[4]_i_1_n_11 ),
        .Q(usedw_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_4 ),
        .D(\usedw_reg[4]_i_1_n_10 ),
        .Q(usedw_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_4 ),
        .D(\usedw_reg[4]_i_1_n_9 ),
        .Q(usedw_reg__0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_4 ),
        .D(\usedw_reg[4]_i_1_n_8 ),
        .Q(usedw_reg__0[4]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_4 ,\usedw_reg[4]_i_1_n_5 ,\usedw_reg[4]_i_1_n_6 ,\usedw_reg[4]_i_1_n_7 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2_n_4 }),
        .O({\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 ,\usedw_reg[4]_i_1_n_10 ,\usedw_reg[4]_i_1_n_11 }),
        .S({\usedw[4]_i_3_n_4 ,\usedw[4]_i_4_n_4 ,\usedw[4]_i_5_n_4 ,\usedw[4]_i_6_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_4 ),
        .D(\usedw_reg[7]_i_2_n_11 ),
        .Q(usedw_reg__0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_4 ),
        .D(\usedw_reg[7]_i_2_n_10 ),
        .Q(usedw_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_4 ),
        .D(\usedw_reg[7]_i_2_n_9 ),
        .Q(usedw_reg__0[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_4 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_6 ,\usedw_reg[7]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_9 ,\usedw_reg[7]_i_2_n_10 ,\usedw_reg[7]_i_2_n_11 }),
        .S({1'b0,\usedw[7]_i_3_n_4 ,\usedw[7]_i_4_n_4 ,\usedw[7]_i_5_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_4 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem0_RVALID),
        .I1(m_axi_gmem0_RREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_4 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_4 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_4 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_4 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_4 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_4 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_4 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem0_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    E,
    \could_multi_bursts.arlen_buf_reg[0] ,
    S,
    rreq_handling_reg,
    \align_len_reg[31] ,
    invalid_len_event_reg,
    invalid_len_event0,
    ap_rst_n_inv,
    rreq_handling_reg_0,
    ap_clk,
    fifo_rreq_valid_buf_reg,
    rreq_handling_reg_1,
    full_n_reg_0,
    ap_rst_n,
    Q,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \end_addr_buf_reg[31] ,
    \sect_cnt_reg[19] ,
    \data_p1_reg[29] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]E;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output [3:0]S;
  output [2:0]rreq_handling_reg;
  output [0:0]\align_len_reg[31] ;
  output [30:0]invalid_len_event_reg;
  output invalid_len_event0;
  input ap_rst_n_inv;
  input rreq_handling_reg_0;
  input ap_clk;
  input fifo_rreq_valid_buf_reg;
  input rreq_handling_reg_1;
  input full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [19:0]\sect_cnt_reg[19] ;
  input [29:0]\data_p1_reg[29] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_4 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_4 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1_n_4;
  wire data_vld_reg_n_4;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__0_n_4;
  wire full_n_i_2__0_n_4;
  wire full_n_reg_0;
  wire invalid_len_event0;
  wire [30:0]invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_4 ;
  wire \mem_reg[4][10]_srl5_n_4 ;
  wire \mem_reg[4][11]_srl5_n_4 ;
  wire \mem_reg[4][12]_srl5_n_4 ;
  wire \mem_reg[4][13]_srl5_n_4 ;
  wire \mem_reg[4][14]_srl5_n_4 ;
  wire \mem_reg[4][15]_srl5_n_4 ;
  wire \mem_reg[4][16]_srl5_n_4 ;
  wire \mem_reg[4][17]_srl5_n_4 ;
  wire \mem_reg[4][18]_srl5_n_4 ;
  wire \mem_reg[4][19]_srl5_n_4 ;
  wire \mem_reg[4][1]_srl5_n_4 ;
  wire \mem_reg[4][20]_srl5_n_4 ;
  wire \mem_reg[4][21]_srl5_n_4 ;
  wire \mem_reg[4][22]_srl5_n_4 ;
  wire \mem_reg[4][23]_srl5_n_4 ;
  wire \mem_reg[4][24]_srl5_n_4 ;
  wire \mem_reg[4][25]_srl5_n_4 ;
  wire \mem_reg[4][26]_srl5_n_4 ;
  wire \mem_reg[4][27]_srl5_n_4 ;
  wire \mem_reg[4][28]_srl5_n_4 ;
  wire \mem_reg[4][29]_srl5_n_4 ;
  wire \mem_reg[4][2]_srl5_n_4 ;
  wire \mem_reg[4][32]_srl5_n_4 ;
  wire \mem_reg[4][3]_srl5_n_4 ;
  wire \mem_reg[4][4]_srl5_n_4 ;
  wire \mem_reg[4][5]_srl5_n_4 ;
  wire \mem_reg[4][6]_srl5_n_4 ;
  wire \mem_reg[4][7]_srl5_n_4 ;
  wire \mem_reg[4][8]_srl5_n_4 ;
  wire \mem_reg[4][9]_srl5_n_4 ;
  wire \pout[0]_i_1_n_4 ;
  wire \pout[1]_i_1_n_4 ;
  wire \pout[2]_i_1_n_4 ;
  wire \pout_reg_n_4_[0] ;
  wire \pout_reg_n_4_[1] ;
  wire \pout_reg_n_4_[2] ;
  wire push;
  wire [2:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rs2f_rreq_ack;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [5:0]\sect_len_buf_reg[9] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(invalid_len_event_reg[30]),
        .O(\align_len_reg[31] ));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_4 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_4 ),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9] [3]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(data_vld_reg_n_4),
        .I5(rreq_handling_reg_0),
        .O(data_vld_i_1_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(data_vld_reg_n_4),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_4),
        .I2(rreq_handling_reg_0),
        .I3(rs2f_rreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_4),
        .O(full_n_i_1__0_n_4));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_4_[2] ),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .O(full_n_i_2__0_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_4),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_rreq_valid),
        .I1(invalid_len_event_reg[30]),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(rreq_handling_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31] [17]),
        .I1(\sect_cnt_reg[19] [17]),
        .I2(\sect_cnt_reg[19] [16]),
        .I3(\end_addr_buf_reg[31] [16]),
        .I4(\sect_cnt_reg[19] [15]),
        .I5(\end_addr_buf_reg[31] [15]),
        .O(rreq_handling_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\end_addr_buf_reg[31] [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [13]),
        .I3(\end_addr_buf_reg[31] [13]),
        .I4(\sect_cnt_reg[19] [12]),
        .I5(\end_addr_buf_reg[31] [12]),
        .O(rreq_handling_reg[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\end_addr_buf_reg[31] [11]),
        .I1(\sect_cnt_reg[19] [11]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\sect_cnt_reg[19] [10]),
        .I5(\end_addr_buf_reg[31] [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(\end_addr_buf_reg[31] [6]),
        .I2(\sect_cnt_reg[19] [7]),
        .I3(\end_addr_buf_reg[31] [7]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\end_addr_buf_reg[31] [5]),
        .I1(\sect_cnt_reg[19] [5]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\sect_cnt_reg[19] [4]),
        .I5(\end_addr_buf_reg[31] [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\end_addr_buf_reg[31] [2]),
        .I1(\sect_cnt_reg[19] [2]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\sect_cnt_reg[19] [1]),
        .I5(\end_addr_buf_reg[31] [1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_4 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(data_vld_reg_n_4),
        .I2(\pout_reg_n_4_[1] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(push),
        .I5(\pout_reg_n_4_[0] ),
        .O(\pout[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_4_[2] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[1] ),
        .I4(data_vld_reg_n_4),
        .I5(rreq_handling_reg_0),
        .O(\pout[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_4_[2] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[1] ),
        .I4(data_vld_reg_n_4),
        .I5(rreq_handling_reg_0),
        .O(\pout[2]_i_1_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][0]_srl5_n_4 ),
        .Q(invalid_len_event_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][10]_srl5_n_4 ),
        .Q(invalid_len_event_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][11]_srl5_n_4 ),
        .Q(invalid_len_event_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][12]_srl5_n_4 ),
        .Q(invalid_len_event_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][13]_srl5_n_4 ),
        .Q(invalid_len_event_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][14]_srl5_n_4 ),
        .Q(invalid_len_event_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][15]_srl5_n_4 ),
        .Q(invalid_len_event_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][16]_srl5_n_4 ),
        .Q(invalid_len_event_reg[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][17]_srl5_n_4 ),
        .Q(invalid_len_event_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][18]_srl5_n_4 ),
        .Q(invalid_len_event_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][19]_srl5_n_4 ),
        .Q(invalid_len_event_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][1]_srl5_n_4 ),
        .Q(invalid_len_event_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][20]_srl5_n_4 ),
        .Q(invalid_len_event_reg[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][21]_srl5_n_4 ),
        .Q(invalid_len_event_reg[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][22]_srl5_n_4 ),
        .Q(invalid_len_event_reg[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][23]_srl5_n_4 ),
        .Q(invalid_len_event_reg[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][24]_srl5_n_4 ),
        .Q(invalid_len_event_reg[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][25]_srl5_n_4 ),
        .Q(invalid_len_event_reg[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][26]_srl5_n_4 ),
        .Q(invalid_len_event_reg[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][27]_srl5_n_4 ),
        .Q(invalid_len_event_reg[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][28]_srl5_n_4 ),
        .Q(invalid_len_event_reg[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][29]_srl5_n_4 ),
        .Q(invalid_len_event_reg[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][2]_srl5_n_4 ),
        .Q(invalid_len_event_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][32]_srl5_n_4 ),
        .Q(invalid_len_event_reg[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][3]_srl5_n_4 ),
        .Q(invalid_len_event_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][4]_srl5_n_4 ),
        .Q(invalid_len_event_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][5]_srl5_n_4 ),
        .Q(invalid_len_event_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][6]_srl5_n_4 ),
        .Q(invalid_len_event_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][7]_srl5_n_4 ),
        .Q(invalid_len_event_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][8]_srl5_n_4 ),
        .Q(invalid_len_event_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][9]_srl5_n_4 ),
        .Q(invalid_len_event_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__0 
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(rreq_handling_reg_1),
        .I3(full_n_reg_0),
        .O(E));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem0_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    SR,
    rreq_handling_reg,
    \q_reg[0] ,
    E,
    \sect_addr_buf_reg[2] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    rreq_handling_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    D,
    next_rreq,
    \sect_addr_buf_reg[2]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    rreq_handling_reg_1,
    CO,
    fifo_rreq_valid,
    \start_addr_buf_reg[31] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    m_axi_gmem0_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \sect_len_buf_reg[7]_0 ,
    Q,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    \start_addr_buf_reg[11] ,
    beat_valid,
    \bus_equal_gen.rdata_valid_t_reg ,
    rdata_ack_t,
    \dout_buf_reg[34] ,
    fifo_rreq_valid_buf_reg,
    invalid_len_event,
    invalid_len_event_reg2,
    \start_addr_reg[31] ,
    O,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[0] ,
    \sect_cnt_reg[0]_0 ,
    empty_n_reg_1);
  output empty_n_reg_0;
  output [0:0]SR;
  output rreq_handling_reg;
  output \q_reg[0] ;
  output [0:0]E;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \sect_len_buf_reg[9] ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9]_0 ;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output rreq_handling_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [19:0]D;
  output next_rreq;
  output [0:0]\sect_addr_buf_reg[2]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input rreq_handling_reg_1;
  input [0:0]CO;
  input fifo_rreq_valid;
  input [0:0]\start_addr_buf_reg[31] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input m_axi_gmem0_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \sect_len_buf_reg[7]_0 ;
  input [3:0]Q;
  input [9:0]\end_addr_buf_reg[11] ;
  input [1:0]\beat_len_buf_reg[9] ;
  input [9:0]\start_addr_buf_reg[11] ;
  input beat_valid;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input rdata_ack_t;
  input [0:0]\dout_buf_reg[34] ;
  input fifo_rreq_valid_buf_reg;
  input invalid_len_event;
  input invalid_len_event_reg2;
  input [19:0]\start_addr_reg[31] ;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[0] ;
  input [0:0]\sect_cnt_reg[0]_0 ;
  input empty_n_reg_1;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]\beat_len_buf_reg[9] ;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__0_n_4;
  wire data_vld_reg_n_4;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [9:0]\end_addr_buf_reg[11] ;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__1_n_4;
  wire full_n_i_2_n_4;
  wire full_n_i_3_n_4;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem0_ARREADY;
  wire next_rreq;
  wire \pout[0]_i_1_n_4 ;
  wire \pout[1]_i_1_n_4 ;
  wire \pout[2]_i_1_n_4 ;
  wire \pout[3]_i_1_n_4 ;
  wire \pout[3]_i_2_n_4 ;
  wire \pout[3]_i_3_n_4 ;
  wire \pout[3]_i_5_n_4 ;
  wire [3:0]pout_reg__0;
  wire \q_reg[0] ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_addr_buf_reg[2]_0 ;
  wire [3:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[0]_0 ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire [19:0]\start_addr_reg[31] ;

  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h40FF404000000000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(m_axi_gmem0_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.arlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(rreq_handling_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4C44)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(rreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__0
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(\pout[3]_i_3_n_4 ),
        .I2(full_n_i_2_n_4),
        .I3(data_vld_reg_n_4),
        .O(data_vld_i_1__0_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34] ),
        .I5(data_vld_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_n_i_1__23
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid),
        .O(\q_reg[0] ));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    empty_n_i_2__19
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_rreq_valid_buf_i_1
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid_buf_reg),
        .I4(fifo_rreq_valid),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__1
       (.I0(full_n_i_2_n_4),
        .I1(ap_rst_n),
        .I2(fifo_rctl_ready),
        .I3(\pout[3]_i_5_n_4 ),
        .I4(pout_reg__0[0]),
        .I5(full_n_i_3_n_4),
        .O(full_n_i_1__1_n_4));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2
       (.I0(data_vld_reg_n_4),
        .I1(\dout_buf_reg[34] ),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2_n_4));
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[3]),
        .I2(pout_reg__0[2]),
        .O(full_n_i_3_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_4),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(rreq_handling_reg),
        .O(\sect_addr_buf_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_5_n_4 ),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[0]),
        .I3(\pout[3]_i_5_n_4 ),
        .O(\pout[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hC004)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_4 ),
        .I1(data_vld_reg_n_4),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(empty_n_reg_1),
        .O(\pout[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(\pout[3]_i_5_n_4 ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h5DFFFFFFFFFFFFFF)) 
    \pout[3]_i_5 
       (.I0(empty_n_reg_1),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(data_vld_reg_n_4),
        .O(\pout[3]_i_5_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_4 ),
        .D(\pout[0]_i_1_n_4 ),
        .Q(pout_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_4 ),
        .D(\pout[1]_i_1_n_4 ),
        .Q(pout_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_4 ),
        .D(\pout[2]_i_1_n_4 ),
        .Q(pout_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_4 ),
        .D(\pout[3]_i_2_n_4 ),
        .Q(pout_reg__0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(rreq_handling_reg),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\start_addr_reg[31] [0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\start_addr_reg[31] [10]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\start_addr_reg[31] [11]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\start_addr_reg[31] [12]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\start_addr_reg[31] [13]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\start_addr_reg[31] [14]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\start_addr_reg[31] [15]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\start_addr_reg[31] [16]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\start_addr_reg[31] [17]),
        .I1(next_rreq),
        .I2(O[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\start_addr_reg[31] [18]),
        .I1(next_rreq),
        .I2(O[1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(\start_addr_reg[31] [19]),
        .I1(next_rreq),
        .I2(O[2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\start_addr_reg[31] [1]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\start_addr_reg[31] [2]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\start_addr_reg[31] [3]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\start_addr_reg[31] [4]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\start_addr_reg[31] [5]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\start_addr_reg[31] [6]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\start_addr_reg[31] [7]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\start_addr_reg[31] [8]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\start_addr_reg[31] [9]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[0]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [0]),
        .I4(\beat_len_buf_reg[9] [0]),
        .I5(\start_addr_buf_reg[11] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [1]),
        .I4(\end_addr_buf_reg[11] [1]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [2]),
        .I4(\end_addr_buf_reg[11] [2]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [3]),
        .I4(\end_addr_buf_reg[11] [3]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [4]),
        .I4(\end_addr_buf_reg[11] [4]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [5]),
        .I4(\end_addr_buf_reg[11] [5]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [6]),
        .I4(\end_addr_buf_reg[11] [6]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [7]),
        .I4(\end_addr_buf_reg[11] [7]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [8]),
        .I4(\end_addr_buf_reg[11] [8]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(rreq_handling_reg),
        .O(\sect_len_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [9]),
        .I4(\end_addr_buf_reg[11] [9]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[9]_0 ));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_read
   (m_axi_gmem0_RREADY,
    s_ready_t_reg,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARADDR,
    Q,
    I_RDATA,
    I_RVALID,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem0_ARREADY,
    readData32_U0_m_axi_A_AXI_ARVALID,
    readData32_U0_m_axi_A_AXI_RREADY,
    \sum_i_i_reg_1266_reg[29] ,
    \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp0_iter9,
    ap_block_pp0_stage0_subdone);
  output m_axi_gmem0_RREADY;
  output s_ready_t_reg;
  output m_axi_gmem0_ARVALID;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]Q;
  output [31:0]I_RDATA;
  output I_RVALID;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem0_ARREADY;
  input readData32_U0_m_axi_A_AXI_ARVALID;
  input readData32_U0_m_axi_A_AXI_RREADY;
  input [29:0]\sum_i_i_reg_1266_reg[29] ;
  input \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp0_iter9;
  input ap_block_pp0_stage0_subdone;

  wire [32:0]D;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [3:0]Q;
  wire align_len0_carry_n_10;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_4_[2] ;
  wire \align_len_reg_n_4_[31] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_4_[0] ;
  wire \beat_len_buf_reg_n_4_[9] ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_9;
  wire [31:0]\bus_equal_gen.data_buf ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_4 ;
  wire \could_multi_bursts.araddr_buf[31]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [34:34]data_pack;
  wire \end_addr_buf[2]_i_1_n_4 ;
  wire \end_addr_buf_reg_n_4_[10] ;
  wire \end_addr_buf_reg_n_4_[11] ;
  wire \end_addr_buf_reg_n_4_[12] ;
  wire \end_addr_buf_reg_n_4_[13] ;
  wire \end_addr_buf_reg_n_4_[14] ;
  wire \end_addr_buf_reg_n_4_[15] ;
  wire \end_addr_buf_reg_n_4_[16] ;
  wire \end_addr_buf_reg_n_4_[17] ;
  wire \end_addr_buf_reg_n_4_[18] ;
  wire \end_addr_buf_reg_n_4_[19] ;
  wire \end_addr_buf_reg_n_4_[20] ;
  wire \end_addr_buf_reg_n_4_[21] ;
  wire \end_addr_buf_reg_n_4_[22] ;
  wire \end_addr_buf_reg_n_4_[23] ;
  wire \end_addr_buf_reg_n_4_[24] ;
  wire \end_addr_buf_reg_n_4_[25] ;
  wire \end_addr_buf_reg_n_4_[26] ;
  wire \end_addr_buf_reg_n_4_[27] ;
  wire \end_addr_buf_reg_n_4_[28] ;
  wire \end_addr_buf_reg_n_4_[29] ;
  wire \end_addr_buf_reg_n_4_[2] ;
  wire \end_addr_buf_reg_n_4_[30] ;
  wire \end_addr_buf_reg_n_4_[31] ;
  wire \end_addr_buf_reg_n_4_[3] ;
  wire \end_addr_buf_reg_n_4_[4] ;
  wire \end_addr_buf_reg_n_4_[5] ;
  wire \end_addr_buf_reg_n_4_[6] ;
  wire \end_addr_buf_reg_n_4_[7] ;
  wire \end_addr_buf_reg_n_4_[8] ;
  wire \end_addr_buf_reg_n_4_[9] ;
  wire end_addr_carry__0_i_1_n_4;
  wire end_addr_carry__0_i_2_n_4;
  wire end_addr_carry__0_i_3_n_4;
  wire end_addr_carry__0_i_4_n_4;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_11;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1_n_4;
  wire end_addr_carry__1_i_2_n_4;
  wire end_addr_carry__1_i_3_n_4;
  wire end_addr_carry__1_i_4_n_4;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_11;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1_n_4;
  wire end_addr_carry__2_i_2_n_4;
  wire end_addr_carry__2_i_3_n_4;
  wire end_addr_carry__2_i_4_n_4;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_11;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1_n_4;
  wire end_addr_carry__3_i_2_n_4;
  wire end_addr_carry__3_i_3_n_4;
  wire end_addr_carry__3_i_4_n_4;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_11;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1_n_4;
  wire end_addr_carry__4_i_2_n_4;
  wire end_addr_carry__4_i_3_n_4;
  wire end_addr_carry__4_i_4_n_4;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_11;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1_n_4;
  wire end_addr_carry__5_i_2_n_4;
  wire end_addr_carry__5_i_3_n_4;
  wire end_addr_carry__5_i_4_n_4;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_11;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1_n_4;
  wire end_addr_carry__6_i_2_n_4;
  wire end_addr_carry__6_n_10;
  wire end_addr_carry__6_n_11;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1_n_4;
  wire end_addr_carry_i_2_n_4;
  wire end_addr_carry_i_3_n_4;
  wire end_addr_carry_i_4_n_4;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_4;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_4;
  wire first_sect_carry__0_i_2_n_4;
  wire first_sect_carry__0_i_3_n_4;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry_i_1_n_4;
  wire first_sect_carry_i_2_n_4;
  wire first_sect_carry_i_3_n_4;
  wire first_sect_carry_i_4_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1_reg_n_4;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire rdata_ack_t;
  wire readData32_U0_m_axi_A_AXI_ARVALID;
  wire readData32_U0_m_axi_A_AXI_RREADY;
  wire rreq_handling_reg_n_4;
  wire rs2f_rreq_ack;
  wire [29:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire \sect_addr_buf[10]_i_1_n_4 ;
  wire \sect_addr_buf[11]_i_2_n_4 ;
  wire \sect_addr_buf[12]_i_1_n_4 ;
  wire \sect_addr_buf[13]_i_1_n_4 ;
  wire \sect_addr_buf[14]_i_1_n_4 ;
  wire \sect_addr_buf[15]_i_1_n_4 ;
  wire \sect_addr_buf[16]_i_1_n_4 ;
  wire \sect_addr_buf[17]_i_1_n_4 ;
  wire \sect_addr_buf[18]_i_1_n_4 ;
  wire \sect_addr_buf[19]_i_1_n_4 ;
  wire \sect_addr_buf[20]_i_1_n_4 ;
  wire \sect_addr_buf[21]_i_1_n_4 ;
  wire \sect_addr_buf[22]_i_1_n_4 ;
  wire \sect_addr_buf[23]_i_1_n_4 ;
  wire \sect_addr_buf[24]_i_1_n_4 ;
  wire \sect_addr_buf[25]_i_1_n_4 ;
  wire \sect_addr_buf[26]_i_1_n_4 ;
  wire \sect_addr_buf[27]_i_1_n_4 ;
  wire \sect_addr_buf[28]_i_1_n_4 ;
  wire \sect_addr_buf[29]_i_1_n_4 ;
  wire \sect_addr_buf[2]_i_1_n_4 ;
  wire \sect_addr_buf[30]_i_1_n_4 ;
  wire \sect_addr_buf[31]_i_1_n_4 ;
  wire \sect_addr_buf[3]_i_1_n_4 ;
  wire \sect_addr_buf[4]_i_1_n_4 ;
  wire \sect_addr_buf[5]_i_1_n_4 ;
  wire \sect_addr_buf[6]_i_1_n_4 ;
  wire \sect_addr_buf[7]_i_1_n_4 ;
  wire \sect_addr_buf[8]_i_1_n_4 ;
  wire \sect_addr_buf[9]_i_1_n_4 ;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_buf_reg_n_4_[10] ;
  wire \start_addr_buf_reg_n_4_[11] ;
  wire \start_addr_buf_reg_n_4_[12] ;
  wire \start_addr_buf_reg_n_4_[13] ;
  wire \start_addr_buf_reg_n_4_[14] ;
  wire \start_addr_buf_reg_n_4_[15] ;
  wire \start_addr_buf_reg_n_4_[16] ;
  wire \start_addr_buf_reg_n_4_[17] ;
  wire \start_addr_buf_reg_n_4_[18] ;
  wire \start_addr_buf_reg_n_4_[19] ;
  wire \start_addr_buf_reg_n_4_[20] ;
  wire \start_addr_buf_reg_n_4_[21] ;
  wire \start_addr_buf_reg_n_4_[22] ;
  wire \start_addr_buf_reg_n_4_[23] ;
  wire \start_addr_buf_reg_n_4_[24] ;
  wire \start_addr_buf_reg_n_4_[25] ;
  wire \start_addr_buf_reg_n_4_[26] ;
  wire \start_addr_buf_reg_n_4_[27] ;
  wire \start_addr_buf_reg_n_4_[28] ;
  wire \start_addr_buf_reg_n_4_[29] ;
  wire \start_addr_buf_reg_n_4_[2] ;
  wire \start_addr_buf_reg_n_4_[30] ;
  wire \start_addr_buf_reg_n_4_[31] ;
  wire \start_addr_buf_reg_n_4_[3] ;
  wire \start_addr_buf_reg_n_4_[4] ;
  wire \start_addr_buf_reg_n_4_[5] ;
  wire \start_addr_buf_reg_n_4_[6] ;
  wire \start_addr_buf_reg_n_4_[7] ;
  wire \start_addr_buf_reg_n_4_[8] ;
  wire \start_addr_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[12] ;
  wire \start_addr_reg_n_4_[13] ;
  wire \start_addr_reg_n_4_[14] ;
  wire \start_addr_reg_n_4_[15] ;
  wire \start_addr_reg_n_4_[16] ;
  wire \start_addr_reg_n_4_[17] ;
  wire \start_addr_reg_n_4_[18] ;
  wire \start_addr_reg_n_4_[19] ;
  wire \start_addr_reg_n_4_[20] ;
  wire \start_addr_reg_n_4_[21] ;
  wire \start_addr_reg_n_4_[22] ;
  wire \start_addr_reg_n_4_[23] ;
  wire \start_addr_reg_n_4_[24] ;
  wire \start_addr_reg_n_4_[25] ;
  wire \start_addr_reg_n_4_[26] ;
  wire \start_addr_reg_n_4_[27] ;
  wire \start_addr_reg_n_4_[28] ;
  wire \start_addr_reg_n_4_[29] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[30] ;
  wire \start_addr_reg_n_4_[31] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [29:0]\sum_i_i_reg_1266_reg[29] ;
  wire zero_len_event0;
  wire [3:2]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:2],align_len0_carry_n_6,align_len0_carry_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data,1'b0}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3],align_len0_carry_n_9,align_len0_carry_n_10,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(align_len0_carry_n_10),
        .Q(\align_len_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(align_len0_carry_n_9),
        .Q(\align_len_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_4_[2] ),
        .Q(\beat_len_buf_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_4_[31] ),
        .Q(\beat_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .Q({data_pack,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_6),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .empty_n_reg_0(fifo_rctl_n_4),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .\pout_reg[0] (buff_rdata_n_7),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf [9]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_6),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_29),
        .Q(m_axi_gmem0_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_10 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_11 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_10 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_11 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_10 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_11 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_10 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_11 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_10 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_5_n_11 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_10 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_5_n_10 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_5_n_9 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem0_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem0_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem0_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_11 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_10 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem0_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem0_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_11 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem0_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_11 }),
        .S(m_axi_gmem0_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_11 }),
        .S(m_axi_gmem0_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_11 }),
        .S(m_axi_gmem0_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_11 }),
        .S(m_axi_gmem0_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_11 }),
        .S(m_axi_gmem0_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_5_n_6 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_5_n_9 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_10 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_11 }),
        .S({1'b0,m_axi_gmem0_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem0_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_10 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_4 ,\could_multi_bursts.araddr_buf[4]_i_4_n_4 ,\could_multi_bursts.araddr_buf[4]_i_5_n_4 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem0_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_11 }),
        .S({m_axi_gmem0_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_4 ,\could_multi_bursts.araddr_buf[8]_i_4_n_4 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_11),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_12),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_13),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_15),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_26),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[2] ),
        .O(\end_addr_buf[2]_i_1_n_4 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_11),
        .Q(\end_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_10),
        .Q(\end_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_9),
        .Q(\end_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_8),
        .Q(\end_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_11),
        .Q(\end_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_10),
        .Q(\end_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_9),
        .Q(\end_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_8),
        .Q(\end_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_11),
        .Q(\end_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_10),
        .Q(\end_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_9),
        .Q(\end_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_8),
        .Q(\end_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_11),
        .Q(\end_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_10),
        .Q(\end_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_9),
        .Q(\end_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_8),
        .Q(\end_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_11),
        .Q(\end_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_10),
        .Q(\end_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_9),
        .Q(\end_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_8),
        .Q(\end_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1_n_4 ),
        .Q(\end_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_11),
        .Q(\end_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_10),
        .Q(\end_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_10),
        .Q(\end_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_9),
        .Q(\end_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_8),
        .Q(\end_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_11),
        .Q(\end_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_10),
        .Q(\end_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_9),
        .Q(\end_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_8),
        .Q(\end_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[5] ,\start_addr_reg_n_4_[4] ,\start_addr_reg_n_4_[3] ,\start_addr_reg_n_4_[2] }),
        .O({end_addr_carry_n_8,end_addr_carry_n_9,end_addr_carry_n_10,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_4,end_addr_carry_i_2_n_4,end_addr_carry_i_3_n_4,end_addr_carry_i_4_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_4),
        .CO({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[9] ,\start_addr_reg_n_4_[8] ,\start_addr_reg_n_4_[7] ,\start_addr_reg_n_4_[6] }),
        .O({end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10,end_addr_carry__0_n_11}),
        .S({end_addr_carry__0_i_1_n_4,end_addr_carry__0_i_2_n_4,end_addr_carry__0_i_3_n_4,end_addr_carry__0_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_4_[9] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_4_[8] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_4_[7] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_4_[6] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_4_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_4),
        .CO({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] ,\start_addr_reg_n_4_[11] ,\start_addr_reg_n_4_[10] }),
        .O({end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10,end_addr_carry__1_n_11}),
        .S({end_addr_carry__1_i_1_n_4,end_addr_carry__1_i_2_n_4,end_addr_carry__1_i_3_n_4,end_addr_carry__1_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_4_[13] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_4_[12] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_4_[11] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_4_[10] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_4_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_4),
        .CO({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] }),
        .O({end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10,end_addr_carry__2_n_11}),
        .S({end_addr_carry__2_i_1_n_4,end_addr_carry__2_i_2_n_4,end_addr_carry__2_i_3_n_4,end_addr_carry__2_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_4_[17] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_4_[16] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_4_[15] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_4_[14] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_4_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_4),
        .CO({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] }),
        .O({end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10,end_addr_carry__3_n_11}),
        .S({end_addr_carry__3_i_1_n_4,end_addr_carry__3_i_2_n_4,end_addr_carry__3_i_3_n_4,end_addr_carry__3_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_4_[21] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_4_[20] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_4_[19] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_4_[18] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_4_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_4),
        .CO({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] }),
        .O({end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10,end_addr_carry__4_n_11}),
        .S({end_addr_carry__4_i_1_n_4,end_addr_carry__4_i_2_n_4,end_addr_carry__4_i_3_n_4,end_addr_carry__4_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_4_[25] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_4_[24] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_4_[23] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_4_[22] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_4_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_4),
        .CO({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] }),
        .O({end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10,end_addr_carry__5_n_11}),
        .S({end_addr_carry__5_i_1_n_4,end_addr_carry__5_i_2_n_4,end_addr_carry__5_i_3_n_4,end_addr_carry__5_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_4_[29] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_4_[28] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_4_[27] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_4_[26] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_4_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_4),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_4_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_10,end_addr_carry__6_n_11}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_4,end_addr_carry__6_i_2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\align_len_reg_n_4_[31] ),
        .I1(\start_addr_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_4_[30] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_4_[5] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_4_[4] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_4_[3] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[2] ),
        .O(end_addr_carry_i_4_n_4));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49}),
        .E(fifo_rctl_n_8),
        .O({sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .Q(p_1_in),
        .SR(fifo_rctl_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\beat_len_buf_reg[9] ({\beat_len_buf_reg_n_4_[9] ,\beat_len_buf_reg_n_4_[0] }),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_29),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_11),
        .\could_multi_bursts.arlen_buf_reg[0]_0 (fifo_rctl_n_14),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_12),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_13),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_15),
        .\could_multi_bursts.loop_cnt_reg[5] (p_20_in),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_26),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\dout_buf_reg[34] (data_pack),
        .empty_n_reg_0(fifo_rctl_n_4),
        .empty_n_reg_1(buff_rdata_n_7),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_4_[11] ,\end_addr_buf_reg_n_4_[10] ,\end_addr_buf_reg_n_4_[9] ,\end_addr_buf_reg_n_4_[8] ,\end_addr_buf_reg_n_4_[7] ,\end_addr_buf_reg_n_4_[6] ,\end_addr_buf_reg_n_4_[5] ,\end_addr_buf_reg_n_4_[4] ,\end_addr_buf_reg_n_4_[3] ,\end_addr_buf_reg_n_4_[2] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_4),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .next_rreq(next_rreq),
        .\q_reg[0] (fifo_rctl_n_7),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_6),
        .rreq_handling_reg_0(fifo_rctl_n_28),
        .rreq_handling_reg_1(rreq_handling_reg_n_4),
        .\sect_addr_buf_reg[2] (fifo_rctl_n_9),
        .\sect_addr_buf_reg[2]_0 (p_21_in),
        .\sect_cnt_reg[0] ({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .\sect_cnt_reg[0]_0 (\sect_cnt_reg_n_4_[0] ),
        .\sect_cnt_reg[12] ({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .\sect_cnt_reg[16] ({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .\sect_cnt_reg[8] ({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .\sect_len_buf_reg[0] (fifo_rctl_n_16),
        .\sect_len_buf_reg[1] (fifo_rctl_n_17),
        .\sect_len_buf_reg[2] (fifo_rctl_n_18),
        .\sect_len_buf_reg[3] (fifo_rctl_n_19),
        .\sect_len_buf_reg[4] (fifo_rctl_n_20),
        .\sect_len_buf_reg[5] (fifo_rctl_n_21),
        .\sect_len_buf_reg[6] (fifo_rctl_n_22),
        .\sect_len_buf_reg[7] (fifo_rctl_n_23),
        .\sect_len_buf_reg[7]_0 (fifo_rreq_n_7),
        .\sect_len_buf_reg[8] (fifo_rctl_n_24),
        .\sect_len_buf_reg[9] (fifo_rctl_n_10),
        .\sect_len_buf_reg[9]_0 (fifo_rctl_n_25),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_4_[11] ,\start_addr_buf_reg_n_4_[10] ,\start_addr_buf_reg_n_4_[9] ,\start_addr_buf_reg_n_4_[8] ,\start_addr_buf_reg_n_4_[7] ,\start_addr_buf_reg_n_4_[6] ,\start_addr_buf_reg_n_4_[5] ,\start_addr_buf_reg_n_4_[4] ,\start_addr_buf_reg_n_4_[3] ,\start_addr_buf_reg_n_4_[2] }),
        .\start_addr_buf_reg[31] (first_sect),
        .\start_addr_reg[31] ({\start_addr_reg_n_4_[31] ,\start_addr_reg_n_4_[30] ,\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] ,\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] ,\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] ,\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] ,\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] }));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0 fifo_rreq
       (.E(fifo_rreq_n_6),
        .Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}),
        .\align_len_reg[31] (zero_len_event0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_7),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\data_p1_reg[29] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({\end_addr_buf_reg_n_4_[31] ,\end_addr_buf_reg_n_4_[30] ,\end_addr_buf_reg_n_4_[29] ,\end_addr_buf_reg_n_4_[28] ,\end_addr_buf_reg_n_4_[27] ,\end_addr_buf_reg_n_4_[26] ,\end_addr_buf_reg_n_4_[25] ,\end_addr_buf_reg_n_4_[24] ,\end_addr_buf_reg_n_4_[23] ,\end_addr_buf_reg_n_4_[22] ,\end_addr_buf_reg_n_4_[21] ,\end_addr_buf_reg_n_4_[20] ,\end_addr_buf_reg_n_4_[19] ,\end_addr_buf_reg_n_4_[18] ,\end_addr_buf_reg_n_4_[17] ,\end_addr_buf_reg_n_4_[16] ,\end_addr_buf_reg_n_4_[15] ,\end_addr_buf_reg_n_4_[14] ,\end_addr_buf_reg_n_4_[13] ,\end_addr_buf_reg_n_4_[12] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_4),
        .full_n_reg_0(fifo_rctl_n_6),
        .invalid_len_event0(invalid_len_event0),
        .invalid_len_event_reg({fifo_rreq_data,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46}),
        .rreq_handling_reg({fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14}),
        .rreq_handling_reg_0(fifo_rctl_n_7),
        .rreq_handling_reg_1(rreq_handling_reg_n_4),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] ,\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] ,\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] ,\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] ,\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] ,\sect_cnt_reg_n_4_[0] }),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] }));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_4),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_4,first_sect_carry_i_2_n_4,first_sect_carry_i_3_n_4,first_sect_carry_i_4_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_4,first_sect_carry__0_i_2_n_4,first_sect_carry__0_i_3_n_4}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\start_addr_buf_reg_n_4_[31] ),
        .I1(\sect_cnt_reg_n_4_[19] ),
        .I2(\start_addr_buf_reg_n_4_[30] ),
        .I3(\sect_cnt_reg_n_4_[18] ),
        .O(first_sect_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\start_addr_buf_reg_n_4_[29] ),
        .I1(\sect_cnt_reg_n_4_[17] ),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(\start_addr_buf_reg_n_4_[27] ),
        .I4(\sect_cnt_reg_n_4_[16] ),
        .I5(\start_addr_buf_reg_n_4_[28] ),
        .O(first_sect_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\start_addr_buf_reg_n_4_[26] ),
        .I1(\sect_cnt_reg_n_4_[14] ),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(\start_addr_buf_reg_n_4_[24] ),
        .I4(\sect_cnt_reg_n_4_[13] ),
        .I5(\start_addr_buf_reg_n_4_[25] ),
        .O(first_sect_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\start_addr_buf_reg_n_4_[23] ),
        .I1(\sect_cnt_reg_n_4_[11] ),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .I3(\start_addr_buf_reg_n_4_[22] ),
        .I4(\sect_cnt_reg_n_4_[9] ),
        .I5(\start_addr_buf_reg_n_4_[21] ),
        .O(first_sect_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_4_[8] ),
        .I1(\start_addr_buf_reg_n_4_[20] ),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(\start_addr_buf_reg_n_4_[18] ),
        .I4(\start_addr_buf_reg_n_4_[19] ),
        .I5(\sect_cnt_reg_n_4_[7] ),
        .O(first_sect_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\start_addr_buf_reg_n_4_[17] ),
        .I1(\sect_cnt_reg_n_4_[5] ),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(\start_addr_buf_reg_n_4_[15] ),
        .I4(\sect_cnt_reg_n_4_[4] ),
        .I5(\start_addr_buf_reg_n_4_[16] ),
        .O(first_sect_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\start_addr_buf_reg_n_4_[14] ),
        .I1(\sect_cnt_reg_n_4_[2] ),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(\start_addr_buf_reg_n_4_[12] ),
        .I4(\sect_cnt_reg_n_4_[1] ),
        .I5(\start_addr_buf_reg_n_4_[13] ),
        .O(first_sect_carry_i_4_n_4));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1_reg_n_4),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_28),
        .Q(rreq_handling_reg_n_4),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(next_beat),
        .I_RDATA(I_RDATA),
        .I_RVALID(I_RVALID),
        .Q(\bus_equal_gen.data_buf ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 (\exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ),
        .rdata_ack_t(rdata_ack_t),
        .readData32_U0_m_axi_A_AXI_RREADY(readData32_U0_m_axi_A_AXI_RREADY));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice_14 rs_rreq
       (.Q(rs2f_rreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\q_reg[29] (rs2f_rreq_data),
        .readData32_U0_m_axi_A_AXI_ARVALID(readData32_U0_m_axi_A_AXI_ARVALID),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\sum_i_i_reg_1266_reg[29] (\sum_i_i_reg_1266_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[10] ),
        .O(\sect_addr_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[11] ),
        .O(\sect_addr_buf[11]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(\sect_addr_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(\sect_addr_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(\sect_addr_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(\sect_addr_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(\sect_addr_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(\sect_addr_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(\sect_addr_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(\sect_addr_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(\sect_addr_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(\sect_addr_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(\sect_addr_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(\sect_addr_buf[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(\sect_addr_buf[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(\sect_addr_buf[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(\sect_addr_buf[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(\sect_addr_buf[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(\sect_addr_buf[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(\sect_addr_buf[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[2] ),
        .O(\sect_addr_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(\sect_addr_buf[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_buf_reg_n_4_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(\sect_addr_buf[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[3] ),
        .O(\sect_addr_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[4] ),
        .O(\sect_addr_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[5] ),
        .O(\sect_addr_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[6] ),
        .O(\sect_addr_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[7] ),
        .O(\sect_addr_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[8] ),
        .O(\sect_addr_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[9] ),
        .O(\sect_addr_buf[9]_i_1_n_4 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[10]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[11]_i_2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[12]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[13]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[14]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[15]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[16]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[17]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[18]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[19]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[20]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[21]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[22]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[23]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[24]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[25]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[26]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[27]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[28]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[29]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[2]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[30]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[31]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[3]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[4]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[5]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[6]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[7]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[8]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[9]_i_1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_rctl_n_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .S({1'b0,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_16),
        .Q(p_1_in[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_17),
        .Q(p_1_in[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_18),
        .Q(p_1_in[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_19),
        .Q(p_1_in[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_21),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_22),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_23),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_24),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_25),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[10] ),
        .Q(\start_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[11] ),
        .Q(\start_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[12] ),
        .Q(\start_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[13] ),
        .Q(\start_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[14] ),
        .Q(\start_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[15] ),
        .Q(\start_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[16] ),
        .Q(\start_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[17] ),
        .Q(\start_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[18] ),
        .Q(\start_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[19] ),
        .Q(\start_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[20] ),
        .Q(\start_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[21] ),
        .Q(\start_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[22] ),
        .Q(\start_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[23] ),
        .Q(\start_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[24] ),
        .Q(\start_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[25] ),
        .Q(\start_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[26] ),
        .Q(\start_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[27] ),
        .Q(\start_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[28] ),
        .Q(\start_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[29] ),
        .Q(\start_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[2] ),
        .Q(\start_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[30] ),
        .Q(\start_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[31] ),
        .Q(\start_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[3] ),
        .Q(\start_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[4] ),
        .Q(\start_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[5] ),
        .Q(\start_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[6] ),
        .Q(\start_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[7] ),
        .Q(\start_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[8] ),
        .Q(\start_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[9] ),
        .Q(\start_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_27),
        .Q(\start_addr_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_26),
        .Q(\start_addr_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_25),
        .Q(\start_addr_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_24),
        .Q(\start_addr_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_23),
        .Q(\start_addr_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_22),
        .Q(\start_addr_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_21),
        .Q(\start_addr_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_20),
        .Q(\start_addr_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_19),
        .Q(\start_addr_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_18),
        .Q(\start_addr_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_17),
        .Q(\start_addr_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:1]next__0;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT2 #(
    .INIT(4'h4)) 
    \FSM_sequential_state[1]_i_1__9 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem0_m_axi_reg_slice" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice_14
   (s_ready_t_reg_0,
    Q,
    \q_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    readData32_U0_m_axi_A_AXI_ARVALID,
    rs2f_rreq_ack,
    \sum_i_i_reg_1266_reg[29] );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [29:0]\q_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input readData32_U0_m_axi_A_AXI_ARVALID;
  input rs2f_rreq_ack;
  input [29:0]\sum_i_i_reg_1266_reg[29] ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_4 ;
  wire \data_p1[10]_i_1_n_4 ;
  wire \data_p1[11]_i_1_n_4 ;
  wire \data_p1[12]_i_1_n_4 ;
  wire \data_p1[13]_i_1_n_4 ;
  wire \data_p1[14]_i_1_n_4 ;
  wire \data_p1[15]_i_1_n_4 ;
  wire \data_p1[16]_i_1_n_4 ;
  wire \data_p1[17]_i_1_n_4 ;
  wire \data_p1[18]_i_1_n_4 ;
  wire \data_p1[19]_i_1_n_4 ;
  wire \data_p1[1]_i_1_n_4 ;
  wire \data_p1[20]_i_1_n_4 ;
  wire \data_p1[21]_i_1_n_4 ;
  wire \data_p1[22]_i_1_n_4 ;
  wire \data_p1[23]_i_1_n_4 ;
  wire \data_p1[24]_i_1_n_4 ;
  wire \data_p1[25]_i_1_n_4 ;
  wire \data_p1[26]_i_1_n_4 ;
  wire \data_p1[27]_i_1_n_4 ;
  wire \data_p1[28]_i_1_n_4 ;
  wire \data_p1[29]_i_2_n_4 ;
  wire \data_p1[2]_i_1_n_4 ;
  wire \data_p1[3]_i_1_n_4 ;
  wire \data_p1[4]_i_1_n_4 ;
  wire \data_p1[5]_i_1_n_4 ;
  wire \data_p1[6]_i_1_n_4 ;
  wire \data_p1[7]_i_1_n_4 ;
  wire \data_p1[8]_i_1_n_4 ;
  wire \data_p1[9]_i_1_n_4 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [29:0]\q_reg[29] ;
  wire readData32_U0_m_axi_A_AXI_ARVALID;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_4 ;
  wire \state[1]_i_1_n_4 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [29:0]\sum_i_i_reg_1266_reg[29] ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(readData32_U0_m_axi_A_AXI_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(readData32_U0_m_axi_A_AXI_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[0] ),
        .O(\data_p1[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[10] ),
        .O(\data_p1[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[11] ),
        .O(\data_p1[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[12] ),
        .O(\data_p1[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[13] ),
        .O(\data_p1[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[14] ),
        .O(\data_p1[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[15] ),
        .O(\data_p1[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[16] ),
        .O(\data_p1[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[17] ),
        .O(\data_p1[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[18] ),
        .O(\data_p1[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[19] ),
        .O(\data_p1[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[1] ),
        .O(\data_p1[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[20] ),
        .O(\data_p1[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[21] ),
        .O(\data_p1[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[22] ),
        .O(\data_p1[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[23] ),
        .O(\data_p1[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[24] ),
        .O(\data_p1[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[25] ),
        .O(\data_p1[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[26] ),
        .O(\data_p1[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[27] ),
        .O(\data_p1[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[28] ),
        .O(\data_p1[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[29]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(readData32_U0_m_axi_A_AXI_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_2 
       (.I0(\sum_i_i_reg_1266_reg[29] [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[29] ),
        .O(\data_p1[29]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[2] ),
        .O(\data_p1[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[3] ),
        .O(\data_p1[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[4] ),
        .O(\data_p1[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[5] ),
        .O(\data_p1[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[6] ),
        .O(\data_p1[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[7] ),
        .O(\data_p1[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[8] ),
        .O(\data_p1[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\sum_i_i_reg_1266_reg[29] [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[9] ),
        .O(\data_p1[9]_i_1_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_4 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_4 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_4 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_4 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_4 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_4 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_4 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_4 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_4 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_4 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_4 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_4 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_4 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_4 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_4 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_4 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_4 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_4 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_4 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_4 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_4 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2_n_4 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_4 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_4 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_4 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_4 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_4 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_4 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_4 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_4 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(readData32_U0_m_axi_A_AXI_ARVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_i_reg_1266_reg[29] [9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(readData32_U0_m_axi_A_AXI_ARVALID),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_4),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(readData32_U0_m_axi_A_AXI_ARVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(readData32_U0_m_axi_A_AXI_ARVALID),
        .I1(state),
        .I2(Q),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_4 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem0_m_axi_reg_slice" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    E,
    I_RVALID,
    I_RDATA,
    ap_rst_n_inv,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg ,
    readData32_U0_m_axi_A_AXI_RREADY,
    beat_valid,
    \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp0_iter9,
    ap_block_pp0_stage0_subdone,
    Q);
  output rdata_ack_t;
  output [0:0]E;
  output I_RVALID;
  output [31:0]I_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input readData32_U0_m_axi_A_AXI_RREADY;
  input beat_valid;
  input \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp0_iter9;
  input ap_block_pp0_stage0_subdone;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [31:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__0_n_4 ;
  wire \data_p1[10]_i_1__0_n_4 ;
  wire \data_p1[11]_i_1__0_n_4 ;
  wire \data_p1[12]_i_1__0_n_4 ;
  wire \data_p1[13]_i_1__0_n_4 ;
  wire \data_p1[14]_i_1__0_n_4 ;
  wire \data_p1[15]_i_1__0_n_4 ;
  wire \data_p1[16]_i_1__0_n_4 ;
  wire \data_p1[17]_i_1__0_n_4 ;
  wire \data_p1[18]_i_1__0_n_4 ;
  wire \data_p1[19]_i_1__0_n_4 ;
  wire \data_p1[1]_i_1__0_n_4 ;
  wire \data_p1[20]_i_1__0_n_4 ;
  wire \data_p1[21]_i_1__0_n_4 ;
  wire \data_p1[22]_i_1__0_n_4 ;
  wire \data_p1[23]_i_1__0_n_4 ;
  wire \data_p1[24]_i_1__0_n_4 ;
  wire \data_p1[25]_i_1__0_n_4 ;
  wire \data_p1[26]_i_1__0_n_4 ;
  wire \data_p1[27]_i_1__0_n_4 ;
  wire \data_p1[28]_i_1__0_n_4 ;
  wire \data_p1[29]_i_1__0_n_4 ;
  wire \data_p1[2]_i_1__0_n_4 ;
  wire \data_p1[30]_i_1_n_4 ;
  wire \data_p1[31]_i_2_n_4 ;
  wire \data_p1[3]_i_1__0_n_4 ;
  wire \data_p1[4]_i_1__0_n_4 ;
  wire \data_p1[5]_i_1__0_n_4 ;
  wire \data_p1[6]_i_1__0_n_4 ;
  wire \data_p1[7]_i_1__0_n_4 ;
  wire \data_p1[8]_i_1__0_n_4 ;
  wire \data_p1[9]_i_1__0_n_4 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire readData32_U0_m_axi_A_AXI_RREADY;
  wire s_ready_t_i_1__0_n_4;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_4 ;
  wire \state[1]_i_1__0_n_4 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(readData32_U0_m_axi_A_AXI_RREADY),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(readData32_U0_m_axi_A_AXI_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[0] ),
        .O(\data_p1[0]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(Q[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[10] ),
        .O(\data_p1[10]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(Q[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[11] ),
        .O(\data_p1[11]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(Q[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[12] ),
        .O(\data_p1[12]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(Q[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[13] ),
        .O(\data_p1[13]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(Q[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[14] ),
        .O(\data_p1[14]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(Q[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[15] ),
        .O(\data_p1[15]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(Q[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[16] ),
        .O(\data_p1[16]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(Q[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[17] ),
        .O(\data_p1[17]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(Q[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[18] ),
        .O(\data_p1[18]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(Q[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[19] ),
        .O(\data_p1[19]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[1] ),
        .O(\data_p1[1]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(Q[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[20] ),
        .O(\data_p1[20]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(Q[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[21] ),
        .O(\data_p1[21]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(Q[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[22] ),
        .O(\data_p1[22]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(Q[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[23] ),
        .O(\data_p1[23]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(Q[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[24] ),
        .O(\data_p1[24]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(Q[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[25] ),
        .O(\data_p1[25]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(Q[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[26] ),
        .O(\data_p1[26]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(Q[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[27] ),
        .O(\data_p1[27]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(Q[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[28] ),
        .O(\data_p1[28]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(Q[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[29] ),
        .O(\data_p1[29]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[2] ),
        .O(\data_p1[2]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(Q[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[30] ),
        .O(\data_p1[30]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0010557500100000)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(\exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(state__0[0]),
        .I5(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(Q[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[31] ),
        .O(\data_p1[31]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[3] ),
        .O(\data_p1[3]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[4] ),
        .O(\data_p1[4]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(Q[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[5] ),
        .O(\data_p1[5]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[6] ),
        .O(\data_p1[6]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(Q[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[7] ),
        .O(\data_p1[7]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(Q[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[8] ),
        .O(\data_p1[8]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(Q[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[9] ),
        .O(\data_p1[9]_i_1__0_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_4 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_4 ),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_4 ),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_4 ),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_4 ),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_4 ),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_4 ),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_4 ),
        .Q(I_RDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_4 ),
        .Q(I_RDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_4 ),
        .Q(I_RDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_4 ),
        .Q(I_RDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_4 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_4 ),
        .Q(I_RDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_4 ),
        .Q(I_RDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_4 ),
        .Q(I_RDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_4 ),
        .Q(I_RDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_4 ),
        .Q(I_RDATA[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_4 ),
        .Q(I_RDATA[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_4 ),
        .Q(I_RDATA[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_4 ),
        .Q(I_RDATA[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_4 ),
        .Q(I_RDATA[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_4 ),
        .Q(I_RDATA[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_4 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_4 ),
        .Q(I_RDATA[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_4 ),
        .Q(I_RDATA[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_4 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_4 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_4 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_4 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_4 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_4 ),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_4 ),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[1]),
        .I2(readData32_U0_m_axi_A_AXI_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_4),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(readData32_U0_m_axi_A_AXI_RREADY),
        .I1(I_RVALID),
        .I2(state),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4FFF4F4F)) 
    \state[1]_i_1__0 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(I_RVALID),
        .I3(\exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 ),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\state[1]_i_1__0_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_4 ),
        .Q(I_RVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_write
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice rs_wreq
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi
   (m_axi_gmem1_RREADY,
    m_axi_gmem1_ARADDR,
    ARLEN,
    m_axi_gmem1_ARVALID,
    I_RDATA,
    I_RVALID,
    gmem1_ARREADY,
    ap_rst_n,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_ARREADY,
    ap_rst_n_inv,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    Q,
    readData32_U0_m_axi_B_AXI_ARVALID,
    readData32_U0_m_axi_B_AXI_RREADY,
    \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ,
    ap_enable_reg_pp1_iter10,
    ap_block_pp1_stage0_subdone);
  output m_axi_gmem1_RREADY;
  output [29:0]m_axi_gmem1_ARADDR;
  output [3:0]ARLEN;
  output m_axi_gmem1_ARVALID;
  output [31:0]I_RDATA;
  output I_RVALID;
  output gmem1_ARREADY;
  input ap_rst_n;
  input m_axi_gmem1_RVALID;
  input m_axi_gmem1_ARREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input [29:0]Q;
  input readData32_U0_m_axi_B_AXI_ARVALID;
  input readData32_U0_m_axi_B_AXI_RREADY;
  input \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ;
  input ap_enable_reg_pp1_iter10;
  input ap_block_pp1_stage0_subdone;

  wire [3:0]ARLEN;
  wire [32:0]D;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [29:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter10;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ;
  wire gmem1_ARREADY;
  wire [29:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire readData32_U0_m_axi_B_AXI_ARVALID;
  wire readData32_U0_m_axi_B_AXI_RREADY;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_read bus_read
       (.D(D),
        .I_RDATA(I_RDATA),
        .I_RVALID(I_RVALID),
        .Q(ARLEN),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 (\exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .readData32_U0_m_axi_B_AXI_ARVALID(readData32_U0_m_axi_B_AXI_ARVALID),
        .readData32_U0_m_axi_B_AXI_RREADY(readData32_U0_m_axi_B_AXI_RREADY),
        .s_ready_t_reg(gmem1_ARREADY),
        .\sum5_i_i_reg_1335_reg[29] (Q));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem1_m_axi_buffer" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0
   (m_axi_gmem1_RREADY,
    beat_valid,
    \bus_equal_gen.rdata_valid_t_reg ,
    \pout_reg[0] ,
    Q,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    ap_rst_n,
    empty_n_reg_0);
  output m_axi_gmem1_RREADY;
  output beat_valid;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output \pout_reg[0] ;
  output [32:0]Q;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input ap_rst_n;
  input empty_n_reg_0;

  wire [32:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_1_n_4 ;
  wire \dout_buf[24]_i_1_n_4 ;
  wire \dout_buf[25]_i_1_n_4 ;
  wire \dout_buf[26]_i_1_n_4 ;
  wire \dout_buf[27]_i_1_n_4 ;
  wire \dout_buf[28]_i_1_n_4 ;
  wire \dout_buf[29]_i_1_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[30]_i_1_n_4 ;
  wire \dout_buf[31]_i_1_n_4 ;
  wire \dout_buf[34]_i_2_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_i_1__0_n_4;
  wire empty_n_i_1__0_n_4;
  wire empty_n_i_2__0_n_4;
  wire empty_n_i_3__0_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_n_4;
  wire full_n_i_1__2_n_4;
  wire full_n_i_2__4_n_4;
  wire full_n_i_3__2_n_4;
  wire full_n_i_4__0_n_4;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire mem_reg_i_10__0_n_4;
  wire mem_reg_i_8__1_n_4;
  wire mem_reg_i_9__0_n_4;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_4_[0] ;
  wire \q_tmp_reg_n_4_[10] ;
  wire \q_tmp_reg_n_4_[11] ;
  wire \q_tmp_reg_n_4_[12] ;
  wire \q_tmp_reg_n_4_[13] ;
  wire \q_tmp_reg_n_4_[14] ;
  wire \q_tmp_reg_n_4_[15] ;
  wire \q_tmp_reg_n_4_[16] ;
  wire \q_tmp_reg_n_4_[17] ;
  wire \q_tmp_reg_n_4_[18] ;
  wire \q_tmp_reg_n_4_[19] ;
  wire \q_tmp_reg_n_4_[1] ;
  wire \q_tmp_reg_n_4_[20] ;
  wire \q_tmp_reg_n_4_[21] ;
  wire \q_tmp_reg_n_4_[22] ;
  wire \q_tmp_reg_n_4_[23] ;
  wire \q_tmp_reg_n_4_[24] ;
  wire \q_tmp_reg_n_4_[25] ;
  wire \q_tmp_reg_n_4_[26] ;
  wire \q_tmp_reg_n_4_[27] ;
  wire \q_tmp_reg_n_4_[28] ;
  wire \q_tmp_reg_n_4_[29] ;
  wire \q_tmp_reg_n_4_[2] ;
  wire \q_tmp_reg_n_4_[30] ;
  wire \q_tmp_reg_n_4_[31] ;
  wire \q_tmp_reg_n_4_[34] ;
  wire \q_tmp_reg_n_4_[3] ;
  wire \q_tmp_reg_n_4_[4] ;
  wire \q_tmp_reg_n_4_[5] ;
  wire \q_tmp_reg_n_4_[6] ;
  wire \q_tmp_reg_n_4_[7] ;
  wire \q_tmp_reg_n_4_[8] ;
  wire \q_tmp_reg_n_4_[9] ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire \raddr_reg_n_4_[3] ;
  wire \raddr_reg_n_4_[4] ;
  wire \raddr_reg_n_4_[5] ;
  wire \raddr_reg_n_4_[6] ;
  wire \raddr_reg_n_4_[7] ;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead0;
  wire show_ahead_reg_n_4;
  wire \usedw[0]_i_1__0_n_4 ;
  wire \usedw[4]_i_2__0_n_4 ;
  wire \usedw[4]_i_3__0_n_4 ;
  wire \usedw[4]_i_4__0_n_4 ;
  wire \usedw[4]_i_5__0_n_4 ;
  wire \usedw[4]_i_6__0_n_4 ;
  wire \usedw[7]_i_1__2_n_4 ;
  wire \usedw[7]_i_3__0_n_4 ;
  wire \usedw[7]_i_4__0_n_4 ;
  wire \usedw[7]_i_5__0_n_4 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[4]_i_1__0_n_10 ;
  wire \usedw_reg[4]_i_1__0_n_11 ;
  wire \usedw_reg[4]_i_1__0_n_4 ;
  wire \usedw_reg[4]_i_1__0_n_5 ;
  wire \usedw_reg[4]_i_1__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[7]_i_2__0_n_10 ;
  wire \usedw_reg[7]_i_2__0_n_11 ;
  wire \usedw_reg[7]_i_2__0_n_6 ;
  wire \usedw_reg[7]_i_2__0_n_7 ;
  wire \usedw_reg[7]_i_2__0_n_9 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_4 ;
  wire \waddr[1]_i_1__0_n_4 ;
  wire \waddr[2]_i_1__0_n_4 ;
  wire \waddr[3]_i_1__0_n_4 ;
  wire \waddr[4]_i_1__0_n_4 ;
  wire \waddr[5]_i_1__1_n_4 ;
  wire \waddr[6]_i_1__0_n_4 ;
  wire \waddr[6]_i_2__0_n_4 ;
  wire \waddr[7]_i_2__0_n_4 ;
  wire \waddr[7]_i_3__0_n_4 ;
  wire \waddr[7]_i_4__0_n_4 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1__0 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_4_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_4_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_4_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_4_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_4_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_4_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_4_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_4_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_4_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_4_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_4_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_4_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_4_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_4_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_4_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_4_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_4_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_4_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_4_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_4_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_4_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[28]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_4_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_4_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_4_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_4_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1__0 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_4_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[34]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_4_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_4_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_4_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_4_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_4_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_4_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_4_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_4 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_4 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_4 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_4 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_4 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_4 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_4 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_4 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_4 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_4 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_4),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1__0
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__0_n_4),
        .I2(m_axi_gmem1_RVALID),
        .I3(m_axi_gmem1_RREADY),
        .I4(full_n_i_4__0_n_4),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[2]),
        .I3(empty_n_i_3__0_n_4),
        .O(empty_n_i_2__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[4]),
        .O(empty_n_i_3__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_4),
        .Q(empty_n_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFF55FFFFFF55FF)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_4),
        .I2(full_n_i_3__2_n_4),
        .I3(full_n_i_4__0_n_4),
        .I4(m_axi_gmem1_RREADY),
        .I5(m_axi_gmem1_RVALID),
        .O(full_n_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__4
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .O(full_n_i_2__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[0]),
        .O(full_n_i_3__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_4__0
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(beat_valid),
        .I3(empty_n_reg_n_4),
        .O(full_n_i_4__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_4),
        .Q(m_axi_gmem1_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__1_n_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem1_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_36,mem_reg_n_37}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem1_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID}));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .I4(empty_n_reg_n_4),
        .I5(\raddr_reg_n_4_[1] ),
        .O(mem_reg_i_10__0_n_4));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__0
       (.I0(\raddr_reg_n_4_[7] ),
        .I1(\raddr_reg_n_4_[5] ),
        .I2(mem_reg_i_9__0_n_4),
        .I3(\raddr_reg_n_4_[6] ),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_2__0
       (.I0(\raddr_reg_n_4_[6] ),
        .I1(\raddr_reg_n_4_[4] ),
        .I2(\raddr_reg_n_4_[3] ),
        .I3(mem_reg_i_10__0_n_4),
        .I4(\raddr_reg_n_4_[2] ),
        .I5(\raddr_reg_n_4_[5] ),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3__0
       (.I0(\raddr_reg_n_4_[5] ),
        .I1(\raddr_reg_n_4_[2] ),
        .I2(mem_reg_i_10__0_n_4),
        .I3(\raddr_reg_n_4_[3] ),
        .I4(\raddr_reg_n_4_[4] ),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4__0
       (.I0(\raddr_reg_n_4_[2] ),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(full_n_i_4__0_n_4),
        .I3(\raddr_reg_n_4_[1] ),
        .I4(\raddr_reg_n_4_[3] ),
        .I5(\raddr_reg_n_4_[4] ),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__0
       (.I0(\raddr_reg_n_4_[3] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(full_n_i_4__0_n_4),
        .I3(\raddr_reg_n_4_[0] ),
        .I4(\raddr_reg_n_4_[2] ),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6__0
       (.I0(\raddr_reg_n_4_[2] ),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(full_n_i_4__0_n_4),
        .I3(\raddr_reg_n_4_[1] ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7__0
       (.I0(\raddr_reg_n_4_[1] ),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .I5(\raddr_reg_n_4_[0] ),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__1
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__1_n_4));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_i_9__0
       (.I0(\raddr_reg_n_4_[4] ),
        .I1(\raddr_reg_n_4_[3] ),
        .I2(\raddr_reg_n_4_[1] ),
        .I3(full_n_i_4__0_n_4),
        .I4(\raddr_reg_n_4_[0] ),
        .I5(\raddr_reg_n_4_[2] ),
        .O(mem_reg_i_9__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4__0 
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(Q[32]),
        .O(\pout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\q_tmp_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\q_tmp_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\q_tmp_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\q_tmp_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\q_tmp_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\q_tmp_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\q_tmp_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\q_tmp_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\q_tmp_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\q_tmp_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\q_tmp_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\q_tmp_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\q_tmp_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\q_tmp_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\q_tmp_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\q_tmp_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\q_tmp_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\q_tmp_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\q_tmp_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\q_tmp_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\q_tmp_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\q_tmp_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(\q_tmp_reg_n_4_[34] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\q_tmp_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\q_tmp_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__1_n_4),
        .Q(\raddr_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h06000000)) 
    show_ahead_i_1__0
       (.I0(full_n_i_4__0_n_4),
        .I1(usedw_reg[0]),
        .I2(empty_n_i_2__0_n_4),
        .I3(m_axi_gmem1_RREADY),
        .I4(m_axi_gmem1_RVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_4),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__0 
       (.I0(usedw_reg[1]),
        .O(\usedw[4]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5__0_n_4 ));
  LUT6 #(
    .INIT(64'h5955555599999999)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg[1]),
        .I1(push),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(empty_n_reg_n_4),
        .O(\usedw[4]_i_6__0_n_4 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \usedw[7]_i_1__2 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(m_axi_gmem1_RREADY),
        .I5(m_axi_gmem1_RVALID),
        .O(\usedw[7]_i_1__2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[7]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__0 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_5__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_4 ),
        .D(\usedw[0]_i_1__0_n_4 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_4 ),
        .D(\usedw_reg[4]_i_1__0_n_11 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_4 ),
        .D(\usedw_reg[4]_i_1__0_n_10 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_4 ),
        .D(\usedw_reg[4]_i_1__0_n_9 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_4 ),
        .D(\usedw_reg[4]_i_1__0_n_8 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_4 ,\usedw_reg[4]_i_1__0_n_5 ,\usedw_reg[4]_i_1__0_n_6 ,\usedw_reg[4]_i_1__0_n_7 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],\usedw[4]_i_2__0_n_4 }),
        .O({\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 ,\usedw_reg[4]_i_1__0_n_10 ,\usedw_reg[4]_i_1__0_n_11 }),
        .S({\usedw[4]_i_3__0_n_4 ,\usedw[4]_i_4__0_n_4 ,\usedw[4]_i_5__0_n_4 ,\usedw[4]_i_6__0_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_4 ),
        .D(\usedw_reg[7]_i_2__0_n_11 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_4 ),
        .D(\usedw_reg[7]_i_2__0_n_10 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_4 ),
        .D(\usedw_reg[7]_i_2__0_n_9 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__0 
       (.CI(\usedw_reg[4]_i_1__0_n_4 ),
        .CO({\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__0_n_6 ,\usedw_reg[7]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED [3],\usedw_reg[7]_i_2__0_n_9 ,\usedw_reg[7]_i_2__0_n_10 ,\usedw_reg[7]_i_2__0_n_11 }),
        .S({1'b0,\usedw[7]_i_3__0_n_4 ,\usedw[7]_i_4__0_n_4 ,\usedw[7]_i_5__0_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_4 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_gmem1_RVALID),
        .I1(m_axi_gmem1_RREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_4 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_4 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_4 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_4 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_4 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_4 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_4 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_4 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_4 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_4 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem1_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    E,
    \could_multi_bursts.arlen_buf_reg[0] ,
    S,
    rreq_handling_reg,
    \align_len_reg[31] ,
    invalid_len_event_reg,
    invalid_len_event0,
    ap_rst_n_inv,
    rreq_handling_reg_0,
    ap_clk,
    fifo_rreq_valid_buf_reg,
    rreq_handling_reg_1,
    full_n_reg_0,
    ap_rst_n,
    Q,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \end_addr_buf_reg[31] ,
    \sect_cnt_reg[19] ,
    \data_p1_reg[29] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]E;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output [3:0]S;
  output [2:0]rreq_handling_reg;
  output [0:0]\align_len_reg[31] ;
  output [30:0]invalid_len_event_reg;
  output invalid_len_event0;
  input ap_rst_n_inv;
  input rreq_handling_reg_0;
  input ap_clk;
  input fifo_rreq_valid_buf_reg;
  input rreq_handling_reg_1;
  input full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [19:0]\sect_cnt_reg[19] ;
  input [29:0]\data_p1_reg[29] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.arlen_buf[3]_i_4__0_n_4 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5__0_n_4 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1__1_n_4;
  wire data_vld_reg_n_4;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__3_n_4;
  wire full_n_i_2__3_n_4;
  wire full_n_reg_0;
  wire invalid_len_event0;
  wire [30:0]invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_4 ;
  wire \mem_reg[4][10]_srl5_n_4 ;
  wire \mem_reg[4][11]_srl5_n_4 ;
  wire \mem_reg[4][12]_srl5_n_4 ;
  wire \mem_reg[4][13]_srl5_n_4 ;
  wire \mem_reg[4][14]_srl5_n_4 ;
  wire \mem_reg[4][15]_srl5_n_4 ;
  wire \mem_reg[4][16]_srl5_n_4 ;
  wire \mem_reg[4][17]_srl5_n_4 ;
  wire \mem_reg[4][18]_srl5_n_4 ;
  wire \mem_reg[4][19]_srl5_n_4 ;
  wire \mem_reg[4][1]_srl5_n_4 ;
  wire \mem_reg[4][20]_srl5_n_4 ;
  wire \mem_reg[4][21]_srl5_n_4 ;
  wire \mem_reg[4][22]_srl5_n_4 ;
  wire \mem_reg[4][23]_srl5_n_4 ;
  wire \mem_reg[4][24]_srl5_n_4 ;
  wire \mem_reg[4][25]_srl5_n_4 ;
  wire \mem_reg[4][26]_srl5_n_4 ;
  wire \mem_reg[4][27]_srl5_n_4 ;
  wire \mem_reg[4][28]_srl5_n_4 ;
  wire \mem_reg[4][29]_srl5_n_4 ;
  wire \mem_reg[4][2]_srl5_n_4 ;
  wire \mem_reg[4][32]_srl5_n_4 ;
  wire \mem_reg[4][3]_srl5_n_4 ;
  wire \mem_reg[4][4]_srl5_n_4 ;
  wire \mem_reg[4][5]_srl5_n_4 ;
  wire \mem_reg[4][6]_srl5_n_4 ;
  wire \mem_reg[4][7]_srl5_n_4 ;
  wire \mem_reg[4][8]_srl5_n_4 ;
  wire \mem_reg[4][9]_srl5_n_4 ;
  wire \pout[0]_i_1__0_n_4 ;
  wire \pout[1]_i_1__0_n_4 ;
  wire \pout[2]_i_1__0_n_4 ;
  wire \pout_reg_n_4_[0] ;
  wire \pout_reg_n_4_[1] ;
  wire \pout_reg_n_4_[2] ;
  wire push;
  wire [2:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rs2f_rreq_ack;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [5:0]\sect_len_buf_reg[9] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1__0
       (.I0(invalid_len_event_reg[30]),
        .O(\align_len_reg[31] ));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4__0_n_4 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5__0_n_4 ),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4__0 
       (.I0(\sect_len_buf_reg[9] [3]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4__0_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5__0 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__1
       (.I0(push),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(data_vld_reg_n_4),
        .I5(rreq_handling_reg_0),
        .O(data_vld_i_1__1_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(data_vld_reg_n_4),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_4),
        .I2(rreq_handling_reg_0),
        .I3(rs2f_rreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_4),
        .O(full_n_i_1__3_n_4));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__3
       (.I0(\pout_reg_n_4_[2] ),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .O(full_n_i_2__3_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_4),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(invalid_len_event_reg[30]),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(rreq_handling_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\end_addr_buf_reg[31] [17]),
        .I1(\sect_cnt_reg[19] [17]),
        .I2(\sect_cnt_reg[19] [16]),
        .I3(\end_addr_buf_reg[31] [16]),
        .I4(\sect_cnt_reg[19] [15]),
        .I5(\end_addr_buf_reg[31] [15]),
        .O(rreq_handling_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\end_addr_buf_reg[31] [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [13]),
        .I3(\end_addr_buf_reg[31] [13]),
        .I4(\sect_cnt_reg[19] [12]),
        .I5(\end_addr_buf_reg[31] [12]),
        .O(rreq_handling_reg[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\end_addr_buf_reg[31] [11]),
        .I1(\sect_cnt_reg[19] [11]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\sect_cnt_reg[19] [10]),
        .I5(\end_addr_buf_reg[31] [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(\end_addr_buf_reg[31] [6]),
        .I2(\sect_cnt_reg[19] [7]),
        .I3(\end_addr_buf_reg[31] [7]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\end_addr_buf_reg[31] [5]),
        .I1(\sect_cnt_reg[19] [5]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\sect_cnt_reg[19] [4]),
        .I5(\end_addr_buf_reg[31] [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\end_addr_buf_reg[31] [2]),
        .I1(\sect_cnt_reg[19] [2]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\sect_cnt_reg[19] [1]),
        .I5(\end_addr_buf_reg[31] [1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_4 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1__0 
       (.I0(rreq_handling_reg_0),
        .I1(data_vld_reg_n_4),
        .I2(\pout_reg_n_4_[1] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(push),
        .I5(\pout_reg_n_4_[0] ),
        .O(\pout[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1__0 
       (.I0(push),
        .I1(\pout_reg_n_4_[2] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[1] ),
        .I4(data_vld_reg_n_4),
        .I5(rreq_handling_reg_0),
        .O(\pout[1]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1__0 
       (.I0(push),
        .I1(\pout_reg_n_4_[2] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[1] ),
        .I4(data_vld_reg_n_4),
        .I5(rreq_handling_reg_0),
        .O(\pout[2]_i_1__0_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_4 ),
        .Q(\pout_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_4 ),
        .Q(\pout_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_4 ),
        .Q(\pout_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][0]_srl5_n_4 ),
        .Q(invalid_len_event_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][10]_srl5_n_4 ),
        .Q(invalid_len_event_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][11]_srl5_n_4 ),
        .Q(invalid_len_event_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][12]_srl5_n_4 ),
        .Q(invalid_len_event_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][13]_srl5_n_4 ),
        .Q(invalid_len_event_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][14]_srl5_n_4 ),
        .Q(invalid_len_event_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][15]_srl5_n_4 ),
        .Q(invalid_len_event_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][16]_srl5_n_4 ),
        .Q(invalid_len_event_reg[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][17]_srl5_n_4 ),
        .Q(invalid_len_event_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][18]_srl5_n_4 ),
        .Q(invalid_len_event_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][19]_srl5_n_4 ),
        .Q(invalid_len_event_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][1]_srl5_n_4 ),
        .Q(invalid_len_event_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][20]_srl5_n_4 ),
        .Q(invalid_len_event_reg[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][21]_srl5_n_4 ),
        .Q(invalid_len_event_reg[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][22]_srl5_n_4 ),
        .Q(invalid_len_event_reg[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][23]_srl5_n_4 ),
        .Q(invalid_len_event_reg[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][24]_srl5_n_4 ),
        .Q(invalid_len_event_reg[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][25]_srl5_n_4 ),
        .Q(invalid_len_event_reg[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][26]_srl5_n_4 ),
        .Q(invalid_len_event_reg[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][27]_srl5_n_4 ),
        .Q(invalid_len_event_reg[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][28]_srl5_n_4 ),
        .Q(invalid_len_event_reg[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][29]_srl5_n_4 ),
        .Q(invalid_len_event_reg[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][2]_srl5_n_4 ),
        .Q(invalid_len_event_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][32]_srl5_n_4 ),
        .Q(invalid_len_event_reg[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][3]_srl5_n_4 ),
        .Q(invalid_len_event_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][4]_srl5_n_4 ),
        .Q(invalid_len_event_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][5]_srl5_n_4 ),
        .Q(invalid_len_event_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][6]_srl5_n_4 ),
        .Q(invalid_len_event_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][7]_srl5_n_4 ),
        .Q(invalid_len_event_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][8]_srl5_n_4 ),
        .Q(invalid_len_event_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][9]_srl5_n_4 ),
        .Q(invalid_len_event_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__1 
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(rreq_handling_reg_1),
        .I3(full_n_reg_0),
        .O(E));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem1_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    SR,
    rreq_handling_reg,
    \q_reg[0] ,
    E,
    \sect_addr_buf_reg[2] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    rreq_handling_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    D,
    next_rreq,
    \sect_addr_buf_reg[2]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    rreq_handling_reg_1,
    CO,
    fifo_rreq_valid,
    \start_addr_buf_reg[31] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    m_axi_gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \sect_len_buf_reg[7]_0 ,
    Q,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    \start_addr_buf_reg[11] ,
    beat_valid,
    \bus_equal_gen.rdata_valid_t_reg ,
    rdata_ack_t,
    \dout_buf_reg[34] ,
    fifo_rreq_valid_buf_reg,
    invalid_len_event,
    invalid_len_event_reg2,
    \start_addr_reg[31] ,
    O,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[0] ,
    \sect_cnt_reg[0]_0 ,
    empty_n_reg_1);
  output empty_n_reg_0;
  output [0:0]SR;
  output rreq_handling_reg;
  output \q_reg[0] ;
  output [0:0]E;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \sect_len_buf_reg[9] ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9]_0 ;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output rreq_handling_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [19:0]D;
  output next_rreq;
  output [0:0]\sect_addr_buf_reg[2]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input rreq_handling_reg_1;
  input [0:0]CO;
  input fifo_rreq_valid;
  input [0:0]\start_addr_buf_reg[31] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input m_axi_gmem1_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \sect_len_buf_reg[7]_0 ;
  input [3:0]Q;
  input [9:0]\end_addr_buf_reg[11] ;
  input [1:0]\beat_len_buf_reg[9] ;
  input [9:0]\start_addr_buf_reg[11] ;
  input beat_valid;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input rdata_ack_t;
  input [0:0]\dout_buf_reg[34] ;
  input fifo_rreq_valid_buf_reg;
  input invalid_len_event;
  input invalid_len_event_reg2;
  input [19:0]\start_addr_reg[31] ;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[0] ;
  input [0:0]\sect_cnt_reg[0]_0 ;
  input empty_n_reg_1;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]\beat_len_buf_reg[9] ;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__2_n_4;
  wire data_vld_reg_n_4;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__0_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [9:0]\end_addr_buf_reg[11] ;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__4_n_4;
  wire full_n_i_2__2_n_4;
  wire full_n_i_3__1_n_4;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem1_ARREADY;
  wire next_rreq;
  wire \pout[0]_i_1__0_n_4 ;
  wire \pout[1]_i_1__0_n_4 ;
  wire \pout[2]_i_1__0_n_4 ;
  wire \pout[3]_i_1__0_n_4 ;
  wire \pout[3]_i_2__0_n_4 ;
  wire \pout[3]_i_3__0_n_4 ;
  wire \pout[3]_i_5__0_n_4 ;
  wire [3:0]pout_reg;
  wire \q_reg[0] ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_addr_buf_reg[2]_0 ;
  wire [3:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[0]_0 ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire [19:0]\start_addr_reg[31] ;

  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[31]_i_1__0 
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h40FF404000000000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__0 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(m_axi_gmem1_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.arlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ap_rst_n),
        .I1(rreq_handling_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4C44)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(rreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__2
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(\pout[3]_i_3__0_n_4 ),
        .I2(full_n_i_2__2_n_4),
        .I3(data_vld_reg_n_4),
        .O(data_vld_i_1__2_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__0
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34] ),
        .I5(data_vld_reg_n_4),
        .O(empty_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_n_i_1__24
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid),
        .O(\q_reg[0] ));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    empty_n_i_2__20
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_4),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_rreq_valid_buf_i_1__0
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid_buf_reg),
        .I4(fifo_rreq_valid),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__4
       (.I0(full_n_i_2__2_n_4),
        .I1(ap_rst_n),
        .I2(fifo_rctl_ready),
        .I3(\pout[3]_i_5__0_n_4 ),
        .I4(pout_reg[0]),
        .I5(full_n_i_3__1_n_4),
        .O(full_n_i_1__4_n_4));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2__2
       (.I0(data_vld_reg_n_4),
        .I1(\dout_buf_reg[34] ),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2__2_n_4));
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3__1
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3__1_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_4),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1__0
       (.I0(rreq_handling_reg),
        .O(\sect_addr_buf_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1__0 
       (.I0(\pout[3]_i_5__0_n_4 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .I3(\pout[3]_i_5__0_n_4 ),
        .O(\pout[2]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hC004)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_4 ),
        .I1(data_vld_reg_n_4),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(empty_n_reg_1),
        .O(\pout[3]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout[3]_i_5__0_n_4 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[3]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'h5DFFFFFFFFFFFFFF)) 
    \pout[3]_i_5__0 
       (.I0(empty_n_reg_1),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(data_vld_reg_n_4),
        .O(\pout[3]_i_5__0_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_4 ),
        .D(\pout[0]_i_1__0_n_4 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_4 ),
        .D(\pout[1]_i_1__0_n_4 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_4 ),
        .D(\pout[2]_i_1__0_n_4 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_4 ),
        .D(\pout[3]_i_2__0_n_4 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1__0
       (.I0(rreq_handling_reg_1),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(rreq_handling_reg),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\start_addr_reg[31] [0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\start_addr_reg[31] [10]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\start_addr_reg[31] [11]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\start_addr_reg[31] [12]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\start_addr_reg[31] [13]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\start_addr_reg[31] [14]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\start_addr_reg[31] [15]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\start_addr_reg[31] [16]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\start_addr_reg[31] [17]),
        .I1(next_rreq),
        .I2(O[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\start_addr_reg[31] [18]),
        .I1(next_rreq),
        .I2(O[1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(\start_addr_reg[31] [19]),
        .I1(next_rreq),
        .I2(O[2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\start_addr_reg[31] [1]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\start_addr_reg[31] [2]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\start_addr_reg[31] [3]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\start_addr_reg[31] [4]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\start_addr_reg[31] [5]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\start_addr_reg[31] [6]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\start_addr_reg[31] [7]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\start_addr_reg[31] [8]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\start_addr_reg[31] [9]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [0]),
        .I4(\beat_len_buf_reg[9] [0]),
        .I5(\start_addr_buf_reg[11] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [1]),
        .I4(\end_addr_buf_reg[11] [1]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [2]),
        .I4(\end_addr_buf_reg[11] [2]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [3]),
        .I4(\end_addr_buf_reg[11] [3]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [4]),
        .I4(\end_addr_buf_reg[11] [4]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [5]),
        .I4(\end_addr_buf_reg[11] [5]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [6]),
        .I4(\end_addr_buf_reg[11] [6]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [7]),
        .I4(\end_addr_buf_reg[11] [7]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [8]),
        .I4(\end_addr_buf_reg[11] [8]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__1 
       (.I0(rreq_handling_reg),
        .O(\sect_len_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [9]),
        .I4(\end_addr_buf_reg[11] [9]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[9]_0 ));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_read
   (m_axi_gmem1_RREADY,
    s_ready_t_reg,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARADDR,
    Q,
    I_RDATA,
    I_RVALID,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem1_ARREADY,
    readData32_U0_m_axi_B_AXI_ARVALID,
    readData32_U0_m_axi_B_AXI_RREADY,
    \sum5_i_i_reg_1335_reg[29] ,
    \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ,
    ap_enable_reg_pp1_iter10,
    ap_block_pp1_stage0_subdone);
  output m_axi_gmem1_RREADY;
  output s_ready_t_reg;
  output m_axi_gmem1_ARVALID;
  output [29:0]m_axi_gmem1_ARADDR;
  output [3:0]Q;
  output [31:0]I_RDATA;
  output I_RVALID;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem1_ARREADY;
  input readData32_U0_m_axi_B_AXI_ARVALID;
  input readData32_U0_m_axi_B_AXI_RREADY;
  input [29:0]\sum5_i_i_reg_1335_reg[29] ;
  input \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ;
  input ap_enable_reg_pp1_iter10;
  input ap_block_pp1_stage0_subdone;

  wire [32:0]D;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [3:0]Q;
  wire align_len0_carry_n_10;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_4_[2] ;
  wire \align_len_reg_n_4_[31] ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter10;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_4_[0] ;
  wire \beat_len_buf_reg_n_4_[9] ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_9;
  wire [31:0]\bus_equal_gen.data_buf ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_4 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__0_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__0_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__0_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__0_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [34:34]data_pack;
  wire \end_addr_buf[2]_i_1__0_n_4 ;
  wire \end_addr_buf_reg_n_4_[10] ;
  wire \end_addr_buf_reg_n_4_[11] ;
  wire \end_addr_buf_reg_n_4_[12] ;
  wire \end_addr_buf_reg_n_4_[13] ;
  wire \end_addr_buf_reg_n_4_[14] ;
  wire \end_addr_buf_reg_n_4_[15] ;
  wire \end_addr_buf_reg_n_4_[16] ;
  wire \end_addr_buf_reg_n_4_[17] ;
  wire \end_addr_buf_reg_n_4_[18] ;
  wire \end_addr_buf_reg_n_4_[19] ;
  wire \end_addr_buf_reg_n_4_[20] ;
  wire \end_addr_buf_reg_n_4_[21] ;
  wire \end_addr_buf_reg_n_4_[22] ;
  wire \end_addr_buf_reg_n_4_[23] ;
  wire \end_addr_buf_reg_n_4_[24] ;
  wire \end_addr_buf_reg_n_4_[25] ;
  wire \end_addr_buf_reg_n_4_[26] ;
  wire \end_addr_buf_reg_n_4_[27] ;
  wire \end_addr_buf_reg_n_4_[28] ;
  wire \end_addr_buf_reg_n_4_[29] ;
  wire \end_addr_buf_reg_n_4_[2] ;
  wire \end_addr_buf_reg_n_4_[30] ;
  wire \end_addr_buf_reg_n_4_[31] ;
  wire \end_addr_buf_reg_n_4_[3] ;
  wire \end_addr_buf_reg_n_4_[4] ;
  wire \end_addr_buf_reg_n_4_[5] ;
  wire \end_addr_buf_reg_n_4_[6] ;
  wire \end_addr_buf_reg_n_4_[7] ;
  wire \end_addr_buf_reg_n_4_[8] ;
  wire \end_addr_buf_reg_n_4_[9] ;
  wire end_addr_carry__0_i_1__0_n_4;
  wire end_addr_carry__0_i_2__0_n_4;
  wire end_addr_carry__0_i_3__0_n_4;
  wire end_addr_carry__0_i_4__0_n_4;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_11;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__0_n_4;
  wire end_addr_carry__1_i_2__0_n_4;
  wire end_addr_carry__1_i_3__0_n_4;
  wire end_addr_carry__1_i_4__0_n_4;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_11;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__0_n_4;
  wire end_addr_carry__2_i_2__0_n_4;
  wire end_addr_carry__2_i_3__0_n_4;
  wire end_addr_carry__2_i_4__0_n_4;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_11;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__0_n_4;
  wire end_addr_carry__3_i_2__0_n_4;
  wire end_addr_carry__3_i_3__0_n_4;
  wire end_addr_carry__3_i_4__0_n_4;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_11;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__0_n_4;
  wire end_addr_carry__4_i_2__0_n_4;
  wire end_addr_carry__4_i_3__0_n_4;
  wire end_addr_carry__4_i_4__0_n_4;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_11;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__0_n_4;
  wire end_addr_carry__5_i_2__0_n_4;
  wire end_addr_carry__5_i_3__0_n_4;
  wire end_addr_carry__5_i_4__0_n_4;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_11;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__0_n_4;
  wire end_addr_carry__6_i_2__0_n_4;
  wire end_addr_carry__6_n_10;
  wire end_addr_carry__6_n_11;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1__0_n_4;
  wire end_addr_carry_i_2__0_n_4;
  wire end_addr_carry_i_3__0_n_4;
  wire end_addr_carry_i_4__0_n_4;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_4;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_4;
  wire first_sect_carry__0_i_2__0_n_4;
  wire first_sect_carry__0_i_3__0_n_4;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry_i_1__0_n_4;
  wire first_sect_carry_i_2__0_n_4;
  wire first_sect_carry_i_3__0_n_4;
  wire first_sect_carry_i_4__0_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1_reg_n_4;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [29:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire rdata_ack_t;
  wire readData32_U0_m_axi_B_AXI_ARVALID;
  wire readData32_U0_m_axi_B_AXI_RREADY;
  wire rreq_handling_reg_n_4;
  wire rs2f_rreq_ack;
  wire [29:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire \sect_addr_buf[10]_i_1__0_n_4 ;
  wire \sect_addr_buf[11]_i_2__0_n_4 ;
  wire \sect_addr_buf[12]_i_1__0_n_4 ;
  wire \sect_addr_buf[13]_i_1__0_n_4 ;
  wire \sect_addr_buf[14]_i_1__0_n_4 ;
  wire \sect_addr_buf[15]_i_1__0_n_4 ;
  wire \sect_addr_buf[16]_i_1__0_n_4 ;
  wire \sect_addr_buf[17]_i_1__0_n_4 ;
  wire \sect_addr_buf[18]_i_1__0_n_4 ;
  wire \sect_addr_buf[19]_i_1__0_n_4 ;
  wire \sect_addr_buf[20]_i_1__0_n_4 ;
  wire \sect_addr_buf[21]_i_1__0_n_4 ;
  wire \sect_addr_buf[22]_i_1__0_n_4 ;
  wire \sect_addr_buf[23]_i_1__0_n_4 ;
  wire \sect_addr_buf[24]_i_1__0_n_4 ;
  wire \sect_addr_buf[25]_i_1__0_n_4 ;
  wire \sect_addr_buf[26]_i_1__0_n_4 ;
  wire \sect_addr_buf[27]_i_1__0_n_4 ;
  wire \sect_addr_buf[28]_i_1__0_n_4 ;
  wire \sect_addr_buf[29]_i_1__0_n_4 ;
  wire \sect_addr_buf[2]_i_1__0_n_4 ;
  wire \sect_addr_buf[30]_i_1__0_n_4 ;
  wire \sect_addr_buf[31]_i_1__0_n_4 ;
  wire \sect_addr_buf[3]_i_1__0_n_4 ;
  wire \sect_addr_buf[4]_i_1__0_n_4 ;
  wire \sect_addr_buf[5]_i_1__0_n_4 ;
  wire \sect_addr_buf[6]_i_1__0_n_4 ;
  wire \sect_addr_buf[7]_i_1__0_n_4 ;
  wire \sect_addr_buf[8]_i_1__0_n_4 ;
  wire \sect_addr_buf[9]_i_1__0_n_4 ;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_buf_reg_n_4_[10] ;
  wire \start_addr_buf_reg_n_4_[11] ;
  wire \start_addr_buf_reg_n_4_[12] ;
  wire \start_addr_buf_reg_n_4_[13] ;
  wire \start_addr_buf_reg_n_4_[14] ;
  wire \start_addr_buf_reg_n_4_[15] ;
  wire \start_addr_buf_reg_n_4_[16] ;
  wire \start_addr_buf_reg_n_4_[17] ;
  wire \start_addr_buf_reg_n_4_[18] ;
  wire \start_addr_buf_reg_n_4_[19] ;
  wire \start_addr_buf_reg_n_4_[20] ;
  wire \start_addr_buf_reg_n_4_[21] ;
  wire \start_addr_buf_reg_n_4_[22] ;
  wire \start_addr_buf_reg_n_4_[23] ;
  wire \start_addr_buf_reg_n_4_[24] ;
  wire \start_addr_buf_reg_n_4_[25] ;
  wire \start_addr_buf_reg_n_4_[26] ;
  wire \start_addr_buf_reg_n_4_[27] ;
  wire \start_addr_buf_reg_n_4_[28] ;
  wire \start_addr_buf_reg_n_4_[29] ;
  wire \start_addr_buf_reg_n_4_[2] ;
  wire \start_addr_buf_reg_n_4_[30] ;
  wire \start_addr_buf_reg_n_4_[31] ;
  wire \start_addr_buf_reg_n_4_[3] ;
  wire \start_addr_buf_reg_n_4_[4] ;
  wire \start_addr_buf_reg_n_4_[5] ;
  wire \start_addr_buf_reg_n_4_[6] ;
  wire \start_addr_buf_reg_n_4_[7] ;
  wire \start_addr_buf_reg_n_4_[8] ;
  wire \start_addr_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[12] ;
  wire \start_addr_reg_n_4_[13] ;
  wire \start_addr_reg_n_4_[14] ;
  wire \start_addr_reg_n_4_[15] ;
  wire \start_addr_reg_n_4_[16] ;
  wire \start_addr_reg_n_4_[17] ;
  wire \start_addr_reg_n_4_[18] ;
  wire \start_addr_reg_n_4_[19] ;
  wire \start_addr_reg_n_4_[20] ;
  wire \start_addr_reg_n_4_[21] ;
  wire \start_addr_reg_n_4_[22] ;
  wire \start_addr_reg_n_4_[23] ;
  wire \start_addr_reg_n_4_[24] ;
  wire \start_addr_reg_n_4_[25] ;
  wire \start_addr_reg_n_4_[26] ;
  wire \start_addr_reg_n_4_[27] ;
  wire \start_addr_reg_n_4_[28] ;
  wire \start_addr_reg_n_4_[29] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[30] ;
  wire \start_addr_reg_n_4_[31] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [29:0]\sum5_i_i_reg_1335_reg[29] ;
  wire zero_len_event0;
  wire [3:2]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:2],align_len0_carry_n_6,align_len0_carry_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data,1'b0}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3],align_len0_carry_n_9,align_len0_carry_n_10,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(align_len0_carry_n_10),
        .Q(\align_len_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(align_len0_carry_n_9),
        .Q(\align_len_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_4_[2] ),
        .Q(\beat_len_buf_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_4_[31] ),
        .Q(\beat_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .Q({data_pack,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_6),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .empty_n_reg_0(fifo_rctl_n_4),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .\pout_reg[0] (buff_rdata_n_7),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf [9]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_6),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_29),
        .Q(m_axi_gmem1_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_11 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__0_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__0 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__0_n_4 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11 }),
        .S(m_axi_gmem1_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11 }),
        .S(m_axi_gmem1_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11 }),
        .S(m_axi_gmem1_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11 }),
        .S(m_axi_gmem1_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11 }),
        .S(m_axi_gmem1_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_11 }),
        .S({1'b0,m_axi_gmem1_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__0_n_4 ,\could_multi_bursts.araddr_buf[4]_i_4__0_n_4 ,\could_multi_bursts.araddr_buf[4]_i_5__0_n_4 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11 }),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__0_n_4 ,\could_multi_bursts.araddr_buf[8]_i_4__0_n_4 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_11),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_12),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_13),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_15),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_26),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[2] ),
        .O(\end_addr_buf[2]_i_1__0_n_4 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_11),
        .Q(\end_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_10),
        .Q(\end_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_9),
        .Q(\end_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_8),
        .Q(\end_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_11),
        .Q(\end_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_10),
        .Q(\end_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_9),
        .Q(\end_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_8),
        .Q(\end_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_11),
        .Q(\end_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_10),
        .Q(\end_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_9),
        .Q(\end_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_8),
        .Q(\end_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_11),
        .Q(\end_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_10),
        .Q(\end_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_9),
        .Q(\end_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_8),
        .Q(\end_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_11),
        .Q(\end_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_10),
        .Q(\end_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_9),
        .Q(\end_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_8),
        .Q(\end_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__0_n_4 ),
        .Q(\end_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_11),
        .Q(\end_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_10),
        .Q(\end_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_10),
        .Q(\end_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_9),
        .Q(\end_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_8),
        .Q(\end_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_11),
        .Q(\end_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_10),
        .Q(\end_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_9),
        .Q(\end_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_8),
        .Q(\end_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[5] ,\start_addr_reg_n_4_[4] ,\start_addr_reg_n_4_[3] ,\start_addr_reg_n_4_[2] }),
        .O({end_addr_carry_n_8,end_addr_carry_n_9,end_addr_carry_n_10,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_4,end_addr_carry_i_2__0_n_4,end_addr_carry_i_3__0_n_4,end_addr_carry_i_4__0_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_4),
        .CO({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[9] ,\start_addr_reg_n_4_[8] ,\start_addr_reg_n_4_[7] ,\start_addr_reg_n_4_[6] }),
        .O({end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10,end_addr_carry__0_n_11}),
        .S({end_addr_carry__0_i_1__0_n_4,end_addr_carry__0_i_2__0_n_4,end_addr_carry__0_i_3__0_n_4,end_addr_carry__0_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_4_[9] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_4_[8] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_4_[7] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_4_[6] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_4__0_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_4),
        .CO({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] ,\start_addr_reg_n_4_[11] ,\start_addr_reg_n_4_[10] }),
        .O({end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10,end_addr_carry__1_n_11}),
        .S({end_addr_carry__1_i_1__0_n_4,end_addr_carry__1_i_2__0_n_4,end_addr_carry__1_i_3__0_n_4,end_addr_carry__1_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_4_[13] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_4_[12] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_4_[11] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_4_[10] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_4__0_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_4),
        .CO({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] }),
        .O({end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10,end_addr_carry__2_n_11}),
        .S({end_addr_carry__2_i_1__0_n_4,end_addr_carry__2_i_2__0_n_4,end_addr_carry__2_i_3__0_n_4,end_addr_carry__2_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_4_[17] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_4_[16] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_4_[15] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_4_[14] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_4__0_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_4),
        .CO({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] }),
        .O({end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10,end_addr_carry__3_n_11}),
        .S({end_addr_carry__3_i_1__0_n_4,end_addr_carry__3_i_2__0_n_4,end_addr_carry__3_i_3__0_n_4,end_addr_carry__3_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_4_[21] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_4_[20] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_4_[19] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_4_[18] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_4__0_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_4),
        .CO({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] }),
        .O({end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10,end_addr_carry__4_n_11}),
        .S({end_addr_carry__4_i_1__0_n_4,end_addr_carry__4_i_2__0_n_4,end_addr_carry__4_i_3__0_n_4,end_addr_carry__4_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_4_[25] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_4_[24] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_4_[23] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_4_[22] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_4__0_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_4),
        .CO({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] }),
        .O({end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10,end_addr_carry__5_n_11}),
        .S({end_addr_carry__5_i_1__0_n_4,end_addr_carry__5_i_2__0_n_4,end_addr_carry__5_i_3__0_n_4,end_addr_carry__5_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_4_[29] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_4_[28] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_4_[27] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_4_[26] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_4__0_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_4),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_4_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_10,end_addr_carry__6_n_11}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_4,end_addr_carry__6_i_2__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\align_len_reg_n_4_[31] ),
        .I1(\start_addr_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_4_[30] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_4_[5] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_4_[4] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_4_[3] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[2] ),
        .O(end_addr_carry_i_4__0_n_4));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49}),
        .E(fifo_rctl_n_8),
        .O({sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .Q(p_1_in),
        .SR(fifo_rctl_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\beat_len_buf_reg[9] ({\beat_len_buf_reg_n_4_[9] ,\beat_len_buf_reg_n_4_[0] }),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_29),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem1_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_11),
        .\could_multi_bursts.arlen_buf_reg[0]_0 (fifo_rctl_n_14),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_12),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_13),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_15),
        .\could_multi_bursts.loop_cnt_reg[5] (p_20_in),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_26),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\dout_buf_reg[34] (data_pack),
        .empty_n_reg_0(fifo_rctl_n_4),
        .empty_n_reg_1(buff_rdata_n_7),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_4_[11] ,\end_addr_buf_reg_n_4_[10] ,\end_addr_buf_reg_n_4_[9] ,\end_addr_buf_reg_n_4_[8] ,\end_addr_buf_reg_n_4_[7] ,\end_addr_buf_reg_n_4_[6] ,\end_addr_buf_reg_n_4_[5] ,\end_addr_buf_reg_n_4_[4] ,\end_addr_buf_reg_n_4_[3] ,\end_addr_buf_reg_n_4_[2] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_4),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .next_rreq(next_rreq),
        .\q_reg[0] (fifo_rctl_n_7),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_6),
        .rreq_handling_reg_0(fifo_rctl_n_28),
        .rreq_handling_reg_1(rreq_handling_reg_n_4),
        .\sect_addr_buf_reg[2] (fifo_rctl_n_9),
        .\sect_addr_buf_reg[2]_0 (p_21_in),
        .\sect_cnt_reg[0] ({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .\sect_cnt_reg[0]_0 (\sect_cnt_reg_n_4_[0] ),
        .\sect_cnt_reg[12] ({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .\sect_cnt_reg[16] ({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .\sect_cnt_reg[8] ({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .\sect_len_buf_reg[0] (fifo_rctl_n_16),
        .\sect_len_buf_reg[1] (fifo_rctl_n_17),
        .\sect_len_buf_reg[2] (fifo_rctl_n_18),
        .\sect_len_buf_reg[3] (fifo_rctl_n_19),
        .\sect_len_buf_reg[4] (fifo_rctl_n_20),
        .\sect_len_buf_reg[5] (fifo_rctl_n_21),
        .\sect_len_buf_reg[6] (fifo_rctl_n_22),
        .\sect_len_buf_reg[7] (fifo_rctl_n_23),
        .\sect_len_buf_reg[7]_0 (fifo_rreq_n_7),
        .\sect_len_buf_reg[8] (fifo_rctl_n_24),
        .\sect_len_buf_reg[9] (fifo_rctl_n_10),
        .\sect_len_buf_reg[9]_0 (fifo_rctl_n_25),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_4_[11] ,\start_addr_buf_reg_n_4_[10] ,\start_addr_buf_reg_n_4_[9] ,\start_addr_buf_reg_n_4_[8] ,\start_addr_buf_reg_n_4_[7] ,\start_addr_buf_reg_n_4_[6] ,\start_addr_buf_reg_n_4_[5] ,\start_addr_buf_reg_n_4_[4] ,\start_addr_buf_reg_n_4_[3] ,\start_addr_buf_reg_n_4_[2] }),
        .\start_addr_buf_reg[31] (first_sect),
        .\start_addr_reg[31] ({\start_addr_reg_n_4_[31] ,\start_addr_reg_n_4_[30] ,\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] ,\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] ,\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] ,\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] ,\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] }));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0 fifo_rreq
       (.E(fifo_rreq_n_6),
        .Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}),
        .\align_len_reg[31] (zero_len_event0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_7),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg ),
        .\data_p1_reg[29] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({\end_addr_buf_reg_n_4_[31] ,\end_addr_buf_reg_n_4_[30] ,\end_addr_buf_reg_n_4_[29] ,\end_addr_buf_reg_n_4_[28] ,\end_addr_buf_reg_n_4_[27] ,\end_addr_buf_reg_n_4_[26] ,\end_addr_buf_reg_n_4_[25] ,\end_addr_buf_reg_n_4_[24] ,\end_addr_buf_reg_n_4_[23] ,\end_addr_buf_reg_n_4_[22] ,\end_addr_buf_reg_n_4_[21] ,\end_addr_buf_reg_n_4_[20] ,\end_addr_buf_reg_n_4_[19] ,\end_addr_buf_reg_n_4_[18] ,\end_addr_buf_reg_n_4_[17] ,\end_addr_buf_reg_n_4_[16] ,\end_addr_buf_reg_n_4_[15] ,\end_addr_buf_reg_n_4_[14] ,\end_addr_buf_reg_n_4_[13] ,\end_addr_buf_reg_n_4_[12] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_4),
        .full_n_reg_0(fifo_rctl_n_6),
        .invalid_len_event0(invalid_len_event0),
        .invalid_len_event_reg({fifo_rreq_data,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46}),
        .rreq_handling_reg({fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14}),
        .rreq_handling_reg_0(fifo_rctl_n_7),
        .rreq_handling_reg_1(rreq_handling_reg_n_4),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] ,\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] ,\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] ,\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] ,\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] ,\sect_cnt_reg_n_4_[0] }),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] }));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_4),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_4,first_sect_carry_i_2__0_n_4,first_sect_carry_i_3__0_n_4,first_sect_carry_i_4__0_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_4,first_sect_carry__0_i_2__0_n_4,first_sect_carry__0_i_3__0_n_4}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\start_addr_buf_reg_n_4_[31] ),
        .I1(\sect_cnt_reg_n_4_[19] ),
        .I2(\start_addr_buf_reg_n_4_[30] ),
        .I3(\sect_cnt_reg_n_4_[18] ),
        .O(first_sect_carry__0_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\start_addr_buf_reg_n_4_[29] ),
        .I1(\sect_cnt_reg_n_4_[17] ),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(\start_addr_buf_reg_n_4_[27] ),
        .I4(\sect_cnt_reg_n_4_[16] ),
        .I5(\start_addr_buf_reg_n_4_[28] ),
        .O(first_sect_carry__0_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\start_addr_buf_reg_n_4_[26] ),
        .I1(\sect_cnt_reg_n_4_[14] ),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(\start_addr_buf_reg_n_4_[24] ),
        .I4(\sect_cnt_reg_n_4_[13] ),
        .I5(\start_addr_buf_reg_n_4_[25] ),
        .O(first_sect_carry__0_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\start_addr_buf_reg_n_4_[23] ),
        .I1(\sect_cnt_reg_n_4_[11] ),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .I3(\start_addr_buf_reg_n_4_[22] ),
        .I4(\sect_cnt_reg_n_4_[9] ),
        .I5(\start_addr_buf_reg_n_4_[21] ),
        .O(first_sect_carry_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_4_[8] ),
        .I1(\start_addr_buf_reg_n_4_[20] ),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(\start_addr_buf_reg_n_4_[18] ),
        .I4(\start_addr_buf_reg_n_4_[19] ),
        .I5(\sect_cnt_reg_n_4_[7] ),
        .O(first_sect_carry_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\start_addr_buf_reg_n_4_[17] ),
        .I1(\sect_cnt_reg_n_4_[5] ),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(\start_addr_buf_reg_n_4_[15] ),
        .I4(\sect_cnt_reg_n_4_[4] ),
        .I5(\start_addr_buf_reg_n_4_[16] ),
        .O(first_sect_carry_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\start_addr_buf_reg_n_4_[14] ),
        .I1(\sect_cnt_reg_n_4_[2] ),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(\start_addr_buf_reg_n_4_[12] ),
        .I4(\sect_cnt_reg_n_4_[1] ),
        .I5(\start_addr_buf_reg_n_4_[13] ),
        .O(first_sect_carry_i_4__0_n_4));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1_reg_n_4),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_28),
        .Q(rreq_handling_reg_n_4),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(next_beat),
        .I_RDATA(I_RDATA),
        .I_RVALID(I_RVALID),
        .Q(\bus_equal_gen.data_buf ),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 (\exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ),
        .rdata_ack_t(rdata_ack_t),
        .readData32_U0_m_axi_B_AXI_RREADY(readData32_U0_m_axi_B_AXI_RREADY));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice_13 rs_rreq
       (.Q(rs2f_rreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\q_reg[29] (rs2f_rreq_data),
        .readData32_U0_m_axi_B_AXI_ARVALID(readData32_U0_m_axi_B_AXI_ARVALID),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\sum5_i_i_reg_1335_reg[29] (\sum5_i_i_reg_1335_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[10] ),
        .O(\sect_addr_buf[10]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[11] ),
        .O(\sect_addr_buf[11]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(\sect_addr_buf[12]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(\sect_addr_buf[13]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(\sect_addr_buf[14]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(\sect_addr_buf[15]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(\sect_addr_buf[16]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(\sect_addr_buf[17]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(\sect_addr_buf[18]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(\sect_addr_buf[19]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(\sect_addr_buf[20]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(\sect_addr_buf[21]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(\sect_addr_buf[22]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(\sect_addr_buf[23]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(\sect_addr_buf[24]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(\sect_addr_buf[25]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(\sect_addr_buf[26]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(\sect_addr_buf[27]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(\sect_addr_buf[28]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(\sect_addr_buf[29]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[2] ),
        .O(\sect_addr_buf[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(\sect_addr_buf[30]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_buf_reg_n_4_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(\sect_addr_buf[31]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[3] ),
        .O(\sect_addr_buf[3]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[4] ),
        .O(\sect_addr_buf[4]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[5] ),
        .O(\sect_addr_buf[5]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[6] ),
        .O(\sect_addr_buf[6]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[7] ),
        .O(\sect_addr_buf[7]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[8] ),
        .O(\sect_addr_buf[8]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[9] ),
        .O(\sect_addr_buf[9]_i_1__0_n_4 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[10]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[11]_i_2__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[12]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[13]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[14]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[15]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[16]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[17]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[18]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[19]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[20]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[21]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[22]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[23]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[24]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[25]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[26]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[27]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[28]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[29]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[2]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[30]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[31]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[3]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[4]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[5]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[6]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[7]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[8]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[9]_i_1__0_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_rctl_n_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .S({1'b0,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_16),
        .Q(p_1_in[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_17),
        .Q(p_1_in[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_18),
        .Q(p_1_in[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_19),
        .Q(p_1_in[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_21),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_22),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_23),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_24),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_25),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[10] ),
        .Q(\start_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[11] ),
        .Q(\start_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[12] ),
        .Q(\start_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[13] ),
        .Q(\start_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[14] ),
        .Q(\start_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[15] ),
        .Q(\start_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[16] ),
        .Q(\start_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[17] ),
        .Q(\start_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[18] ),
        .Q(\start_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[19] ),
        .Q(\start_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[20] ),
        .Q(\start_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[21] ),
        .Q(\start_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[22] ),
        .Q(\start_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[23] ),
        .Q(\start_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[24] ),
        .Q(\start_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[25] ),
        .Q(\start_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[26] ),
        .Q(\start_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[27] ),
        .Q(\start_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[28] ),
        .Q(\start_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[29] ),
        .Q(\start_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[2] ),
        .Q(\start_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[30] ),
        .Q(\start_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[31] ),
        .Q(\start_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[3] ),
        .Q(\start_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[4] ),
        .Q(\start_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[5] ),
        .Q(\start_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[6] ),
        .Q(\start_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[7] ),
        .Q(\start_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[8] ),
        .Q(\start_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[9] ),
        .Q(\start_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_27),
        .Q(\start_addr_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_26),
        .Q(\start_addr_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_25),
        .Q(\start_addr_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_24),
        .Q(\start_addr_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_23),
        .Q(\start_addr_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_22),
        .Q(\start_addr_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_21),
        .Q(\start_addr_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_20),
        .Q(\start_addr_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_19),
        .Q(\start_addr_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_18),
        .Q(\start_addr_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_17),
        .Q(\start_addr_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:1]next__0;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT2 #(
    .INIT(4'h4)) 
    \FSM_sequential_state[1]_i_1__10 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem1_m_axi_reg_slice" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice_13
   (s_ready_t_reg_0,
    Q,
    \q_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    readData32_U0_m_axi_B_AXI_ARVALID,
    rs2f_rreq_ack,
    \sum5_i_i_reg_1335_reg[29] );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [29:0]\q_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input readData32_U0_m_axi_B_AXI_ARVALID;
  input rs2f_rreq_ack;
  input [29:0]\sum5_i_i_reg_1335_reg[29] ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_4 ;
  wire \data_p1[10]_i_1__1_n_4 ;
  wire \data_p1[11]_i_1__1_n_4 ;
  wire \data_p1[12]_i_1__1_n_4 ;
  wire \data_p1[13]_i_1__1_n_4 ;
  wire \data_p1[14]_i_1__1_n_4 ;
  wire \data_p1[15]_i_1__1_n_4 ;
  wire \data_p1[16]_i_1__1_n_4 ;
  wire \data_p1[17]_i_1__1_n_4 ;
  wire \data_p1[18]_i_1__1_n_4 ;
  wire \data_p1[19]_i_1__1_n_4 ;
  wire \data_p1[1]_i_1__1_n_4 ;
  wire \data_p1[20]_i_1__1_n_4 ;
  wire \data_p1[21]_i_1__1_n_4 ;
  wire \data_p1[22]_i_1__1_n_4 ;
  wire \data_p1[23]_i_1__1_n_4 ;
  wire \data_p1[24]_i_1__1_n_4 ;
  wire \data_p1[25]_i_1__1_n_4 ;
  wire \data_p1[26]_i_1__1_n_4 ;
  wire \data_p1[27]_i_1__1_n_4 ;
  wire \data_p1[28]_i_1__1_n_4 ;
  wire \data_p1[29]_i_2__0_n_4 ;
  wire \data_p1[2]_i_1__1_n_4 ;
  wire \data_p1[3]_i_1__1_n_4 ;
  wire \data_p1[4]_i_1__1_n_4 ;
  wire \data_p1[5]_i_1__1_n_4 ;
  wire \data_p1[6]_i_1__1_n_4 ;
  wire \data_p1[7]_i_1__1_n_4 ;
  wire \data_p1[8]_i_1__1_n_4 ;
  wire \data_p1[9]_i_1__1_n_4 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [29:0]\q_reg[29] ;
  wire readData32_U0_m_axi_B_AXI_ARVALID;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__1_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_4 ;
  wire \state[1]_i_1__1_n_4 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [29:0]\sum5_i_i_reg_1335_reg[29] ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(readData32_U0_m_axi_B_AXI_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(readData32_U0_m_axi_B_AXI_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[0] ),
        .O(\data_p1[0]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[10] ),
        .O(\data_p1[10]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[11] ),
        .O(\data_p1[11]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[12] ),
        .O(\data_p1[12]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[13] ),
        .O(\data_p1[13]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[14] ),
        .O(\data_p1[14]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[15] ),
        .O(\data_p1[15]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[16] ),
        .O(\data_p1[16]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[17] ),
        .O(\data_p1[17]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[18] ),
        .O(\data_p1[18]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[19] ),
        .O(\data_p1[19]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[1] ),
        .O(\data_p1[1]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[20] ),
        .O(\data_p1[20]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[21] ),
        .O(\data_p1[21]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[22] ),
        .O(\data_p1[22]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[23] ),
        .O(\data_p1[23]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[24] ),
        .O(\data_p1[24]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[25] ),
        .O(\data_p1[25]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[26] ),
        .O(\data_p1[26]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[27] ),
        .O(\data_p1[27]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[28] ),
        .O(\data_p1[28]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[29]_i_1__1 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(readData32_U0_m_axi_B_AXI_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_2__0 
       (.I0(\sum5_i_i_reg_1335_reg[29] [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[29] ),
        .O(\data_p1[29]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[2] ),
        .O(\data_p1[2]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[3] ),
        .O(\data_p1[3]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[4] ),
        .O(\data_p1[4]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[5] ),
        .O(\data_p1[5]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[6] ),
        .O(\data_p1[6]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[7] ),
        .O(\data_p1[7]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[8] ),
        .O(\data_p1[8]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(\sum5_i_i_reg_1335_reg[29] [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[9] ),
        .O(\data_p1[9]_i_1__1_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_4 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_4 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_4 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_4 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_4 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_4 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_4 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_4 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_4 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_4 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_4 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_4 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_4 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_4 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_4 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_4 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_4 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_4 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_4 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_4 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_4 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2__0_n_4 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_4 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_4 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_4 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_4 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_4 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_4 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_4 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_4 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(readData32_U0_m_axi_B_AXI_ARVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum5_i_i_reg_1335_reg[29] [9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(readData32_U0_m_axi_B_AXI_ARVALID),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_4),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(readData32_U0_m_axi_B_AXI_ARVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__1 
       (.I0(readData32_U0_m_axi_B_AXI_ARVALID),
        .I1(state),
        .I2(Q),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1__1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_4 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem1_m_axi_reg_slice" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    E,
    I_RVALID,
    I_RDATA,
    ap_rst_n_inv,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg ,
    readData32_U0_m_axi_B_AXI_RREADY,
    beat_valid,
    \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ,
    ap_enable_reg_pp1_iter10,
    ap_block_pp1_stage0_subdone,
    Q);
  output rdata_ack_t;
  output [0:0]E;
  output I_RVALID;
  output [31:0]I_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input readData32_U0_m_axi_B_AXI_RREADY;
  input beat_valid;
  input \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ;
  input ap_enable_reg_pp1_iter10;
  input ap_block_pp1_stage0_subdone;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [31:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter10;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__2_n_4 ;
  wire \data_p1[10]_i_1__2_n_4 ;
  wire \data_p1[11]_i_1__2_n_4 ;
  wire \data_p1[12]_i_1__2_n_4 ;
  wire \data_p1[13]_i_1__2_n_4 ;
  wire \data_p1[14]_i_1__2_n_4 ;
  wire \data_p1[15]_i_1__2_n_4 ;
  wire \data_p1[16]_i_1__2_n_4 ;
  wire \data_p1[17]_i_1__2_n_4 ;
  wire \data_p1[18]_i_1__2_n_4 ;
  wire \data_p1[19]_i_1__2_n_4 ;
  wire \data_p1[1]_i_1__2_n_4 ;
  wire \data_p1[20]_i_1__2_n_4 ;
  wire \data_p1[21]_i_1__2_n_4 ;
  wire \data_p1[22]_i_1__2_n_4 ;
  wire \data_p1[23]_i_1__2_n_4 ;
  wire \data_p1[24]_i_1__2_n_4 ;
  wire \data_p1[25]_i_1__2_n_4 ;
  wire \data_p1[26]_i_1__2_n_4 ;
  wire \data_p1[27]_i_1__2_n_4 ;
  wire \data_p1[28]_i_1__2_n_4 ;
  wire \data_p1[29]_i_1__2_n_4 ;
  wire \data_p1[2]_i_1__2_n_4 ;
  wire \data_p1[30]_i_1__0_n_4 ;
  wire \data_p1[31]_i_2__0_n_4 ;
  wire \data_p1[3]_i_1__2_n_4 ;
  wire \data_p1[4]_i_1__2_n_4 ;
  wire \data_p1[5]_i_1__2_n_4 ;
  wire \data_p1[6]_i_1__2_n_4 ;
  wire \data_p1[7]_i_1__2_n_4 ;
  wire \data_p1[8]_i_1__2_n_4 ;
  wire \data_p1[9]_i_1__2_n_4 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire readData32_U0_m_axi_B_AXI_RREADY;
  wire s_ready_t_i_1__2_n_4;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_4 ;
  wire \state[1]_i_1__2_n_4 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(readData32_U0_m_axi_B_AXI_RREADY),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(readData32_U0_m_axi_B_AXI_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__2 
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[0] ),
        .O(\data_p1[0]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__2 
       (.I0(Q[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[10] ),
        .O(\data_p1[10]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__2 
       (.I0(Q[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[11] ),
        .O(\data_p1[11]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__2 
       (.I0(Q[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[12] ),
        .O(\data_p1[12]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__2 
       (.I0(Q[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[13] ),
        .O(\data_p1[13]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__2 
       (.I0(Q[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[14] ),
        .O(\data_p1[14]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__2 
       (.I0(Q[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[15] ),
        .O(\data_p1[15]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__2 
       (.I0(Q[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[16] ),
        .O(\data_p1[16]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__2 
       (.I0(Q[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[17] ),
        .O(\data_p1[17]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__2 
       (.I0(Q[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[18] ),
        .O(\data_p1[18]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__2 
       (.I0(Q[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[19] ),
        .O(\data_p1[19]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__2 
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[1] ),
        .O(\data_p1[1]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__2 
       (.I0(Q[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[20] ),
        .O(\data_p1[20]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__2 
       (.I0(Q[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[21] ),
        .O(\data_p1[21]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__2 
       (.I0(Q[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[22] ),
        .O(\data_p1[22]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__2 
       (.I0(Q[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[23] ),
        .O(\data_p1[23]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__2 
       (.I0(Q[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[24] ),
        .O(\data_p1[24]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__2 
       (.I0(Q[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[25] ),
        .O(\data_p1[25]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__2 
       (.I0(Q[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[26] ),
        .O(\data_p1[26]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__2 
       (.I0(Q[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[27] ),
        .O(\data_p1[27]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__2 
       (.I0(Q[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[28] ),
        .O(\data_p1[28]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__2 
       (.I0(Q[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[29] ),
        .O(\data_p1[29]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__2 
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[2] ),
        .O(\data_p1[2]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(Q[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[30] ),
        .O(\data_p1[30]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h0010557500100000)) 
    \data_p1[31]_i_1__0 
       (.I0(state__0[1]),
        .I1(\exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ),
        .I2(ap_enable_reg_pp1_iter10),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(state__0[0]),
        .I5(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2__0 
       (.I0(Q[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[31] ),
        .O(\data_p1[31]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__2 
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[3] ),
        .O(\data_p1[3]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__2 
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[4] ),
        .O(\data_p1[4]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__2 
       (.I0(Q[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[5] ),
        .O(\data_p1[5]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__2 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[6] ),
        .O(\data_p1[6]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__2 
       (.I0(Q[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[7] ),
        .O(\data_p1[7]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__2 
       (.I0(Q[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[8] ),
        .O(\data_p1[8]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__2 
       (.I0(Q[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[9] ),
        .O(\data_p1[9]_i_1__2_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_4 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_4 ),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_4 ),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_4 ),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_4 ),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_4 ),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_4 ),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_4 ),
        .Q(I_RDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_4 ),
        .Q(I_RDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_4 ),
        .Q(I_RDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_4 ),
        .Q(I_RDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_4 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_4 ),
        .Q(I_RDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_4 ),
        .Q(I_RDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_4 ),
        .Q(I_RDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_4 ),
        .Q(I_RDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_4 ),
        .Q(I_RDATA[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_4 ),
        .Q(I_RDATA[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_4 ),
        .Q(I_RDATA[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_4 ),
        .Q(I_RDATA[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_4 ),
        .Q(I_RDATA[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_4 ),
        .Q(I_RDATA[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_4 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_4 ),
        .Q(I_RDATA[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2__0_n_4 ),
        .Q(I_RDATA[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_4 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_4 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_4 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_4 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_4 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_4 ),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_4 ),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__2
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[1]),
        .I2(readData32_U0_m_axi_B_AXI_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__2_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_4),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__2 
       (.I0(readData32_U0_m_axi_B_AXI_RREADY),
        .I1(I_RVALID),
        .I2(state),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4FFF4F4F)) 
    \state[1]_i_1__2 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(I_RVALID),
        .I3(\exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 ),
        .I4(ap_enable_reg_pp1_iter10),
        .I5(ap_block_pp1_stage0_subdone),
        .O(\state[1]_i_1__2_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_4 ),
        .Q(I_RVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_write
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice rs_wreq
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi
   (m_axi_gmem2_RREADY,
    m_axi_gmem2_ARADDR,
    ARLEN,
    m_axi_gmem2_ARVALID,
    I_RDATA,
    I_RVALID,
    gmem2_ARREADY,
    ap_rst_n,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_ARREADY,
    ap_rst_n_inv,
    ap_clk,
    D,
    m_axi_gmem2_RRESP,
    Q,
    readData32_U0_m_axi_C_AXI_ARVALID,
    readData32_U0_m_axi_C_AXI_RREADY,
    \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp2_iter9,
    ap_block_pp2_stage0_subdone);
  output m_axi_gmem2_RREADY;
  output [29:0]m_axi_gmem2_ARADDR;
  output [3:0]ARLEN;
  output m_axi_gmem2_ARVALID;
  output [31:0]I_RDATA;
  output I_RVALID;
  output gmem2_ARREADY;
  input ap_rst_n;
  input m_axi_gmem2_RVALID;
  input m_axi_gmem2_ARREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem2_RRESP;
  input [29:0]Q;
  input readData32_U0_m_axi_C_AXI_ARVALID;
  input readData32_U0_m_axi_C_AXI_RREADY;
  input \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp2_iter9;
  input ap_block_pp2_stage0_subdone;

  wire [3:0]ARLEN;
  wire [32:0]D;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [29:0]Q;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ;
  wire gmem2_ARREADY;
  wire [29:0]m_axi_gmem2_ARADDR;
  wire m_axi_gmem2_ARREADY;
  wire m_axi_gmem2_ARVALID;
  wire m_axi_gmem2_RREADY;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire readData32_U0_m_axi_C_AXI_ARVALID;
  wire readData32_U0_m_axi_C_AXI_RREADY;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_read bus_read
       (.D(D),
        .I_RDATA(I_RDATA),
        .I_RVALID(I_RVALID),
        .Q(ARLEN),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter9(ap_enable_reg_pp2_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 (\exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ),
        .m_axi_gmem2_ARADDR(m_axi_gmem2_ARADDR),
        .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
        .m_axi_gmem2_ARVALID(m_axi_gmem2_ARVALID),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .readData32_U0_m_axi_C_AXI_ARVALID(readData32_U0_m_axi_C_AXI_ARVALID),
        .readData32_U0_m_axi_C_AXI_RREADY(readData32_U0_m_axi_C_AXI_RREADY),
        .s_ready_t_reg(gmem2_ARREADY),
        .\sum9_i_i_reg_1402_reg[29] (Q));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem2_m_axi_buffer" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0
   (m_axi_gmem2_RREADY,
    beat_valid,
    \bus_equal_gen.rdata_valid_t_reg ,
    \pout_reg[0] ,
    Q,
    ap_clk,
    D,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RVALID,
    ap_rst_n_inv,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    ap_rst_n,
    empty_n_reg_0);
  output m_axi_gmem2_RREADY;
  output beat_valid;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output \pout_reg[0] ;
  output [32:0]Q;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_RVALID;
  input ap_rst_n_inv;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input ap_rst_n;
  input empty_n_reg_0;

  wire [32:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_1_n_4 ;
  wire \dout_buf[24]_i_1_n_4 ;
  wire \dout_buf[25]_i_1_n_4 ;
  wire \dout_buf[26]_i_1_n_4 ;
  wire \dout_buf[27]_i_1_n_4 ;
  wire \dout_buf[28]_i_1_n_4 ;
  wire \dout_buf[29]_i_1_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[30]_i_1_n_4 ;
  wire \dout_buf[31]_i_1_n_4 ;
  wire \dout_buf[34]_i_2_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_i_1__1_n_4;
  wire empty_n_i_1__1_n_4;
  wire empty_n_i_2__1_n_4;
  wire empty_n_i_3__1_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_n_4;
  wire full_n_i_1__5_n_4;
  wire full_n_i_2__7_n_4;
  wire full_n_i_3__4_n_4;
  wire full_n_i_4__1_n_4;
  wire m_axi_gmem2_RREADY;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire mem_reg_i_10__1_n_4;
  wire mem_reg_i_8__2_n_4;
  wire mem_reg_i_9__1_n_4;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_4_[0] ;
  wire \q_tmp_reg_n_4_[10] ;
  wire \q_tmp_reg_n_4_[11] ;
  wire \q_tmp_reg_n_4_[12] ;
  wire \q_tmp_reg_n_4_[13] ;
  wire \q_tmp_reg_n_4_[14] ;
  wire \q_tmp_reg_n_4_[15] ;
  wire \q_tmp_reg_n_4_[16] ;
  wire \q_tmp_reg_n_4_[17] ;
  wire \q_tmp_reg_n_4_[18] ;
  wire \q_tmp_reg_n_4_[19] ;
  wire \q_tmp_reg_n_4_[1] ;
  wire \q_tmp_reg_n_4_[20] ;
  wire \q_tmp_reg_n_4_[21] ;
  wire \q_tmp_reg_n_4_[22] ;
  wire \q_tmp_reg_n_4_[23] ;
  wire \q_tmp_reg_n_4_[24] ;
  wire \q_tmp_reg_n_4_[25] ;
  wire \q_tmp_reg_n_4_[26] ;
  wire \q_tmp_reg_n_4_[27] ;
  wire \q_tmp_reg_n_4_[28] ;
  wire \q_tmp_reg_n_4_[29] ;
  wire \q_tmp_reg_n_4_[2] ;
  wire \q_tmp_reg_n_4_[30] ;
  wire \q_tmp_reg_n_4_[31] ;
  wire \q_tmp_reg_n_4_[34] ;
  wire \q_tmp_reg_n_4_[3] ;
  wire \q_tmp_reg_n_4_[4] ;
  wire \q_tmp_reg_n_4_[5] ;
  wire \q_tmp_reg_n_4_[6] ;
  wire \q_tmp_reg_n_4_[7] ;
  wire \q_tmp_reg_n_4_[8] ;
  wire \q_tmp_reg_n_4_[9] ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire \raddr_reg_n_4_[3] ;
  wire \raddr_reg_n_4_[4] ;
  wire \raddr_reg_n_4_[5] ;
  wire \raddr_reg_n_4_[6] ;
  wire \raddr_reg_n_4_[7] ;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead0;
  wire show_ahead_reg_n_4;
  wire \usedw[0]_i_1__1_n_4 ;
  wire \usedw[4]_i_2__1_n_4 ;
  wire \usedw[4]_i_3__1_n_4 ;
  wire \usedw[4]_i_4__1_n_4 ;
  wire \usedw[4]_i_5__1_n_4 ;
  wire \usedw[4]_i_6__1_n_4 ;
  wire \usedw[7]_i_1__3_n_4 ;
  wire \usedw[7]_i_3__1_n_4 ;
  wire \usedw[7]_i_4__1_n_4 ;
  wire \usedw[7]_i_5__1_n_4 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[4]_i_1__1_n_10 ;
  wire \usedw_reg[4]_i_1__1_n_11 ;
  wire \usedw_reg[4]_i_1__1_n_4 ;
  wire \usedw_reg[4]_i_1__1_n_5 ;
  wire \usedw_reg[4]_i_1__1_n_6 ;
  wire \usedw_reg[4]_i_1__1_n_7 ;
  wire \usedw_reg[4]_i_1__1_n_8 ;
  wire \usedw_reg[4]_i_1__1_n_9 ;
  wire \usedw_reg[7]_i_2__1_n_10 ;
  wire \usedw_reg[7]_i_2__1_n_11 ;
  wire \usedw_reg[7]_i_2__1_n_6 ;
  wire \usedw_reg[7]_i_2__1_n_7 ;
  wire \usedw_reg[7]_i_2__1_n_9 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__1_n_4 ;
  wire \waddr[1]_i_1__1_n_4 ;
  wire \waddr[2]_i_1__1_n_4 ;
  wire \waddr[3]_i_1__1_n_4 ;
  wire \waddr[4]_i_1__1_n_4 ;
  wire \waddr[5]_i_1__2_n_4 ;
  wire \waddr[6]_i_1__1_n_4 ;
  wire \waddr[6]_i_2__1_n_4 ;
  wire \waddr[7]_i_2__1_n_4 ;
  wire \waddr[7]_i_3__1_n_4 ;
  wire \waddr[7]_i_4__1_n_4 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1__1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_4_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_4_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_4_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_4_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_4_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_4_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_4_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_4_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_4_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_4_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_4_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_4_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_4_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_4_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_4_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_4_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_4_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_4_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_4_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_4_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_4_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[28]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_4_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_4_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_4_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_4_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1__1 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_4_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[34]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_4_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_4_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_4_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_4_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_4_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_4_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_4_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_4 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_4 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_4 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_4 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_4 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_4 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_4 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_4 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_4 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_4 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1__1
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_4),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1__1
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__1_n_4),
        .I2(m_axi_gmem2_RVALID),
        .I3(m_axi_gmem2_RREADY),
        .I4(full_n_i_4__1_n_4),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[2]),
        .I3(empty_n_i_3__1_n_4),
        .O(empty_n_i_2__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[4]),
        .O(empty_n_i_3__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_4),
        .Q(empty_n_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFF55FFFFFF55FF)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_4),
        .I2(full_n_i_3__4_n_4),
        .I3(full_n_i_4__1_n_4),
        .I4(m_axi_gmem2_RREADY),
        .I5(m_axi_gmem2_RVALID),
        .O(full_n_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__7
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .O(full_n_i_2__7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__4
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[0]),
        .O(full_n_i_3__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_4__1
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(beat_valid),
        .I3(empty_n_reg_n_4),
        .O(full_n_i_4__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_4),
        .Q(m_axi_gmem2_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__2_n_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem2_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_36,mem_reg_n_37}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem2_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem2_RVALID,m_axi_gmem2_RVALID,m_axi_gmem2_RVALID,m_axi_gmem2_RVALID}));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10__1
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .I4(empty_n_reg_n_4),
        .I5(\raddr_reg_n_4_[1] ),
        .O(mem_reg_i_10__1_n_4));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__1
       (.I0(\raddr_reg_n_4_[7] ),
        .I1(\raddr_reg_n_4_[5] ),
        .I2(mem_reg_i_9__1_n_4),
        .I3(\raddr_reg_n_4_[6] ),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_2__1
       (.I0(\raddr_reg_n_4_[6] ),
        .I1(\raddr_reg_n_4_[4] ),
        .I2(\raddr_reg_n_4_[3] ),
        .I3(mem_reg_i_10__1_n_4),
        .I4(\raddr_reg_n_4_[2] ),
        .I5(\raddr_reg_n_4_[5] ),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3__1
       (.I0(\raddr_reg_n_4_[5] ),
        .I1(\raddr_reg_n_4_[2] ),
        .I2(mem_reg_i_10__1_n_4),
        .I3(\raddr_reg_n_4_[3] ),
        .I4(\raddr_reg_n_4_[4] ),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4__1
       (.I0(\raddr_reg_n_4_[2] ),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(full_n_i_4__1_n_4),
        .I3(\raddr_reg_n_4_[1] ),
        .I4(\raddr_reg_n_4_[3] ),
        .I5(\raddr_reg_n_4_[4] ),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__1
       (.I0(\raddr_reg_n_4_[3] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(full_n_i_4__1_n_4),
        .I3(\raddr_reg_n_4_[0] ),
        .I4(\raddr_reg_n_4_[2] ),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6__1
       (.I0(\raddr_reg_n_4_[2] ),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(full_n_i_4__1_n_4),
        .I3(\raddr_reg_n_4_[1] ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7__1
       (.I0(\raddr_reg_n_4_[1] ),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .I5(\raddr_reg_n_4_[0] ),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__2
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__2_n_4));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_i_9__1
       (.I0(\raddr_reg_n_4_[4] ),
        .I1(\raddr_reg_n_4_[3] ),
        .I2(\raddr_reg_n_4_[1] ),
        .I3(full_n_i_4__1_n_4),
        .I4(\raddr_reg_n_4_[0] ),
        .I5(\raddr_reg_n_4_[2] ),
        .O(mem_reg_i_9__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4__1 
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(Q[32]),
        .O(\pout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\q_tmp_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\q_tmp_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\q_tmp_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\q_tmp_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\q_tmp_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\q_tmp_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\q_tmp_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\q_tmp_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\q_tmp_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\q_tmp_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\q_tmp_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\q_tmp_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\q_tmp_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\q_tmp_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\q_tmp_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\q_tmp_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\q_tmp_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\q_tmp_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\q_tmp_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\q_tmp_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\q_tmp_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\q_tmp_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(\q_tmp_reg_n_4_[34] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\q_tmp_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\q_tmp_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__2_n_4),
        .Q(\raddr_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h06000000)) 
    show_ahead_i_1__1
       (.I0(full_n_i_4__1_n_4),
        .I1(usedw_reg[0]),
        .I2(empty_n_i_2__1_n_4),
        .I3(m_axi_gmem2_RREADY),
        .I4(m_axi_gmem2_RVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_4),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__1_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__1 
       (.I0(usedw_reg[1]),
        .O(\usedw[4]_i_2__1_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__1 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3__1_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__1 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4__1_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__1 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5__1_n_4 ));
  LUT6 #(
    .INIT(64'h5955555599999999)) 
    \usedw[4]_i_6__1 
       (.I0(usedw_reg[1]),
        .I1(push),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(empty_n_reg_n_4),
        .O(\usedw[4]_i_6__1_n_4 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \usedw[7]_i_1__3 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(m_axi_gmem2_RREADY),
        .I5(m_axi_gmem2_RVALID),
        .O(\usedw[7]_i_1__3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__1 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[7]_i_3__1_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__1 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_4__1_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__1 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_5__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_4 ),
        .D(\usedw[0]_i_1__1_n_4 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_4 ),
        .D(\usedw_reg[4]_i_1__1_n_11 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_4 ),
        .D(\usedw_reg[4]_i_1__1_n_10 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_4 ),
        .D(\usedw_reg[4]_i_1__1_n_9 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_4 ),
        .D(\usedw_reg[4]_i_1__1_n_8 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__1_n_4 ,\usedw_reg[4]_i_1__1_n_5 ,\usedw_reg[4]_i_1__1_n_6 ,\usedw_reg[4]_i_1__1_n_7 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],\usedw[4]_i_2__1_n_4 }),
        .O({\usedw_reg[4]_i_1__1_n_8 ,\usedw_reg[4]_i_1__1_n_9 ,\usedw_reg[4]_i_1__1_n_10 ,\usedw_reg[4]_i_1__1_n_11 }),
        .S({\usedw[4]_i_3__1_n_4 ,\usedw[4]_i_4__1_n_4 ,\usedw[4]_i_5__1_n_4 ,\usedw[4]_i_6__1_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_4 ),
        .D(\usedw_reg[7]_i_2__1_n_11 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_4 ),
        .D(\usedw_reg[7]_i_2__1_n_10 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_4 ),
        .D(\usedw_reg[7]_i_2__1_n_9 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__1 
       (.CI(\usedw_reg[4]_i_1__1_n_4 ),
        .CO({\NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__1_n_6 ,\usedw_reg[7]_i_2__1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED [3],\usedw_reg[7]_i_2__1_n_9 ,\usedw_reg[7]_i_2__1_n_10 ,\usedw_reg[7]_i_2__1_n_11 }),
        .S({1'b0,\usedw[7]_i_3__1_n_4 ,\usedw[7]_i_4__1_n_4 ,\usedw[7]_i_5__1_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__1_n_4 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__1 
       (.I0(m_axi_gmem2_RVALID),
        .I1(m_axi_gmem2_RREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__1 
       (.I0(\waddr[7]_i_3__1_n_4 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__1_n_4 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__1_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__1_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_4 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_4 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_4 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_4 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_4 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_4 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_4 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__1_n_4 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem2_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    E,
    \could_multi_bursts.arlen_buf_reg[0] ,
    S,
    rreq_handling_reg,
    \align_len_reg[31] ,
    invalid_len_event_reg,
    invalid_len_event0,
    ap_rst_n_inv,
    rreq_handling_reg_0,
    ap_clk,
    fifo_rreq_valid_buf_reg,
    rreq_handling_reg_1,
    full_n_reg_0,
    ap_rst_n,
    Q,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \end_addr_buf_reg[31] ,
    \sect_cnt_reg[19] ,
    \data_p1_reg[29] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]E;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output [3:0]S;
  output [2:0]rreq_handling_reg;
  output [0:0]\align_len_reg[31] ;
  output [30:0]invalid_len_event_reg;
  output invalid_len_event0;
  input ap_rst_n_inv;
  input rreq_handling_reg_0;
  input ap_clk;
  input fifo_rreq_valid_buf_reg;
  input rreq_handling_reg_1;
  input full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [19:0]\sect_cnt_reg[19] ;
  input [29:0]\data_p1_reg[29] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.arlen_buf[3]_i_4__1_n_4 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5__1_n_4 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1__3_n_4;
  wire data_vld_reg_n_4;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__6_n_4;
  wire full_n_i_2__6_n_4;
  wire full_n_reg_0;
  wire invalid_len_event0;
  wire [30:0]invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_4 ;
  wire \mem_reg[4][10]_srl5_n_4 ;
  wire \mem_reg[4][11]_srl5_n_4 ;
  wire \mem_reg[4][12]_srl5_n_4 ;
  wire \mem_reg[4][13]_srl5_n_4 ;
  wire \mem_reg[4][14]_srl5_n_4 ;
  wire \mem_reg[4][15]_srl5_n_4 ;
  wire \mem_reg[4][16]_srl5_n_4 ;
  wire \mem_reg[4][17]_srl5_n_4 ;
  wire \mem_reg[4][18]_srl5_n_4 ;
  wire \mem_reg[4][19]_srl5_n_4 ;
  wire \mem_reg[4][1]_srl5_n_4 ;
  wire \mem_reg[4][20]_srl5_n_4 ;
  wire \mem_reg[4][21]_srl5_n_4 ;
  wire \mem_reg[4][22]_srl5_n_4 ;
  wire \mem_reg[4][23]_srl5_n_4 ;
  wire \mem_reg[4][24]_srl5_n_4 ;
  wire \mem_reg[4][25]_srl5_n_4 ;
  wire \mem_reg[4][26]_srl5_n_4 ;
  wire \mem_reg[4][27]_srl5_n_4 ;
  wire \mem_reg[4][28]_srl5_n_4 ;
  wire \mem_reg[4][29]_srl5_n_4 ;
  wire \mem_reg[4][2]_srl5_n_4 ;
  wire \mem_reg[4][32]_srl5_n_4 ;
  wire \mem_reg[4][3]_srl5_n_4 ;
  wire \mem_reg[4][4]_srl5_n_4 ;
  wire \mem_reg[4][5]_srl5_n_4 ;
  wire \mem_reg[4][6]_srl5_n_4 ;
  wire \mem_reg[4][7]_srl5_n_4 ;
  wire \mem_reg[4][8]_srl5_n_4 ;
  wire \mem_reg[4][9]_srl5_n_4 ;
  wire \pout[0]_i_1__1_n_4 ;
  wire \pout[1]_i_1__1_n_4 ;
  wire \pout[2]_i_1__1_n_4 ;
  wire \pout_reg_n_4_[0] ;
  wire \pout_reg_n_4_[1] ;
  wire \pout_reg_n_4_[2] ;
  wire push;
  wire [2:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rs2f_rreq_ack;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [5:0]\sect_len_buf_reg[9] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1__1
       (.I0(invalid_len_event_reg[30]),
        .O(\align_len_reg[31] ));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3__1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4__1_n_4 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5__1_n_4 ),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4__1 
       (.I0(\sect_len_buf_reg[9] [3]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4__1_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5__1 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5__1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(data_vld_reg_n_4),
        .I5(rreq_handling_reg_0),
        .O(data_vld_i_1__3_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(data_vld_reg_n_4),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_4),
        .I2(rreq_handling_reg_0),
        .I3(rs2f_rreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_4),
        .O(full_n_i_1__6_n_4));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__6
       (.I0(\pout_reg_n_4_[2] ),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .O(full_n_i_2__6_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_4),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__1
       (.I0(fifo_rreq_valid),
        .I1(invalid_len_event_reg[30]),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__1
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(rreq_handling_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(\end_addr_buf_reg[31] [17]),
        .I1(\sect_cnt_reg[19] [17]),
        .I2(\sect_cnt_reg[19] [16]),
        .I3(\end_addr_buf_reg[31] [16]),
        .I4(\sect_cnt_reg[19] [15]),
        .I5(\end_addr_buf_reg[31] [15]),
        .O(rreq_handling_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(\end_addr_buf_reg[31] [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [13]),
        .I3(\end_addr_buf_reg[31] [13]),
        .I4(\sect_cnt_reg[19] [12]),
        .I5(\end_addr_buf_reg[31] [12]),
        .O(rreq_handling_reg[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(\end_addr_buf_reg[31] [11]),
        .I1(\sect_cnt_reg[19] [11]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\sect_cnt_reg[19] [10]),
        .I5(\end_addr_buf_reg[31] [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(\end_addr_buf_reg[31] [6]),
        .I2(\sect_cnt_reg[19] [7]),
        .I3(\end_addr_buf_reg[31] [7]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(\end_addr_buf_reg[31] [5]),
        .I1(\sect_cnt_reg[19] [5]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\sect_cnt_reg[19] [4]),
        .I5(\end_addr_buf_reg[31] [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(\end_addr_buf_reg[31] [2]),
        .I1(\sect_cnt_reg[19] [2]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\sect_cnt_reg[19] [1]),
        .I5(\end_addr_buf_reg[31] [1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_4 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1__1 
       (.I0(rreq_handling_reg_0),
        .I1(data_vld_reg_n_4),
        .I2(\pout_reg_n_4_[1] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(push),
        .I5(\pout_reg_n_4_[0] ),
        .O(\pout[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1__1 
       (.I0(push),
        .I1(\pout_reg_n_4_[2] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[1] ),
        .I4(data_vld_reg_n_4),
        .I5(rreq_handling_reg_0),
        .O(\pout[1]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1__1 
       (.I0(push),
        .I1(\pout_reg_n_4_[2] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[1] ),
        .I4(data_vld_reg_n_4),
        .I5(rreq_handling_reg_0),
        .O(\pout[2]_i_1__1_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_4 ),
        .Q(\pout_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__1_n_4 ),
        .Q(\pout_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__1_n_4 ),
        .Q(\pout_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][0]_srl5_n_4 ),
        .Q(invalid_len_event_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][10]_srl5_n_4 ),
        .Q(invalid_len_event_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][11]_srl5_n_4 ),
        .Q(invalid_len_event_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][12]_srl5_n_4 ),
        .Q(invalid_len_event_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][13]_srl5_n_4 ),
        .Q(invalid_len_event_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][14]_srl5_n_4 ),
        .Q(invalid_len_event_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][15]_srl5_n_4 ),
        .Q(invalid_len_event_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][16]_srl5_n_4 ),
        .Q(invalid_len_event_reg[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][17]_srl5_n_4 ),
        .Q(invalid_len_event_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][18]_srl5_n_4 ),
        .Q(invalid_len_event_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][19]_srl5_n_4 ),
        .Q(invalid_len_event_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][1]_srl5_n_4 ),
        .Q(invalid_len_event_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][20]_srl5_n_4 ),
        .Q(invalid_len_event_reg[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][21]_srl5_n_4 ),
        .Q(invalid_len_event_reg[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][22]_srl5_n_4 ),
        .Q(invalid_len_event_reg[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][23]_srl5_n_4 ),
        .Q(invalid_len_event_reg[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][24]_srl5_n_4 ),
        .Q(invalid_len_event_reg[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][25]_srl5_n_4 ),
        .Q(invalid_len_event_reg[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][26]_srl5_n_4 ),
        .Q(invalid_len_event_reg[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][27]_srl5_n_4 ),
        .Q(invalid_len_event_reg[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][28]_srl5_n_4 ),
        .Q(invalid_len_event_reg[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][29]_srl5_n_4 ),
        .Q(invalid_len_event_reg[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][2]_srl5_n_4 ),
        .Q(invalid_len_event_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][32]_srl5_n_4 ),
        .Q(invalid_len_event_reg[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][3]_srl5_n_4 ),
        .Q(invalid_len_event_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][4]_srl5_n_4 ),
        .Q(invalid_len_event_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][5]_srl5_n_4 ),
        .Q(invalid_len_event_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][6]_srl5_n_4 ),
        .Q(invalid_len_event_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][7]_srl5_n_4 ),
        .Q(invalid_len_event_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][8]_srl5_n_4 ),
        .Q(invalid_len_event_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(rreq_handling_reg_0),
        .D(\mem_reg[4][9]_srl5_n_4 ),
        .Q(invalid_len_event_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__2 
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(rreq_handling_reg_1),
        .I3(full_n_reg_0),
        .O(E));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem2_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    SR,
    rreq_handling_reg,
    \q_reg[0] ,
    E,
    \sect_addr_buf_reg[2] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    rreq_handling_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    D,
    next_rreq,
    \sect_addr_buf_reg[2]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    rreq_handling_reg_1,
    CO,
    fifo_rreq_valid,
    \start_addr_buf_reg[31] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    m_axi_gmem2_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \sect_len_buf_reg[7]_0 ,
    Q,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    \start_addr_buf_reg[11] ,
    beat_valid,
    \bus_equal_gen.rdata_valid_t_reg ,
    rdata_ack_t,
    \dout_buf_reg[34] ,
    fifo_rreq_valid_buf_reg,
    invalid_len_event,
    invalid_len_event_reg2,
    \start_addr_reg[31] ,
    O,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[0] ,
    \sect_cnt_reg[0]_0 ,
    empty_n_reg_1);
  output empty_n_reg_0;
  output [0:0]SR;
  output rreq_handling_reg;
  output \q_reg[0] ;
  output [0:0]E;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \sect_len_buf_reg[9] ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9]_0 ;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output rreq_handling_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [19:0]D;
  output next_rreq;
  output [0:0]\sect_addr_buf_reg[2]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input rreq_handling_reg_1;
  input [0:0]CO;
  input fifo_rreq_valid;
  input [0:0]\start_addr_buf_reg[31] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input m_axi_gmem2_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \sect_len_buf_reg[7]_0 ;
  input [3:0]Q;
  input [9:0]\end_addr_buf_reg[11] ;
  input [1:0]\beat_len_buf_reg[9] ;
  input [9:0]\start_addr_buf_reg[11] ;
  input beat_valid;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input rdata_ack_t;
  input [0:0]\dout_buf_reg[34] ;
  input fifo_rreq_valid_buf_reg;
  input invalid_len_event;
  input invalid_len_event_reg2;
  input [19:0]\start_addr_reg[31] ;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[0] ;
  input [0:0]\sect_cnt_reg[0]_0 ;
  input empty_n_reg_1;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]\beat_len_buf_reg[9] ;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__4_n_4;
  wire data_vld_reg_n_4;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__1_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [9:0]\end_addr_buf_reg[11] ;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__7_n_4;
  wire full_n_i_2__5_n_4;
  wire full_n_i_3__3_n_4;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem2_ARREADY;
  wire next_rreq;
  wire \pout[0]_i_1__1_n_4 ;
  wire \pout[1]_i_1__1_n_4 ;
  wire \pout[2]_i_1__1_n_4 ;
  wire \pout[3]_i_1__1_n_4 ;
  wire \pout[3]_i_2__1_n_4 ;
  wire \pout[3]_i_3__1_n_4 ;
  wire \pout[3]_i_5__1_n_4 ;
  wire [3:0]pout_reg;
  wire \q_reg[0] ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_addr_buf_reg[2]_0 ;
  wire [3:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[0]_0 ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire [19:0]\start_addr_reg[31] ;

  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[31]_i_1__1 
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h40FF404000000000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(m_axi_gmem2_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[31]_i_1__0 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem2_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1__1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem2_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1__1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem2_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1__1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem2_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1__1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem2_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.arlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2__1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem2_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(ap_rst_n),
        .I1(rreq_handling_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4C44)) 
    \could_multi_bursts.sect_handling_i_1__2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem2_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(rreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__4
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(\pout[3]_i_3__1_n_4 ),
        .I2(full_n_i_2__5_n_4),
        .I3(data_vld_reg_n_4),
        .O(data_vld_i_1__4_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__1
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34] ),
        .I5(data_vld_reg_n_4),
        .O(empty_n_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_n_i_1__25
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid),
        .O(\q_reg[0] ));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    empty_n_i_2__21
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem2_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_4),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_rreq_valid_buf_i_1__1
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid_buf_reg),
        .I4(fifo_rreq_valid),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__7
       (.I0(full_n_i_2__5_n_4),
        .I1(ap_rst_n),
        .I2(fifo_rctl_ready),
        .I3(\pout[3]_i_5__1_n_4 ),
        .I4(pout_reg[0]),
        .I5(full_n_i_3__3_n_4),
        .O(full_n_i_1__7_n_4));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2__5
       (.I0(data_vld_reg_n_4),
        .I1(\dout_buf_reg[34] ),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2__5_n_4));
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3__3
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3__3_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_4),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1__1
       (.I0(rreq_handling_reg),
        .O(\sect_addr_buf_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1__1 
       (.I0(\pout[3]_i_5__1_n_4 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1__1 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .I3(\pout[3]_i_5__1_n_4 ),
        .O(\pout[2]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hC004)) 
    \pout[3]_i_1__1 
       (.I0(\pout[3]_i_3__1_n_4 ),
        .I1(data_vld_reg_n_4),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(empty_n_reg_1),
        .O(\pout[3]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2__1 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout[3]_i_5__1_n_4 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[3]_i_2__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__1_n_4 ));
  LUT6 #(
    .INIT(64'h5DFFFFFFFFFFFFFF)) 
    \pout[3]_i_5__1 
       (.I0(empty_n_reg_1),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem2_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(data_vld_reg_n_4),
        .O(\pout[3]_i_5__1_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_4 ),
        .D(\pout[0]_i_1__1_n_4 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_4 ),
        .D(\pout[1]_i_1__1_n_4 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_4 ),
        .D(\pout[2]_i_1__1_n_4 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_4 ),
        .D(\pout[3]_i_2__1_n_4 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1__1
       (.I0(rreq_handling_reg_1),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(rreq_handling_reg),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(\start_addr_reg[31] [0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(\start_addr_reg[31] [10]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(\start_addr_reg[31] [11]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(\start_addr_reg[31] [12]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(\start_addr_reg[31] [13]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(\start_addr_reg[31] [14]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(\start_addr_reg[31] [15]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(\start_addr_reg[31] [16]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(\start_addr_reg[31] [17]),
        .I1(next_rreq),
        .I2(O[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(\start_addr_reg[31] [18]),
        .I1(next_rreq),
        .I2(O[1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(\start_addr_reg[31] [19]),
        .I1(next_rreq),
        .I2(O[2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(\start_addr_reg[31] [1]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(\start_addr_reg[31] [2]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(\start_addr_reg[31] [3]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(\start_addr_reg[31] [4]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(\start_addr_reg[31] [5]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(\start_addr_reg[31] [6]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(\start_addr_reg[31] [7]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(\start_addr_reg[31] [8]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(\start_addr_reg[31] [9]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [0]),
        .I4(\beat_len_buf_reg[9] [0]),
        .I5(\start_addr_buf_reg[11] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [1]),
        .I4(\end_addr_buf_reg[11] [1]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [2]),
        .I4(\end_addr_buf_reg[11] [2]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [3]),
        .I4(\end_addr_buf_reg[11] [3]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [4]),
        .I4(\end_addr_buf_reg[11] [4]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [5]),
        .I4(\end_addr_buf_reg[11] [5]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [6]),
        .I4(\end_addr_buf_reg[11] [6]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [7]),
        .I4(\end_addr_buf_reg[11] [7]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [8]),
        .I4(\end_addr_buf_reg[11] [8]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__2 
       (.I0(rreq_handling_reg),
        .O(\sect_len_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2__1 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [9]),
        .I4(\end_addr_buf_reg[11] [9]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[9]_0 ));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_read
   (m_axi_gmem2_RREADY,
    s_ready_t_reg,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARADDR,
    Q,
    I_RDATA,
    I_RVALID,
    ap_clk,
    D,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem2_ARREADY,
    readData32_U0_m_axi_C_AXI_ARVALID,
    readData32_U0_m_axi_C_AXI_RREADY,
    \sum9_i_i_reg_1402_reg[29] ,
    \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp2_iter9,
    ap_block_pp2_stage0_subdone);
  output m_axi_gmem2_RREADY;
  output s_ready_t_reg;
  output m_axi_gmem2_ARVALID;
  output [29:0]m_axi_gmem2_ARADDR;
  output [3:0]Q;
  output [31:0]I_RDATA;
  output I_RVALID;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem2_ARREADY;
  input readData32_U0_m_axi_C_AXI_ARVALID;
  input readData32_U0_m_axi_C_AXI_RREADY;
  input [29:0]\sum9_i_i_reg_1402_reg[29] ;
  input \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp2_iter9;
  input ap_block_pp2_stage0_subdone;

  wire [32:0]D;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [3:0]Q;
  wire align_len0_carry_n_10;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_4_[2] ;
  wire \align_len_reg_n_4_[31] ;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_4_[0] ;
  wire \beat_len_buf_reg_n_4_[9] ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_9;
  wire [31:0]\bus_equal_gen.data_buf ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_4 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__1_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__1_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__1_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__1_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_9 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [34:34]data_pack;
  wire \end_addr_buf[2]_i_1__1_n_4 ;
  wire \end_addr_buf_reg_n_4_[10] ;
  wire \end_addr_buf_reg_n_4_[11] ;
  wire \end_addr_buf_reg_n_4_[12] ;
  wire \end_addr_buf_reg_n_4_[13] ;
  wire \end_addr_buf_reg_n_4_[14] ;
  wire \end_addr_buf_reg_n_4_[15] ;
  wire \end_addr_buf_reg_n_4_[16] ;
  wire \end_addr_buf_reg_n_4_[17] ;
  wire \end_addr_buf_reg_n_4_[18] ;
  wire \end_addr_buf_reg_n_4_[19] ;
  wire \end_addr_buf_reg_n_4_[20] ;
  wire \end_addr_buf_reg_n_4_[21] ;
  wire \end_addr_buf_reg_n_4_[22] ;
  wire \end_addr_buf_reg_n_4_[23] ;
  wire \end_addr_buf_reg_n_4_[24] ;
  wire \end_addr_buf_reg_n_4_[25] ;
  wire \end_addr_buf_reg_n_4_[26] ;
  wire \end_addr_buf_reg_n_4_[27] ;
  wire \end_addr_buf_reg_n_4_[28] ;
  wire \end_addr_buf_reg_n_4_[29] ;
  wire \end_addr_buf_reg_n_4_[2] ;
  wire \end_addr_buf_reg_n_4_[30] ;
  wire \end_addr_buf_reg_n_4_[31] ;
  wire \end_addr_buf_reg_n_4_[3] ;
  wire \end_addr_buf_reg_n_4_[4] ;
  wire \end_addr_buf_reg_n_4_[5] ;
  wire \end_addr_buf_reg_n_4_[6] ;
  wire \end_addr_buf_reg_n_4_[7] ;
  wire \end_addr_buf_reg_n_4_[8] ;
  wire \end_addr_buf_reg_n_4_[9] ;
  wire end_addr_carry__0_i_1__1_n_4;
  wire end_addr_carry__0_i_2__1_n_4;
  wire end_addr_carry__0_i_3__1_n_4;
  wire end_addr_carry__0_i_4__1_n_4;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_11;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__1_n_4;
  wire end_addr_carry__1_i_2__1_n_4;
  wire end_addr_carry__1_i_3__1_n_4;
  wire end_addr_carry__1_i_4__1_n_4;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_11;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__1_n_4;
  wire end_addr_carry__2_i_2__1_n_4;
  wire end_addr_carry__2_i_3__1_n_4;
  wire end_addr_carry__2_i_4__1_n_4;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_11;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__1_n_4;
  wire end_addr_carry__3_i_2__1_n_4;
  wire end_addr_carry__3_i_3__1_n_4;
  wire end_addr_carry__3_i_4__1_n_4;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_11;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__1_n_4;
  wire end_addr_carry__4_i_2__1_n_4;
  wire end_addr_carry__4_i_3__1_n_4;
  wire end_addr_carry__4_i_4__1_n_4;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_11;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__1_n_4;
  wire end_addr_carry__5_i_2__1_n_4;
  wire end_addr_carry__5_i_3__1_n_4;
  wire end_addr_carry__5_i_4__1_n_4;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_11;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__1_n_4;
  wire end_addr_carry__6_i_2__1_n_4;
  wire end_addr_carry__6_n_10;
  wire end_addr_carry__6_n_11;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1__1_n_4;
  wire end_addr_carry_i_2__1_n_4;
  wire end_addr_carry_i_3__1_n_4;
  wire end_addr_carry_i_4__1_n_4;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_4;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_4;
  wire first_sect_carry__0_i_2__1_n_4;
  wire first_sect_carry__0_i_3__1_n_4;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry_i_1__1_n_4;
  wire first_sect_carry_i_2__1_n_4;
  wire first_sect_carry_i_3__1_n_4;
  wire first_sect_carry_i_4__1_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1_reg_n_4;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [29:0]m_axi_gmem2_ARADDR;
  wire m_axi_gmem2_ARREADY;
  wire m_axi_gmem2_ARVALID;
  wire m_axi_gmem2_RREADY;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire rdata_ack_t;
  wire readData32_U0_m_axi_C_AXI_ARVALID;
  wire readData32_U0_m_axi_C_AXI_RREADY;
  wire rreq_handling_reg_n_4;
  wire rs2f_rreq_ack;
  wire [29:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire \sect_addr_buf[10]_i_1__1_n_4 ;
  wire \sect_addr_buf[11]_i_2__1_n_4 ;
  wire \sect_addr_buf[12]_i_1__1_n_4 ;
  wire \sect_addr_buf[13]_i_1__1_n_4 ;
  wire \sect_addr_buf[14]_i_1__1_n_4 ;
  wire \sect_addr_buf[15]_i_1__1_n_4 ;
  wire \sect_addr_buf[16]_i_1__1_n_4 ;
  wire \sect_addr_buf[17]_i_1__1_n_4 ;
  wire \sect_addr_buf[18]_i_1__1_n_4 ;
  wire \sect_addr_buf[19]_i_1__1_n_4 ;
  wire \sect_addr_buf[20]_i_1__1_n_4 ;
  wire \sect_addr_buf[21]_i_1__1_n_4 ;
  wire \sect_addr_buf[22]_i_1__1_n_4 ;
  wire \sect_addr_buf[23]_i_1__1_n_4 ;
  wire \sect_addr_buf[24]_i_1__1_n_4 ;
  wire \sect_addr_buf[25]_i_1__1_n_4 ;
  wire \sect_addr_buf[26]_i_1__1_n_4 ;
  wire \sect_addr_buf[27]_i_1__1_n_4 ;
  wire \sect_addr_buf[28]_i_1__1_n_4 ;
  wire \sect_addr_buf[29]_i_1__1_n_4 ;
  wire \sect_addr_buf[2]_i_1__1_n_4 ;
  wire \sect_addr_buf[30]_i_1__1_n_4 ;
  wire \sect_addr_buf[31]_i_1__1_n_4 ;
  wire \sect_addr_buf[3]_i_1__1_n_4 ;
  wire \sect_addr_buf[4]_i_1__1_n_4 ;
  wire \sect_addr_buf[5]_i_1__1_n_4 ;
  wire \sect_addr_buf[6]_i_1__1_n_4 ;
  wire \sect_addr_buf[7]_i_1__1_n_4 ;
  wire \sect_addr_buf[8]_i_1__1_n_4 ;
  wire \sect_addr_buf[9]_i_1__1_n_4 ;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_buf_reg_n_4_[10] ;
  wire \start_addr_buf_reg_n_4_[11] ;
  wire \start_addr_buf_reg_n_4_[12] ;
  wire \start_addr_buf_reg_n_4_[13] ;
  wire \start_addr_buf_reg_n_4_[14] ;
  wire \start_addr_buf_reg_n_4_[15] ;
  wire \start_addr_buf_reg_n_4_[16] ;
  wire \start_addr_buf_reg_n_4_[17] ;
  wire \start_addr_buf_reg_n_4_[18] ;
  wire \start_addr_buf_reg_n_4_[19] ;
  wire \start_addr_buf_reg_n_4_[20] ;
  wire \start_addr_buf_reg_n_4_[21] ;
  wire \start_addr_buf_reg_n_4_[22] ;
  wire \start_addr_buf_reg_n_4_[23] ;
  wire \start_addr_buf_reg_n_4_[24] ;
  wire \start_addr_buf_reg_n_4_[25] ;
  wire \start_addr_buf_reg_n_4_[26] ;
  wire \start_addr_buf_reg_n_4_[27] ;
  wire \start_addr_buf_reg_n_4_[28] ;
  wire \start_addr_buf_reg_n_4_[29] ;
  wire \start_addr_buf_reg_n_4_[2] ;
  wire \start_addr_buf_reg_n_4_[30] ;
  wire \start_addr_buf_reg_n_4_[31] ;
  wire \start_addr_buf_reg_n_4_[3] ;
  wire \start_addr_buf_reg_n_4_[4] ;
  wire \start_addr_buf_reg_n_4_[5] ;
  wire \start_addr_buf_reg_n_4_[6] ;
  wire \start_addr_buf_reg_n_4_[7] ;
  wire \start_addr_buf_reg_n_4_[8] ;
  wire \start_addr_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[12] ;
  wire \start_addr_reg_n_4_[13] ;
  wire \start_addr_reg_n_4_[14] ;
  wire \start_addr_reg_n_4_[15] ;
  wire \start_addr_reg_n_4_[16] ;
  wire \start_addr_reg_n_4_[17] ;
  wire \start_addr_reg_n_4_[18] ;
  wire \start_addr_reg_n_4_[19] ;
  wire \start_addr_reg_n_4_[20] ;
  wire \start_addr_reg_n_4_[21] ;
  wire \start_addr_reg_n_4_[22] ;
  wire \start_addr_reg_n_4_[23] ;
  wire \start_addr_reg_n_4_[24] ;
  wire \start_addr_reg_n_4_[25] ;
  wire \start_addr_reg_n_4_[26] ;
  wire \start_addr_reg_n_4_[27] ;
  wire \start_addr_reg_n_4_[28] ;
  wire \start_addr_reg_n_4_[29] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[30] ;
  wire \start_addr_reg_n_4_[31] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [29:0]\sum9_i_i_reg_1402_reg[29] ;
  wire zero_len_event0;
  wire [3:2]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__1_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:2],align_len0_carry_n_6,align_len0_carry_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data,1'b0}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3],align_len0_carry_n_9,align_len0_carry_n_10,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(align_len0_carry_n_10),
        .Q(\align_len_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(align_len0_carry_n_9),
        .Q(\align_len_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_4_[2] ),
        .Q(\beat_len_buf_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_4_[31] ),
        .Q(\beat_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .Q({data_pack,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_6),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .empty_n_reg_0(fifo_rctl_n_4),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .\pout_reg[0] (buff_rdata_n_7),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf [9]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_6),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_29),
        .Q(m_axi_gmem2_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_10 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_9 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_8 ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_11 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_10 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_9 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_8 ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_11 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_10 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_9 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_8 ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_11 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_10 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_9 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_8 ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_11 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_10 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_9 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_8 ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_11 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_10 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_10 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2__1 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_9 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_9 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_8 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3__1 
       (.I0(m_axi_gmem2_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__1_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__1 
       (.I0(m_axi_gmem2_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__1_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__1 
       (.I0(m_axi_gmem2_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_11 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_10 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_9 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_8 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__1 
       (.I0(m_axi_gmem2_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__1_n_4 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4__1 
       (.I0(m_axi_gmem2_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__1_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_11 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem2_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem2_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem2_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem2_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_9 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_10 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_11 }),
        .S(m_axi_gmem2_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem2_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem2_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem2_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem2_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_9 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_10 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_11 }),
        .S(m_axi_gmem2_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem2_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem2_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem2_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem2_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_9 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_10 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_11 }),
        .S(m_axi_gmem2_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem2_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem2_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem2_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem2_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_9 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_10 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_11 }),
        .S(m_axi_gmem2_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem2_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem2_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem2_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem2_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_9 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_10 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_11 }),
        .S(m_axi_gmem2_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem2_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem2_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem2_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem2_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_4 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_6 ,\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_9 ,\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_10 ,\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_11 }),
        .S({1'b0,m_axi_gmem2_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem2_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem2_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_7 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem2_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_8 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_9 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_10 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__1_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__1_n_4 ,\could_multi_bursts.araddr_buf[4]_i_4__1_n_4 ,\could_multi_bursts.araddr_buf[4]_i_5__1_n_4 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem2_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem2_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem2_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem2_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_7 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem2_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_9 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_10 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_11 }),
        .S({m_axi_gmem2_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__1_n_4 ,\could_multi_bursts.araddr_buf[8]_i_4__1_n_4 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem2_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_11),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_12),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_13),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_15),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_26),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__1 
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[2] ),
        .O(\end_addr_buf[2]_i_1__1_n_4 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_11),
        .Q(\end_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_10),
        .Q(\end_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_9),
        .Q(\end_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_8),
        .Q(\end_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_11),
        .Q(\end_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_10),
        .Q(\end_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_9),
        .Q(\end_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_8),
        .Q(\end_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_11),
        .Q(\end_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_10),
        .Q(\end_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_9),
        .Q(\end_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_8),
        .Q(\end_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_11),
        .Q(\end_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_10),
        .Q(\end_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_9),
        .Q(\end_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_8),
        .Q(\end_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_11),
        .Q(\end_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_10),
        .Q(\end_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_9),
        .Q(\end_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_8),
        .Q(\end_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__1_n_4 ),
        .Q(\end_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_11),
        .Q(\end_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_10),
        .Q(\end_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_10),
        .Q(\end_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_9),
        .Q(\end_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_8),
        .Q(\end_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_11),
        .Q(\end_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_10),
        .Q(\end_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_9),
        .Q(\end_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_8),
        .Q(\end_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[5] ,\start_addr_reg_n_4_[4] ,\start_addr_reg_n_4_[3] ,\start_addr_reg_n_4_[2] }),
        .O({end_addr_carry_n_8,end_addr_carry_n_9,end_addr_carry_n_10,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__1_n_4,end_addr_carry_i_2__1_n_4,end_addr_carry_i_3__1_n_4,end_addr_carry_i_4__1_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_4),
        .CO({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[9] ,\start_addr_reg_n_4_[8] ,\start_addr_reg_n_4_[7] ,\start_addr_reg_n_4_[6] }),
        .O({end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10,end_addr_carry__0_n_11}),
        .S({end_addr_carry__0_i_1__1_n_4,end_addr_carry__0_i_2__1_n_4,end_addr_carry__0_i_3__1_n_4,end_addr_carry__0_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__1
       (.I0(\start_addr_reg_n_4_[9] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__1
       (.I0(\start_addr_reg_n_4_[8] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__1
       (.I0(\start_addr_reg_n_4_[7] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__1
       (.I0(\start_addr_reg_n_4_[6] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_4__1_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_4),
        .CO({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] ,\start_addr_reg_n_4_[11] ,\start_addr_reg_n_4_[10] }),
        .O({end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10,end_addr_carry__1_n_11}),
        .S({end_addr_carry__1_i_1__1_n_4,end_addr_carry__1_i_2__1_n_4,end_addr_carry__1_i_3__1_n_4,end_addr_carry__1_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__1
       (.I0(\start_addr_reg_n_4_[13] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__1
       (.I0(\start_addr_reg_n_4_[12] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__1
       (.I0(\start_addr_reg_n_4_[11] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__1
       (.I0(\start_addr_reg_n_4_[10] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_4__1_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_4),
        .CO({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] }),
        .O({end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10,end_addr_carry__2_n_11}),
        .S({end_addr_carry__2_i_1__1_n_4,end_addr_carry__2_i_2__1_n_4,end_addr_carry__2_i_3__1_n_4,end_addr_carry__2_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__1
       (.I0(\start_addr_reg_n_4_[17] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__1
       (.I0(\start_addr_reg_n_4_[16] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__1
       (.I0(\start_addr_reg_n_4_[15] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__1
       (.I0(\start_addr_reg_n_4_[14] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_4__1_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_4),
        .CO({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] }),
        .O({end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10,end_addr_carry__3_n_11}),
        .S({end_addr_carry__3_i_1__1_n_4,end_addr_carry__3_i_2__1_n_4,end_addr_carry__3_i_3__1_n_4,end_addr_carry__3_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__1
       (.I0(\start_addr_reg_n_4_[21] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__1
       (.I0(\start_addr_reg_n_4_[20] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__1
       (.I0(\start_addr_reg_n_4_[19] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__1
       (.I0(\start_addr_reg_n_4_[18] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_4__1_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_4),
        .CO({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] }),
        .O({end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10,end_addr_carry__4_n_11}),
        .S({end_addr_carry__4_i_1__1_n_4,end_addr_carry__4_i_2__1_n_4,end_addr_carry__4_i_3__1_n_4,end_addr_carry__4_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__1
       (.I0(\start_addr_reg_n_4_[25] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__1
       (.I0(\start_addr_reg_n_4_[24] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__1
       (.I0(\start_addr_reg_n_4_[23] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__1
       (.I0(\start_addr_reg_n_4_[22] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_4__1_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_4),
        .CO({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] }),
        .O({end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10,end_addr_carry__5_n_11}),
        .S({end_addr_carry__5_i_1__1_n_4,end_addr_carry__5_i_2__1_n_4,end_addr_carry__5_i_3__1_n_4,end_addr_carry__5_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__1
       (.I0(\start_addr_reg_n_4_[29] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__1
       (.I0(\start_addr_reg_n_4_[28] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__1
       (.I0(\start_addr_reg_n_4_[27] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__1
       (.I0(\start_addr_reg_n_4_[26] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_4__1_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_4),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_4_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_10,end_addr_carry__6_n_11}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__1_n_4,end_addr_carry__6_i_2__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__1
       (.I0(\align_len_reg_n_4_[31] ),
        .I1(\start_addr_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__1
       (.I0(\start_addr_reg_n_4_[30] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__1
       (.I0(\start_addr_reg_n_4_[5] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__1
       (.I0(\start_addr_reg_n_4_[4] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__1
       (.I0(\start_addr_reg_n_4_[3] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__1
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[2] ),
        .O(end_addr_carry_i_4__1_n_4));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49}),
        .E(fifo_rctl_n_8),
        .O({sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .Q(p_1_in),
        .SR(fifo_rctl_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\beat_len_buf_reg[9] ({\beat_len_buf_reg_n_4_[9] ,\beat_len_buf_reg_n_4_[0] }),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_29),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem2_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_11),
        .\could_multi_bursts.arlen_buf_reg[0]_0 (fifo_rctl_n_14),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_12),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_13),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_15),
        .\could_multi_bursts.loop_cnt_reg[5] (p_20_in),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_26),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\dout_buf_reg[34] (data_pack),
        .empty_n_reg_0(fifo_rctl_n_4),
        .empty_n_reg_1(buff_rdata_n_7),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_4_[11] ,\end_addr_buf_reg_n_4_[10] ,\end_addr_buf_reg_n_4_[9] ,\end_addr_buf_reg_n_4_[8] ,\end_addr_buf_reg_n_4_[7] ,\end_addr_buf_reg_n_4_[6] ,\end_addr_buf_reg_n_4_[5] ,\end_addr_buf_reg_n_4_[4] ,\end_addr_buf_reg_n_4_[3] ,\end_addr_buf_reg_n_4_[2] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_4),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
        .next_rreq(next_rreq),
        .\q_reg[0] (fifo_rctl_n_7),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_6),
        .rreq_handling_reg_0(fifo_rctl_n_28),
        .rreq_handling_reg_1(rreq_handling_reg_n_4),
        .\sect_addr_buf_reg[2] (fifo_rctl_n_9),
        .\sect_addr_buf_reg[2]_0 (p_21_in),
        .\sect_cnt_reg[0] ({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .\sect_cnt_reg[0]_0 (\sect_cnt_reg_n_4_[0] ),
        .\sect_cnt_reg[12] ({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .\sect_cnt_reg[16] ({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .\sect_cnt_reg[8] ({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .\sect_len_buf_reg[0] (fifo_rctl_n_16),
        .\sect_len_buf_reg[1] (fifo_rctl_n_17),
        .\sect_len_buf_reg[2] (fifo_rctl_n_18),
        .\sect_len_buf_reg[3] (fifo_rctl_n_19),
        .\sect_len_buf_reg[4] (fifo_rctl_n_20),
        .\sect_len_buf_reg[5] (fifo_rctl_n_21),
        .\sect_len_buf_reg[6] (fifo_rctl_n_22),
        .\sect_len_buf_reg[7] (fifo_rctl_n_23),
        .\sect_len_buf_reg[7]_0 (fifo_rreq_n_7),
        .\sect_len_buf_reg[8] (fifo_rctl_n_24),
        .\sect_len_buf_reg[9] (fifo_rctl_n_10),
        .\sect_len_buf_reg[9]_0 (fifo_rctl_n_25),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_4_[11] ,\start_addr_buf_reg_n_4_[10] ,\start_addr_buf_reg_n_4_[9] ,\start_addr_buf_reg_n_4_[8] ,\start_addr_buf_reg_n_4_[7] ,\start_addr_buf_reg_n_4_[6] ,\start_addr_buf_reg_n_4_[5] ,\start_addr_buf_reg_n_4_[4] ,\start_addr_buf_reg_n_4_[3] ,\start_addr_buf_reg_n_4_[2] }),
        .\start_addr_buf_reg[31] (first_sect),
        .\start_addr_reg[31] ({\start_addr_reg_n_4_[31] ,\start_addr_reg_n_4_[30] ,\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] ,\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] ,\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] ,\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] ,\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] }));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0 fifo_rreq
       (.E(fifo_rreq_n_6),
        .Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}),
        .\align_len_reg[31] (zero_len_event0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_7),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg ),
        .\data_p1_reg[29] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({\end_addr_buf_reg_n_4_[31] ,\end_addr_buf_reg_n_4_[30] ,\end_addr_buf_reg_n_4_[29] ,\end_addr_buf_reg_n_4_[28] ,\end_addr_buf_reg_n_4_[27] ,\end_addr_buf_reg_n_4_[26] ,\end_addr_buf_reg_n_4_[25] ,\end_addr_buf_reg_n_4_[24] ,\end_addr_buf_reg_n_4_[23] ,\end_addr_buf_reg_n_4_[22] ,\end_addr_buf_reg_n_4_[21] ,\end_addr_buf_reg_n_4_[20] ,\end_addr_buf_reg_n_4_[19] ,\end_addr_buf_reg_n_4_[18] ,\end_addr_buf_reg_n_4_[17] ,\end_addr_buf_reg_n_4_[16] ,\end_addr_buf_reg_n_4_[15] ,\end_addr_buf_reg_n_4_[14] ,\end_addr_buf_reg_n_4_[13] ,\end_addr_buf_reg_n_4_[12] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_4),
        .full_n_reg_0(fifo_rctl_n_6),
        .invalid_len_event0(invalid_len_event0),
        .invalid_len_event_reg({fifo_rreq_data,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46}),
        .rreq_handling_reg({fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14}),
        .rreq_handling_reg_0(fifo_rctl_n_7),
        .rreq_handling_reg_1(rreq_handling_reg_n_4),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] ,\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] ,\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] ,\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] ,\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] ,\sect_cnt_reg_n_4_[0] }),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] }));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_4),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__1_n_4,first_sect_carry_i_2__1_n_4,first_sect_carry_i_3__1_n_4,first_sect_carry_i_4__1_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__1_n_4,first_sect_carry__0_i_2__1_n_4,first_sect_carry__0_i_3__1_n_4}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__1
       (.I0(\start_addr_buf_reg_n_4_[31] ),
        .I1(\sect_cnt_reg_n_4_[19] ),
        .I2(\start_addr_buf_reg_n_4_[30] ),
        .I3(\sect_cnt_reg_n_4_[18] ),
        .O(first_sect_carry__0_i_1__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(\start_addr_buf_reg_n_4_[29] ),
        .I1(\sect_cnt_reg_n_4_[17] ),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(\start_addr_buf_reg_n_4_[27] ),
        .I4(\sect_cnt_reg_n_4_[16] ),
        .I5(\start_addr_buf_reg_n_4_[28] ),
        .O(first_sect_carry__0_i_2__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(\start_addr_buf_reg_n_4_[26] ),
        .I1(\sect_cnt_reg_n_4_[14] ),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(\start_addr_buf_reg_n_4_[24] ),
        .I4(\sect_cnt_reg_n_4_[13] ),
        .I5(\start_addr_buf_reg_n_4_[25] ),
        .O(first_sect_carry__0_i_3__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(\start_addr_buf_reg_n_4_[23] ),
        .I1(\sect_cnt_reg_n_4_[11] ),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .I3(\start_addr_buf_reg_n_4_[22] ),
        .I4(\sect_cnt_reg_n_4_[9] ),
        .I5(\start_addr_buf_reg_n_4_[21] ),
        .O(first_sect_carry_i_1__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_4_[8] ),
        .I1(\start_addr_buf_reg_n_4_[20] ),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(\start_addr_buf_reg_n_4_[18] ),
        .I4(\start_addr_buf_reg_n_4_[19] ),
        .I5(\sect_cnt_reg_n_4_[7] ),
        .O(first_sect_carry_i_2__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(\start_addr_buf_reg_n_4_[17] ),
        .I1(\sect_cnt_reg_n_4_[5] ),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(\start_addr_buf_reg_n_4_[15] ),
        .I4(\sect_cnt_reg_n_4_[4] ),
        .I5(\start_addr_buf_reg_n_4_[16] ),
        .O(first_sect_carry_i_3__1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(\start_addr_buf_reg_n_4_[14] ),
        .I1(\sect_cnt_reg_n_4_[2] ),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(\start_addr_buf_reg_n_4_[12] ),
        .I4(\sect_cnt_reg_n_4_[1] ),
        .I5(\start_addr_buf_reg_n_4_[13] ),
        .O(first_sect_carry_i_4__1_n_4));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1_reg_n_4),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_28),
        .Q(rreq_handling_reg_n_4),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(next_beat),
        .I_RDATA(I_RDATA),
        .I_RVALID(I_RVALID),
        .Q(\bus_equal_gen.data_buf ),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter9(ap_enable_reg_pp2_iter9),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 (\exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ),
        .rdata_ack_t(rdata_ack_t),
        .readData32_U0_m_axi_C_AXI_RREADY(readData32_U0_m_axi_C_AXI_RREADY));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice_12 rs_rreq
       (.Q(rs2f_rreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\q_reg[29] (rs2f_rreq_data),
        .readData32_U0_m_axi_C_AXI_ARVALID(readData32_U0_m_axi_C_AXI_ARVALID),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\sum9_i_i_reg_1402_reg[29] (\sum9_i_i_reg_1402_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[10] ),
        .O(\sect_addr_buf[10]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[11] ),
        .O(\sect_addr_buf[11]_i_2__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(\sect_addr_buf[12]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(\sect_addr_buf[13]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(\sect_addr_buf[14]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(\sect_addr_buf[15]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(\sect_addr_buf[16]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(\sect_addr_buf[17]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(\sect_addr_buf[18]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(\sect_addr_buf[19]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(\sect_addr_buf[20]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(\sect_addr_buf[21]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(\sect_addr_buf[22]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(\sect_addr_buf[23]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(\sect_addr_buf[24]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(\sect_addr_buf[25]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(\sect_addr_buf[26]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(\sect_addr_buf[27]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(\sect_addr_buf[28]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(\sect_addr_buf[29]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[2] ),
        .O(\sect_addr_buf[2]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(\sect_addr_buf[30]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_buf_reg_n_4_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(\sect_addr_buf[31]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[3] ),
        .O(\sect_addr_buf[3]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[4] ),
        .O(\sect_addr_buf[4]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[5] ),
        .O(\sect_addr_buf[5]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[6] ),
        .O(\sect_addr_buf[6]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[7] ),
        .O(\sect_addr_buf[7]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[8] ),
        .O(\sect_addr_buf[8]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[9] ),
        .O(\sect_addr_buf[9]_i_1__1_n_4 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[10]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[11]_i_2__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[12]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[13]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[14]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[15]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[16]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[17]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[18]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[19]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[20]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[21]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[22]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[23]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[24]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[25]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[26]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[27]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[28]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[29]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[2]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[30]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[31]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[3]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[4]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[5]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[6]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[7]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[8]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[9]_i_1__1_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_rctl_n_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .S({1'b0,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_16),
        .Q(p_1_in[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_17),
        .Q(p_1_in[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_18),
        .Q(p_1_in[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_19),
        .Q(p_1_in[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_21),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_22),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_23),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_24),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_25),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[10] ),
        .Q(\start_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[11] ),
        .Q(\start_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[12] ),
        .Q(\start_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[13] ),
        .Q(\start_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[14] ),
        .Q(\start_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[15] ),
        .Q(\start_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[16] ),
        .Q(\start_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[17] ),
        .Q(\start_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[18] ),
        .Q(\start_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[19] ),
        .Q(\start_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[20] ),
        .Q(\start_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[21] ),
        .Q(\start_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[22] ),
        .Q(\start_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[23] ),
        .Q(\start_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[24] ),
        .Q(\start_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[25] ),
        .Q(\start_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[26] ),
        .Q(\start_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[27] ),
        .Q(\start_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[28] ),
        .Q(\start_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[29] ),
        .Q(\start_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[2] ),
        .Q(\start_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[30] ),
        .Q(\start_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[31] ),
        .Q(\start_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[3] ),
        .Q(\start_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[4] ),
        .Q(\start_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[5] ),
        .Q(\start_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[6] ),
        .Q(\start_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[7] ),
        .Q(\start_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[8] ),
        .Q(\start_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[9] ),
        .Q(\start_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_27),
        .Q(\start_addr_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_26),
        .Q(\start_addr_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_25),
        .Q(\start_addr_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_24),
        .Q(\start_addr_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_23),
        .Q(\start_addr_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_22),
        .Q(\start_addr_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_21),
        .Q(\start_addr_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_20),
        .Q(\start_addr_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_19),
        .Q(\start_addr_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_18),
        .Q(\start_addr_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_17),
        .Q(\start_addr_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:1]next__0;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT2 #(
    .INIT(4'h4)) 
    \FSM_sequential_state[1]_i_1__11 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem2_m_axi_reg_slice" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice_12
   (s_ready_t_reg_0,
    Q,
    \q_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    readData32_U0_m_axi_C_AXI_ARVALID,
    rs2f_rreq_ack,
    \sum9_i_i_reg_1402_reg[29] );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [29:0]\q_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input readData32_U0_m_axi_C_AXI_ARVALID;
  input rs2f_rreq_ack;
  input [29:0]\sum9_i_i_reg_1402_reg[29] ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__3_n_4 ;
  wire \data_p1[10]_i_1__3_n_4 ;
  wire \data_p1[11]_i_1__3_n_4 ;
  wire \data_p1[12]_i_1__3_n_4 ;
  wire \data_p1[13]_i_1__3_n_4 ;
  wire \data_p1[14]_i_1__3_n_4 ;
  wire \data_p1[15]_i_1__3_n_4 ;
  wire \data_p1[16]_i_1__3_n_4 ;
  wire \data_p1[17]_i_1__3_n_4 ;
  wire \data_p1[18]_i_1__3_n_4 ;
  wire \data_p1[19]_i_1__3_n_4 ;
  wire \data_p1[1]_i_1__3_n_4 ;
  wire \data_p1[20]_i_1__3_n_4 ;
  wire \data_p1[21]_i_1__3_n_4 ;
  wire \data_p1[22]_i_1__3_n_4 ;
  wire \data_p1[23]_i_1__3_n_4 ;
  wire \data_p1[24]_i_1__3_n_4 ;
  wire \data_p1[25]_i_1__3_n_4 ;
  wire \data_p1[26]_i_1__3_n_4 ;
  wire \data_p1[27]_i_1__3_n_4 ;
  wire \data_p1[28]_i_1__3_n_4 ;
  wire \data_p1[29]_i_2__1_n_4 ;
  wire \data_p1[2]_i_1__3_n_4 ;
  wire \data_p1[3]_i_1__3_n_4 ;
  wire \data_p1[4]_i_1__3_n_4 ;
  wire \data_p1[5]_i_1__3_n_4 ;
  wire \data_p1[6]_i_1__3_n_4 ;
  wire \data_p1[7]_i_1__3_n_4 ;
  wire \data_p1[8]_i_1__3_n_4 ;
  wire \data_p1[9]_i_1__3_n_4 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [29:0]\q_reg[29] ;
  wire readData32_U0_m_axi_C_AXI_ARVALID;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__3_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_4 ;
  wire \state[1]_i_1__3_n_4 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [29:0]\sum9_i_i_reg_1402_reg[29] ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(readData32_U0_m_axi_C_AXI_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(readData32_U0_m_axi_C_AXI_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[0] ),
        .O(\data_p1[0]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[10] ),
        .O(\data_p1[10]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[11] ),
        .O(\data_p1[11]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[12] ),
        .O(\data_p1[12]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[13] ),
        .O(\data_p1[13]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[14] ),
        .O(\data_p1[14]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[15] ),
        .O(\data_p1[15]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[16] ),
        .O(\data_p1[16]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[17] ),
        .O(\data_p1[17]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[18] ),
        .O(\data_p1[18]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[19] ),
        .O(\data_p1[19]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[1] ),
        .O(\data_p1[1]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[20] ),
        .O(\data_p1[20]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[21] ),
        .O(\data_p1[21]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[22] ),
        .O(\data_p1[22]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[23] ),
        .O(\data_p1[23]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[24] ),
        .O(\data_p1[24]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[25] ),
        .O(\data_p1[25]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[26] ),
        .O(\data_p1[26]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[27] ),
        .O(\data_p1[27]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[28] ),
        .O(\data_p1[28]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[29]_i_1__3 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(readData32_U0_m_axi_C_AXI_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_2__1 
       (.I0(\sum9_i_i_reg_1402_reg[29] [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[29] ),
        .O(\data_p1[29]_i_2__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[2] ),
        .O(\data_p1[2]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[3] ),
        .O(\data_p1[3]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[4] ),
        .O(\data_p1[4]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[5] ),
        .O(\data_p1[5]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[6] ),
        .O(\data_p1[6]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[7] ),
        .O(\data_p1[7]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[8] ),
        .O(\data_p1[8]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__3 
       (.I0(\sum9_i_i_reg_1402_reg[29] [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[9] ),
        .O(\data_p1[9]_i_1__3_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_4 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_4 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_4 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_4 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_4 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_4 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_4 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_4 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_4 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_4 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_4 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_4 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_4 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_4 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_4 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_4 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_4 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_4 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_4 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_4 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_4 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2__1_n_4 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_4 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_4 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_4 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_4 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_4 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_4 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_4 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_4 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(readData32_U0_m_axi_C_AXI_ARVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum9_i_i_reg_1402_reg[29] [9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__3
       (.I0(readData32_U0_m_axi_C_AXI_ARVALID),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__3_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_4),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__3 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(readData32_U0_m_axi_C_AXI_ARVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__3_n_4 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__3 
       (.I0(readData32_U0_m_axi_C_AXI_ARVALID),
        .I1(state),
        .I2(Q),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1__3_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_4 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem2_m_axi_reg_slice" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    E,
    I_RVALID,
    I_RDATA,
    ap_rst_n_inv,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg ,
    readData32_U0_m_axi_C_AXI_RREADY,
    beat_valid,
    \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp2_iter9,
    ap_block_pp2_stage0_subdone,
    Q);
  output rdata_ack_t;
  output [0:0]E;
  output I_RVALID;
  output [31:0]I_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input readData32_U0_m_axi_C_AXI_RREADY;
  input beat_valid;
  input \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp2_iter9;
  input ap_block_pp2_stage0_subdone;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [31:0]Q;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter9;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__4_n_4 ;
  wire \data_p1[10]_i_1__4_n_4 ;
  wire \data_p1[11]_i_1__4_n_4 ;
  wire \data_p1[12]_i_1__4_n_4 ;
  wire \data_p1[13]_i_1__4_n_4 ;
  wire \data_p1[14]_i_1__4_n_4 ;
  wire \data_p1[15]_i_1__4_n_4 ;
  wire \data_p1[16]_i_1__4_n_4 ;
  wire \data_p1[17]_i_1__4_n_4 ;
  wire \data_p1[18]_i_1__4_n_4 ;
  wire \data_p1[19]_i_1__4_n_4 ;
  wire \data_p1[1]_i_1__4_n_4 ;
  wire \data_p1[20]_i_1__4_n_4 ;
  wire \data_p1[21]_i_1__4_n_4 ;
  wire \data_p1[22]_i_1__4_n_4 ;
  wire \data_p1[23]_i_1__4_n_4 ;
  wire \data_p1[24]_i_1__4_n_4 ;
  wire \data_p1[25]_i_1__4_n_4 ;
  wire \data_p1[26]_i_1__4_n_4 ;
  wire \data_p1[27]_i_1__4_n_4 ;
  wire \data_p1[28]_i_1__4_n_4 ;
  wire \data_p1[29]_i_1__4_n_4 ;
  wire \data_p1[2]_i_1__4_n_4 ;
  wire \data_p1[30]_i_1__1_n_4 ;
  wire \data_p1[31]_i_2__1_n_4 ;
  wire \data_p1[3]_i_1__4_n_4 ;
  wire \data_p1[4]_i_1__4_n_4 ;
  wire \data_p1[5]_i_1__4_n_4 ;
  wire \data_p1[6]_i_1__4_n_4 ;
  wire \data_p1[7]_i_1__4_n_4 ;
  wire \data_p1[8]_i_1__4_n_4 ;
  wire \data_p1[9]_i_1__4_n_4 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire readData32_U0_m_axi_C_AXI_RREADY;
  wire s_ready_t_i_1__4_n_4;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_4 ;
  wire \state[1]_i_1__4_n_4 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(readData32_U0_m_axi_C_AXI_RREADY),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(readData32_U0_m_axi_C_AXI_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__4 
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[0] ),
        .O(\data_p1[0]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__4 
       (.I0(Q[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[10] ),
        .O(\data_p1[10]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__4 
       (.I0(Q[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[11] ),
        .O(\data_p1[11]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__4 
       (.I0(Q[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[12] ),
        .O(\data_p1[12]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__4 
       (.I0(Q[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[13] ),
        .O(\data_p1[13]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__4 
       (.I0(Q[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[14] ),
        .O(\data_p1[14]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__4 
       (.I0(Q[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[15] ),
        .O(\data_p1[15]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__4 
       (.I0(Q[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[16] ),
        .O(\data_p1[16]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__4 
       (.I0(Q[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[17] ),
        .O(\data_p1[17]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__4 
       (.I0(Q[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[18] ),
        .O(\data_p1[18]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__4 
       (.I0(Q[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[19] ),
        .O(\data_p1[19]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__4 
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[1] ),
        .O(\data_p1[1]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__4 
       (.I0(Q[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[20] ),
        .O(\data_p1[20]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__4 
       (.I0(Q[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[21] ),
        .O(\data_p1[21]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__4 
       (.I0(Q[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[22] ),
        .O(\data_p1[22]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__4 
       (.I0(Q[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[23] ),
        .O(\data_p1[23]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__4 
       (.I0(Q[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[24] ),
        .O(\data_p1[24]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__4 
       (.I0(Q[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[25] ),
        .O(\data_p1[25]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__4 
       (.I0(Q[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[26] ),
        .O(\data_p1[26]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__4 
       (.I0(Q[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[27] ),
        .O(\data_p1[27]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__4 
       (.I0(Q[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[28] ),
        .O(\data_p1[28]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__4 
       (.I0(Q[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[29] ),
        .O(\data_p1[29]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__4 
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[2] ),
        .O(\data_p1[2]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__1 
       (.I0(Q[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[30] ),
        .O(\data_p1[30]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h0010557500100000)) 
    \data_p1[31]_i_1__1 
       (.I0(state__0[1]),
        .I1(\exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ),
        .I2(ap_enable_reg_pp2_iter9),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(state__0[0]),
        .I5(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2__1 
       (.I0(Q[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[31] ),
        .O(\data_p1[31]_i_2__1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__4 
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[3] ),
        .O(\data_p1[3]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__4 
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[4] ),
        .O(\data_p1[4]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__4 
       (.I0(Q[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[5] ),
        .O(\data_p1[5]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__4 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[6] ),
        .O(\data_p1[6]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__4 
       (.I0(Q[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[7] ),
        .O(\data_p1[7]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__4 
       (.I0(Q[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[8] ),
        .O(\data_p1[8]_i_1__4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__4 
       (.I0(Q[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[9] ),
        .O(\data_p1[9]_i_1__4_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__4_n_4 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_4 ),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_4 ),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_4 ),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_4 ),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_4 ),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_4 ),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_4 ),
        .Q(I_RDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_4 ),
        .Q(I_RDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_4 ),
        .Q(I_RDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_4 ),
        .Q(I_RDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__4_n_4 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_4 ),
        .Q(I_RDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_4 ),
        .Q(I_RDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_4 ),
        .Q(I_RDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_4 ),
        .Q(I_RDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_4 ),
        .Q(I_RDATA[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_4 ),
        .Q(I_RDATA[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_4 ),
        .Q(I_RDATA[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_4 ),
        .Q(I_RDATA[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_4 ),
        .Q(I_RDATA[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_4 ),
        .Q(I_RDATA[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_4 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_4 ),
        .Q(I_RDATA[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2__1_n_4 ),
        .Q(I_RDATA[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_4 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_4 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_4 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_4 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_4 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_4 ),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_4 ),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__4
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[1]),
        .I2(readData32_U0_m_axi_C_AXI_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__4_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_4),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__4 
       (.I0(readData32_U0_m_axi_C_AXI_RREADY),
        .I1(I_RVALID),
        .I2(state),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4FFF4F4F)) 
    \state[1]_i_1__4 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(I_RVALID),
        .I3(\exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 ),
        .I4(ap_enable_reg_pp2_iter9),
        .I5(ap_block_pp2_stage0_subdone),
        .O(\state[1]_i_1__4_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_4 ),
        .Q(I_RVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_write
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice rs_wreq
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi
   (m_axi_gmem3_RREADY,
    m_axi_gmem3_ARADDR,
    ARLEN,
    m_axi_gmem3_ARVALID,
    I_RDATA,
    I_RVALID,
    gmem3_ARREADY,
    ap_rst_n,
    m_axi_gmem3_RVALID,
    m_axi_gmem3_ARREADY,
    ap_rst_n_inv,
    ap_clk,
    D,
    m_axi_gmem3_RRESP,
    Q,
    readData32_U0_m_axi_D_input_AXI_ARVALID,
    readData32_U0_m_axi_D_input_AXI_RREADY,
    \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp3_iter9,
    ap_block_pp3_stage0_subdone);
  output m_axi_gmem3_RREADY;
  output [29:0]m_axi_gmem3_ARADDR;
  output [3:0]ARLEN;
  output m_axi_gmem3_ARVALID;
  output [31:0]I_RDATA;
  output I_RVALID;
  output gmem3_ARREADY;
  input ap_rst_n;
  input m_axi_gmem3_RVALID;
  input m_axi_gmem3_ARREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem3_RRESP;
  input [29:0]Q;
  input readData32_U0_m_axi_D_input_AXI_ARVALID;
  input readData32_U0_m_axi_D_input_AXI_RREADY;
  input \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp3_iter9;
  input ap_block_pp3_stage0_subdone;

  wire [3:0]ARLEN;
  wire [32:0]D;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [29:0]Q;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ;
  wire gmem3_ARREADY;
  wire [29:0]m_axi_gmem3_ARADDR;
  wire m_axi_gmem3_ARREADY;
  wire m_axi_gmem3_ARVALID;
  wire m_axi_gmem3_RREADY;
  wire [1:0]m_axi_gmem3_RRESP;
  wire m_axi_gmem3_RVALID;
  wire readData32_U0_m_axi_D_input_AXI_ARVALID;
  wire readData32_U0_m_axi_D_input_AXI_RREADY;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_read bus_read
       (.D(D),
        .I_RDATA(I_RDATA),
        .I_RVALID(I_RVALID),
        .Q(ARLEN),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter9(ap_enable_reg_pp3_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 (\exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ),
        .m_axi_gmem3_ARADDR(m_axi_gmem3_ARADDR),
        .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
        .m_axi_gmem3_ARVALID(m_axi_gmem3_ARVALID),
        .m_axi_gmem3_RREADY(m_axi_gmem3_RREADY),
        .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
        .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
        .readData32_U0_m_axi_D_input_AXI_ARVALID(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .readData32_U0_m_axi_D_input_AXI_RREADY(readData32_U0_m_axi_D_input_AXI_RREADY),
        .s_ready_t_reg(gmem3_ARREADY),
        .\sum1_i_i_reg_1469_reg[29] (Q));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem3_m_axi_buffer" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0
   (m_axi_gmem3_RREADY,
    beat_valid,
    \bus_equal_gen.rdata_valid_t_reg ,
    \pout_reg[0] ,
    Q,
    ap_clk,
    D,
    m_axi_gmem3_RRESP,
    m_axi_gmem3_RVALID,
    ap_rst_n_inv,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    ap_rst_n,
    empty_n_reg_0);
  output m_axi_gmem3_RREADY;
  output beat_valid;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output \pout_reg[0] ;
  output [32:0]Q;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem3_RRESP;
  input m_axi_gmem3_RVALID;
  input ap_rst_n_inv;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input ap_rst_n;
  input empty_n_reg_0;

  wire [32:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_1_n_4 ;
  wire \dout_buf[24]_i_1_n_4 ;
  wire \dout_buf[25]_i_1_n_4 ;
  wire \dout_buf[26]_i_1_n_4 ;
  wire \dout_buf[27]_i_1_n_4 ;
  wire \dout_buf[28]_i_1_n_4 ;
  wire \dout_buf[29]_i_1_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[30]_i_1_n_4 ;
  wire \dout_buf[31]_i_1_n_4 ;
  wire \dout_buf[34]_i_2_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_i_1__2_n_4;
  wire empty_n_i_1__2_n_4;
  wire empty_n_i_2__2_n_4;
  wire empty_n_i_3__2_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_n_4;
  wire full_n_i_1__8_n_4;
  wire full_n_i_2__10_n_4;
  wire full_n_i_3__6_n_4;
  wire full_n_i_4__2_n_4;
  wire m_axi_gmem3_RREADY;
  wire [1:0]m_axi_gmem3_RRESP;
  wire m_axi_gmem3_RVALID;
  wire mem_reg_i_10__2_n_4;
  wire mem_reg_i_8__3_n_4;
  wire mem_reg_i_9__2_n_4;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_4_[0] ;
  wire \q_tmp_reg_n_4_[10] ;
  wire \q_tmp_reg_n_4_[11] ;
  wire \q_tmp_reg_n_4_[12] ;
  wire \q_tmp_reg_n_4_[13] ;
  wire \q_tmp_reg_n_4_[14] ;
  wire \q_tmp_reg_n_4_[15] ;
  wire \q_tmp_reg_n_4_[16] ;
  wire \q_tmp_reg_n_4_[17] ;
  wire \q_tmp_reg_n_4_[18] ;
  wire \q_tmp_reg_n_4_[19] ;
  wire \q_tmp_reg_n_4_[1] ;
  wire \q_tmp_reg_n_4_[20] ;
  wire \q_tmp_reg_n_4_[21] ;
  wire \q_tmp_reg_n_4_[22] ;
  wire \q_tmp_reg_n_4_[23] ;
  wire \q_tmp_reg_n_4_[24] ;
  wire \q_tmp_reg_n_4_[25] ;
  wire \q_tmp_reg_n_4_[26] ;
  wire \q_tmp_reg_n_4_[27] ;
  wire \q_tmp_reg_n_4_[28] ;
  wire \q_tmp_reg_n_4_[29] ;
  wire \q_tmp_reg_n_4_[2] ;
  wire \q_tmp_reg_n_4_[30] ;
  wire \q_tmp_reg_n_4_[31] ;
  wire \q_tmp_reg_n_4_[34] ;
  wire \q_tmp_reg_n_4_[3] ;
  wire \q_tmp_reg_n_4_[4] ;
  wire \q_tmp_reg_n_4_[5] ;
  wire \q_tmp_reg_n_4_[6] ;
  wire \q_tmp_reg_n_4_[7] ;
  wire \q_tmp_reg_n_4_[8] ;
  wire \q_tmp_reg_n_4_[9] ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire \raddr_reg_n_4_[3] ;
  wire \raddr_reg_n_4_[4] ;
  wire \raddr_reg_n_4_[5] ;
  wire \raddr_reg_n_4_[6] ;
  wire \raddr_reg_n_4_[7] ;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead0;
  wire show_ahead_reg_n_4;
  wire \usedw[0]_i_1__2_n_4 ;
  wire \usedw[4]_i_2__2_n_4 ;
  wire \usedw[4]_i_3__2_n_4 ;
  wire \usedw[4]_i_4__2_n_4 ;
  wire \usedw[4]_i_5__2_n_4 ;
  wire \usedw[4]_i_6__2_n_4 ;
  wire \usedw[7]_i_1__4_n_4 ;
  wire \usedw[7]_i_3__2_n_4 ;
  wire \usedw[7]_i_4__2_n_4 ;
  wire \usedw[7]_i_5__2_n_4 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[4]_i_1__2_n_10 ;
  wire \usedw_reg[4]_i_1__2_n_11 ;
  wire \usedw_reg[4]_i_1__2_n_4 ;
  wire \usedw_reg[4]_i_1__2_n_5 ;
  wire \usedw_reg[4]_i_1__2_n_6 ;
  wire \usedw_reg[4]_i_1__2_n_7 ;
  wire \usedw_reg[4]_i_1__2_n_8 ;
  wire \usedw_reg[4]_i_1__2_n_9 ;
  wire \usedw_reg[7]_i_2__2_n_10 ;
  wire \usedw_reg[7]_i_2__2_n_11 ;
  wire \usedw_reg[7]_i_2__2_n_6 ;
  wire \usedw_reg[7]_i_2__2_n_7 ;
  wire \usedw_reg[7]_i_2__2_n_9 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__2_n_4 ;
  wire \waddr[1]_i_1__2_n_4 ;
  wire \waddr[2]_i_1__2_n_4 ;
  wire \waddr[3]_i_1__2_n_4 ;
  wire \waddr[4]_i_1__2_n_4 ;
  wire \waddr[5]_i_1__3_n_4 ;
  wire \waddr[6]_i_1__2_n_4 ;
  wire \waddr[6]_i_2__2_n_4 ;
  wire \waddr[7]_i_2__2_n_4 ;
  wire \waddr[7]_i_3__2_n_4 ;
  wire \waddr[7]_i_4__2_n_4 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1__2 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_4_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_4_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_4_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_4_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_4_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_4_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_4_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_4_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_4_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_4_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_4_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_4_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_4_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_4_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_4_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_4_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_4_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_4_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_4_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_4_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_4_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[28]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_4_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_4_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_4_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_4_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1__2 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_4_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[34]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_4_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_4_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_4_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_4_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_4_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_4_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_4_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_4 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_4 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_4 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_4 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_4 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_4 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_4 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_4 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_4 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_4 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1__2
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__2_n_4),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1__2
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__2_n_4),
        .I2(m_axi_gmem3_RVALID),
        .I3(m_axi_gmem3_RREADY),
        .I4(full_n_i_4__2_n_4),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[2]),
        .I3(empty_n_i_3__2_n_4),
        .O(empty_n_i_2__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[4]),
        .O(empty_n_i_3__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_4),
        .Q(empty_n_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFF55FFFFFF55FF)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_4),
        .I2(full_n_i_3__6_n_4),
        .I3(full_n_i_4__2_n_4),
        .I4(m_axi_gmem3_RREADY),
        .I5(m_axi_gmem3_RVALID),
        .O(full_n_i_1__8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__10
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .O(full_n_i_2__10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__6
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[0]),
        .O(full_n_i_3__6_n_4));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_4__2
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(beat_valid),
        .I3(empty_n_reg_n_4),
        .O(full_n_i_4__2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_4),
        .Q(m_axi_gmem3_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__3_n_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem3_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_36,mem_reg_n_37}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem3_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem3_RVALID,m_axi_gmem3_RVALID,m_axi_gmem3_RVALID,m_axi_gmem3_RVALID}));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10__2
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .I4(empty_n_reg_n_4),
        .I5(\raddr_reg_n_4_[1] ),
        .O(mem_reg_i_10__2_n_4));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__2
       (.I0(\raddr_reg_n_4_[7] ),
        .I1(\raddr_reg_n_4_[5] ),
        .I2(mem_reg_i_9__2_n_4),
        .I3(\raddr_reg_n_4_[6] ),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_2__2
       (.I0(\raddr_reg_n_4_[6] ),
        .I1(\raddr_reg_n_4_[4] ),
        .I2(\raddr_reg_n_4_[3] ),
        .I3(mem_reg_i_10__2_n_4),
        .I4(\raddr_reg_n_4_[2] ),
        .I5(\raddr_reg_n_4_[5] ),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3__2
       (.I0(\raddr_reg_n_4_[5] ),
        .I1(\raddr_reg_n_4_[2] ),
        .I2(mem_reg_i_10__2_n_4),
        .I3(\raddr_reg_n_4_[3] ),
        .I4(\raddr_reg_n_4_[4] ),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4__2
       (.I0(\raddr_reg_n_4_[2] ),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(full_n_i_4__2_n_4),
        .I3(\raddr_reg_n_4_[1] ),
        .I4(\raddr_reg_n_4_[3] ),
        .I5(\raddr_reg_n_4_[4] ),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__2
       (.I0(\raddr_reg_n_4_[3] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(full_n_i_4__2_n_4),
        .I3(\raddr_reg_n_4_[0] ),
        .I4(\raddr_reg_n_4_[2] ),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6__2
       (.I0(\raddr_reg_n_4_[2] ),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(full_n_i_4__2_n_4),
        .I3(\raddr_reg_n_4_[1] ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7__2
       (.I0(\raddr_reg_n_4_[1] ),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .I5(\raddr_reg_n_4_[0] ),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__3
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(empty_n_reg_n_4),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__3_n_4));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_i_9__2
       (.I0(\raddr_reg_n_4_[4] ),
        .I1(\raddr_reg_n_4_[3] ),
        .I2(\raddr_reg_n_4_[1] ),
        .I3(full_n_i_4__2_n_4),
        .I4(\raddr_reg_n_4_[0] ),
        .I5(\raddr_reg_n_4_[2] ),
        .O(mem_reg_i_9__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4__2 
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(Q[32]),
        .O(\pout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\q_tmp_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\q_tmp_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\q_tmp_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\q_tmp_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\q_tmp_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\q_tmp_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\q_tmp_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\q_tmp_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\q_tmp_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\q_tmp_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\q_tmp_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\q_tmp_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\q_tmp_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\q_tmp_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\q_tmp_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\q_tmp_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\q_tmp_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\q_tmp_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\q_tmp_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\q_tmp_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\q_tmp_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\q_tmp_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(\q_tmp_reg_n_4_[34] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\q_tmp_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\q_tmp_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__3_n_4),
        .Q(\raddr_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h06000000)) 
    show_ahead_i_1__2
       (.I0(full_n_i_4__2_n_4),
        .I1(usedw_reg[0]),
        .I2(empty_n_i_2__2_n_4),
        .I3(m_axi_gmem3_RREADY),
        .I4(m_axi_gmem3_RVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_4),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__2 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__2 
       (.I0(usedw_reg[1]),
        .O(\usedw[4]_i_2__2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__2 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3__2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__2 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4__2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__2 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5__2_n_4 ));
  LUT6 #(
    .INIT(64'h5955555599999999)) 
    \usedw[4]_i_6__2 
       (.I0(usedw_reg[1]),
        .I1(push),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(empty_n_reg_n_4),
        .O(\usedw[4]_i_6__2_n_4 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \usedw[7]_i_1__4 
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(m_axi_gmem3_RREADY),
        .I5(m_axi_gmem3_RVALID),
        .O(\usedw[7]_i_1__4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__2 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[7]_i_3__2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__2 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_4__2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__2 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_5__2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__4_n_4 ),
        .D(\usedw[0]_i_1__2_n_4 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__4_n_4 ),
        .D(\usedw_reg[4]_i_1__2_n_11 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__4_n_4 ),
        .D(\usedw_reg[4]_i_1__2_n_10 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__4_n_4 ),
        .D(\usedw_reg[4]_i_1__2_n_9 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__4_n_4 ),
        .D(\usedw_reg[4]_i_1__2_n_8 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__2_n_4 ,\usedw_reg[4]_i_1__2_n_5 ,\usedw_reg[4]_i_1__2_n_6 ,\usedw_reg[4]_i_1__2_n_7 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],\usedw[4]_i_2__2_n_4 }),
        .O({\usedw_reg[4]_i_1__2_n_8 ,\usedw_reg[4]_i_1__2_n_9 ,\usedw_reg[4]_i_1__2_n_10 ,\usedw_reg[4]_i_1__2_n_11 }),
        .S({\usedw[4]_i_3__2_n_4 ,\usedw[4]_i_4__2_n_4 ,\usedw[4]_i_5__2_n_4 ,\usedw[4]_i_6__2_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__4_n_4 ),
        .D(\usedw_reg[7]_i_2__2_n_11 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__4_n_4 ),
        .D(\usedw_reg[7]_i_2__2_n_10 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__4_n_4 ),
        .D(\usedw_reg[7]_i_2__2_n_9 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__2 
       (.CI(\usedw_reg[4]_i_1__2_n_4 ),
        .CO({\NLW_usedw_reg[7]_i_2__2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__2_n_6 ,\usedw_reg[7]_i_2__2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__2_O_UNCONNECTED [3],\usedw_reg[7]_i_2__2_n_9 ,\usedw_reg[7]_i_2__2_n_10 ,\usedw_reg[7]_i_2__2_n_11 }),
        .S({1'b0,\usedw[7]_i_3__2_n_4 ,\usedw[7]_i_4__2_n_4 ,\usedw[7]_i_5__2_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__2 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__2 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__2 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__2 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__3 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__2 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__2_n_4 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__2 
       (.I0(m_axi_gmem3_RVALID),
        .I1(m_axi_gmem3_RREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__2 
       (.I0(\waddr[7]_i_3__2_n_4 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__2_n_4 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__2_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__2_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__2_n_4 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__2_n_4 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__2_n_4 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__2_n_4 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_4 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__3_n_4 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__2_n_4 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__2_n_4 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem3_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    \sect_cnt_reg[19] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    S,
    rreq_handling_reg,
    \align_len_reg[31] ,
    invalid_len_event_reg,
    invalid_len_event0,
    ap_rst_n_inv,
    E,
    ap_clk,
    fifo_rreq_valid_buf_reg,
    rreq_handling_reg_0,
    full_n_reg_0,
    ap_rst_n,
    Q,
    CO,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \end_addr_buf_reg[31] ,
    \sect_cnt_reg[19]_0 ,
    \data_p1_reg[29] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]\sect_cnt_reg[19] ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output [3:0]S;
  output [2:0]rreq_handling_reg;
  output [0:0]\align_len_reg[31] ;
  output [30:0]invalid_len_event_reg;
  output invalid_len_event0;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input fifo_rreq_valid_buf_reg;
  input rreq_handling_reg_0;
  input full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input [0:0]CO;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [19:0]\sect_cnt_reg[19]_0 ;
  input [29:0]\data_p1_reg[29] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.arlen_buf[3]_i_4__2_n_4 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5__2_n_4 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1__5_n_4;
  wire data_vld_i_2_n_4;
  wire data_vld_reg_n_4;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__9_n_4;
  wire full_n_i_2__9_n_4;
  wire full_n_reg_0;
  wire invalid_len_event0;
  wire [30:0]invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_4 ;
  wire \mem_reg[4][10]_srl5_n_4 ;
  wire \mem_reg[4][11]_srl5_n_4 ;
  wire \mem_reg[4][12]_srl5_n_4 ;
  wire \mem_reg[4][13]_srl5_n_4 ;
  wire \mem_reg[4][14]_srl5_n_4 ;
  wire \mem_reg[4][15]_srl5_n_4 ;
  wire \mem_reg[4][16]_srl5_n_4 ;
  wire \mem_reg[4][17]_srl5_n_4 ;
  wire \mem_reg[4][18]_srl5_n_4 ;
  wire \mem_reg[4][19]_srl5_n_4 ;
  wire \mem_reg[4][1]_srl5_n_4 ;
  wire \mem_reg[4][20]_srl5_n_4 ;
  wire \mem_reg[4][21]_srl5_n_4 ;
  wire \mem_reg[4][22]_srl5_n_4 ;
  wire \mem_reg[4][23]_srl5_n_4 ;
  wire \mem_reg[4][24]_srl5_n_4 ;
  wire \mem_reg[4][25]_srl5_n_4 ;
  wire \mem_reg[4][26]_srl5_n_4 ;
  wire \mem_reg[4][27]_srl5_n_4 ;
  wire \mem_reg[4][28]_srl5_n_4 ;
  wire \mem_reg[4][29]_srl5_n_4 ;
  wire \mem_reg[4][2]_srl5_n_4 ;
  wire \mem_reg[4][32]_srl5_n_4 ;
  wire \mem_reg[4][3]_srl5_n_4 ;
  wire \mem_reg[4][4]_srl5_n_4 ;
  wire \mem_reg[4][5]_srl5_n_4 ;
  wire \mem_reg[4][6]_srl5_n_4 ;
  wire \mem_reg[4][7]_srl5_n_4 ;
  wire \mem_reg[4][8]_srl5_n_4 ;
  wire \mem_reg[4][9]_srl5_n_4 ;
  wire \pout[0]_i_1__2_n_4 ;
  wire \pout[1]_i_1__2_n_4 ;
  wire \pout[2]_i_1__2_n_4 ;
  wire \pout[2]_i_2_n_4 ;
  wire \pout_reg_n_4_[0] ;
  wire \pout_reg_n_4_[1] ;
  wire \pout_reg_n_4_[2] ;
  wire push;
  wire [2:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rs2f_rreq_ack;
  wire [0:0]\sect_cnt_reg[19] ;
  wire [19:0]\sect_cnt_reg[19]_0 ;
  wire [5:0]\sect_len_buf_reg[9] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1__2
       (.I0(invalid_len_event_reg[30]),
        .O(\align_len_reg[31] ));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3__2 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4__2_n_4 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5__2_n_4 ),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4__2 
       (.I0(\sect_len_buf_reg[9] [3]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4__2_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5__2 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5__2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__5
       (.I0(push),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(data_vld_i_2_n_4),
        .I5(data_vld_reg_n_4),
        .O(data_vld_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    data_vld_i_2
       (.I0(data_vld_reg_n_4),
        .I1(full_n_reg_0),
        .I2(CO),
        .I3(rreq_handling_reg_0),
        .I4(fifo_rreq_valid),
        .O(data_vld_i_2_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_4),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF5FFF5FFF55FF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_4),
        .I2(\pout[2]_i_2_n_4 ),
        .I3(rs2f_rreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_4),
        .O(full_n_i_1__9_n_4));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__9
       (.I0(\pout_reg_n_4_[2] ),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .O(full_n_i_2__9_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_4),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__2
       (.I0(fifo_rreq_valid),
        .I1(invalid_len_event_reg[30]),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__2
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(\sect_cnt_reg[19]_0 [19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(\sect_cnt_reg[19]_0 [18]),
        .O(rreq_handling_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__2
       (.I0(\end_addr_buf_reg[31] [17]),
        .I1(\sect_cnt_reg[19]_0 [17]),
        .I2(\sect_cnt_reg[19]_0 [16]),
        .I3(\end_addr_buf_reg[31] [16]),
        .I4(\sect_cnt_reg[19]_0 [15]),
        .I5(\end_addr_buf_reg[31] [15]),
        .O(rreq_handling_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__2
       (.I0(\end_addr_buf_reg[31] [14]),
        .I1(\sect_cnt_reg[19]_0 [14]),
        .I2(\sect_cnt_reg[19]_0 [13]),
        .I3(\end_addr_buf_reg[31] [13]),
        .I4(\sect_cnt_reg[19]_0 [12]),
        .I5(\end_addr_buf_reg[31] [12]),
        .O(rreq_handling_reg[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__2
       (.I0(\end_addr_buf_reg[31] [11]),
        .I1(\sect_cnt_reg[19]_0 [11]),
        .I2(\sect_cnt_reg[19]_0 [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\sect_cnt_reg[19]_0 [10]),
        .I5(\end_addr_buf_reg[31] [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__2
       (.I0(\sect_cnt_reg[19]_0 [6]),
        .I1(\end_addr_buf_reg[31] [6]),
        .I2(\sect_cnt_reg[19]_0 [7]),
        .I3(\end_addr_buf_reg[31] [7]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19]_0 [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__2
       (.I0(\end_addr_buf_reg[31] [5]),
        .I1(\sect_cnt_reg[19]_0 [5]),
        .I2(\sect_cnt_reg[19]_0 [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\sect_cnt_reg[19]_0 [4]),
        .I5(\end_addr_buf_reg[31] [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__2
       (.I0(\end_addr_buf_reg[31] [2]),
        .I1(\sect_cnt_reg[19]_0 [2]),
        .I2(\sect_cnt_reg[19]_0 [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\sect_cnt_reg[19]_0 [1]),
        .I5(\end_addr_buf_reg[31] [1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_4 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1__2 
       (.I0(\pout[2]_i_2_n_4 ),
        .I1(data_vld_reg_n_4),
        .I2(\pout_reg_n_4_[1] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(push),
        .I5(\pout_reg_n_4_[0] ),
        .O(\pout[0]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h5FA0FF00FA04FF00)) 
    \pout[1]_i_1__2 
       (.I0(push),
        .I1(\pout_reg_n_4_[2] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[1] ),
        .I4(data_vld_reg_n_4),
        .I5(\pout[2]_i_2_n_4 ),
        .O(\pout[1]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1__2 
       (.I0(push),
        .I1(\pout_reg_n_4_[2] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[1] ),
        .I4(data_vld_reg_n_4),
        .I5(\pout[2]_i_2_n_4 ),
        .O(\pout[2]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \pout[2]_i_2 
       (.I0(fifo_rreq_valid),
        .I1(rreq_handling_reg_0),
        .I2(CO),
        .I3(full_n_reg_0),
        .O(\pout[2]_i_2_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__2_n_4 ),
        .Q(\pout_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__2_n_4 ),
        .Q(\pout_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__2_n_4 ),
        .Q(\pout_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_4 ),
        .Q(invalid_len_event_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_4 ),
        .Q(invalid_len_event_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_4 ),
        .Q(invalid_len_event_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_4 ),
        .Q(invalid_len_event_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_4 ),
        .Q(invalid_len_event_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_4 ),
        .Q(invalid_len_event_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_4 ),
        .Q(invalid_len_event_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_4 ),
        .Q(invalid_len_event_reg[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_4 ),
        .Q(invalid_len_event_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_4 ),
        .Q(invalid_len_event_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_4 ),
        .Q(invalid_len_event_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_4 ),
        .Q(invalid_len_event_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_4 ),
        .Q(invalid_len_event_reg[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_4 ),
        .Q(invalid_len_event_reg[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_4 ),
        .Q(invalid_len_event_reg[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_4 ),
        .Q(invalid_len_event_reg[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_4 ),
        .Q(invalid_len_event_reg[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_4 ),
        .Q(invalid_len_event_reg[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_4 ),
        .Q(invalid_len_event_reg[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_4 ),
        .Q(invalid_len_event_reg[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_4 ),
        .Q(invalid_len_event_reg[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_4 ),
        .Q(invalid_len_event_reg[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_4 ),
        .Q(invalid_len_event_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_4 ),
        .Q(invalid_len_event_reg[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_4 ),
        .Q(invalid_len_event_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_4 ),
        .Q(invalid_len_event_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_4 ),
        .Q(invalid_len_event_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_4 ),
        .Q(invalid_len_event_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_4 ),
        .Q(invalid_len_event_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_4 ),
        .Q(invalid_len_event_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_4 ),
        .Q(invalid_len_event_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__3 
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(rreq_handling_reg_0),
        .I3(full_n_reg_0),
        .O(\sect_cnt_reg[19] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem3_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    SR,
    rreq_handling_reg,
    E,
    empty_n_reg_1,
    \sect_addr_buf_reg[2] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    rreq_handling_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    D,
    next_rreq,
    \sect_addr_buf_reg[2]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    rreq_handling_reg_1,
    CO,
    fifo_rreq_valid,
    \start_addr_buf_reg[31] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    m_axi_gmem3_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \sect_len_buf_reg[7]_0 ,
    Q,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    \start_addr_buf_reg[11] ,
    beat_valid,
    \bus_equal_gen.rdata_valid_t_reg ,
    rdata_ack_t,
    \dout_buf_reg[34] ,
    fifo_rreq_valid_buf_reg,
    invalid_len_event,
    invalid_len_event_reg2,
    \start_addr_reg[31] ,
    O,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[0] ,
    \sect_cnt_reg[0]_0 ,
    empty_n_reg_2);
  output empty_n_reg_0;
  output [0:0]SR;
  output rreq_handling_reg;
  output [0:0]E;
  output [0:0]empty_n_reg_1;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \sect_len_buf_reg[9] ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9]_0 ;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output rreq_handling_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [19:0]D;
  output next_rreq;
  output [0:0]\sect_addr_buf_reg[2]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input rreq_handling_reg_1;
  input [0:0]CO;
  input fifo_rreq_valid;
  input [0:0]\start_addr_buf_reg[31] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input m_axi_gmem3_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \sect_len_buf_reg[7]_0 ;
  input [3:0]Q;
  input [9:0]\end_addr_buf_reg[11] ;
  input [1:0]\beat_len_buf_reg[9] ;
  input [9:0]\start_addr_buf_reg[11] ;
  input beat_valid;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input rdata_ack_t;
  input [0:0]\dout_buf_reg[34] ;
  input fifo_rreq_valid_buf_reg;
  input invalid_len_event;
  input invalid_len_event_reg2;
  input [19:0]\start_addr_reg[31] ;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[0] ;
  input [0:0]\sect_cnt_reg[0]_0 ;
  input empty_n_reg_2;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]\beat_len_buf_reg[9] ;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__6_n_4;
  wire data_vld_reg_n_4;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__2_n_4;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire [9:0]\end_addr_buf_reg[11] ;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__10_n_4;
  wire full_n_i_2__8_n_4;
  wire full_n_i_3__5_n_4;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem3_ARREADY;
  wire next_rreq;
  wire \pout[0]_i_1__2_n_4 ;
  wire \pout[1]_i_1__2_n_4 ;
  wire \pout[2]_i_1__2_n_4 ;
  wire \pout[3]_i_1__2_n_4 ;
  wire \pout[3]_i_2__2_n_4 ;
  wire \pout[3]_i_3__2_n_4 ;
  wire \pout[3]_i_5__2_n_4 ;
  wire [3:0]pout_reg;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_addr_buf_reg[2]_0 ;
  wire [3:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[0]_0 ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire [19:0]\start_addr_reg[31] ;

  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[31]_i_1__2 
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h40FF404000000000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__2 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(m_axi_gmem3_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[31]_i_1__1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem3_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1__2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem3_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1__2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem3_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1__2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem3_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1__2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem3_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.arlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2__2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem3_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(Q[3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1__2 
       (.I0(ap_rst_n),
        .I1(rreq_handling_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4C44)) 
    \could_multi_bursts.sect_handling_i_1__3 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem3_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(rreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__6
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(\pout[3]_i_3__2_n_4 ),
        .I2(full_n_i_2__8_n_4),
        .I3(data_vld_reg_n_4),
        .O(data_vld_i_1__6_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__6_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__2
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34] ),
        .I5(data_vld_reg_n_4),
        .O(empty_n_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    empty_n_i_1__26
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    empty_n_i_2__22
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem3_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7]_0 ),
        .I5(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_4),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_rreq_valid_buf_i_1__2
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid_buf_reg),
        .I4(fifo_rreq_valid),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__10
       (.I0(full_n_i_2__8_n_4),
        .I1(ap_rst_n),
        .I2(fifo_rctl_ready),
        .I3(\pout[3]_i_5__2_n_4 ),
        .I4(pout_reg[0]),
        .I5(full_n_i_3__5_n_4),
        .O(full_n_i_1__10_n_4));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2__8
       (.I0(data_vld_reg_n_4),
        .I1(\dout_buf_reg[34] ),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2__8_n_4));
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3__5
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3__5_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_4),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1__2
       (.I0(rreq_handling_reg),
        .O(\sect_addr_buf_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__2 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1__2 
       (.I0(\pout[3]_i_5__2_n_4 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1__2 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .I3(\pout[3]_i_5__2_n_4 ),
        .O(\pout[2]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hC004)) 
    \pout[3]_i_1__2 
       (.I0(\pout[3]_i_3__2_n_4 ),
        .I1(data_vld_reg_n_4),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(empty_n_reg_2),
        .O(\pout[3]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2__2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout[3]_i_5__2_n_4 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[3]_i_2__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__2 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__2_n_4 ));
  LUT6 #(
    .INIT(64'h5DFFFFFFFFFFFFFF)) 
    \pout[3]_i_5__2 
       (.I0(empty_n_reg_2),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem3_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(data_vld_reg_n_4),
        .O(\pout[3]_i_5__2_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_4 ),
        .D(\pout[0]_i_1__2_n_4 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_4 ),
        .D(\pout[1]_i_1__2_n_4 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_4 ),
        .D(\pout[2]_i_1__2_n_4 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_4 ),
        .D(\pout[3]_i_2__2_n_4 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1__2
       (.I0(rreq_handling_reg_1),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(rreq_handling_reg),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__2 
       (.I0(\start_addr_reg[31] [0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__2 
       (.I0(\start_addr_reg[31] [10]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__2 
       (.I0(\start_addr_reg[31] [11]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__2 
       (.I0(\start_addr_reg[31] [12]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__2 
       (.I0(\start_addr_reg[31] [13]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__2 
       (.I0(\start_addr_reg[31] [14]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__2 
       (.I0(\start_addr_reg[31] [15]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__2 
       (.I0(\start_addr_reg[31] [16]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__2 
       (.I0(\start_addr_reg[31] [17]),
        .I1(next_rreq),
        .I2(O[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__2 
       (.I0(\start_addr_reg[31] [18]),
        .I1(next_rreq),
        .I2(O[1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__2 
       (.I0(\start_addr_reg[31] [19]),
        .I1(next_rreq),
        .I2(O[2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__2 
       (.I0(\start_addr_reg[31] [1]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__2 
       (.I0(\start_addr_reg[31] [2]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__2 
       (.I0(\start_addr_reg[31] [3]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__2 
       (.I0(\start_addr_reg[31] [4]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__2 
       (.I0(\start_addr_reg[31] [5]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__2 
       (.I0(\start_addr_reg[31] [6]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__2 
       (.I0(\start_addr_reg[31] [7]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__2 
       (.I0(\start_addr_reg[31] [8]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__2 
       (.I0(\start_addr_reg[31] [9]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[0]_i_1__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [0]),
        .I4(\beat_len_buf_reg[9] [0]),
        .I5(\start_addr_buf_reg[11] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [1]),
        .I4(\end_addr_buf_reg[11] [1]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [2]),
        .I4(\end_addr_buf_reg[11] [2]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [3]),
        .I4(\end_addr_buf_reg[11] [3]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [4]),
        .I4(\end_addr_buf_reg[11] [4]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [5]),
        .I4(\end_addr_buf_reg[11] [5]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [6]),
        .I4(\end_addr_buf_reg[11] [6]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [7]),
        .I4(\end_addr_buf_reg[11] [7]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [8]),
        .I4(\end_addr_buf_reg[11] [8]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__3 
       (.I0(rreq_handling_reg),
        .O(\sect_len_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2__2 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\start_addr_buf_reg[11] [9]),
        .I4(\end_addr_buf_reg[11] [9]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[9]_0 ));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_read
   (m_axi_gmem3_RREADY,
    s_ready_t_reg,
    m_axi_gmem3_ARVALID,
    m_axi_gmem3_ARADDR,
    Q,
    I_RDATA,
    I_RVALID,
    ap_clk,
    D,
    m_axi_gmem3_RRESP,
    m_axi_gmem3_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem3_ARREADY,
    readData32_U0_m_axi_D_input_AXI_ARVALID,
    readData32_U0_m_axi_D_input_AXI_RREADY,
    \sum1_i_i_reg_1469_reg[29] ,
    \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp3_iter9,
    ap_block_pp3_stage0_subdone);
  output m_axi_gmem3_RREADY;
  output s_ready_t_reg;
  output m_axi_gmem3_ARVALID;
  output [29:0]m_axi_gmem3_ARADDR;
  output [3:0]Q;
  output [31:0]I_RDATA;
  output I_RVALID;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem3_RRESP;
  input m_axi_gmem3_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem3_ARREADY;
  input readData32_U0_m_axi_D_input_AXI_ARVALID;
  input readData32_U0_m_axi_D_input_AXI_RREADY;
  input [29:0]\sum1_i_i_reg_1469_reg[29] ;
  input \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp3_iter9;
  input ap_block_pp3_stage0_subdone;

  wire [32:0]D;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [3:0]Q;
  wire align_len0_carry_n_10;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_4_[2] ;
  wire \align_len_reg_n_4_[31] ;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_4_[0] ;
  wire \beat_len_buf_reg_n_4_[9] ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_9;
  wire [31:0]\bus_equal_gen.data_buf ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_4 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__2_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__2_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__2_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__2_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_9 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [34:34]data_pack;
  wire \end_addr_buf[2]_i_1__2_n_4 ;
  wire \end_addr_buf_reg_n_4_[10] ;
  wire \end_addr_buf_reg_n_4_[11] ;
  wire \end_addr_buf_reg_n_4_[12] ;
  wire \end_addr_buf_reg_n_4_[13] ;
  wire \end_addr_buf_reg_n_4_[14] ;
  wire \end_addr_buf_reg_n_4_[15] ;
  wire \end_addr_buf_reg_n_4_[16] ;
  wire \end_addr_buf_reg_n_4_[17] ;
  wire \end_addr_buf_reg_n_4_[18] ;
  wire \end_addr_buf_reg_n_4_[19] ;
  wire \end_addr_buf_reg_n_4_[20] ;
  wire \end_addr_buf_reg_n_4_[21] ;
  wire \end_addr_buf_reg_n_4_[22] ;
  wire \end_addr_buf_reg_n_4_[23] ;
  wire \end_addr_buf_reg_n_4_[24] ;
  wire \end_addr_buf_reg_n_4_[25] ;
  wire \end_addr_buf_reg_n_4_[26] ;
  wire \end_addr_buf_reg_n_4_[27] ;
  wire \end_addr_buf_reg_n_4_[28] ;
  wire \end_addr_buf_reg_n_4_[29] ;
  wire \end_addr_buf_reg_n_4_[2] ;
  wire \end_addr_buf_reg_n_4_[30] ;
  wire \end_addr_buf_reg_n_4_[31] ;
  wire \end_addr_buf_reg_n_4_[3] ;
  wire \end_addr_buf_reg_n_4_[4] ;
  wire \end_addr_buf_reg_n_4_[5] ;
  wire \end_addr_buf_reg_n_4_[6] ;
  wire \end_addr_buf_reg_n_4_[7] ;
  wire \end_addr_buf_reg_n_4_[8] ;
  wire \end_addr_buf_reg_n_4_[9] ;
  wire end_addr_carry__0_i_1__2_n_4;
  wire end_addr_carry__0_i_2__2_n_4;
  wire end_addr_carry__0_i_3__2_n_4;
  wire end_addr_carry__0_i_4__2_n_4;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_11;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__2_n_4;
  wire end_addr_carry__1_i_2__2_n_4;
  wire end_addr_carry__1_i_3__2_n_4;
  wire end_addr_carry__1_i_4__2_n_4;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_11;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__2_n_4;
  wire end_addr_carry__2_i_2__2_n_4;
  wire end_addr_carry__2_i_3__2_n_4;
  wire end_addr_carry__2_i_4__2_n_4;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_11;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__2_n_4;
  wire end_addr_carry__3_i_2__2_n_4;
  wire end_addr_carry__3_i_3__2_n_4;
  wire end_addr_carry__3_i_4__2_n_4;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_11;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__2_n_4;
  wire end_addr_carry__4_i_2__2_n_4;
  wire end_addr_carry__4_i_3__2_n_4;
  wire end_addr_carry__4_i_4__2_n_4;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_11;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__2_n_4;
  wire end_addr_carry__5_i_2__2_n_4;
  wire end_addr_carry__5_i_3__2_n_4;
  wire end_addr_carry__5_i_4__2_n_4;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_11;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__2_n_4;
  wire end_addr_carry__6_i_2__2_n_4;
  wire end_addr_carry__6_n_10;
  wire end_addr_carry__6_n_11;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1__2_n_4;
  wire end_addr_carry_i_2__2_n_4;
  wire end_addr_carry_i_3__2_n_4;
  wire end_addr_carry_i_4__2_n_4;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_4;
  wire first_sect;
  wire first_sect_carry__0_i_1__2_n_4;
  wire first_sect_carry__0_i_2__2_n_4;
  wire first_sect_carry__0_i_3__2_n_4;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry_i_1__2_n_4;
  wire first_sect_carry_i_2__2_n_4;
  wire first_sect_carry_i_3__2_n_4;
  wire first_sect_carry_i_4__2_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1_reg_n_4;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [29:0]m_axi_gmem3_ARADDR;
  wire m_axi_gmem3_ARREADY;
  wire m_axi_gmem3_ARVALID;
  wire m_axi_gmem3_RREADY;
  wire [1:0]m_axi_gmem3_RRESP;
  wire m_axi_gmem3_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire rdata_ack_t;
  wire readData32_U0_m_axi_D_input_AXI_ARVALID;
  wire readData32_U0_m_axi_D_input_AXI_RREADY;
  wire rreq_handling_reg_n_4;
  wire rs2f_rreq_ack;
  wire [29:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire \sect_addr_buf[10]_i_1__2_n_4 ;
  wire \sect_addr_buf[11]_i_2__2_n_4 ;
  wire \sect_addr_buf[12]_i_1__2_n_4 ;
  wire \sect_addr_buf[13]_i_1__2_n_4 ;
  wire \sect_addr_buf[14]_i_1__2_n_4 ;
  wire \sect_addr_buf[15]_i_1__2_n_4 ;
  wire \sect_addr_buf[16]_i_1__2_n_4 ;
  wire \sect_addr_buf[17]_i_1__2_n_4 ;
  wire \sect_addr_buf[18]_i_1__2_n_4 ;
  wire \sect_addr_buf[19]_i_1__2_n_4 ;
  wire \sect_addr_buf[20]_i_1__2_n_4 ;
  wire \sect_addr_buf[21]_i_1__2_n_4 ;
  wire \sect_addr_buf[22]_i_1__2_n_4 ;
  wire \sect_addr_buf[23]_i_1__2_n_4 ;
  wire \sect_addr_buf[24]_i_1__2_n_4 ;
  wire \sect_addr_buf[25]_i_1__2_n_4 ;
  wire \sect_addr_buf[26]_i_1__2_n_4 ;
  wire \sect_addr_buf[27]_i_1__2_n_4 ;
  wire \sect_addr_buf[28]_i_1__2_n_4 ;
  wire \sect_addr_buf[29]_i_1__2_n_4 ;
  wire \sect_addr_buf[2]_i_1__2_n_4 ;
  wire \sect_addr_buf[30]_i_1__2_n_4 ;
  wire \sect_addr_buf[31]_i_1__2_n_4 ;
  wire \sect_addr_buf[3]_i_1__2_n_4 ;
  wire \sect_addr_buf[4]_i_1__2_n_4 ;
  wire \sect_addr_buf[5]_i_1__2_n_4 ;
  wire \sect_addr_buf[6]_i_1__2_n_4 ;
  wire \sect_addr_buf[7]_i_1__2_n_4 ;
  wire \sect_addr_buf[8]_i_1__2_n_4 ;
  wire \sect_addr_buf[9]_i_1__2_n_4 ;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_buf_reg_n_4_[10] ;
  wire \start_addr_buf_reg_n_4_[11] ;
  wire \start_addr_buf_reg_n_4_[12] ;
  wire \start_addr_buf_reg_n_4_[13] ;
  wire \start_addr_buf_reg_n_4_[14] ;
  wire \start_addr_buf_reg_n_4_[15] ;
  wire \start_addr_buf_reg_n_4_[16] ;
  wire \start_addr_buf_reg_n_4_[17] ;
  wire \start_addr_buf_reg_n_4_[18] ;
  wire \start_addr_buf_reg_n_4_[19] ;
  wire \start_addr_buf_reg_n_4_[20] ;
  wire \start_addr_buf_reg_n_4_[21] ;
  wire \start_addr_buf_reg_n_4_[22] ;
  wire \start_addr_buf_reg_n_4_[23] ;
  wire \start_addr_buf_reg_n_4_[24] ;
  wire \start_addr_buf_reg_n_4_[25] ;
  wire \start_addr_buf_reg_n_4_[26] ;
  wire \start_addr_buf_reg_n_4_[27] ;
  wire \start_addr_buf_reg_n_4_[28] ;
  wire \start_addr_buf_reg_n_4_[29] ;
  wire \start_addr_buf_reg_n_4_[2] ;
  wire \start_addr_buf_reg_n_4_[30] ;
  wire \start_addr_buf_reg_n_4_[31] ;
  wire \start_addr_buf_reg_n_4_[3] ;
  wire \start_addr_buf_reg_n_4_[4] ;
  wire \start_addr_buf_reg_n_4_[5] ;
  wire \start_addr_buf_reg_n_4_[6] ;
  wire \start_addr_buf_reg_n_4_[7] ;
  wire \start_addr_buf_reg_n_4_[8] ;
  wire \start_addr_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[12] ;
  wire \start_addr_reg_n_4_[13] ;
  wire \start_addr_reg_n_4_[14] ;
  wire \start_addr_reg_n_4_[15] ;
  wire \start_addr_reg_n_4_[16] ;
  wire \start_addr_reg_n_4_[17] ;
  wire \start_addr_reg_n_4_[18] ;
  wire \start_addr_reg_n_4_[19] ;
  wire \start_addr_reg_n_4_[20] ;
  wire \start_addr_reg_n_4_[21] ;
  wire \start_addr_reg_n_4_[22] ;
  wire \start_addr_reg_n_4_[23] ;
  wire \start_addr_reg_n_4_[24] ;
  wire \start_addr_reg_n_4_[25] ;
  wire \start_addr_reg_n_4_[26] ;
  wire \start_addr_reg_n_4_[27] ;
  wire \start_addr_reg_n_4_[28] ;
  wire \start_addr_reg_n_4_[29] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[30] ;
  wire \start_addr_reg_n_4_[31] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [29:0]\sum1_i_i_reg_1469_reg[29] ;
  wire zero_len_event0;
  wire [3:2]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__1_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:2],align_len0_carry_n_6,align_len0_carry_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data,1'b0}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3],align_len0_carry_n_9,align_len0_carry_n_10,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(align_len0_carry_n_10),
        .Q(\align_len_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(align_len0_carry_n_9),
        .Q(\align_len_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_4_[2] ),
        .Q(\beat_len_buf_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_4_[31] ),
        .Q(\beat_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .Q({data_pack,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_6),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .empty_n_reg_0(fifo_rctl_n_4),
        .m_axi_gmem3_RREADY(m_axi_gmem3_RREADY),
        .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
        .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
        .\pout_reg[0] (buff_rdata_n_7),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf [9]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_6),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_29),
        .Q(m_axi_gmem3_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_10 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_9 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_8 ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_11 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_10 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_9 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_8 ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_11 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_10 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_9 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_8 ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_11 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_10 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_9 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_8 ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_11 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_10 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_9 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_8 ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_11 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_10 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_10 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2__2 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_9 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_9 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_8 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3__2 
       (.I0(m_axi_gmem3_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__2_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__2 
       (.I0(m_axi_gmem3_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__2 
       (.I0(m_axi_gmem3_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_11 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_10 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_9 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_8 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__2 
       (.I0(m_axi_gmem3_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__2_n_4 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4__2 
       (.I0(m_axi_gmem3_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__2 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__2_n_4 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_11 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem3_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem3_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem3_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem3_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_9 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_10 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_11 }),
        .S(m_axi_gmem3_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem3_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem3_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem3_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem3_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_9 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_10 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_11 }),
        .S(m_axi_gmem3_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem3_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem3_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem3_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem3_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_9 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_10 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_11 }),
        .S(m_axi_gmem3_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem3_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem3_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem3_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem3_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_9 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_10 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_11 }),
        .S(m_axi_gmem3_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem3_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem3_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem3_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem3_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_9 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_10 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_11 }),
        .S(m_axi_gmem3_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem3_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem3_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem3_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem3_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_4 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__1_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_6 ,\could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__1_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_9 ,\could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_10 ,\could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_11 }),
        .S({1'b0,m_axi_gmem3_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem3_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem3_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_7 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem3_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_8 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_9 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_10 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__2_n_4 ,\could_multi_bursts.araddr_buf[4]_i_4__2_n_4 ,\could_multi_bursts.araddr_buf[4]_i_5__2_n_4 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem3_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem3_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem3_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem3_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_7 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem3_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_9 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_10 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_11 }),
        .S({m_axi_gmem3_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__2_n_4 ,\could_multi_bursts.araddr_buf[8]_i_4__2_n_4 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem3_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_11),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_12),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_13),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_15),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_26),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__2 
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[2] ),
        .O(\end_addr_buf[2]_i_1__2_n_4 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_11),
        .Q(\end_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_10),
        .Q(\end_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_9),
        .Q(\end_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_8),
        .Q(\end_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_11),
        .Q(\end_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_10),
        .Q(\end_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_9),
        .Q(\end_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_8),
        .Q(\end_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_11),
        .Q(\end_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_10),
        .Q(\end_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_9),
        .Q(\end_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_8),
        .Q(\end_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_11),
        .Q(\end_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_10),
        .Q(\end_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_9),
        .Q(\end_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_8),
        .Q(\end_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_11),
        .Q(\end_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_10),
        .Q(\end_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_9),
        .Q(\end_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_8),
        .Q(\end_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__2_n_4 ),
        .Q(\end_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_11),
        .Q(\end_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_10),
        .Q(\end_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_10),
        .Q(\end_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_9),
        .Q(\end_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_8),
        .Q(\end_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_11),
        .Q(\end_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_10),
        .Q(\end_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_9),
        .Q(\end_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_8),
        .Q(\end_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[5] ,\start_addr_reg_n_4_[4] ,\start_addr_reg_n_4_[3] ,\start_addr_reg_n_4_[2] }),
        .O({end_addr_carry_n_8,end_addr_carry_n_9,end_addr_carry_n_10,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__2_n_4,end_addr_carry_i_2__2_n_4,end_addr_carry_i_3__2_n_4,end_addr_carry_i_4__2_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_4),
        .CO({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[9] ,\start_addr_reg_n_4_[8] ,\start_addr_reg_n_4_[7] ,\start_addr_reg_n_4_[6] }),
        .O({end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10,end_addr_carry__0_n_11}),
        .S({end_addr_carry__0_i_1__2_n_4,end_addr_carry__0_i_2__2_n_4,end_addr_carry__0_i_3__2_n_4,end_addr_carry__0_i_4__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__2
       (.I0(\start_addr_reg_n_4_[9] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__2
       (.I0(\start_addr_reg_n_4_[8] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__2
       (.I0(\start_addr_reg_n_4_[7] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_3__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__2
       (.I0(\start_addr_reg_n_4_[6] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_4__2_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_4),
        .CO({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] ,\start_addr_reg_n_4_[11] ,\start_addr_reg_n_4_[10] }),
        .O({end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10,end_addr_carry__1_n_11}),
        .S({end_addr_carry__1_i_1__2_n_4,end_addr_carry__1_i_2__2_n_4,end_addr_carry__1_i_3__2_n_4,end_addr_carry__1_i_4__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__2
       (.I0(\start_addr_reg_n_4_[13] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__2
       (.I0(\start_addr_reg_n_4_[12] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__2
       (.I0(\start_addr_reg_n_4_[11] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_3__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__2
       (.I0(\start_addr_reg_n_4_[10] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_4__2_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_4),
        .CO({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] }),
        .O({end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10,end_addr_carry__2_n_11}),
        .S({end_addr_carry__2_i_1__2_n_4,end_addr_carry__2_i_2__2_n_4,end_addr_carry__2_i_3__2_n_4,end_addr_carry__2_i_4__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__2
       (.I0(\start_addr_reg_n_4_[17] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__2
       (.I0(\start_addr_reg_n_4_[16] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__2
       (.I0(\start_addr_reg_n_4_[15] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_3__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__2
       (.I0(\start_addr_reg_n_4_[14] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_4__2_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_4),
        .CO({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] }),
        .O({end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10,end_addr_carry__3_n_11}),
        .S({end_addr_carry__3_i_1__2_n_4,end_addr_carry__3_i_2__2_n_4,end_addr_carry__3_i_3__2_n_4,end_addr_carry__3_i_4__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__2
       (.I0(\start_addr_reg_n_4_[21] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__2
       (.I0(\start_addr_reg_n_4_[20] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__2
       (.I0(\start_addr_reg_n_4_[19] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_3__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__2
       (.I0(\start_addr_reg_n_4_[18] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_4__2_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_4),
        .CO({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] }),
        .O({end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10,end_addr_carry__4_n_11}),
        .S({end_addr_carry__4_i_1__2_n_4,end_addr_carry__4_i_2__2_n_4,end_addr_carry__4_i_3__2_n_4,end_addr_carry__4_i_4__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__2
       (.I0(\start_addr_reg_n_4_[25] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__2
       (.I0(\start_addr_reg_n_4_[24] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__2
       (.I0(\start_addr_reg_n_4_[23] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_3__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__2
       (.I0(\start_addr_reg_n_4_[22] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_4__2_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_4),
        .CO({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] }),
        .O({end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10,end_addr_carry__5_n_11}),
        .S({end_addr_carry__5_i_1__2_n_4,end_addr_carry__5_i_2__2_n_4,end_addr_carry__5_i_3__2_n_4,end_addr_carry__5_i_4__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__2
       (.I0(\start_addr_reg_n_4_[29] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__2
       (.I0(\start_addr_reg_n_4_[28] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__2
       (.I0(\start_addr_reg_n_4_[27] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_3__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__2
       (.I0(\start_addr_reg_n_4_[26] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_4__2_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_4),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_4_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_10,end_addr_carry__6_n_11}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__2_n_4,end_addr_carry__6_i_2__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__2
       (.I0(\align_len_reg_n_4_[31] ),
        .I1(\start_addr_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__2
       (.I0(\start_addr_reg_n_4_[30] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__2
       (.I0(\start_addr_reg_n_4_[5] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__2
       (.I0(\start_addr_reg_n_4_[4] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__2
       (.I0(\start_addr_reg_n_4_[3] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_3__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__2
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[2] ),
        .O(end_addr_carry_i_4__2_n_4));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49}),
        .E(fifo_rctl_n_7),
        .O({sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .Q(p_1_in),
        .SR(fifo_rctl_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\beat_len_buf_reg[9] ({\beat_len_buf_reg_n_4_[9] ,\beat_len_buf_reg_n_4_[0] }),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_29),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem3_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_11),
        .\could_multi_bursts.arlen_buf_reg[0]_0 (fifo_rctl_n_14),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_12),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_13),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_15),
        .\could_multi_bursts.loop_cnt_reg[5] (p_20_in),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_26),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\dout_buf_reg[34] (data_pack),
        .empty_n_reg_0(fifo_rctl_n_4),
        .empty_n_reg_1(fifo_rctl_n_8),
        .empty_n_reg_2(buff_rdata_n_7),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_4_[11] ,\end_addr_buf_reg_n_4_[10] ,\end_addr_buf_reg_n_4_[9] ,\end_addr_buf_reg_n_4_[8] ,\end_addr_buf_reg_n_4_[7] ,\end_addr_buf_reg_n_4_[6] ,\end_addr_buf_reg_n_4_[5] ,\end_addr_buf_reg_n_4_[4] ,\end_addr_buf_reg_n_4_[3] ,\end_addr_buf_reg_n_4_[2] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_4),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
        .next_rreq(next_rreq),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_6),
        .rreq_handling_reg_0(fifo_rctl_n_28),
        .rreq_handling_reg_1(rreq_handling_reg_n_4),
        .\sect_addr_buf_reg[2] (fifo_rctl_n_9),
        .\sect_addr_buf_reg[2]_0 (p_21_in),
        .\sect_cnt_reg[0] ({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .\sect_cnt_reg[0]_0 (\sect_cnt_reg_n_4_[0] ),
        .\sect_cnt_reg[12] ({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .\sect_cnt_reg[16] ({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .\sect_cnt_reg[8] ({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .\sect_len_buf_reg[0] (fifo_rctl_n_16),
        .\sect_len_buf_reg[1] (fifo_rctl_n_17),
        .\sect_len_buf_reg[2] (fifo_rctl_n_18),
        .\sect_len_buf_reg[3] (fifo_rctl_n_19),
        .\sect_len_buf_reg[4] (fifo_rctl_n_20),
        .\sect_len_buf_reg[5] (fifo_rctl_n_21),
        .\sect_len_buf_reg[6] (fifo_rctl_n_22),
        .\sect_len_buf_reg[7] (fifo_rctl_n_23),
        .\sect_len_buf_reg[7]_0 (fifo_rreq_n_7),
        .\sect_len_buf_reg[8] (fifo_rctl_n_24),
        .\sect_len_buf_reg[9] (fifo_rctl_n_10),
        .\sect_len_buf_reg[9]_0 (fifo_rctl_n_25),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_4_[11] ,\start_addr_buf_reg_n_4_[10] ,\start_addr_buf_reg_n_4_[9] ,\start_addr_buf_reg_n_4_[8] ,\start_addr_buf_reg_n_4_[7] ,\start_addr_buf_reg_n_4_[6] ,\start_addr_buf_reg_n_4_[5] ,\start_addr_buf_reg_n_4_[4] ,\start_addr_buf_reg_n_4_[3] ,\start_addr_buf_reg_n_4_[2] }),
        .\start_addr_buf_reg[31] (first_sect),
        .\start_addr_reg[31] ({\start_addr_reg_n_4_[31] ,\start_addr_reg_n_4_[30] ,\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] ,\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] ,\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] ,\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] ,\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] }));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0 fifo_rreq
       (.CO(last_sect),
        .E(fifo_rctl_n_8),
        .Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}),
        .\align_len_reg[31] (zero_len_event0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_7),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg ),
        .\data_p1_reg[29] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({\end_addr_buf_reg_n_4_[31] ,\end_addr_buf_reg_n_4_[30] ,\end_addr_buf_reg_n_4_[29] ,\end_addr_buf_reg_n_4_[28] ,\end_addr_buf_reg_n_4_[27] ,\end_addr_buf_reg_n_4_[26] ,\end_addr_buf_reg_n_4_[25] ,\end_addr_buf_reg_n_4_[24] ,\end_addr_buf_reg_n_4_[23] ,\end_addr_buf_reg_n_4_[22] ,\end_addr_buf_reg_n_4_[21] ,\end_addr_buf_reg_n_4_[20] ,\end_addr_buf_reg_n_4_[19] ,\end_addr_buf_reg_n_4_[18] ,\end_addr_buf_reg_n_4_[17] ,\end_addr_buf_reg_n_4_[16] ,\end_addr_buf_reg_n_4_[15] ,\end_addr_buf_reg_n_4_[14] ,\end_addr_buf_reg_n_4_[13] ,\end_addr_buf_reg_n_4_[12] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_4),
        .full_n_reg_0(fifo_rctl_n_6),
        .invalid_len_event0(invalid_len_event0),
        .invalid_len_event_reg({fifo_rreq_data,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46}),
        .rreq_handling_reg({fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14}),
        .rreq_handling_reg_0(rreq_handling_reg_n_4),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[19] (fifo_rreq_n_6),
        .\sect_cnt_reg[19]_0 ({\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] ,\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] ,\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] ,\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] ,\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] ,\sect_cnt_reg_n_4_[0] }),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] }));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_4),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__2_n_4,first_sect_carry_i_2__2_n_4,first_sect_carry_i_3__2_n_4,first_sect_carry_i_4__2_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__2_n_4,first_sect_carry__0_i_2__2_n_4,first_sect_carry__0_i_3__2_n_4}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__2
       (.I0(\start_addr_buf_reg_n_4_[31] ),
        .I1(\sect_cnt_reg_n_4_[19] ),
        .I2(\start_addr_buf_reg_n_4_[30] ),
        .I3(\sect_cnt_reg_n_4_[18] ),
        .O(first_sect_carry__0_i_1__2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__2
       (.I0(\start_addr_buf_reg_n_4_[29] ),
        .I1(\sect_cnt_reg_n_4_[17] ),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(\start_addr_buf_reg_n_4_[27] ),
        .I4(\sect_cnt_reg_n_4_[16] ),
        .I5(\start_addr_buf_reg_n_4_[28] ),
        .O(first_sect_carry__0_i_2__2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__2
       (.I0(\start_addr_buf_reg_n_4_[26] ),
        .I1(\sect_cnt_reg_n_4_[14] ),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(\start_addr_buf_reg_n_4_[24] ),
        .I4(\sect_cnt_reg_n_4_[13] ),
        .I5(\start_addr_buf_reg_n_4_[25] ),
        .O(first_sect_carry__0_i_3__2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__2
       (.I0(\start_addr_buf_reg_n_4_[23] ),
        .I1(\sect_cnt_reg_n_4_[11] ),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .I3(\start_addr_buf_reg_n_4_[22] ),
        .I4(\sect_cnt_reg_n_4_[9] ),
        .I5(\start_addr_buf_reg_n_4_[21] ),
        .O(first_sect_carry_i_1__2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__2
       (.I0(\sect_cnt_reg_n_4_[8] ),
        .I1(\start_addr_buf_reg_n_4_[20] ),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(\start_addr_buf_reg_n_4_[18] ),
        .I4(\start_addr_buf_reg_n_4_[19] ),
        .I5(\sect_cnt_reg_n_4_[7] ),
        .O(first_sect_carry_i_2__2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__2
       (.I0(\start_addr_buf_reg_n_4_[17] ),
        .I1(\sect_cnt_reg_n_4_[5] ),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(\start_addr_buf_reg_n_4_[15] ),
        .I4(\sect_cnt_reg_n_4_[4] ),
        .I5(\start_addr_buf_reg_n_4_[16] ),
        .O(first_sect_carry_i_3__2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__2
       (.I0(\start_addr_buf_reg_n_4_[14] ),
        .I1(\sect_cnt_reg_n_4_[2] ),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(\start_addr_buf_reg_n_4_[12] ),
        .I4(\sect_cnt_reg_n_4_[1] ),
        .I5(\start_addr_buf_reg_n_4_[13] ),
        .O(first_sect_carry_i_4__2_n_4));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1_reg_n_4),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1_reg_n_4),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_28),
        .Q(rreq_handling_reg_n_4),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(next_beat),
        .I_RDATA(I_RDATA),
        .I_RVALID(I_RVALID),
        .Q(\bus_equal_gen.data_buf ),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter9(ap_enable_reg_pp3_iter9),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .\exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 (\exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ),
        .rdata_ack_t(rdata_ack_t),
        .readData32_U0_m_axi_D_input_AXI_RREADY(readData32_U0_m_axi_D_input_AXI_RREADY));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice_11 rs_rreq
       (.Q(rs2f_rreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\q_reg[29] (rs2f_rreq_data),
        .readData32_U0_m_axi_D_input_AXI_ARVALID(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\sum1_i_i_reg_1469_reg[29] (\sum1_i_i_reg_1469_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[10] ),
        .O(\sect_addr_buf[10]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[11] ),
        .O(\sect_addr_buf[11]_i_2__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(\sect_addr_buf[12]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(\sect_addr_buf[13]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(\sect_addr_buf[14]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(\sect_addr_buf[15]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(\sect_addr_buf[16]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(\sect_addr_buf[17]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(\sect_addr_buf[18]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(\sect_addr_buf[19]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(\sect_addr_buf[20]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(\sect_addr_buf[21]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(\sect_addr_buf[22]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(\sect_addr_buf[23]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(\sect_addr_buf[24]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(\sect_addr_buf[25]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(\sect_addr_buf[26]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(\sect_addr_buf[27]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(\sect_addr_buf[28]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(\sect_addr_buf[29]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[2] ),
        .O(\sect_addr_buf[2]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(\sect_addr_buf[30]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__2 
       (.I0(\start_addr_buf_reg_n_4_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(\sect_addr_buf[31]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[3] ),
        .O(\sect_addr_buf[3]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[4] ),
        .O(\sect_addr_buf[4]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[5] ),
        .O(\sect_addr_buf[5]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[6] ),
        .O(\sect_addr_buf[6]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[7] ),
        .O(\sect_addr_buf[7]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[8] ),
        .O(\sect_addr_buf[8]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_4_[9] ),
        .O(\sect_addr_buf[9]_i_1__2_n_4 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[10]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[11]_i_2__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[12]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[13]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[14]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[15]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[16]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[17]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[18]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[19]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[20]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[21]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[22]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[23]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[24]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[25]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[26]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[27]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[28]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[29]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[2]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[30]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[31]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[3]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[4]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[5]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[6]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[7]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[8]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[9]_i_1__2_n_4 ),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_rctl_n_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .S({1'b0,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_6),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_16),
        .Q(p_1_in[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_17),
        .Q(p_1_in[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_18),
        .Q(p_1_in[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_19),
        .Q(p_1_in[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_21),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_22),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_23),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_24),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_25),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[10] ),
        .Q(\start_addr_buf_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[11] ),
        .Q(\start_addr_buf_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[12] ),
        .Q(\start_addr_buf_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[13] ),
        .Q(\start_addr_buf_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[14] ),
        .Q(\start_addr_buf_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[15] ),
        .Q(\start_addr_buf_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[16] ),
        .Q(\start_addr_buf_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[17] ),
        .Q(\start_addr_buf_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[18] ),
        .Q(\start_addr_buf_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[19] ),
        .Q(\start_addr_buf_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[20] ),
        .Q(\start_addr_buf_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[21] ),
        .Q(\start_addr_buf_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[22] ),
        .Q(\start_addr_buf_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[23] ),
        .Q(\start_addr_buf_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[24] ),
        .Q(\start_addr_buf_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[25] ),
        .Q(\start_addr_buf_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[26] ),
        .Q(\start_addr_buf_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[27] ),
        .Q(\start_addr_buf_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[28] ),
        .Q(\start_addr_buf_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[29] ),
        .Q(\start_addr_buf_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[2] ),
        .Q(\start_addr_buf_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[30] ),
        .Q(\start_addr_buf_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[31] ),
        .Q(\start_addr_buf_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[3] ),
        .Q(\start_addr_buf_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[4] ),
        .Q(\start_addr_buf_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[5] ),
        .Q(\start_addr_buf_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[6] ),
        .Q(\start_addr_buf_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[7] ),
        .Q(\start_addr_buf_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[8] ),
        .Q(\start_addr_buf_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_4_[9] ),
        .Q(\start_addr_buf_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_4_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_4_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_27),
        .Q(\start_addr_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_26),
        .Q(\start_addr_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_25),
        .Q(\start_addr_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_24),
        .Q(\start_addr_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_23),
        .Q(\start_addr_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_22),
        .Q(\start_addr_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_21),
        .Q(\start_addr_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_20),
        .Q(\start_addr_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_19),
        .Q(\start_addr_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_18),
        .Q(\start_addr_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_17),
        .Q(\start_addr_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:1]next__0;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT2 #(
    .INIT(4'h4)) 
    \FSM_sequential_state[1]_i_1__12 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem3_m_axi_reg_slice" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice_11
   (s_ready_t_reg_0,
    Q,
    \q_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    readData32_U0_m_axi_D_input_AXI_ARVALID,
    rs2f_rreq_ack,
    \sum1_i_i_reg_1469_reg[29] );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [29:0]\q_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input readData32_U0_m_axi_D_input_AXI_ARVALID;
  input rs2f_rreq_ack;
  input [29:0]\sum1_i_i_reg_1469_reg[29] ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__5_n_4 ;
  wire \data_p1[10]_i_1__5_n_4 ;
  wire \data_p1[11]_i_1__5_n_4 ;
  wire \data_p1[12]_i_1__5_n_4 ;
  wire \data_p1[13]_i_1__5_n_4 ;
  wire \data_p1[14]_i_1__5_n_4 ;
  wire \data_p1[15]_i_1__5_n_4 ;
  wire \data_p1[16]_i_1__5_n_4 ;
  wire \data_p1[17]_i_1__5_n_4 ;
  wire \data_p1[18]_i_1__5_n_4 ;
  wire \data_p1[19]_i_1__5_n_4 ;
  wire \data_p1[1]_i_1__5_n_4 ;
  wire \data_p1[20]_i_1__5_n_4 ;
  wire \data_p1[21]_i_1__5_n_4 ;
  wire \data_p1[22]_i_1__5_n_4 ;
  wire \data_p1[23]_i_1__5_n_4 ;
  wire \data_p1[24]_i_1__5_n_4 ;
  wire \data_p1[25]_i_1__5_n_4 ;
  wire \data_p1[26]_i_1__5_n_4 ;
  wire \data_p1[27]_i_1__5_n_4 ;
  wire \data_p1[28]_i_1__5_n_4 ;
  wire \data_p1[29]_i_2__2_n_4 ;
  wire \data_p1[2]_i_1__5_n_4 ;
  wire \data_p1[3]_i_1__5_n_4 ;
  wire \data_p1[4]_i_1__5_n_4 ;
  wire \data_p1[5]_i_1__5_n_4 ;
  wire \data_p1[6]_i_1__5_n_4 ;
  wire \data_p1[7]_i_1__5_n_4 ;
  wire \data_p1[8]_i_1__5_n_4 ;
  wire \data_p1[9]_i_1__5_n_4 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [29:0]\q_reg[29] ;
  wire readData32_U0_m_axi_D_input_AXI_ARVALID;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__5_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_4 ;
  wire \state[1]_i_1__5_n_4 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [29:0]\sum1_i_i_reg_1469_reg[29] ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[0] ),
        .O(\data_p1[0]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[10] ),
        .O(\data_p1[10]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[11] ),
        .O(\data_p1[11]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[12] ),
        .O(\data_p1[12]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[13] ),
        .O(\data_p1[13]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[14] ),
        .O(\data_p1[14]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[15] ),
        .O(\data_p1[15]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[16] ),
        .O(\data_p1[16]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[17] ),
        .O(\data_p1[17]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[18] ),
        .O(\data_p1[18]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[19] ),
        .O(\data_p1[19]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[1] ),
        .O(\data_p1[1]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[20] ),
        .O(\data_p1[20]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[21] ),
        .O(\data_p1[21]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[22] ),
        .O(\data_p1[22]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[23] ),
        .O(\data_p1[23]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[24] ),
        .O(\data_p1[24]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[25] ),
        .O(\data_p1[25]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[26] ),
        .O(\data_p1[26]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[27] ),
        .O(\data_p1[27]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[28] ),
        .O(\data_p1[28]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[29]_i_1__5 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_2__2 
       (.I0(\sum1_i_i_reg_1469_reg[29] [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[29] ),
        .O(\data_p1[29]_i_2__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[2] ),
        .O(\data_p1[2]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[3] ),
        .O(\data_p1[3]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[4] ),
        .O(\data_p1[4]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[5] ),
        .O(\data_p1[5]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[6] ),
        .O(\data_p1[6]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[7] ),
        .O(\data_p1[7]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[8] ),
        .O(\data_p1[8]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__5 
       (.I0(\sum1_i_i_reg_1469_reg[29] [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[9] ),
        .O(\data_p1[9]_i_1__5_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__5_n_4 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__5_n_4 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__5_n_4 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__5_n_4 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__5_n_4 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__5_n_4 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__5_n_4 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__5_n_4 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__5_n_4 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__5_n_4 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__5_n_4 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__5_n_4 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__5_n_4 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__5_n_4 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__5_n_4 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__5_n_4 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__5_n_4 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__5_n_4 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__5_n_4 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__5_n_4 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__5_n_4 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2__2_n_4 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__5_n_4 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__5_n_4 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__5_n_4 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__5_n_4 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__5_n_4 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__5_n_4 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__5_n_4 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__5_n_4 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum1_i_i_reg_1469_reg[29] [9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__5
       (.I0(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__5_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_4),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__5 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__5_n_4 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__5 
       (.I0(readData32_U0_m_axi_D_input_AXI_ARVALID),
        .I1(state),
        .I2(Q),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1__5_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_4 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem3_m_axi_reg_slice" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    E,
    I_RVALID,
    I_RDATA,
    ap_rst_n_inv,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg ,
    readData32_U0_m_axi_D_input_AXI_RREADY,
    beat_valid,
    \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp3_iter9,
    ap_block_pp3_stage0_subdone,
    Q);
  output rdata_ack_t;
  output [0:0]E;
  output I_RVALID;
  output [31:0]I_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input readData32_U0_m_axi_D_input_AXI_RREADY;
  input beat_valid;
  input \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ;
  input ap_enable_reg_pp3_iter9;
  input ap_block_pp3_stage0_subdone;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire [31:0]Q;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter9;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__6_n_4 ;
  wire \data_p1[10]_i_1__6_n_4 ;
  wire \data_p1[11]_i_1__6_n_4 ;
  wire \data_p1[12]_i_1__6_n_4 ;
  wire \data_p1[13]_i_1__6_n_4 ;
  wire \data_p1[14]_i_1__6_n_4 ;
  wire \data_p1[15]_i_1__6_n_4 ;
  wire \data_p1[16]_i_1__6_n_4 ;
  wire \data_p1[17]_i_1__6_n_4 ;
  wire \data_p1[18]_i_1__6_n_4 ;
  wire \data_p1[19]_i_1__6_n_4 ;
  wire \data_p1[1]_i_1__6_n_4 ;
  wire \data_p1[20]_i_1__6_n_4 ;
  wire \data_p1[21]_i_1__6_n_4 ;
  wire \data_p1[22]_i_1__6_n_4 ;
  wire \data_p1[23]_i_1__6_n_4 ;
  wire \data_p1[24]_i_1__6_n_4 ;
  wire \data_p1[25]_i_1__6_n_4 ;
  wire \data_p1[26]_i_1__6_n_4 ;
  wire \data_p1[27]_i_1__6_n_4 ;
  wire \data_p1[28]_i_1__6_n_4 ;
  wire \data_p1[29]_i_1__6_n_4 ;
  wire \data_p1[2]_i_1__6_n_4 ;
  wire \data_p1[30]_i_1__2_n_4 ;
  wire \data_p1[31]_i_2__2_n_4 ;
  wire \data_p1[3]_i_1__6_n_4 ;
  wire \data_p1[4]_i_1__6_n_4 ;
  wire \data_p1[5]_i_1__6_n_4 ;
  wire \data_p1[6]_i_1__6_n_4 ;
  wire \data_p1[7]_i_1__6_n_4 ;
  wire \data_p1[8]_i_1__6_n_4 ;
  wire \data_p1[9]_i_1__6_n_4 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire readData32_U0_m_axi_D_input_AXI_RREADY;
  wire s_ready_t_i_1__6_n_4;
  wire [1:1]state;
  wire \state[0]_i_1__6_n_4 ;
  wire \state[1]_i_1__6_n_4 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(readData32_U0_m_axi_D_input_AXI_RREADY),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(readData32_U0_m_axi_D_input_AXI_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__6 
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[0] ),
        .O(\data_p1[0]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__6 
       (.I0(Q[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[10] ),
        .O(\data_p1[10]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__6 
       (.I0(Q[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[11] ),
        .O(\data_p1[11]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__6 
       (.I0(Q[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[12] ),
        .O(\data_p1[12]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__6 
       (.I0(Q[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[13] ),
        .O(\data_p1[13]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__6 
       (.I0(Q[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[14] ),
        .O(\data_p1[14]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__6 
       (.I0(Q[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[15] ),
        .O(\data_p1[15]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__6 
       (.I0(Q[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[16] ),
        .O(\data_p1[16]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__6 
       (.I0(Q[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[17] ),
        .O(\data_p1[17]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__6 
       (.I0(Q[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[18] ),
        .O(\data_p1[18]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__6 
       (.I0(Q[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[19] ),
        .O(\data_p1[19]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__6 
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[1] ),
        .O(\data_p1[1]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__6 
       (.I0(Q[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[20] ),
        .O(\data_p1[20]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__6 
       (.I0(Q[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[21] ),
        .O(\data_p1[21]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__6 
       (.I0(Q[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[22] ),
        .O(\data_p1[22]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__6 
       (.I0(Q[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[23] ),
        .O(\data_p1[23]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__6 
       (.I0(Q[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[24] ),
        .O(\data_p1[24]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__6 
       (.I0(Q[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[25] ),
        .O(\data_p1[25]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__6 
       (.I0(Q[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[26] ),
        .O(\data_p1[26]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__6 
       (.I0(Q[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[27] ),
        .O(\data_p1[27]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__6 
       (.I0(Q[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[28] ),
        .O(\data_p1[28]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__6 
       (.I0(Q[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[29] ),
        .O(\data_p1[29]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__6 
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[2] ),
        .O(\data_p1[2]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__2 
       (.I0(Q[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[30] ),
        .O(\data_p1[30]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h0010557500100000)) 
    \data_p1[31]_i_1__2 
       (.I0(state__0[1]),
        .I1(\exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ),
        .I2(ap_enable_reg_pp3_iter9),
        .I3(ap_block_pp3_stage0_subdone),
        .I4(state__0[0]),
        .I5(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2__2 
       (.I0(Q[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[31] ),
        .O(\data_p1[31]_i_2__2_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__6 
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[3] ),
        .O(\data_p1[3]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__6 
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[4] ),
        .O(\data_p1[4]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__6 
       (.I0(Q[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[5] ),
        .O(\data_p1[5]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__6 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[6] ),
        .O(\data_p1[6]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__6 
       (.I0(Q[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[7] ),
        .O(\data_p1[7]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__6 
       (.I0(Q[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[8] ),
        .O(\data_p1[8]_i_1__6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__6 
       (.I0(Q[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_4_[9] ),
        .O(\data_p1[9]_i_1__6_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__6_n_4 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__6_n_4 ),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__6_n_4 ),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__6_n_4 ),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__6_n_4 ),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__6_n_4 ),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__6_n_4 ),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__6_n_4 ),
        .Q(I_RDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__6_n_4 ),
        .Q(I_RDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__6_n_4 ),
        .Q(I_RDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__6_n_4 ),
        .Q(I_RDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__6_n_4 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__6_n_4 ),
        .Q(I_RDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__6_n_4 ),
        .Q(I_RDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__6_n_4 ),
        .Q(I_RDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__6_n_4 ),
        .Q(I_RDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__6_n_4 ),
        .Q(I_RDATA[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__6_n_4 ),
        .Q(I_RDATA[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__6_n_4 ),
        .Q(I_RDATA[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__6_n_4 ),
        .Q(I_RDATA[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__6_n_4 ),
        .Q(I_RDATA[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__6_n_4 ),
        .Q(I_RDATA[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__6_n_4 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_4 ),
        .Q(I_RDATA[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2__2_n_4 ),
        .Q(I_RDATA[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__6_n_4 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__6_n_4 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__6_n_4 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__6_n_4 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__6_n_4 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__6_n_4 ),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__6_n_4 ),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__6
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[1]),
        .I2(readData32_U0_m_axi_D_input_AXI_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__6_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_4),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__6 
       (.I0(readData32_U0_m_axi_D_input_AXI_RREADY),
        .I1(I_RVALID),
        .I2(state),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4FFF4F4F)) 
    \state[1]_i_1__6 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(I_RVALID),
        .I3(\exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 ),
        .I4(ap_enable_reg_pp3_iter9),
        .I5(ap_block_pp3_stage0_subdone),
        .O(\state[1]_i_1__6_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_4 ),
        .Q(I_RVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__6_n_4 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_write
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice rs_wreq
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi
   (gmem4_WREADY,
    ap_rst_n_inv,
    gmem4_AWREADY,
    m_axi_gmem4_BREADY,
    \pout_reg[2] ,
    gmem4_BVALID,
    m_axi_gmem4_WVALID,
    m_axi_gmem4_WLAST,
    m_axi_gmem4_RREADY,
    m_axi_gmem4_AWVALID,
    Q,
    m_axi_gmem4_AWADDR,
    m_axi_gmem4_WDATA,
    m_axi_gmem4_WSTRB,
    ap_clk,
    D,
    WEBWE,
    data_vld_reg,
    ap_rst_n,
    push,
    m_axi_gmem4_RVALID,
    m_axi_gmem4_WREADY,
    m_axi_gmem4_AWREADY,
    writeData_U0_m_axi_D_output_AXI_AWVALID,
    m_axi_gmem4_BVALID,
    data_vld_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter8_reg,
    \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ,
    \sum_i_reg_302_reg[29] ,
    pop0);
  output gmem4_WREADY;
  output ap_rst_n_inv;
  output gmem4_AWREADY;
  output m_axi_gmem4_BREADY;
  output \pout_reg[2] ;
  output gmem4_BVALID;
  output m_axi_gmem4_WVALID;
  output m_axi_gmem4_WLAST;
  output m_axi_gmem4_RREADY;
  output m_axi_gmem4_AWVALID;
  output [3:0]Q;
  output [29:0]m_axi_gmem4_AWADDR;
  output [31:0]m_axi_gmem4_WDATA;
  output [3:0]m_axi_gmem4_WSTRB;
  input ap_clk;
  input [31:0]D;
  input [0:0]WEBWE;
  input data_vld_reg;
  input ap_rst_n;
  input push;
  input m_axi_gmem4_RVALID;
  input m_axi_gmem4_WREADY;
  input m_axi_gmem4_AWREADY;
  input writeData_U0_m_axi_D_output_AXI_AWVALID;
  input m_axi_gmem4_BVALID;
  input data_vld_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter8_reg;
  input \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ;
  input [29:0]\sum_i_reg_302_reg[29] ;
  input pop0;

  wire AWVALID_Dummy;
  wire [31:0]D;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_13;
  wire bus_write_n_14;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ;
  wire gmem4_AWREADY;
  wire gmem4_BVALID;
  wire gmem4_WREADY;
  wire [29:0]m_axi_gmem4_AWADDR;
  wire m_axi_gmem4_AWREADY;
  wire m_axi_gmem4_AWVALID;
  wire m_axi_gmem4_BREADY;
  wire m_axi_gmem4_BVALID;
  wire m_axi_gmem4_RREADY;
  wire m_axi_gmem4_RVALID;
  wire [31:0]m_axi_gmem4_WDATA;
  wire m_axi_gmem4_WLAST;
  wire m_axi_gmem4_WREADY;
  wire [3:0]m_axi_gmem4_WSTRB;
  wire m_axi_gmem4_WVALID;
  wire [1:0]p_0_in;
  wire pop0;
  wire \pout_reg[2] ;
  wire push;
  wire [29:0]\sum_i_reg_302_reg[29] ;
  wire [1:0]throttl_cnt_reg;
  wire wreq_throttl_n_7;
  wire wreq_throttl_n_8;
  wire writeData_U0_m_axi_D_output_AXI_AWVALID;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_read bus_read
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_gmem4_RREADY(m_axi_gmem4_RREADY),
        .m_axi_gmem4_RVALID(m_axi_gmem4_RVALID));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(bus_write_n_13),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WEBWE(WEBWE),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8_reg(ap_enable_reg_pp0_iter8_reg),
        .ap_rst_n(ap_rst_n),
        .data_vld_reg(data_vld_reg),
        .data_vld_reg_0(data_vld_reg_0),
        .\exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 (\exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ),
        .gmem4_BVALID(gmem4_BVALID),
        .gmem4_WREADY(gmem4_WREADY),
        .m_axi_gmem4_AWADDR(m_axi_gmem4_AWADDR),
        .m_axi_gmem4_BREADY(m_axi_gmem4_BREADY),
        .m_axi_gmem4_BVALID(m_axi_gmem4_BVALID),
        .m_axi_gmem4_WDATA(m_axi_gmem4_WDATA),
        .m_axi_gmem4_WLAST(m_axi_gmem4_WLAST),
        .m_axi_gmem4_WREADY(m_axi_gmem4_WREADY),
        .m_axi_gmem4_WSTRB(m_axi_gmem4_WSTRB),
        .m_axi_gmem4_WVALID(m_axi_gmem4_WVALID),
        .pop0(pop0),
        .\pout_reg[2] (\pout_reg[2] ),
        .push(push),
        .s_ready_t_reg(gmem4_AWREADY),
        .\sum_i_reg_302_reg[29] (\sum_i_reg_302_reg[29] ),
        .\throttl_cnt_reg[1] (p_0_in),
        .\throttl_cnt_reg[1]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[5] (wreq_throttl_n_7),
        .\throttl_cnt_reg[6] (wreq_throttl_n_8),
        .\throttl_cnt_reg[7] (bus_write_n_14),
        .writeData_U0_m_axi_D_output_AXI_AWVALID(writeData_U0_m_axi_D_output_AXI_AWVALID));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_throttl wreq_throttl
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .E(bus_write_n_13),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.awlen_buf_reg[1] (bus_write_n_14),
        .\could_multi_bursts.awlen_buf_reg[3] (Q[3:2]),
        .\could_multi_bursts.loop_cnt_reg[0] (wreq_throttl_n_7),
        .m_axi_gmem4_AWREADY(m_axi_gmem4_AWREADY),
        .m_axi_gmem4_AWVALID(m_axi_gmem4_AWVALID),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_8));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer
   (gmem4_WREADY,
    data_valid,
    \q_tmp_reg[0]_0 ,
    E,
    \bus_equal_gen.WVALID_Dummy_reg ,
    Q,
    ap_clk,
    D,
    WEBWE,
    ap_rst_n,
    push,
    m_axi_gmem4_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    burst_valid);
  output gmem4_WREADY;
  output data_valid;
  output \q_tmp_reg[0]_0 ;
  output [0:0]E;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [35:0]Q;
  input ap_clk;
  input [31:0]D;
  input [0:0]WEBWE;
  input ap_rst_n;
  input push;
  input m_axi_gmem4_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input burst_valid;

  wire [31:0]D;
  wire [0:0]E;
  wire [35:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_1_n_4 ;
  wire \dout_buf[24]_i_1_n_4 ;
  wire \dout_buf[25]_i_1_n_4 ;
  wire \dout_buf[26]_i_1_n_4 ;
  wire \dout_buf[27]_i_1_n_4 ;
  wire \dout_buf[28]_i_1_n_4 ;
  wire \dout_buf[29]_i_1_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[30]_i_1_n_4 ;
  wire \dout_buf[31]_i_1_n_4 ;
  wire \dout_buf[32]_i_1_n_4 ;
  wire \dout_buf[33]_i_1_n_4 ;
  wire \dout_buf[34]_i_1_n_4 ;
  wire \dout_buf[35]_i_1_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_i_1__3_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__3_n_4;
  wire empty_n_i_3__3_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__11_n_4;
  wire full_n_i_2__13_n_4;
  wire full_n_i_3__10_n_4;
  wire gmem4_WREADY;
  wire m_axi_gmem4_WREADY;
  wire mem_reg_i_10__3_n_4;
  wire mem_reg_i_11_n_4;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[3]_i_1_n_4 ;
  wire \raddr[4]_i_1_n_4 ;
  wire \raddr[7]_i_2_n_4 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__3_n_4 ;
  wire \usedw[4]_i_2__4_n_4 ;
  wire \usedw[4]_i_3__4_n_4 ;
  wire \usedw[4]_i_4__4_n_4 ;
  wire \usedw[4]_i_5__4_n_4 ;
  wire \usedw[4]_i_6__3_n_4 ;
  wire \usedw[7]_i_1_n_4 ;
  wire \usedw[7]_i_3__3_n_4 ;
  wire \usedw[7]_i_4__3_n_4 ;
  wire \usedw[7]_i_5__4_n_4 ;
  wire \usedw_reg[4]_i_1__3_n_10 ;
  wire \usedw_reg[4]_i_1__3_n_11 ;
  wire \usedw_reg[4]_i_1__3_n_4 ;
  wire \usedw_reg[4]_i_1__3_n_5 ;
  wire \usedw_reg[4]_i_1__3_n_6 ;
  wire \usedw_reg[4]_i_1__3_n_7 ;
  wire \usedw_reg[4]_i_1__3_n_8 ;
  wire \usedw_reg[4]_i_1__3_n_9 ;
  wire \usedw_reg[7]_i_2__3_n_10 ;
  wire \usedw_reg[7]_i_2__3_n_11 ;
  wire \usedw_reg[7]_i_2__3_n_6 ;
  wire \usedw_reg[7]_i_2__3_n_7 ;
  wire \usedw_reg[7]_i_2__3_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__3_n_4 ;
  wire \waddr[1]_i_1__3_n_4 ;
  wire \waddr[2]_i_1__3_n_4 ;
  wire \waddr[3]_i_1__3_n_4 ;
  wire \waddr[4]_i_1__3_n_4 ;
  wire \waddr[5]_i_1__4_n_4 ;
  wire \waddr[6]_i_1__3_n_4 ;
  wire \waddr[6]_i_2__3_n_4 ;
  wire \waddr[7]_i_2__3_n_4 ;
  wire \waddr[7]_i_3__3_n_4 ;
  wire \waddr[7]_i_4__3_n_4 ;
  wire [3:2]\NLW_usedw_reg[7]_i_2__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF222)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem4_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \bus_equal_gen.data_buf[31]_i_1__3 
       (.I0(data_valid),
        .I1(m_axi_gmem4_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(burst_valid),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.araddr_buf[31]_i_1__2 
       (.I0(ap_rst_n),
        .O(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_4 ),
        .Q(Q[23]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_4 ),
        .Q(Q[24]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_4 ),
        .Q(Q[25]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_4 ),
        .Q(Q[26]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_4 ),
        .Q(Q[27]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_4 ),
        .Q(Q[28]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_4 ),
        .Q(Q[29]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_4 ),
        .Q(Q[30]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_4 ),
        .Q(Q[31]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_4 ),
        .Q(Q[32]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_4 ),
        .Q(Q[33]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_4 ),
        .Q(Q[34]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_4 ),
        .Q(Q[35]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_valid_i_1__3
       (.I0(empty_n_reg_n_4),
        .I1(data_valid),
        .I2(m_axi_gmem4_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(burst_valid),
        .O(dout_valid_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__3_n_4),
        .Q(data_valid),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(usedw_reg__0[0]),
        .I1(empty_n_i_2__3_n_4),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__3
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[2]),
        .I3(empty_n_i_3__3_n_4),
        .O(empty_n_i_2__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[4]),
        .O(empty_n_i_3__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__13_n_4),
        .I2(push),
        .I3(pop),
        .I4(gmem4_WREADY),
        .O(full_n_i_1__11_n_4));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__13
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[2]),
        .I4(full_n_i_3__10_n_4),
        .O(full_n_i_2__13_n_4));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__10
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__10_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_4),
        .Q(gmem4_WREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem4_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_10__3
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_10__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_11_n_4));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1__3
       (.I0(mem_reg_i_10__3_n_4),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2__3
       (.I0(raddr[6]),
        .I1(mem_reg_i_10__3_n_4),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3__3
       (.I0(raddr[5]),
        .I1(mem_reg_i_11_n_4),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4__3
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5__3
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__3
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7__3
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h59599959AAAAAAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem4_WREADY),
        .I5(empty_n_reg_n_4),
        .O(rnext[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8A00AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_4),
        .I1(m_axi_gmem4_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(burst_valid),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_10__3_n_4),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(raddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_4 ),
        .Q(raddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_4 ),
        .Q(raddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_4 ),
        .Q(raddr[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__3
       (.I0(empty_n_i_2__3_n_4),
        .I1(push),
        .I2(usedw_reg__0[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\q_tmp_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__3 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__4 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2__4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__4 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__4 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__4_n_4 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[4]_i_6__3 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(push),
        .O(\usedw[4]_i_6__3_n_4 ));
  LUT6 #(
    .INIT(64'h22A2FFFFDD5D0000)) 
    \usedw[7]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem4_WREADY),
        .I4(empty_n_reg_n_4),
        .I5(push),
        .O(\usedw[7]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__3 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3__3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__3 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4__3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__4 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5__4_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_4 ),
        .D(\usedw[0]_i_1__3_n_4 ),
        .Q(usedw_reg__0[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_4 ),
        .D(\usedw_reg[4]_i_1__3_n_11 ),
        .Q(usedw_reg__0[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_4 ),
        .D(\usedw_reg[4]_i_1__3_n_10 ),
        .Q(usedw_reg__0[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_4 ),
        .D(\usedw_reg[4]_i_1__3_n_9 ),
        .Q(usedw_reg__0[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_4 ),
        .D(\usedw_reg[4]_i_1__3_n_8 ),
        .Q(usedw_reg__0[4]),
        .R(\q_tmp_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__3 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__3_n_4 ,\usedw_reg[4]_i_1__3_n_5 ,\usedw_reg[4]_i_1__3_n_6 ,\usedw_reg[4]_i_1__3_n_7 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2__4_n_4 }),
        .O({\usedw_reg[4]_i_1__3_n_8 ,\usedw_reg[4]_i_1__3_n_9 ,\usedw_reg[4]_i_1__3_n_10 ,\usedw_reg[4]_i_1__3_n_11 }),
        .S({\usedw[4]_i_3__4_n_4 ,\usedw[4]_i_4__4_n_4 ,\usedw[4]_i_5__4_n_4 ,\usedw[4]_i_6__3_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_4 ),
        .D(\usedw_reg[7]_i_2__3_n_11 ),
        .Q(usedw_reg__0[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_4 ),
        .D(\usedw_reg[7]_i_2__3_n_10 ),
        .Q(usedw_reg__0[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_4 ),
        .D(\usedw_reg[7]_i_2__3_n_9 ),
        .Q(usedw_reg__0[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__3 
       (.CI(\usedw_reg[4]_i_1__3_n_4 ),
        .CO({\NLW_usedw_reg[7]_i_2__3_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__3_n_6 ,\usedw_reg[7]_i_2__3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__3_O_UNCONNECTED [3],\usedw_reg[7]_i_2__3_n_9 ,\usedw_reg[7]_i_2__3_n_10 ,\usedw_reg[7]_i_2__3_n_11 }),
        .S({1'b0,\usedw[7]_i_3__3_n_4 ,\usedw[7]_i_4__3_n_4 ,\usedw[7]_i_5__4_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__3 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__3 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__3 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__3 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__4 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__3 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__3_n_4 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__3 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__3_n_4 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__3 
       (.I0(\waddr[7]_i_3__3_n_4 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__3_n_4 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__3_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__3_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__3_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__3_n_4 ),
        .Q(waddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__3_n_4 ),
        .Q(waddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__3_n_4 ),
        .Q(waddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__3_n_4 ),
        .Q(waddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__3_n_4 ),
        .Q(waddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__4_n_4 ),
        .Q(waddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__3_n_4 ),
        .Q(waddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__3_n_4 ),
        .Q(waddr[7]),
        .R(\q_tmp_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem4_m_axi_buffer" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0
   (m_axi_gmem4_RREADY,
    \bus_equal_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem4_RVALID,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t);
  output m_axi_gmem4_RREADY;
  output \bus_equal_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem4_RVALID;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire dout_valid_i_1__4_n_4;
  wire empty_n_i_1__3_n_4;
  wire empty_n_i_2__4_n_4;
  wire empty_n_i_3__4_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__12_n_4;
  wire full_n_i_2__14_n_4;
  wire full_n_i_3__11_n_4;
  wire m_axi_gmem4_RREADY;
  wire m_axi_gmem4_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__4_n_4 ;
  wire \usedw[4]_i_2__3_n_4 ;
  wire \usedw[4]_i_3__3_n_4 ;
  wire \usedw[4]_i_4__3_n_4 ;
  wire \usedw[4]_i_5__3_n_4 ;
  wire \usedw[4]_i_6__4_n_4 ;
  wire \usedw[7]_i_1__0_n_4 ;
  wire \usedw[7]_i_3__4_n_4 ;
  wire \usedw[7]_i_4__4_n_4 ;
  wire \usedw[7]_i_5__3_n_4 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[4]_i_1__4_n_10 ;
  wire \usedw_reg[4]_i_1__4_n_11 ;
  wire \usedw_reg[4]_i_1__4_n_4 ;
  wire \usedw_reg[4]_i_1__4_n_5 ;
  wire \usedw_reg[4]_i_1__4_n_6 ;
  wire \usedw_reg[4]_i_1__4_n_7 ;
  wire \usedw_reg[4]_i_1__4_n_8 ;
  wire \usedw_reg[4]_i_1__4_n_9 ;
  wire \usedw_reg[7]_i_2__4_n_10 ;
  wire \usedw_reg[7]_i_2__4_n_11 ;
  wire \usedw_reg[7]_i_2__4_n_6 ;
  wire \usedw_reg[7]_i_2__4_n_7 ;
  wire \usedw_reg[7]_i_2__4_n_9 ;
  wire [3:2]\NLW_usedw_reg[7]_i_2__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1__3 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__4
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_4),
        .O(dout_valid_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__4_n_4),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1__3
       (.I0(empty_n_i_2__4_n_4),
        .I1(empty_n_i_3__4_n_4),
        .I2(pop),
        .I3(m_axi_gmem4_RVALID),
        .I4(m_axi_gmem4_RREADY),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1__3_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__4
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[2]),
        .O(empty_n_i_2__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__4
       (.I0(usedw_reg[0]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[1]),
        .O(empty_n_i_3__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_i_2__14_n_4),
        .I2(full_n_i_3__11_n_4),
        .I3(m_axi_gmem4_RREADY),
        .I4(m_axi_gmem4_RVALID),
        .I5(pop),
        .O(full_n_i_1__12_n_4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__14
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[2]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[3]),
        .O(full_n_i_2__14_n_4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__11
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[0]),
        .I3(usedw_reg[1]),
        .O(full_n_i_3__11_n_4));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    full_n_i_4__6
       (.I0(empty_n_reg_n_4),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_4),
        .Q(m_axi_gmem4_RREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__4 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__3 
       (.I0(usedw_reg[1]),
        .O(\usedw[4]_i_2__3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__3 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3__3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__3 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4__3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__3 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5__3_n_4 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \usedw[4]_i_6__4 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(m_axi_gmem4_RVALID),
        .I3(m_axi_gmem4_RREADY),
        .O(\usedw[4]_i_6__4_n_4 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \usedw[7]_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_4),
        .I4(m_axi_gmem4_RREADY),
        .I5(m_axi_gmem4_RVALID),
        .O(\usedw[7]_i_1__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__4 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[7]_i_3__4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__4 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_4__4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__3 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_5__3_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_4 ),
        .D(\usedw[0]_i_1__4_n_4 ),
        .Q(usedw_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_4 ),
        .D(\usedw_reg[4]_i_1__4_n_11 ),
        .Q(usedw_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_4 ),
        .D(\usedw_reg[4]_i_1__4_n_10 ),
        .Q(usedw_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_4 ),
        .D(\usedw_reg[4]_i_1__4_n_9 ),
        .Q(usedw_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_4 ),
        .D(\usedw_reg[4]_i_1__4_n_8 ),
        .Q(usedw_reg[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__4 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__4_n_4 ,\usedw_reg[4]_i_1__4_n_5 ,\usedw_reg[4]_i_1__4_n_6 ,\usedw_reg[4]_i_1__4_n_7 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],\usedw[4]_i_2__3_n_4 }),
        .O({\usedw_reg[4]_i_1__4_n_8 ,\usedw_reg[4]_i_1__4_n_9 ,\usedw_reg[4]_i_1__4_n_10 ,\usedw_reg[4]_i_1__4_n_11 }),
        .S({\usedw[4]_i_3__3_n_4 ,\usedw[4]_i_4__3_n_4 ,\usedw[4]_i_5__3_n_4 ,\usedw[4]_i_6__4_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_4 ),
        .D(\usedw_reg[7]_i_2__4_n_11 ),
        .Q(usedw_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_4 ),
        .D(\usedw_reg[7]_i_2__4_n_10 ),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_4 ),
        .D(\usedw_reg[7]_i_2__4_n_9 ),
        .Q(usedw_reg[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__4 
       (.CI(\usedw_reg[4]_i_1__4_n_4 ),
        .CO({\NLW_usedw_reg[7]_i_2__4_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__4_n_6 ,\usedw_reg[7]_i_2__4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__4_O_UNCONNECTED [3],\usedw_reg[7]_i_2__4_n_9 ,\usedw_reg[7]_i_2__4_n_10 ,\usedw_reg[7]_i_2__4_n_11 }),
        .S({1'b0,\usedw[7]_i_3__4_n_4 ,\usedw[7]_i_4__4_n_4 ,\usedw[7]_i_5__3_n_4 }));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    in,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    \bus_equal_gen.len_cnt_reg[7] ,
    SR,
    ap_clk,
    ap_rst_n,
    invalid_len_event_reg2,
    \could_multi_bursts.next_loop ,
    Q,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem4_WREADY,
    data_valid,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    push,
    m_axi_gmem4_WLAST);
  output burst_valid;
  output fifo_burst_ready;
  output [3:0]in;
  output \could_multi_bursts.awlen_buf_reg[0] ;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input \could_multi_bursts.next_loop ;
  input [7:0]Q;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input m_axi_gmem4_WREADY;
  input data_valid;
  input [9:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input push;
  input m_axi_gmem4_WLAST;

  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_4 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_4 ;
  wire \bus_equal_gen.WLAST_Dummy_i_5_n_4 ;
  wire \bus_equal_gen.WLAST_Dummy_i_6_n_4 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_4 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_4 ;
  wire \could_multi_bursts.awlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire data_valid;
  wire data_vld_i_1__7_n_4;
  wire data_vld_reg_n_4;
  wire empty_n_i_1__27_n_4;
  wire fifo_burst_ready;
  wire full_n_i_1__13_n_4;
  wire full_n_i_2__16_n_4;
  wire full_n_i_3__7_n_4;
  wire full_n_i_4__3_n_4;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire m_axi_gmem4_WLAST;
  wire m_axi_gmem4_WREADY;
  wire \mem_reg[4][0]_srl5_n_4 ;
  wire \mem_reg[4][1]_srl5_n_4 ;
  wire \mem_reg[4][2]_srl5_n_4 ;
  wire \mem_reg[4][3]_srl5_n_4 ;
  wire next_burst;
  wire \pout[0]_i_1_n_4 ;
  wire \pout[1]_i_1_n_4 ;
  wire \pout[2]_i_1_n_4 ;
  wire \pout_reg_n_4_[0] ;
  wire \pout_reg_n_4_[1] ;
  wire \pout_reg_n_4_[2] ;
  wire push;
  wire [3:0]q;
  wire [9:0]\sect_len_buf_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_gmem4_WLAST),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(m_axi_gmem4_WREADY),
        .I3(next_burst),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_4 ),
        .I1(\bus_equal_gen.WLAST_Dummy_i_4_n_4 ),
        .I2(Q[0]),
        .I3(q[0]),
        .I4(\bus_equal_gen.WLAST_Dummy_i_5_n_4 ),
        .I5(\bus_equal_gen.WLAST_Dummy_i_6_n_4 ),
        .O(next_burst));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(Q[1]),
        .I1(q[1]),
        .I2(Q[3]),
        .I3(q[3]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \bus_equal_gen.WLAST_Dummy_i_5 
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(q[2]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(q[1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \bus_equal_gen.WLAST_Dummy_i_6 
       (.I0(burst_valid),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(m_axi_gmem4_WREADY),
        .I3(data_valid),
        .O(\bus_equal_gen.WLAST_Dummy_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[9] [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[9] [3]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_4 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_4 ),
        .O(\could_multi_bursts.awlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__7
       (.I0(push),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(empty_n_i_1__27_n_4),
        .I5(data_vld_reg_n_4),
        .O(data_vld_i_1__7_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__7_n_4),
        .Q(data_vld_reg_n_4),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__27
       (.I0(next_burst),
        .I1(burst_valid),
        .O(empty_n_i_1__27_n_4));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__27_n_4),
        .D(data_vld_reg_n_4),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBBBFBFB)) 
    full_n_i_1__13
       (.I0(full_n_i_2__16_n_4),
        .I1(ap_rst_n),
        .I2(fifo_burst_ready),
        .I3(\pout_reg_n_4_[2] ),
        .I4(full_n_i_3__7_n_4),
        .I5(full_n_i_4__3_n_4),
        .O(full_n_i_1__13_n_4));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2__16
       (.I0(empty_n_i_1__27_n_4),
        .I1(data_vld_reg_n_4),
        .O(full_n_i_2__16_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__7
       (.I0(\pout_reg_n_4_[0] ),
        .I1(\pout_reg_n_4_[1] ),
        .O(full_n_i_3__7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    full_n_i_4__3
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .I2(empty_n_i_1__27_n_4),
        .I3(data_vld_reg_n_4),
        .O(full_n_i_4__3_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_4),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_4 ));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_4_[1] ),
        .I1(\pout_reg_n_4_[2] ),
        .I2(empty_n_i_1__27_n_4),
        .I3(data_vld_reg_n_4),
        .I4(push),
        .I5(\pout_reg_n_4_[0] ),
        .O(\pout[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF7F7BFBF08084000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_4),
        .I2(empty_n_i_1__27_n_4),
        .I3(\pout_reg_n_4_[2] ),
        .I4(\pout_reg_n_4_[0] ),
        .I5(\pout_reg_n_4_[1] ),
        .O(\pout[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_4),
        .I2(empty_n_i_1__27_n_4),
        .I3(\pout_reg_n_4_[2] ),
        .I4(\pout_reg_n_4_[0] ),
        .I5(\pout_reg_n_4_[1] ),
        .O(\pout[2]_i_1_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__27_n_4),
        .D(\mem_reg[4][0]_srl5_n_4 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__27_n_4),
        .D(\mem_reg[4][1]_srl5_n_4 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__27_n_4),
        .D(\mem_reg[4][2]_srl5_n_4 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__27_n_4),
        .D(\mem_reg[4][3]_srl5_n_4 ),
        .Q(q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem4_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    E,
    invalid_len_event_reg,
    invalid_len_event_reg_0,
    S,
    \q_reg[0]_0 ,
    \align_len_reg[31] ,
    \sect_cnt_reg[0] ,
    SR,
    ap_rst_n_0,
    ap_clk,
    Q,
    \could_multi_bursts.next_loop ,
    \sect_len_buf_reg[7] ,
    \could_multi_bursts.sect_handling_reg ,
    CO,
    wreq_handling_reg,
    last_sect_buf,
    ap_rst_n,
    \sect_cnt_reg[19] ,
    \end_addr_buf_reg[31] ,
    fifo_wreq_valid_buf_reg,
    \data_p1_reg[29] );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]E;
  output invalid_len_event_reg;
  output [30:0]invalid_len_event_reg_0;
  output [3:0]S;
  output [2:0]\q_reg[0]_0 ;
  output [0:0]\align_len_reg[31] ;
  output [0:0]\sect_cnt_reg[0] ;
  output [0:0]SR;
  input ap_rst_n_0;
  input ap_clk;
  input [0:0]Q;
  input \could_multi_bursts.next_loop ;
  input \sect_len_buf_reg[7] ;
  input \could_multi_bursts.sect_handling_reg ;
  input [0:0]CO;
  input wreq_handling_reg;
  input last_sect_buf;
  input ap_rst_n;
  input [19:0]\sect_cnt_reg[19] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input fifo_wreq_valid_buf_reg;
  input [29:0]\data_p1_reg[29] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1__8_n_4;
  wire data_vld_reg_n_4;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__14_n_4;
  wire full_n_i_2__11_n_4;
  wire full_n_i_3__8_n_4;
  wire full_n_i_4__4_n_4;
  wire invalid_len_event_reg;
  wire [30:0]invalid_len_event_reg_0;
  wire last_sect_buf;
  wire \mem_reg[4][0]_srl5_n_4 ;
  wire \mem_reg[4][10]_srl5_n_4 ;
  wire \mem_reg[4][11]_srl5_n_4 ;
  wire \mem_reg[4][12]_srl5_n_4 ;
  wire \mem_reg[4][13]_srl5_n_4 ;
  wire \mem_reg[4][14]_srl5_n_4 ;
  wire \mem_reg[4][15]_srl5_n_4 ;
  wire \mem_reg[4][16]_srl5_n_4 ;
  wire \mem_reg[4][17]_srl5_n_4 ;
  wire \mem_reg[4][18]_srl5_n_4 ;
  wire \mem_reg[4][19]_srl5_n_4 ;
  wire \mem_reg[4][1]_srl5_n_4 ;
  wire \mem_reg[4][20]_srl5_n_4 ;
  wire \mem_reg[4][21]_srl5_n_4 ;
  wire \mem_reg[4][22]_srl5_n_4 ;
  wire \mem_reg[4][23]_srl5_n_4 ;
  wire \mem_reg[4][24]_srl5_n_4 ;
  wire \mem_reg[4][25]_srl5_n_4 ;
  wire \mem_reg[4][26]_srl5_n_4 ;
  wire \mem_reg[4][27]_srl5_n_4 ;
  wire \mem_reg[4][28]_srl5_n_4 ;
  wire \mem_reg[4][29]_srl5_n_4 ;
  wire \mem_reg[4][2]_srl5_n_4 ;
  wire \mem_reg[4][32]_srl5_n_4 ;
  wire \mem_reg[4][3]_srl5_n_4 ;
  wire \mem_reg[4][4]_srl5_n_4 ;
  wire \mem_reg[4][5]_srl5_n_4 ;
  wire \mem_reg[4][6]_srl5_n_4 ;
  wire \mem_reg[4][7]_srl5_n_4 ;
  wire \mem_reg[4][8]_srl5_n_4 ;
  wire \mem_reg[4][9]_srl5_n_4 ;
  wire pop0;
  wire \pout[0]_i_1_n_4 ;
  wire \pout[1]_i_1_n_4 ;
  wire \pout[2]_i_1_n_4 ;
  wire \pout[2]_i_2__0_n_4 ;
  wire \pout[2]_i_3_n_4 ;
  wire \pout[2]_i_4_n_4 ;
  wire \pout_reg_n_4_[0] ;
  wire \pout_reg_n_4_[1] ;
  wire \pout_reg_n_4_[2] ;
  wire push;
  wire [2:0]\q_reg[0]_0 ;
  wire rs2f_wreq_ack;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \sect_len_buf_reg[7] ;
  wire wreq_handling_reg;

  LUT6 #(
    .INIT(64'h000080AAFFFFFFFF)) 
    \align_len[31]_i_1__3 
       (.I0(fifo_wreq_valid),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(wreq_handling_reg),
        .I4(invalid_len_event_reg_0[30]),
        .I5(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(wreq_handling_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__8
       (.I0(push),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(full_n_i_2__11_n_4),
        .I5(data_vld_reg_n_4),
        .O(data_vld_i_1__8_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__8_n_4),
        .Q(data_vld_reg_n_4),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h5DFF5555FFFFFFFF)) 
    empty_n_i_1__3
       (.I0(fifo_wreq_valid),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(CO),
        .I5(wreq_handling_reg),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_4),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__14
       (.I0(full_n_i_2__11_n_4),
        .I1(ap_rst_n),
        .I2(rs2f_wreq_ack),
        .I3(\pout_reg_n_4_[2] ),
        .I4(full_n_i_3__8_n_4),
        .I5(full_n_i_4__4_n_4),
        .O(full_n_i_1__14_n_4));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h80AAAAAA)) 
    full_n_i_2__11
       (.I0(data_vld_reg_n_4),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(wreq_handling_reg),
        .I4(fifo_wreq_valid),
        .O(full_n_i_2__11_n_4));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__8
       (.I0(\pout_reg_n_4_[0] ),
        .I1(\pout_reg_n_4_[1] ),
        .O(full_n_i_3__8_n_4));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    full_n_i_4__4
       (.I0(last_sect_buf),
        .I1(CO),
        .I2(wreq_handling_reg),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_4),
        .O(full_n_i_4__4_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_4),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(invalid_len_event_reg_0[30]),
        .O(\align_len_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__3
       (.I0(fifo_wreq_valid),
        .I1(invalid_len_event_reg_0[30]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__3
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(\q_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__3
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(\end_addr_buf_reg[31] [15]),
        .I2(\sect_cnt_reg[19] [16]),
        .I3(\end_addr_buf_reg[31] [16]),
        .I4(\end_addr_buf_reg[31] [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\q_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__3
       (.I0(\end_addr_buf_reg[31] [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\sect_cnt_reg[19] [13]),
        .I5(\end_addr_buf_reg[31] [13]),
        .O(\q_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__3
       (.I0(\end_addr_buf_reg[31] [11]),
        .I1(\sect_cnt_reg[19] [11]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\sect_cnt_reg[19] [10]),
        .I5(\end_addr_buf_reg[31] [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__3
       (.I0(\end_addr_buf_reg[31] [7]),
        .I1(\sect_cnt_reg[19] [7]),
        .I2(\sect_cnt_reg[19] [8]),
        .I3(\end_addr_buf_reg[31] [8]),
        .I4(\sect_cnt_reg[19] [6]),
        .I5(\end_addr_buf_reg[31] [6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__3
       (.I0(\end_addr_buf_reg[31] [5]),
        .I1(\sect_cnt_reg[19] [5]),
        .I2(\sect_cnt_reg[19] [4]),
        .I3(\end_addr_buf_reg[31] [4]),
        .I4(\sect_cnt_reg[19] [3]),
        .I5(\end_addr_buf_reg[31] [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__3
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(\end_addr_buf_reg[31] [0]),
        .I2(\sect_cnt_reg[19] [1]),
        .I3(\end_addr_buf_reg[31] [1]),
        .I4(\end_addr_buf_reg[31] [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(S[0]));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__4 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_4_[0] ),
        .A1(\pout_reg_n_4_[1] ),
        .A2(\pout_reg_n_4_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_3_n_4 ),
        .I1(\pout_reg_n_4_[0] ),
        .O(\pout[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF708FFFF08F70000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_4),
        .I1(push),
        .I2(pop0),
        .I3(\pout_reg_n_4_[0] ),
        .I4(\pout[2]_i_3_n_4 ),
        .I5(\pout_reg_n_4_[1] ),
        .O(\pout[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'hBDFF4200)) 
    \pout[2]_i_1 
       (.I0(\pout[2]_i_2__0_n_4 ),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout[2]_i_3_n_4 ),
        .I4(\pout_reg_n_4_[2] ),
        .O(\pout[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \pout[2]_i_2__0 
       (.I0(pop0),
        .I1(rs2f_wreq_ack),
        .I2(Q),
        .I3(data_vld_reg_n_4),
        .O(\pout[2]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'hAAAA000055540000)) 
    \pout[2]_i_3 
       (.I0(push),
        .I1(\pout_reg_n_4_[2] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[1] ),
        .I4(data_vld_reg_n_4),
        .I5(\pout[2]_i_4_n_4 ),
        .O(\pout[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8808080888088808)) 
    \pout[2]_i_4 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg),
        .I2(CO),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_4_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[10]),
        .R(ap_rst_n_0));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[11]),
        .R(ap_rst_n_0));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[12]),
        .R(ap_rst_n_0));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[13]),
        .R(ap_rst_n_0));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[14]),
        .R(ap_rst_n_0));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[15]),
        .R(ap_rst_n_0));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[16]),
        .R(ap_rst_n_0));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[17]),
        .R(ap_rst_n_0));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[18]),
        .R(ap_rst_n_0));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[19]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[20]),
        .R(ap_rst_n_0));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[21]),
        .R(ap_rst_n_0));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[22]),
        .R(ap_rst_n_0));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[23]),
        .R(ap_rst_n_0));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[24]),
        .R(ap_rst_n_0));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[25]),
        .R(ap_rst_n_0));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[26]),
        .R(ap_rst_n_0));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[27]),
        .R(ap_rst_n_0));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[28]),
        .R(ap_rst_n_0));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[29]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[30]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[4]),
        .R(ap_rst_n_0));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[6]),
        .R(ap_rst_n_0));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[7]),
        .R(ap_rst_n_0));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[8]),
        .R(ap_rst_n_0));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_4 ),
        .Q(invalid_len_event_reg_0[9]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'hF0FE)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg),
        .O(\sect_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem4_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0_9
   (rs2f_rreq_ack,
    ap_clk,
    ap_rst_n);
  output rs2f_rreq_ack;
  input ap_clk;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire full_n_i_1__48_n_4;
  wire rs2f_rreq_ack;

  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_1__48
       (.I0(rs2f_rreq_ack),
        .I1(ap_rst_n),
        .O(full_n_i_1__48_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__48_n_4),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem4_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1
   (\could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    push,
    D,
    next_wreq,
    last_sect_buf,
    next_resp0,
    push_0,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[2] ,
    ap_clk,
    SR,
    invalid_len_event_reg2,
    \throttl_cnt_reg[5] ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_0,
    CO,
    fifo_wreq_valid_buf_reg,
    fifo_wreq_valid,
    \sect_len_buf_reg[7] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    next_resp,
    fifo_burst_ready,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    m_axi_gmem4_BVALID,
    full_n_reg_0,
    \start_addr_buf_reg[31] );
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output push;
  output [19:0]D;
  output next_wreq;
  output last_sect_buf;
  output next_resp0;
  output push_0;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output [0:0]\sect_addr_buf_reg[2] ;
  input ap_clk;
  input [0:0]SR;
  input invalid_len_event_reg2;
  input \throttl_cnt_reg[5] ;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_0;
  input [0:0]CO;
  input fifo_wreq_valid_buf_reg;
  input fifo_wreq_valid;
  input \sect_len_buf_reg[7] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input next_resp;
  input fifo_burst_ready;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input m_axi_gmem4_BVALID;
  input full_n_reg_0;
  input [0:0]\start_addr_buf_reg[31] ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__9_n_4;
  wire data_vld_reg_n_4;
  wire empty_n_i_1__5_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__15_n_4;
  wire full_n_i_2__15_n_4;
  wire full_n_reg_0;
  wire invalid_len_event_reg2;
  wire last_sect_buf;
  wire m_axi_gmem4_BVALID;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire \mem_reg[14][1]_srl15_n_4 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1__3_n_4 ;
  wire \pout[1]_i_1__3_n_4 ;
  wire \pout[2]_i_1__3_n_4 ;
  wire \pout[3]_i_1__3_n_4 ;
  wire \pout[3]_i_2__3_n_4 ;
  wire \pout[3]_i_3__3_n_4 ;
  wire \pout[3]_i_4__3_n_4 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_len_buf_reg[7] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire \throttl_cnt_reg[5] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\throttl_cnt_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\throttl_cnt_reg[5] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__3 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(wreq_handling_reg_0),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\sect_len_buf_reg[7] ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__9
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__3_n_4 ),
        .I2(data_vld_reg_n_4),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__9_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__9_n_4),
        .Q(data_vld_reg_n_4),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__5
       (.I0(data_vld_reg_n_4),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__5_n_4));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_4),
        .Q(need_wrsp),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT5 #(
    .INIT(32'hFFFFB0FF)) 
    full_n_i_1__15
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(data_vld_reg_n_4),
        .I3(ap_rst_n),
        .I4(full_n_i_2__15_n_4),
        .O(full_n_i_1__15_n_4));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__15
       (.I0(fifo_resp_ready),
        .I1(\pout[3]_i_4__3_n_4 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[3]),
        .I5(pout_reg__0[2]),
        .O(full_n_i_2__15_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_4),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(invalid_len_event_reg2),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  (* srl_bus_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg_0 ),
        .I1(\sect_len_buf_reg[7] ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1__3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem4_BVALID),
        .I4(full_n_reg_0),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__3 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__3 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1__3 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2__1 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(full_n_reg_0),
        .O(push_0));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1__3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_4),
        .I4(\pout[3]_i_3__3_n_4 ),
        .O(\pout[3]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2__3 
       (.I0(pout_reg__0[3]),
        .I1(\pout[3]_i_4__3_n_4 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4__3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_4),
        .O(\pout[3]_i_4__3_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_4 ),
        .D(\pout[0]_i_1__3_n_4 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_4 ),
        .D(\pout[1]_i_1__3_n_4 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_4 ),
        .D(\pout[2]_i_1__3_n_4 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_4 ),
        .D(\pout[3]_i_2__3_n_4 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_4 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__3 
       (.I0(\start_addr_buf_reg[31] ),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__3 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__3 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__3 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__3 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__3 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__3 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__3 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__3 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__3 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__3 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__3 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__3 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__3 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__3 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__3 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__3 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__3 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__3 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__3 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__3 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(last_sect_buf));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem4_m_axi_fifo" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2
   (m_axi_gmem4_BREADY,
    \pout_reg[2]_0 ,
    gmem4_BVALID,
    ap_clk,
    ap_rst_n_0,
    data_vld_reg_0,
    data_vld_reg_1,
    ap_rst_n,
    push,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter8_reg,
    \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ,
    pop0);
  output m_axi_gmem4_BREADY;
  output \pout_reg[2]_0 ;
  output gmem4_BVALID;
  input ap_clk;
  input ap_rst_n_0;
  input data_vld_reg_0;
  input data_vld_reg_1;
  input ap_rst_n;
  input push;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter8_reg;
  input \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ;
  input pop0;

  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire data_vld_i_1__10_n_4;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ;
  wire full_n_i_1__16_n_4;
  wire full_n_i_3__9_n_4;
  wire full_n_i_4__5_n_4;
  wire gmem4_BVALID;
  wire m_axi_gmem4_BREADY;
  wire pop0;
  wire \pout[0]_i_1__4_n_4 ;
  wire \pout[1]_i_1_n_4 ;
  wire \pout[2]_i_1_n_4 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_4_[0] ;
  wire \pout_reg_n_4_[1] ;
  wire \pout_reg_n_4_[2] ;
  wire push;

  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__10
       (.I0(push),
        .I1(\pout_reg_n_4_[1] ),
        .I2(\pout_reg_n_4_[0] ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(data_vld_reg_1),
        .I5(\pout_reg[2]_0 ),
        .O(data_vld_i_1__10_n_4));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__10_n_4),
        .Q(\pout_reg[2]_0 ),
        .R(ap_rst_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_reg_0),
        .Q(gmem4_BVALID),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__16
       (.I0(data_vld_reg_1),
        .I1(ap_rst_n),
        .I2(m_axi_gmem4_BREADY),
        .I3(\pout_reg_n_4_[2] ),
        .I4(full_n_i_3__9_n_4),
        .I5(full_n_i_4__5_n_4),
        .O(full_n_i_1__16_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__9
       (.I0(\pout_reg_n_4_[0] ),
        .I1(\pout_reg_n_4_[1] ),
        .O(full_n_i_3__9_n_4));
  LUT6 #(
    .INIT(64'hAA8A000000000000)) 
    full_n_i_4__5
       (.I0(push),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter8_reg),
        .I3(\exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ),
        .I4(gmem4_BVALID),
        .I5(\pout_reg[2]_0 ),
        .O(full_n_i_4__5_n_4));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_4),
        .Q(m_axi_gmem4_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__4 
       (.I0(push),
        .I1(pop0),
        .I2(\pout_reg[2]_0 ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(\pout_reg_n_4_[0] ),
        .I5(\pout_reg_n_4_[1] ),
        .O(\pout[0]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(\pout_reg[2]_0 ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(\pout_reg_n_4_[0] ),
        .I5(\pout_reg_n_4_[1] ),
        .O(\pout[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(\pout_reg[2]_0 ),
        .I3(\pout_reg_n_4_[2] ),
        .I4(\pout_reg_n_4_[0] ),
        .I5(\pout_reg_n_4_[1] ),
        .O(\pout[2]_i_1_n_4 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__4_n_4 ),
        .Q(\pout_reg_n_4_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_4 ),
        .Q(\pout_reg_n_4_[2] ),
        .R(ap_rst_n_0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_read
   (m_axi_gmem4_RREADY,
    ap_clk,
    SR,
    ap_rst_n,
    m_axi_gmem4_RVALID);
  output m_axi_gmem4_RREADY;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input m_axi_gmem4_RVALID;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_5;
  wire \bus_equal_gen.rdata_valid_t_reg_n_4 ;
  wire m_axi_gmem4_RREADY;
  wire m_axi_gmem4_RVALID;
  wire rdata_ack_t;
  wire rs2f_rreq_ack;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0 buff_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_5),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .m_axi_gmem4_RREADY(m_axi_gmem4_RREADY),
        .m_axi_gmem4_RVALID(m_axi_gmem4_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_5),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .R(SR));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0_9 fifo_rreq
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .rs2f_rreq_ack(rs2f_rreq_ack));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_4 ),
        .rdata_ack_t(rdata_ack_t));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice_10 rs_rreq
       (.SR(SR),
        .ap_clk(ap_clk),
        .rs2f_rreq_ack(rs2f_rreq_ack));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    \q_reg[29] ,
    ap_rst_n,
    ap_clk,
    writeData_U0_m_axi_D_output_AXI_AWVALID,
    rs2f_wreq_ack,
    \sum_i_reg_302_reg[29] );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [29:0]\q_reg[29] ;
  input ap_rst_n;
  input ap_clk;
  input writeData_U0_m_axi_D_output_AXI_AWVALID;
  input rs2f_wreq_ack;
  input [29:0]\sum_i_reg_302_reg[29] ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire \data_p1[0]_i_1__7_n_4 ;
  wire \data_p1[10]_i_1__7_n_4 ;
  wire \data_p1[11]_i_1__7_n_4 ;
  wire \data_p1[12]_i_1__7_n_4 ;
  wire \data_p1[13]_i_1__7_n_4 ;
  wire \data_p1[14]_i_1__7_n_4 ;
  wire \data_p1[15]_i_1__7_n_4 ;
  wire \data_p1[16]_i_1__7_n_4 ;
  wire \data_p1[17]_i_1__7_n_4 ;
  wire \data_p1[18]_i_1__7_n_4 ;
  wire \data_p1[19]_i_1__7_n_4 ;
  wire \data_p1[1]_i_1__7_n_4 ;
  wire \data_p1[20]_i_1__7_n_4 ;
  wire \data_p1[21]_i_1__7_n_4 ;
  wire \data_p1[22]_i_1__7_n_4 ;
  wire \data_p1[23]_i_1__7_n_4 ;
  wire \data_p1[24]_i_1__7_n_4 ;
  wire \data_p1[25]_i_1__7_n_4 ;
  wire \data_p1[26]_i_1__7_n_4 ;
  wire \data_p1[27]_i_1__7_n_4 ;
  wire \data_p1[28]_i_1__7_n_4 ;
  wire \data_p1[29]_i_2__3_n_4 ;
  wire \data_p1[2]_i_1__7_n_4 ;
  wire \data_p1[3]_i_1__7_n_4 ;
  wire \data_p1[4]_i_1__7_n_4 ;
  wire \data_p1[5]_i_1__7_n_4 ;
  wire \data_p1[6]_i_1__7_n_4 ;
  wire \data_p1[7]_i_1__7_n_4 ;
  wire \data_p1[8]_i_1__7_n_4 ;
  wire \data_p1[9]_i_1__7_n_4 ;
  wire [29:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [29:0]\q_reg[29] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__7_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__7_n_4 ;
  wire \state[1]_i_1__7_n_4 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [29:0]\sum_i_reg_302_reg[29] ;
  wire writeData_U0_m_axi_D_output_AXI_AWVALID;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__8 
       (.I0(writeData_U0_m_axi_D_output_AXI_AWVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(s_ready_t_reg_0),
        .I1(writeData_U0_m_axi_D_output_AXI_AWVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[29]_i_1__7 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(writeData_U0_m_axi_D_output_AXI_AWVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_2__3 
       (.I0(\sum_i_reg_302_reg[29] [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_2__3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__7 
       (.I0(\sum_i_reg_302_reg[29] [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__7_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__7_n_4 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__7_n_4 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__7_n_4 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__7_n_4 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__7_n_4 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__7_n_4 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__7_n_4 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__7_n_4 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__7_n_4 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__7_n_4 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__7_n_4 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__7_n_4 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__7_n_4 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__7_n_4 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__7_n_4 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__7_n_4 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__7_n_4 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__7_n_4 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__7_n_4 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__7_n_4 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__7_n_4 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2__3_n_4 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__7_n_4 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__7_n_4 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__7_n_4 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__7_n_4 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__7_n_4 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__7_n_4 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__7_n_4 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__7_n_4 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(writeData_U0_m_axi_D_output_AXI_AWVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\sum_i_reg_302_reg[29] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__7
       (.I0(writeData_U0_m_axi_D_output_AXI_AWVALID),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__7_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__7_n_4),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__7 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(writeData_U0_m_axi_D_output_AXI_AWVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__7_n_4 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__7 
       (.I0(writeData_U0_m_axi_D_output_AXI_AWVALID),
        .I1(state),
        .I2(Q),
        .I3(rs2f_wreq_ack),
        .O(\state[1]_i_1__7_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__7_n_4 ),
        .Q(Q),
        .R(ap_rst_n));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__7_n_4 ),
        .Q(state),
        .S(ap_rst_n));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem4_m_axi_reg_slice" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice_10
   (SR,
    ap_clk,
    rs2f_rreq_ack);
  input [0:0]SR;
  input ap_clk;
  input rs2f_rreq_ack;

  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[1]),
        .O(next__0[0]));
  LUT3 #(
    .INIT(8'h24)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrapper_gmem4_m_axi_reg_slice" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;

  wire [0:0]SR;
  wire ap_clk;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__8_n_4;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_state[0]_i_1__7 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(next__0[0]));
  LUT4 #(
    .INIT(16'h1140)) 
    \FSM_sequential_state[1]_i_1__8 
       (.I0(state__0[0]),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF05)) 
    s_ready_t_i_1__8
       (.I0(state__0[0]),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(state__0[1]),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__8_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__8_n_4),
        .Q(rdata_ack_t),
        .R(SR));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_throttl
   (m_axi_gmem4_AWVALID,
    Q,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \throttl_cnt_reg[7]_0 ,
    AWVALID_Dummy,
    D,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[1] ,
    m_axi_gmem4_AWREADY,
    SR,
    E,
    ap_clk);
  output m_axi_gmem4_AWVALID;
  output [1:0]Q;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output \throttl_cnt_reg[7]_0 ;
  input AWVALID_Dummy;
  input [1:0]D;
  input [1:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input \could_multi_bursts.awlen_buf_reg[1] ;
  input m_axi_gmem4_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.awlen_buf_reg[1] ;
  wire [1:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire m_axi_gmem4_AWREADY;
  wire m_axi_gmem4_AWVALID;
  wire m_axi_gmem4_AWVALID_INST_0_i_1_n_4;
  wire [7:2]p_0_in;
  wire \throttl_cnt_reg[7]_0 ;
  wire [7:2]throttl_cnt_reg__0;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(m_axi_gmem4_AWREADY),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[6]),
        .I5(m_axi_gmem4_AWVALID_INST_0_i_1_n_4),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_gmem4_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[6]),
        .I5(m_axi_gmem4_AWVALID_INST_0_i_1_n_4),
        .O(m_axi_gmem4_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem4_AWVALID_INST_0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .O(m_axi_gmem4_AWVALID_INST_0_i_1_n_4));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .I1(\could_multi_bursts.awlen_buf_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg__0[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \throttl_cnt[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[1] ),
        .I2(throttl_cnt_reg__0[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(throttl_cnt_reg__0[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .I4(throttl_cnt_reg__0[4]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(m_axi_gmem4_AWVALID_INST_0_i_1_n_4),
        .I2(throttl_cnt_reg__0[5]),
        .I3(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(m_axi_gmem4_AWVALID_INST_0_i_1_n_4),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(throttl_cnt_reg__0[5]),
        .I2(m_axi_gmem4_AWVALID_INST_0_i_1_n_4),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt_reg__0[7]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(m_axi_gmem4_AWVALID_INST_0_i_1_n_4),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[7]),
        .I3(throttl_cnt_reg__0[4]),
        .I4(throttl_cnt_reg__0[5]),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg__0[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg__0[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg__0[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg__0[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg__0[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg__0[7]),
        .R(SR));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_write
   (gmem4_WREADY,
    SR,
    s_ready_t_reg,
    m_axi_gmem4_BREADY,
    \pout_reg[2] ,
    gmem4_BVALID,
    AWVALID_Dummy,
    m_axi_gmem4_WVALID,
    m_axi_gmem4_WLAST,
    E,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[1] ,
    Q,
    m_axi_gmem4_AWADDR,
    m_axi_gmem4_WDATA,
    m_axi_gmem4_WSTRB,
    ap_clk,
    D,
    WEBWE,
    data_vld_reg,
    ap_rst_n,
    push,
    \throttl_cnt_reg[5] ,
    m_axi_gmem4_WREADY,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1]_0 ,
    writeData_U0_m_axi_D_output_AXI_AWVALID,
    m_axi_gmem4_BVALID,
    data_vld_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter8_reg,
    \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ,
    \sum_i_reg_302_reg[29] ,
    pop0);
  output gmem4_WREADY;
  output [0:0]SR;
  output s_ready_t_reg;
  output m_axi_gmem4_BREADY;
  output \pout_reg[2] ;
  output gmem4_BVALID;
  output AWVALID_Dummy;
  output m_axi_gmem4_WVALID;
  output m_axi_gmem4_WLAST;
  output [0:0]E;
  output \throttl_cnt_reg[7] ;
  output [1:0]\throttl_cnt_reg[1] ;
  output [3:0]Q;
  output [29:0]m_axi_gmem4_AWADDR;
  output [31:0]m_axi_gmem4_WDATA;
  output [3:0]m_axi_gmem4_WSTRB;
  input ap_clk;
  input [31:0]D;
  input [0:0]WEBWE;
  input data_vld_reg;
  input ap_rst_n;
  input push;
  input \throttl_cnt_reg[5] ;
  input m_axi_gmem4_WREADY;
  input \throttl_cnt_reg[6] ;
  input [1:0]\throttl_cnt_reg[1]_0 ;
  input writeData_U0_m_axi_D_output_AXI_AWVALID;
  input m_axi_gmem4_BVALID;
  input data_vld_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter8_reg;
  input \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ;
  input [29:0]\sum_i_reg_302_reg[29] ;
  input pop0;

  wire AWVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [31:2]align_len0;
  wire align_len0_0;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len0_inferred__1/i__carry_n_7 ;
  wire \align_len_reg_n_4_[2] ;
  wire \align_len_reg_n_4_[31] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8_reg;
  wire ap_rst_n;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [3:0]beat_len_buf;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_8;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_4 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_4 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_4 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [31:2]data1;
  wire data_valid;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_4_[10] ;
  wire \end_addr_buf_reg_n_4_[11] ;
  wire \end_addr_buf_reg_n_4_[2] ;
  wire \end_addr_buf_reg_n_4_[3] ;
  wire \end_addr_buf_reg_n_4_[4] ;
  wire \end_addr_buf_reg_n_4_[5] ;
  wire \end_addr_buf_reg_n_4_[6] ;
  wire \end_addr_buf_reg_n_4_[7] ;
  wire \end_addr_buf_reg_n_4_[8] ;
  wire \end_addr_buf_reg_n_4_[9] ;
  wire end_addr_carry__0_i_1__3_n_4;
  wire end_addr_carry__0_i_2__3_n_4;
  wire end_addr_carry__0_i_3__3_n_4;
  wire end_addr_carry__0_i_4__3_n_4;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__1_i_1__3_n_4;
  wire end_addr_carry__1_i_2__3_n_4;
  wire end_addr_carry__1_i_3__3_n_4;
  wire end_addr_carry__1_i_4__3_n_4;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__2_i_1__3_n_4;
  wire end_addr_carry__2_i_2__3_n_4;
  wire end_addr_carry__2_i_3__3_n_4;
  wire end_addr_carry__2_i_4__3_n_4;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__3_i_1__3_n_4;
  wire end_addr_carry__3_i_2__3_n_4;
  wire end_addr_carry__3_i_3__3_n_4;
  wire end_addr_carry__3_i_4__3_n_4;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__4_i_1__3_n_4;
  wire end_addr_carry__4_i_2__3_n_4;
  wire end_addr_carry__4_i_3__3_n_4;
  wire end_addr_carry__4_i_4__3_n_4;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__5_i_1__3_n_4;
  wire end_addr_carry__5_i_2__3_n_4;
  wire end_addr_carry__5_i_3__3_n_4;
  wire end_addr_carry__5_i_4__3_n_4;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__6_i_1__3_n_4;
  wire end_addr_carry__6_i_2__3_n_4;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1__3_n_4;
  wire end_addr_carry_i_2__3_n_4;
  wire end_addr_carry_i_3__3_n_4;
  wire end_addr_carry_i_4__3_n_4;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_12;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_n_16;
  wire fifo_resp_n_17;
  wire fifo_resp_n_18;
  wire fifo_resp_n_19;
  wire fifo_resp_n_20;
  wire fifo_resp_n_21;
  wire fifo_resp_n_22;
  wire fifo_resp_n_23;
  wire fifo_resp_n_24;
  wire fifo_resp_n_25;
  wire fifo_resp_n_26;
  wire fifo_resp_n_31;
  wire fifo_resp_n_32;
  wire fifo_resp_n_33;
  wire fifo_resp_n_34;
  wire fifo_resp_n_35;
  wire fifo_resp_n_4;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire fifo_resp_n_9;
  wire [32:32]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_4;
  wire first_sect;
  wire first_sect_carry__0_i_1__3_n_4;
  wire first_sect_carry__0_i_2__3_n_4;
  wire first_sect_carry__0_i_3__3_n_4;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry_i_1__3_n_4;
  wire first_sect_carry_i_2__3_n_4;
  wire first_sect_carry_i_3__3_n_4;
  wire first_sect_carry_i_4__3_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire gmem4_BVALID;
  wire gmem4_WREADY;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [29:0]m_axi_gmem4_AWADDR;
  wire m_axi_gmem4_BREADY;
  wire m_axi_gmem4_BVALID;
  wire [31:0]m_axi_gmem4_WDATA;
  wire m_axi_gmem4_WLAST;
  wire m_axi_gmem4_WREADY;
  wire [3:0]m_axi_gmem4_WSTRB;
  wire m_axi_gmem4_WVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in0_in;
  wire [7:0]p_0_in__0;
  wire [5:0]p_0_in__1;
  wire p_30_in;
  wire pop0;
  wire \pout_reg[2] ;
  wire push;
  wire push_0;
  wire push_1;
  wire rs2f_wreq_ack;
  wire [29:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_4 ;
  wire \sect_len_buf[1]_i_1_n_4 ;
  wire \sect_len_buf[2]_i_1_n_4 ;
  wire \sect_len_buf[3]_i_1_n_4 ;
  wire \sect_len_buf[4]_i_1_n_4 ;
  wire \sect_len_buf[5]_i_1_n_4 ;
  wire \sect_len_buf[6]_i_1_n_4 ;
  wire \sect_len_buf[7]_i_1_n_4 ;
  wire \sect_len_buf[8]_i_1_n_4 ;
  wire \sect_len_buf[9]_i_2_n_4 ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[12] ;
  wire \start_addr_reg_n_4_[13] ;
  wire \start_addr_reg_n_4_[14] ;
  wire \start_addr_reg_n_4_[15] ;
  wire \start_addr_reg_n_4_[16] ;
  wire \start_addr_reg_n_4_[17] ;
  wire \start_addr_reg_n_4_[18] ;
  wire \start_addr_reg_n_4_[19] ;
  wire \start_addr_reg_n_4_[20] ;
  wire \start_addr_reg_n_4_[21] ;
  wire \start_addr_reg_n_4_[22] ;
  wire \start_addr_reg_n_4_[23] ;
  wire \start_addr_reg_n_4_[24] ;
  wire \start_addr_reg_n_4_[25] ;
  wire \start_addr_reg_n_4_[26] ;
  wire \start_addr_reg_n_4_[27] ;
  wire \start_addr_reg_n_4_[28] ;
  wire \start_addr_reg_n_4_[29] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[30] ;
  wire \start_addr_reg_n_4_[31] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [29:0]\sum_i_reg_302_reg[29] ;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire [1:0]\throttl_cnt_reg[1]_0 ;
  wire \throttl_cnt_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire \throttl_cnt_reg[7] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_4;
  wire writeData_U0_m_axi_D_output_AXI_AWVALID;
  wire zero_len_event0;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry_n_6 ,\align_len0_inferred__1/i__carry_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [3],align_len0[31],align_len0[2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_4_[2] ),
        .R(fifo_wreq_n_48));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_4_[31] ),
        .R(fifo_wreq_n_48));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_4_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_4_[31] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer buff_wdata
       (.D(D),
        .E(p_30_in),
        .Q({tmp_strb,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44}),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_8),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_gmem4_WVALID),
        .data_valid(data_valid),
        .gmem4_WREADY(gmem4_WREADY),
        .m_axi_gmem4_WREADY(m_axi_gmem4_WREADY),
        .push(push),
        .\q_tmp_reg[0]_0 (SR));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(m_axi_gmem4_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_8),
        .Q(m_axi_gmem4_WVALID),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem4_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem4_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem4_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem4_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem4_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem4_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem4_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem4_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem4_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem4_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem4_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem4_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem4_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem4_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem4_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem4_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_20),
        .Q(m_axi_gmem4_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_19),
        .Q(m_axi_gmem4_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_18),
        .Q(m_axi_gmem4_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_17),
        .Q(m_axi_gmem4_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_16),
        .Q(m_axi_gmem4_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_15),
        .Q(m_axi_gmem4_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem4_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_14),
        .Q(m_axi_gmem4_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_13),
        .Q(m_axi_gmem4_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem4_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem4_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem4_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem4_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem4_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem4_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem4_WDATA[9]),
        .R(1'b0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.Q(\bus_equal_gen.len_cnt_reg__0 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_11 ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_gmem4_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.fifo_burst_n_12 ),
        .\could_multi_bursts.awlen_buf_reg[0] (\bus_equal_gen.fifo_burst_n_10 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_valid(data_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem4_WLAST(m_axi_gmem4_WLAST),
        .m_axi_gmem4_WREADY(m_axi_gmem4_WREADY),
        .push(push_1),
        .\sect_len_buf_reg[9] ({sect_len_buf,\sect_len_buf_reg_n_4_[3] ,\sect_len_buf_reg_n_4_[2] ,\sect_len_buf_reg_n_4_[1] ,\sect_len_buf_reg_n_4_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_4 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_4 ),
        .I2(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem4_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem4_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem4_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem4_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_4),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem4_AWADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem4_AWADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem4_AWADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem4_AWADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem4_AWADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_4 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem4_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem4_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem4_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem4_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem4_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem4_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem4_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem4_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem4_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem4_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem4_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem4_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem4_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem4_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem4_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem4_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem4_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem4_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem4_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem4_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem4_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem4_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem4_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem4_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem4_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem4_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem4_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem4_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem4_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6 ,\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem4_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem4_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem4_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem4_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_4 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_4 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_4 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem4_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem4_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem4_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem4_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem4_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem4_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_4 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_4 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem4_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_33),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_4 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_34));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_34));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_34));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_34));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_34));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_resp_n_34));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_32),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__3 
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_4_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_4_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_4_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_4_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_4_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_4_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_4_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_4_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_4_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_4_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[5] ,\start_addr_reg_n_4_[4] ,\start_addr_reg_n_4_[3] ,\start_addr_reg_n_4_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__3_n_4,end_addr_carry_i_2__3_n_4,end_addr_carry_i_3__3_n_4,end_addr_carry_i_4__3_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_4),
        .CO({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[9] ,\start_addr_reg_n_4_[8] ,\start_addr_reg_n_4_[7] ,\start_addr_reg_n_4_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1__3_n_4,end_addr_carry__0_i_2__3_n_4,end_addr_carry__0_i_3__3_n_4,end_addr_carry__0_i_4__3_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__3
       (.I0(\start_addr_reg_n_4_[9] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__3
       (.I0(\start_addr_reg_n_4_[8] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__3
       (.I0(\start_addr_reg_n_4_[7] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_3__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__3
       (.I0(\start_addr_reg_n_4_[6] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__0_i_4__3_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_4),
        .CO({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] ,\start_addr_reg_n_4_[11] ,\start_addr_reg_n_4_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1__3_n_4,end_addr_carry__1_i_2__3_n_4,end_addr_carry__1_i_3__3_n_4,end_addr_carry__1_i_4__3_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__3
       (.I0(\start_addr_reg_n_4_[13] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__3
       (.I0(\start_addr_reg_n_4_[12] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__3
       (.I0(\start_addr_reg_n_4_[11] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_3__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__3
       (.I0(\start_addr_reg_n_4_[10] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__1_i_4__3_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_4),
        .CO({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1__3_n_4,end_addr_carry__2_i_2__3_n_4,end_addr_carry__2_i_3__3_n_4,end_addr_carry__2_i_4__3_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__3
       (.I0(\start_addr_reg_n_4_[17] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__3
       (.I0(\start_addr_reg_n_4_[16] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__3
       (.I0(\start_addr_reg_n_4_[15] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_3__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__3
       (.I0(\start_addr_reg_n_4_[14] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__2_i_4__3_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_4),
        .CO({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1__3_n_4,end_addr_carry__3_i_2__3_n_4,end_addr_carry__3_i_3__3_n_4,end_addr_carry__3_i_4__3_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__3
       (.I0(\start_addr_reg_n_4_[21] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__3
       (.I0(\start_addr_reg_n_4_[20] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__3
       (.I0(\start_addr_reg_n_4_[19] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_3__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__3
       (.I0(\start_addr_reg_n_4_[18] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__3_i_4__3_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_4),
        .CO({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1__3_n_4,end_addr_carry__4_i_2__3_n_4,end_addr_carry__4_i_3__3_n_4,end_addr_carry__4_i_4__3_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__3
       (.I0(\start_addr_reg_n_4_[25] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__3
       (.I0(\start_addr_reg_n_4_[24] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__3
       (.I0(\start_addr_reg_n_4_[23] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_3__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__3
       (.I0(\start_addr_reg_n_4_[22] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__4_i_4__3_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_4),
        .CO({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1__3_n_4,end_addr_carry__5_i_2__3_n_4,end_addr_carry__5_i_3__3_n_4,end_addr_carry__5_i_4__3_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__3
       (.I0(\start_addr_reg_n_4_[29] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__3
       (.I0(\start_addr_reg_n_4_[28] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__3
       (.I0(\start_addr_reg_n_4_[27] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_3__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__3
       (.I0(\start_addr_reg_n_4_[26] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__5_i_4__3_n_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_4),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_4_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__3_n_4,end_addr_carry__6_i_2__3_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__3
       (.I0(\align_len_reg_n_4_[31] ),
        .I1(\start_addr_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__3
       (.I0(\start_addr_reg_n_4_[30] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry__6_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__3
       (.I0(\start_addr_reg_n_4_[5] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__3
       (.I0(\start_addr_reg_n_4_[4] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__3
       (.I0(\start_addr_reg_n_4_[3] ),
        .I1(\align_len_reg_n_4_[31] ),
        .O(end_addr_carry_i_3__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__3
       (.I0(\start_addr_reg_n_4_[2] ),
        .I1(\align_len_reg_n_4_[2] ),
        .O(end_addr_carry_i_4__3_n_4));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1 fifo_resp
       (.CO(last_sect),
        .D({fifo_resp_n_7,fifo_resp_n_8,fifo_resp_n_9,fifo_resp_n_10,fifo_resp_n_11,fifo_resp_n_12,fifo_resp_n_13,fifo_resp_n_14,fifo_resp_n_15,fifo_resp_n_16,fifo_resp_n_17,fifo_resp_n_18,fifo_resp_n_19,fifo_resp_n_20,fifo_resp_n_21,fifo_resp_n_22,fifo_resp_n_23,fifo_resp_n_24,fifo_resp_n_25,fifo_resp_n_26}),
        .Q({\start_addr_reg_n_4_[31] ,\start_addr_reg_n_4_[30] ,\start_addr_reg_n_4_[29] ,\start_addr_reg_n_4_[28] ,\start_addr_reg_n_4_[27] ,\start_addr_reg_n_4_[26] ,\start_addr_reg_n_4_[25] ,\start_addr_reg_n_4_[24] ,\start_addr_reg_n_4_[23] ,\start_addr_reg_n_4_[22] ,\start_addr_reg_n_4_[21] ,\start_addr_reg_n_4_[20] ,\start_addr_reg_n_4_[19] ,\start_addr_reg_n_4_[18] ,\start_addr_reg_n_4_[17] ,\start_addr_reg_n_4_[16] ,\start_addr_reg_n_4_[15] ,\start_addr_reg_n_4_[14] ,\start_addr_reg_n_4_[13] ,\start_addr_reg_n_4_[12] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_4),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (AWVALID_Dummy),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_33),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_4 ),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_resp_n_34),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_32),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_4),
        .full_n_reg_0(m_axi_gmem4_BREADY),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .last_sect_buf(last_sect_buf),
        .m_axi_gmem4_BVALID(m_axi_gmem4_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_wreq(next_wreq),
        .push(push_1),
        .push_0(push_0),
        .\sect_addr_buf_reg[2] (fifo_resp_n_35),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_10 ),
        .\start_addr_buf_reg[31] (first_sect),
        .\throttl_cnt_reg[5] (\throttl_cnt_reg[5] ),
        .wreq_handling_reg(fifo_resp_n_31),
        .wreq_handling_reg_0(wreq_handling_reg_n_4));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8_reg(ap_enable_reg_pp0_iter8_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .data_vld_reg_0(data_vld_reg),
        .data_vld_reg_1(data_vld_reg_0),
        .\exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 (\exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 ),
        .gmem4_BVALID(gmem4_BVALID),
        .m_axi_gmem4_BREADY(m_axi_gmem4_BREADY),
        .pop0(pop0),
        .\pout_reg[2]_0 (\pout_reg[2] ),
        .push(push_0));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .E(align_len0_0),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42}),
        .SR(fifo_wreq_n_48),
        .\align_len_reg[31] (zero_len_event0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\data_p1_reg[29] (rs2f_wreq_data),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_4),
        .invalid_len_event_reg(fifo_wreq_n_7),
        .invalid_len_event_reg_0({fifo_wreq_data,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38}),
        .last_sect_buf(last_sect_buf),
        .\q_reg[0]_0 ({fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[0] (fifo_wreq_n_47),
        .\sect_cnt_reg[19] (sect_cnt),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_10 ),
        .wreq_handling_reg(wreq_handling_reg_n_4));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_4),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__3_n_4,first_sect_carry_i_2__3_n_4,first_sect_carry_i_3__3_n_4,first_sect_carry_i_4__3_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__3_n_4,first_sect_carry__0_i_2__3_n_4,first_sect_carry__0_i_3__3_n_4}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__3
       (.I0(start_addr_buf[31]),
        .I1(sect_cnt[19]),
        .I2(start_addr_buf[30]),
        .I3(sect_cnt[18]),
        .O(first_sect_carry__0_i_1__3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__3
       (.I0(sect_cnt[17]),
        .I1(start_addr_buf[29]),
        .I2(sect_cnt[15]),
        .I3(start_addr_buf[27]),
        .I4(start_addr_buf[28]),
        .I5(sect_cnt[16]),
        .O(first_sect_carry__0_i_2__3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__3
       (.I0(start_addr_buf[26]),
        .I1(sect_cnt[14]),
        .I2(sect_cnt[12]),
        .I3(start_addr_buf[24]),
        .I4(sect_cnt[13]),
        .I5(start_addr_buf[25]),
        .O(first_sect_carry__0_i_3__3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__3
       (.I0(start_addr_buf[23]),
        .I1(sect_cnt[11]),
        .I2(sect_cnt[9]),
        .I3(start_addr_buf[21]),
        .I4(sect_cnt[10]),
        .I5(start_addr_buf[22]),
        .O(first_sect_carry_i_1__3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__3
       (.I0(start_addr_buf[19]),
        .I1(sect_cnt[7]),
        .I2(sect_cnt[8]),
        .I3(start_addr_buf[20]),
        .I4(sect_cnt[6]),
        .I5(start_addr_buf[18]),
        .O(first_sect_carry_i_2__3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__3
       (.I0(start_addr_buf[17]),
        .I1(sect_cnt[5]),
        .I2(sect_cnt[3]),
        .I3(start_addr_buf[15]),
        .I4(sect_cnt[4]),
        .I5(start_addr_buf[16]),
        .O(first_sect_carry_i_3__3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__3
       (.I0(sect_cnt[2]),
        .I1(start_addr_buf[14]),
        .I2(sect_cnt[0]),
        .I3(start_addr_buf[12]),
        .I4(start_addr_buf[13]),
        .I5(sect_cnt[1]),
        .O(first_sect_carry_i_4__3_n_4));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_7),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice rs_wreq
       (.Q(rs2f_wreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n(SR),
        .\q_reg[29] (rs2f_wreq_data),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\sum_i_reg_302_reg[29] (\sum_i_reg_302_reg[29] ),
        .writeData_U0_m_axi_D_output_AXI_AWVALID(writeData_U0_m_axi_D_output_AXI_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__3 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__3 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__3 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__3 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__3 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__3 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__3 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__3 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__3 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__3 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__3 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__3 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__3 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__3 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__3 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__3 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__3 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__3 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__3 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__3 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__3 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__3 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__3 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__3 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__3 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__3 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__3 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__3 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__3 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__3 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_resp_n_35));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_resp_n_35));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_resp_n_35));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_resp_n_35));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_resp_n_35));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_resp_n_35));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_resp_n_35));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_resp_n_35));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_resp_n_35));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_resp_n_35));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_26),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_16),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_15),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_14),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_13),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_12),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_11),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_10),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_9),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_8),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_7),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_25),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_24),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_23),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_22),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_21),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_20),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_19),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_18),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(fifo_resp_n_17),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(start_addr_buf[2]),
        .I1(\end_addr_buf_reg_n_4_[2] ),
        .I2(beat_len_buf[0]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(start_addr_buf[3]),
        .I1(\end_addr_buf_reg_n_4_[3] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(start_addr_buf[4]),
        .I1(\end_addr_buf_reg_n_4_[4] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(start_addr_buf[5]),
        .I1(\end_addr_buf_reg_n_4_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(start_addr_buf[6]),
        .I1(\end_addr_buf_reg_n_4_[6] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(start_addr_buf[7]),
        .I1(\end_addr_buf_reg_n_4_[7] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(start_addr_buf[8]),
        .I1(\end_addr_buf_reg_n_4_[8] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(start_addr_buf[9]),
        .I1(\end_addr_buf_reg_n_4_[9] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(start_addr_buf[10]),
        .I1(\end_addr_buf_reg_n_4_[10] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(start_addr_buf[11]),
        .I1(\end_addr_buf_reg_n_4_[11] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_4 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_4 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_4 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_4 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_4 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_4 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_4 ),
        .Q(sect_len_buf[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[12] ),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[13] ),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[14] ),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[15] ),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[16] ),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[17] ),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[18] ),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[19] ),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[20] ),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[21] ),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[22] ),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[23] ),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[24] ),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[25] ),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[26] ),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[27] ),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[28] ),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[29] ),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[2] ),
        .Q(start_addr_buf[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[30] ),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[31] ),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_4_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_4_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_4_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_4_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_25),
        .Q(\start_addr_reg_n_4_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_24),
        .Q(\start_addr_reg_n_4_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_23),
        .Q(\start_addr_reg_n_4_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_22),
        .Q(\start_addr_reg_n_4_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_21),
        .Q(\start_addr_reg_n_4_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_20),
        .Q(\start_addr_reg_n_4_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_19),
        .Q(\start_addr_reg_n_4_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_18),
        .Q(\start_addr_reg_n_4_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_17),
        .Q(\start_addr_reg_n_4_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_16),
        .Q(\start_addr_reg_n_4_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_15),
        .Q(\start_addr_reg_n_4_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_14),
        .Q(\start_addr_reg_n_4_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_13),
        .Q(\start_addr_reg_n_4_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_12),
        .Q(\start_addr_reg_n_4_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_11),
        .Q(\start_addr_reg_n_4_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_10),
        .Q(\start_addr_reg_n_4_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_9),
        .Q(\start_addr_reg_n_4_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(\throttl_cnt_reg[7] ),
        .I2(\throttl_cnt_reg[1]_0 [0]),
        .O(\throttl_cnt_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(\throttl_cnt_reg[7] ),
        .I2(\throttl_cnt_reg[1]_0 [0]),
        .I3(\throttl_cnt_reg[1]_0 [1]),
        .O(\throttl_cnt_reg[1] [1]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(m_axi_gmem4_WVALID),
        .I1(m_axi_gmem4_WREADY),
        .I2(\throttl_cnt_reg[6] ),
        .I3(\throttl_cnt_reg[7] ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(AWVALID_Dummy),
        .I5(\throttl_cnt_reg[5] ),
        .O(\throttl_cnt_reg[7] ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_31),
        .Q(wreq_handling_reg_n_4),
        .R(SR));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4
   (func15_U0_C_mid_2_d0,
    ADDRBWRADDR,
    C_2_i_full_n,
    int_ap_idle_reg,
    kernel_2mm_U0_ap_start,
    ap_clk,
    Q,
    readData32_U0_C_2_we0,
    \tmp_70_cast_reg_391_reg[5] ,
    \tmp_32_i_i_reg_1413_reg[5] ,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_2_reg,
    \ap_CS_fsm_reg[1] ,
    C_3_t_empty_n,
    C_4_t_empty_n,
    C_5_t_empty_n,
    C_6_t_empty_n,
    C_7_t_empty_n,
    D_t_empty_n,
    empty_n_reg_0,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_C_2);
  output [31:0]func15_U0_C_mid_2_d0;
  output [0:0]ADDRBWRADDR;
  output C_2_i_full_n;
  output int_ap_idle_reg;
  output kernel_2mm_U0_ap_start;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_2_we0;
  input [5:0]\tmp_70_cast_reg_391_reg[5] ;
  input [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_2_reg;
  input \ap_CS_fsm_reg[1] ;
  input C_3_t_empty_n;
  input C_4_t_empty_n;
  input C_5_t_empty_n;
  input C_6_t_empty_n;
  input C_7_t_empty_n;
  input D_t_empty_n;
  input empty_n_reg_0;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_C_2;

  wire [0:0]ADDRBWRADDR;
  wire C_2_i_full_n;
  wire C_2_t_empty_n;
  wire C_3_t_empty_n;
  wire C_4_t_empty_n;
  wire C_5_t_empty_n;
  wire C_6_t_empty_n;
  wire C_7_t_empty_n;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire D_t_empty_n;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[1]_i_4__0_n_4 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_2;
  wire ap_sync_reg_channel_write_C_2_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__34_n_4;
  wire empty_n_reg_0;
  wire full_n_i_1__40_n_4;
  wire [31:0]func15_U0_C_mid_2_d0;
  wire int_ap_idle_reg;
  wire kernel_2mm_U0_ap_start;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_C_2_we0;
  wire readData32_U0_ap_done;
  wire [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  wire [5:0]\tmp_70_cast_reg_391_reg[5] ;
  wire \tptr[0]_i_1__22_n_4 ;

  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_4__0_n_4 ),
        .I1(C_6_t_empty_n),
        .I2(C_7_t_empty_n),
        .I3(D_t_empty_n),
        .I4(empty_n_reg_0),
        .O(kernel_2mm_U0_ap_start));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(C_2_t_empty_n),
        .I1(C_3_t_empty_n),
        .I2(C_4_t_empty_n),
        .I3(C_5_t_empty_n),
        .O(\ap_CS_fsm[1]_i_4__0_n_4 ));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_2_t_empty_n),
        .I2(ap_sync_reg_channel_write_C_2),
        .I3(readData32_U0_ap_done),
        .I4(C_2_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(C_2_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_2),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__23 
       (.I0(C_2_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__34
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_2_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__34_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__34_n_4),
        .Q(C_2_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__40
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_2_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_C_2),
        .I5(pop_buf),
        .O(full_n_i_1__40_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__40_n_4),
        .Q(C_2_i_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_8
       (.I0(C_2_t_empty_n),
        .I1(C_3_t_empty_n),
        .I2(C_4_t_empty_n),
        .I3(C_5_t_empty_n),
        .O(int_ap_idle_reg));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_C_2_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_84 kernel_2mm_wrappesc4_memcore_U
       (.ADDRARDADDR({\tmp_70_cast_reg_391_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\tmp_32_i_i_reg_1413_reg[5] ,ADDRBWRADDR}),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_2_d0(func15_U0_C_mid_2_d0),
        .readData32_U0_C_2_we0(readData32_U0_C_2_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__22 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_2_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__22_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__22_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_3
   (func15_U0_C_mid_3_d0,
    ADDRBWRADDR,
    C_3_t_empty_n,
    C_3_i_full_n,
    ap_clk,
    Q,
    readData32_U0_C_3_we0,
    \tmp_70_cast_reg_391_reg[5] ,
    \tmp_32_i_i_reg_1413_reg[5] ,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_3_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_C_3);
  output [31:0]func15_U0_C_mid_3_d0;
  output [0:0]ADDRBWRADDR;
  output C_3_t_empty_n;
  output C_3_i_full_n;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_3_we0;
  input [5:0]\tmp_70_cast_reg_391_reg[5] ;
  input [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_3_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_C_3;

  wire [0:0]ADDRBWRADDR;
  wire C_3_i_full_n;
  wire C_3_t_empty_n;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_3;
  wire ap_sync_reg_channel_write_C_3_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__35_n_4;
  wire full_n_i_1__41_n_4;
  wire [31:0]func15_U0_C_mid_3_d0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_C_3_we0;
  wire readData32_U0_ap_done;
  wire [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  wire [5:0]\tmp_70_cast_reg_391_reg[5] ;
  wire \tptr[0]_i_1__21_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_3_t_empty_n),
        .I2(ap_sync_reg_channel_write_C_3),
        .I3(readData32_U0_ap_done),
        .I4(C_3_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(C_3_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_3),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__22 
       (.I0(C_3_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__35
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_3_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__35_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__35_n_4),
        .Q(C_3_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__41
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_3_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_C_3),
        .I5(pop_buf),
        .O(full_n_i_1__41_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__41_n_4),
        .Q(C_3_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_C_3_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_82 kernel_2mm_wrappesc4_memcore_U
       (.ADDRARDADDR({\tmp_70_cast_reg_391_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\tmp_32_i_i_reg_1413_reg[5] ,ADDRBWRADDR}),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_3_d0(func15_U0_C_mid_3_d0),
        .readData32_U0_C_3_we0(readData32_U0_C_3_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__21 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_3_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__21_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__21_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_4
   (func15_U0_C_mid_4_d0,
    ADDRBWRADDR,
    C_4_t_empty_n,
    C_4_i_full_n,
    ap_clk,
    Q,
    readData32_U0_C_4_we0,
    \tmp_70_cast_reg_391_reg[5] ,
    \tmp_32_i_i_reg_1413_reg[5] ,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_4_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_C_4);
  output [31:0]func15_U0_C_mid_4_d0;
  output [0:0]ADDRBWRADDR;
  output C_4_t_empty_n;
  output C_4_i_full_n;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_4_we0;
  input [5:0]\tmp_70_cast_reg_391_reg[5] ;
  input [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_4_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_C_4;

  wire [0:0]ADDRBWRADDR;
  wire C_4_i_full_n;
  wire C_4_t_empty_n;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_4;
  wire ap_sync_reg_channel_write_C_4_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__36_n_4;
  wire full_n_i_1__42_n_4;
  wire [31:0]func15_U0_C_mid_4_d0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_C_4_we0;
  wire readData32_U0_ap_done;
  wire [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  wire [5:0]\tmp_70_cast_reg_391_reg[5] ;
  wire \tptr[0]_i_1__20_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_4_t_empty_n),
        .I2(ap_sync_reg_channel_write_C_4),
        .I3(readData32_U0_ap_done),
        .I4(C_4_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(C_4_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_4),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__21 
       (.I0(C_4_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__36
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_4_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__36_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__36_n_4),
        .Q(C_4_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__42
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_4_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_C_4),
        .I5(pop_buf),
        .O(full_n_i_1__42_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__42_n_4),
        .Q(C_4_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_C_4_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_80 kernel_2mm_wrappesc4_memcore_U
       (.ADDRARDADDR({\tmp_70_cast_reg_391_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\tmp_32_i_i_reg_1413_reg[5] ,ADDRBWRADDR}),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_4_d0(func15_U0_C_mid_4_d0),
        .readData32_U0_C_4_we0(readData32_U0_C_4_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__20 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_4_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__20_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__20_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_5
   (func15_U0_C_mid_5_d0,
    ADDRBWRADDR,
    C_5_t_empty_n,
    C_5_i_full_n,
    ap_clk,
    Q,
    readData32_U0_C_5_we0,
    \tmp_70_cast_reg_391_reg[5] ,
    \tmp_32_i_i_reg_1413_reg[5] ,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_5_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_C_5);
  output [31:0]func15_U0_C_mid_5_d0;
  output [0:0]ADDRBWRADDR;
  output C_5_t_empty_n;
  output C_5_i_full_n;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_5_we0;
  input [5:0]\tmp_70_cast_reg_391_reg[5] ;
  input [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_5_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_C_5;

  wire [0:0]ADDRBWRADDR;
  wire C_5_i_full_n;
  wire C_5_t_empty_n;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_5;
  wire ap_sync_reg_channel_write_C_5_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__37_n_4;
  wire full_n_i_1__43_n_4;
  wire [31:0]func15_U0_C_mid_5_d0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_C_5_we0;
  wire readData32_U0_ap_done;
  wire [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  wire [5:0]\tmp_70_cast_reg_391_reg[5] ;
  wire \tptr[0]_i_1__19_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_5_t_empty_n),
        .I2(ap_sync_reg_channel_write_C_5),
        .I3(readData32_U0_ap_done),
        .I4(C_5_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(C_5_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_5),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__20 
       (.I0(C_5_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__37
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_5_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__37_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__37_n_4),
        .Q(C_5_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__43
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_5_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_C_5),
        .I5(pop_buf),
        .O(full_n_i_1__43_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__43_n_4),
        .Q(C_5_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_C_5_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_78 kernel_2mm_wrappesc4_memcore_U
       (.ADDRARDADDR({\tmp_70_cast_reg_391_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\tmp_32_i_i_reg_1413_reg[5] ,ADDRBWRADDR}),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_5_d0(func15_U0_C_mid_5_d0),
        .readData32_U0_C_5_we0(readData32_U0_C_5_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__19 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_5_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__19_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__19_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_6
   (func15_U0_C_mid_6_d0,
    ADDRBWRADDR,
    C_6_t_empty_n,
    C_6_i_full_n,
    ap_clk,
    Q,
    readData32_U0_C_6_we0,
    \tmp_70_cast_reg_391_reg[5] ,
    \tmp_32_i_i_reg_1413_reg[5] ,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_6_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_C_6);
  output [31:0]func15_U0_C_mid_6_d0;
  output [0:0]ADDRBWRADDR;
  output C_6_t_empty_n;
  output C_6_i_full_n;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_6_we0;
  input [5:0]\tmp_70_cast_reg_391_reg[5] ;
  input [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_6_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_C_6;

  wire [0:0]ADDRBWRADDR;
  wire C_6_i_full_n;
  wire C_6_t_empty_n;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_6;
  wire ap_sync_reg_channel_write_C_6_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__38_n_4;
  wire full_n_i_1__44_n_4;
  wire [31:0]func15_U0_C_mid_6_d0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_C_6_we0;
  wire readData32_U0_ap_done;
  wire [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  wire [5:0]\tmp_70_cast_reg_391_reg[5] ;
  wire \tptr[0]_i_1__18_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_6_t_empty_n),
        .I2(ap_sync_reg_channel_write_C_6),
        .I3(readData32_U0_ap_done),
        .I4(C_6_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(C_6_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_6),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__19 
       (.I0(C_6_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__38
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_6_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__38_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__38_n_4),
        .Q(C_6_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__44
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_6_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_C_6),
        .I5(pop_buf),
        .O(full_n_i_1__44_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__44_n_4),
        .Q(C_6_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_C_6_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_76 kernel_2mm_wrappesc4_memcore_U
       (.ADDRARDADDR({\tmp_70_cast_reg_391_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\tmp_32_i_i_reg_1413_reg[5] ,ADDRBWRADDR}),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_6_d0(func15_U0_C_mid_6_d0),
        .readData32_U0_C_6_we0(readData32_U0_C_6_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__18 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_6_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__18_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__18_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_7
   (func15_U0_C_mid_7_d0,
    ADDRBWRADDR,
    C_7_t_empty_n,
    C_7_i_full_n,
    ap_clk,
    Q,
    readData32_U0_C_7_we0,
    \tmp_70_cast_reg_391_reg[5] ,
    \tmp_32_i_i_reg_1413_reg[5] ,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_C_7_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_C_7);
  output [31:0]func15_U0_C_mid_7_d0;
  output [0:0]ADDRBWRADDR;
  output C_7_t_empty_n;
  output C_7_i_full_n;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_7_we0;
  input [5:0]\tmp_70_cast_reg_391_reg[5] ;
  input [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_C_7_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_C_7;

  wire [0:0]ADDRBWRADDR;
  wire C_7_i_full_n;
  wire C_7_t_empty_n;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_C_7;
  wire ap_sync_reg_channel_write_C_7_reg;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__39_n_4;
  wire full_n_i_1__45_n_4;
  wire [31:0]func15_U0_C_mid_7_d0;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire readData32_U0_C_7_we0;
  wire readData32_U0_ap_done;
  wire [5:0]\tmp_32_i_i_reg_1413_reg[5] ;
  wire [5:0]\tmp_70_cast_reg_391_reg[5] ;
  wire \tptr[0]_i_1__17_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_7_t_empty_n),
        .I2(ap_sync_reg_channel_write_C_7),
        .I3(readData32_U0_ap_done),
        .I4(C_7_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(C_7_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_C_7),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__18 
       (.I0(C_7_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__39
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_7_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__39_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__39_n_4),
        .Q(C_7_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__45
       (.I0(count[0]),
        .I1(count[1]),
        .I2(C_7_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_C_7),
        .I5(pop_buf),
        .O(full_n_i_1__45_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__45_n_4),
        .Q(C_7_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_C_7_reg),
        .Q(ADDRBWRADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore kernel_2mm_wrappesc4_memcore_U
       (.ADDRARDADDR({\tmp_70_cast_reg_391_reg[5] ,memcore_taddr}),
        .ADDRBWRADDR({\tmp_32_i_i_reg_1413_reg[5] ,ADDRBWRADDR}),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_7_d0(func15_U0_C_mid_7_d0),
        .readData32_U0_C_7_we0(readData32_U0_C_7_we0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__17 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(C_7_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__17_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__17_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore
   (func15_U0_C_mid_7_d0,
    ap_clk,
    Q,
    readData32_U0_C_7_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_7_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_7_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_7_d0;
  wire readData32_U0_C_7_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram kernel_2mm_wrappesc4_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_7_d0(func15_U0_C_mid_7_d0),
        .readData32_U0_C_7_we0(readData32_U0_C_7_we0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_76
   (func15_U0_C_mid_6_d0,
    ap_clk,
    Q,
    readData32_U0_C_6_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_6_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_6_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_6_d0;
  wire readData32_U0_C_6_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_77 kernel_2mm_wrappesc4_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_6_d0(func15_U0_C_mid_6_d0),
        .readData32_U0_C_6_we0(readData32_U0_C_6_we0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_78
   (func15_U0_C_mid_5_d0,
    ap_clk,
    Q,
    readData32_U0_C_5_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_5_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_5_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_5_d0;
  wire readData32_U0_C_5_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_79 kernel_2mm_wrappesc4_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_5_d0(func15_U0_C_mid_5_d0),
        .readData32_U0_C_5_we0(readData32_U0_C_5_we0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_80
   (func15_U0_C_mid_4_d0,
    ap_clk,
    Q,
    readData32_U0_C_4_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_4_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_4_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_4_d0;
  wire readData32_U0_C_4_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_81 kernel_2mm_wrappesc4_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_4_d0(func15_U0_C_mid_4_d0),
        .readData32_U0_C_4_we0(readData32_U0_C_4_we0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_82
   (func15_U0_C_mid_3_d0,
    ap_clk,
    Q,
    readData32_U0_C_3_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_3_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_3_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_3_d0;
  wire readData32_U0_C_3_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_83 kernel_2mm_wrappesc4_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_3_d0(func15_U0_C_mid_3_d0),
        .readData32_U0_C_3_we0(readData32_U0_C_3_we0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_84
   (func15_U0_C_mid_2_d0,
    ap_clk,
    Q,
    readData32_U0_C_2_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_2_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_2_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_2_d0;
  wire readData32_U0_C_2_we0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_85 kernel_2mm_wrappesc4_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .\C_AXI_addr_read_reg_1418_reg[31] (\C_AXI_addr_read_reg_1418_reg[31] ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .func15_U0_C_mid_2_d0(func15_U0_C_mid_2_d0),
        .readData32_U0_C_2_we0(readData32_U0_C_2_we0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram
   (func15_U0_C_mid_7_d0,
    ap_clk,
    Q,
    readData32_U0_C_7_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_7_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_7_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_7_d0;
  wire readData32_U0_C_7_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_7_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\C_AXI_addr_read_reg_1418_reg[31] [15:0]),
        .DIBDI(\C_AXI_addr_read_reg_1418_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(func15_U0_C_mid_7_d0[15:0]),
        .DOBDO(func15_U0_C_mid_7_d0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q[0]),
        .ENBWREN(readData32_U0_C_7_we0),
        .REGCEAREGCE(Q[1]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_77
   (func15_U0_C_mid_6_d0,
    ap_clk,
    Q,
    readData32_U0_C_6_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_6_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_6_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_6_d0;
  wire readData32_U0_C_6_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_6_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\C_AXI_addr_read_reg_1418_reg[31] [15:0]),
        .DIBDI(\C_AXI_addr_read_reg_1418_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(func15_U0_C_mid_6_d0[15:0]),
        .DOBDO(func15_U0_C_mid_6_d0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q[0]),
        .ENBWREN(readData32_U0_C_6_we0),
        .REGCEAREGCE(Q[1]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_79
   (func15_U0_C_mid_5_d0,
    ap_clk,
    Q,
    readData32_U0_C_5_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_5_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_5_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_5_d0;
  wire readData32_U0_C_5_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_5_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\C_AXI_addr_read_reg_1418_reg[31] [15:0]),
        .DIBDI(\C_AXI_addr_read_reg_1418_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(func15_U0_C_mid_5_d0[15:0]),
        .DOBDO(func15_U0_C_mid_5_d0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q[0]),
        .ENBWREN(readData32_U0_C_5_we0),
        .REGCEAREGCE(Q[1]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_81
   (func15_U0_C_mid_4_d0,
    ap_clk,
    Q,
    readData32_U0_C_4_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_4_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_4_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_4_d0;
  wire readData32_U0_C_4_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\C_AXI_addr_read_reg_1418_reg[31] [15:0]),
        .DIBDI(\C_AXI_addr_read_reg_1418_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(func15_U0_C_mid_4_d0[15:0]),
        .DOBDO(func15_U0_C_mid_4_d0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q[0]),
        .ENBWREN(readData32_U0_C_4_we0),
        .REGCEAREGCE(Q[1]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_83
   (func15_U0_C_mid_3_d0,
    ap_clk,
    Q,
    readData32_U0_C_3_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_3_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_3_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_3_d0;
  wire readData32_U0_C_3_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_3_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\C_AXI_addr_read_reg_1418_reg[31] [15:0]),
        .DIBDI(\C_AXI_addr_read_reg_1418_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(func15_U0_C_mid_3_d0[15:0]),
        .DOBDO(func15_U0_C_mid_3_d0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q[0]),
        .ENBWREN(readData32_U0_C_3_we0),
        .REGCEAREGCE(Q[1]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappesc4_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_85
   (func15_U0_C_mid_2_d0,
    ap_clk,
    Q,
    readData32_U0_C_2_we0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \C_AXI_addr_read_reg_1418_reg[31] ,
    WEBWE);
  output [31:0]func15_U0_C_mid_2_d0;
  input ap_clk;
  input [1:0]Q;
  input readData32_U0_C_2_we0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]\C_AXI_addr_read_reg_1418_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]func15_U0_C_mid_2_d0;
  wire readData32_U0_C_2_we0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "C_2_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\C_AXI_addr_read_reg_1418_reg[31] [15:0]),
        .DIBDI(\C_AXI_addr_read_reg_1418_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(func15_U0_C_mid_2_d0[15:0]),
        .DOBDO(func15_U0_C_mid_2_d0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q[0]),
        .ENBWREN(readData32_U0_C_2_we0),
        .REGCEAREGCE(Q[1]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2
   (DOBDO,
    ram_reg,
    D_t_empty_n,
    D_i_full_n,
    ap_clk,
    readData32_U0_D_ce0,
    Q,
    ADDRARDADDR,
    D,
    \D_input_AXI_addr_rea_reg_1480_reg[31] ,
    WEA,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_D_reg,
    \ap_CS_fsm_reg[1] ,
    push_buf,
    readData32_U0_ap_done,
    ap_sync_reg_channel_write_D_reg_0);
  output [31:0]DOBDO;
  output [0:0]ram_reg;
  output D_t_empty_n;
  output D_i_full_n;
  input ap_clk;
  input readData32_U0_D_ce0;
  input [1:0]Q;
  input [8:0]ADDRARDADDR;
  input [8:0]D;
  input [31:0]\D_input_AXI_addr_rea_reg_1480_reg[31] ;
  input [0:0]WEA;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_D_reg;
  input \ap_CS_fsm_reg[1] ;
  input push_buf;
  input readData32_U0_ap_done;
  input ap_sync_reg_channel_write_D_reg_0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]D;
  wire [31:0]DOBDO;
  wire D_i_full_n;
  wire [31:0]\D_input_AXI_addr_rea_reg_1480_reg[31] ;
  wire D_t_empty_n;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_D_reg;
  wire ap_sync_reg_channel_write_D_reg_0;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__40_n_4;
  wire full_n_i_1__46_n_4;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire push_buf;
  wire [0:0]ram_reg;
  wire readData32_U0_D_ce0;
  wire readData32_U0_ap_done;
  wire \tptr[0]_i_1__16_n_4 ;

  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(D_t_empty_n),
        .I2(ap_sync_reg_channel_write_D_reg_0),
        .I3(readData32_U0_ap_done),
        .I4(D_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(D_i_full_n),
        .I2(readData32_U0_ap_done),
        .I3(ap_sync_reg_channel_write_D_reg_0),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__17 
       (.I0(D_t_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__40
       (.I0(count[0]),
        .I1(count[1]),
        .I2(D_t_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(push_buf),
        .O(empty_n_i_1__40_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__40_n_4),
        .Q(D_t_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0E0F0)) 
    full_n_i_1__46
       (.I0(count[0]),
        .I1(count[1]),
        .I2(D_i_full_n),
        .I3(readData32_U0_ap_done),
        .I4(ap_sync_reg_channel_write_D_reg_0),
        .I5(pop_buf),
        .O(full_n_i_1__46_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__46_n_4),
        .Q(D_i_full_n),
        .S(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_channel_write_D_reg),
        .Q(ram_reg),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_74 kernel_2mm_wrappeyd2_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,ram_reg}),
        .ADDRBWRADDR({D,memcore_taddr}),
        .DOBDO(DOBDO),
        .\D_input_AXI_addr_rea_reg_1480_reg[31] (\D_input_AXI_addr_rea_reg_1480_reg[31] ),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .readData32_U0_D_ce0(readData32_U0_D_ce0));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__16 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(D_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__16_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__16_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappeyd2" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_8
   (I_WDATA,
    ADDRARDADDR,
    writeData_U0_ap_start,
    kernel_2mm_U0_D_output_full_n,
    writeData_U0_D_output_AXI_offset_read,
    ap_idle,
    ap_clk,
    Q,
    writeData_U0_D_output_ce0,
    D_output_load_reg_3180,
    \D_output_addr_reg_663_reg[8] ,
    ADDRBWRADDR,
    \sum_1_1_reg_808_reg[31] ,
    ap_rst_n_inv,
    ap_done_reg_reg,
    D_output_AXI_c_empty_n,
    \ap_CS_fsm_reg[2] ,
    int_ap_start_reg,
    empty_n_reg_0,
    D_t_empty_n,
    C_7_t_empty_n,
    C_6_t_empty_n,
    empty_n_reg_1,
    push_buf,
    func24_U0_ap_ready,
    ap_done_reg);
  output [31:0]I_WDATA;
  output [0:0]ADDRARDADDR;
  output writeData_U0_ap_start;
  output kernel_2mm_U0_D_output_full_n;
  output writeData_U0_D_output_AXI_offset_read;
  output ap_idle;
  input ap_clk;
  input [0:0]Q;
  input writeData_U0_D_output_ce0;
  input D_output_load_reg_3180;
  input [8:0]\D_output_addr_reg_663_reg[8] ;
  input [8:0]ADDRBWRADDR;
  input [31:0]\sum_1_1_reg_808_reg[31] ;
  input ap_rst_n_inv;
  input ap_done_reg_reg;
  input D_output_AXI_c_empty_n;
  input [1:0]\ap_CS_fsm_reg[2] ;
  input int_ap_start_reg;
  input empty_n_reg_0;
  input D_t_empty_n;
  input C_7_t_empty_n;
  input C_6_t_empty_n;
  input empty_n_reg_1;
  input push_buf;
  input func24_U0_ap_ready;
  input ap_done_reg;

  wire [0:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire C_6_t_empty_n;
  wire C_7_t_empty_n;
  wire D_output_AXI_c_empty_n;
  wire [8:0]\D_output_addr_reg_663_reg[8] ;
  wire D_output_load_reg_3180;
  wire D_t_empty_n;
  wire [31:0]I_WDATA;
  wire [0:0]Q;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire [1:0]count;
  wire \count[0]_i_1_n_4 ;
  wire \count[1]_i_1_n_4 ;
  wire empty_n_i_1__41_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__47_n_4;
  wire func24_U0_ap_ready;
  wire int_ap_idle_i_3_n_4;
  wire int_ap_start_reg;
  wire kernel_2mm_U0_D_output_full_n;
  wire [0:0]memcore_taddr;
  wire push_buf;
  wire [31:0]\sum_1_1_reg_808_reg[31] ;
  wire \tptr[0]_i_1__29_n_4 ;
  wire writeData_U0_D_output_AXI_offset_read;
  wire writeData_U0_D_output_ce0;
  wire writeData_U0_ap_start;

  LUT6 #(
    .INIT(64'h8887777777788888)) 
    \count[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2] [1]),
        .I1(writeData_U0_ap_start),
        .I2(func24_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(kernel_2mm_U0_D_output_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(writeData_U0_ap_start),
        .I3(\ap_CS_fsm_reg[2] [1]),
        .I4(count[1]),
        .O(\count[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_4 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_4 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    empty_n_i_1__41
       (.I0(count[0]),
        .I1(count[1]),
        .I2(writeData_U0_ap_start),
        .I3(\ap_CS_fsm_reg[2] [1]),
        .I4(push_buf),
        .O(empty_n_i_1__41_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__41_n_4),
        .Q(writeData_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__47
       (.I0(count[0]),
        .I1(count[1]),
        .I2(push_buf),
        .I3(writeData_U0_ap_start),
        .I4(\ap_CS_fsm_reg[2] [1]),
        .I5(kernel_2mm_U0_D_output_full_n),
        .O(full_n_i_1__47_n_4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__47_n_4),
        .Q(kernel_2mm_U0_D_output_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h20000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_start_reg),
        .I1(writeData_U0_ap_start),
        .I2(\ap_CS_fsm_reg[2] [0]),
        .I3(int_ap_idle_i_3_n_4),
        .I4(empty_n_reg_0),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'h00010000)) 
    int_ap_idle_i_3
       (.I0(writeData_U0_ap_start),
        .I1(D_t_empty_n),
        .I2(C_7_t_empty_n),
        .I3(C_6_t_empty_n),
        .I4(empty_n_reg_1),
        .O(int_ap_idle_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg),
        .Q(ADDRARDADDR),
        .R(ap_rst_n_inv));
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore kernel_2mm_wrappeyd2_memcore_U
       (.ADDRARDADDR({\D_output_addr_reg_663_reg[8] ,ADDRARDADDR}),
        .ADDRBWRADDR({ADDRBWRADDR,memcore_taddr}),
        .D_output_load_reg_3180(D_output_load_reg_3180),
        .I_WDATA(I_WDATA),
        .Q(Q),
        .ap_clk(ap_clk),
        .\sum_1_1_reg_808_reg[31] (\sum_1_1_reg_808_reg[31] ),
        .writeData_U0_D_output_ce0(writeData_U0_D_output_ce0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sext_cast_i_reg_268[29]_i_1 
       (.I0(writeData_U0_ap_start),
        .I1(D_output_AXI_c_empty_n),
        .I2(\ap_CS_fsm_reg[2] [0]),
        .O(writeData_U0_D_output_AXI_offset_read));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__29 
       (.I0(\ap_CS_fsm_reg[2] [1]),
        .I1(writeData_U0_ap_start),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__29_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__29_n_4 ),
        .Q(memcore_taddr),
        .R(ap_rst_n_inv));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore
   (I_WDATA,
    ap_clk,
    Q,
    writeData_U0_D_output_ce0,
    D_output_load_reg_3180,
    ADDRARDADDR,
    ADDRBWRADDR,
    \sum_1_1_reg_808_reg[31] );
  output [31:0]I_WDATA;
  input ap_clk;
  input [0:0]Q;
  input writeData_U0_D_output_ce0;
  input D_output_load_reg_3180;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [31:0]\sum_1_1_reg_808_reg[31] ;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire D_output_load_reg_3180;
  wire [31:0]I_WDATA;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]\sum_1_1_reg_808_reg[31] ;
  wire writeData_U0_D_output_ce0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram kernel_2mm_wrappeyd2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D_output_load_reg_3180(D_output_load_reg_3180),
        .I_WDATA(I_WDATA),
        .Q(Q),
        .ap_clk(ap_clk),
        .\sum_1_1_reg_808_reg[31] (\sum_1_1_reg_808_reg[31] ),
        .writeData_U0_D_output_ce0(writeData_U0_D_output_ce0));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappeyd2_memcore" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_74
   (DOBDO,
    ap_clk,
    readData32_U0_D_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    \D_input_AXI_addr_rea_reg_1480_reg[31] ,
    WEA);
  output [31:0]DOBDO;
  input ap_clk;
  input readData32_U0_D_ce0;
  input [1:0]Q;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [31:0]\D_input_AXI_addr_rea_reg_1480_reg[31] ;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [31:0]DOBDO;
  wire [31:0]\D_input_AXI_addr_rea_reg_1480_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire readData32_U0_D_ce0;

  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram_75 kernel_2mm_wrappeyd2_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .\D_input_AXI_addr_rea_reg_1480_reg[31] (\D_input_AXI_addr_rea_reg_1480_reg[31] ),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .readData32_U0_D_ce0(readData32_U0_D_ce0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram
   (I_WDATA,
    ap_clk,
    Q,
    writeData_U0_D_output_ce0,
    D_output_load_reg_3180,
    ADDRARDADDR,
    ADDRBWRADDR,
    \sum_1_1_reg_808_reg[31] );
  output [31:0]I_WDATA;
  input ap_clk;
  input [0:0]Q;
  input writeData_U0_D_output_ce0;
  input D_output_load_reg_3180;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [31:0]\sum_1_1_reg_808_reg[31] ;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire D_output_load_reg_3180;
  wire [31:0]I_WDATA;
  wire [0:0]Q;
  wire ap_clk;
  wire ram_reg_n_10;
  wire ram_reg_n_11;
  wire ram_reg_n_12;
  wire ram_reg_n_13;
  wire ram_reg_n_14;
  wire ram_reg_n_15;
  wire ram_reg_n_16;
  wire ram_reg_n_17;
  wire ram_reg_n_18;
  wire ram_reg_n_19;
  wire ram_reg_n_20;
  wire ram_reg_n_21;
  wire ram_reg_n_22;
  wire ram_reg_n_23;
  wire ram_reg_n_24;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire ram_reg_n_32;
  wire ram_reg_n_33;
  wire ram_reg_n_34;
  wire ram_reg_n_35;
  wire ram_reg_n_36;
  wire ram_reg_n_37;
  wire ram_reg_n_38;
  wire ram_reg_n_39;
  wire ram_reg_n_8;
  wire ram_reg_n_9;
  wire [31:0]\sum_1_1_reg_808_reg[31] ;
  wire writeData_U0_D_output_ce0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "24576" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(\sum_1_1_reg_808_reg[31] ),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({ram_reg_n_8,ram_reg_n_9,ram_reg_n_10,ram_reg_n_11,ram_reg_n_12,ram_reg_n_13,ram_reg_n_14,ram_reg_n_15,ram_reg_n_16,ram_reg_n_17,ram_reg_n_18,ram_reg_n_19,ram_reg_n_20,ram_reg_n_21,ram_reg_n_22,ram_reg_n_23,ram_reg_n_24,ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31,ram_reg_n_32,ram_reg_n_33,ram_reg_n_34,ram_reg_n_35,ram_reg_n_36,ram_reg_n_37,ram_reg_n_38,ram_reg_n_39}),
        .DOBDO(I_WDATA),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Q),
        .ENBWREN(writeData_U0_D_output_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(D_output_load_reg_3180),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({Q,Q,Q,Q}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "kernel_2mm_wrappeyd2_memcore_ram" *) 
module zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram_75
   (DOBDO,
    ap_clk,
    readData32_U0_D_ce0,
    Q,
    ADDRARDADDR,
    ADDRBWRADDR,
    \D_input_AXI_addr_rea_reg_1480_reg[31] ,
    WEA);
  output [31:0]DOBDO;
  input ap_clk;
  input readData32_U0_D_ce0;
  input [1:0]Q;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [31:0]\D_input_AXI_addr_rea_reg_1480_reg[31] ;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [31:0]DOBDO;
  wire [31:0]\D_input_AXI_addr_rea_reg_1480_reg[31] ;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ram_reg_n_10;
  wire ram_reg_n_11;
  wire ram_reg_n_12;
  wire ram_reg_n_13;
  wire ram_reg_n_14;
  wire ram_reg_n_15;
  wire ram_reg_n_16;
  wire ram_reg_n_17;
  wire ram_reg_n_18;
  wire ram_reg_n_19;
  wire ram_reg_n_20;
  wire ram_reg_n_21;
  wire ram_reg_n_22;
  wire ram_reg_n_23;
  wire ram_reg_n_24;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire ram_reg_n_32;
  wire ram_reg_n_33;
  wire ram_reg_n_34;
  wire ram_reg_n_35;
  wire ram_reg_n_36;
  wire ram_reg_n_37;
  wire ram_reg_n_38;
  wire ram_reg_n_39;
  wire ram_reg_n_8;
  wire ram_reg_n_9;
  wire readData32_U0_D_ce0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "24576" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(\D_input_AXI_addr_rea_reg_1480_reg[31] ),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({ram_reg_n_8,ram_reg_n_9,ram_reg_n_10,ram_reg_n_11,ram_reg_n_12,ram_reg_n_13,ram_reg_n_14,ram_reg_n_15,ram_reg_n_16,ram_reg_n_17,ram_reg_n_18,ram_reg_n_19,ram_reg_n_20,ram_reg_n_21,ram_reg_n_22,ram_reg_n_23,ram_reg_n_24,ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31,ram_reg_n_32,ram_reg_n_33,ram_reg_n_34,ram_reg_n_35,ram_reg_n_36,ram_reg_n_37,ram_reg_n_38,ram_reg_n_39}),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(readData32_U0_D_ce0),
        .ENBWREN(Q[0]),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(Q[1]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_readData32
   (\A_AXI_addr_read_reg_1277_reg[0]_0 ,
    \B_AXI_addr_read_reg_1351_reg[0]_0 ,
    \C_AXI_addr_read_reg_1418_reg[0]_0 ,
    \exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 ,
    ADDRARDADDR,
    ap_enable_reg_pp0_iter9,
    ap_enable_reg_pp1_iter10,
    ap_enable_reg_pp2_iter9,
    ap_enable_reg_pp3_iter9,
    shiftReg_ce,
    Q,
    \mOutPtr_reg[2] ,
    ap_sync_channel_write_A_0,
    ap_sync_reg_channel_write_D,
    push_buf,
    push_buf_0,
    ap_sync_channel_write_A_1,
    push_buf_1,
    ap_sync_channel_write_B_0,
    push_buf_2,
    ap_sync_channel_write_B_1,
    push_buf_3,
    ap_sync_channel_write_C_0,
    readData32_U0_ap_done,
    push_buf_4,
    ap_sync_channel_write_C_1,
    push_buf_5,
    ap_sync_channel_write_C_2,
    push_buf_6,
    ap_sync_channel_write_C_3,
    push_buf_7,
    ap_sync_channel_write_C_4,
    push_buf_8,
    ap_sync_channel_write_C_5,
    push_buf_9,
    ap_sync_channel_write_C_6,
    push_buf_10,
    ap_sync_channel_write_C_7,
    push_buf_11,
    ap_sync_channel_write_D,
    \iptr_reg[0] ,
    \iptr_reg[0]_0 ,
    \iptr_reg[0]_1 ,
    \iptr_reg[0]_2 ,
    \iptr_reg[0]_3 ,
    \iptr_reg[0]_4 ,
    \iptr_reg[0]_5 ,
    \iptr_reg[0]_6 ,
    \iptr_reg[0]_7 ,
    \iptr_reg[0]_8 ,
    \iptr_reg[0]_9 ,
    \iptr_reg[0]_10 ,
    \iptr_reg[0]_11 ,
    readData32_U0_A_1_we0,
    ap_block_pp0_stage0_subdone,
    readData32_U0_A_0_we0,
    readData32_U0_D_output_AXI_out_write,
    readData32_U0_B_1_we0,
    ap_block_pp1_stage0_subdone,
    readData32_U0_B_0_we0,
    ap_block_pp2_stage0_subdone,
    ap_block_pp3_stage0_subdone,
    m_axi_A_AXI_ARADDR,
    m_axi_B_AXI_ARADDR,
    m_axi_C_AXI_ARADDR,
    m_axi_D_input_AXI_ARADDR,
    A_1_address0,
    A_1_d0,
    B_1_address0,
    B_1_d0,
    C_0_address0,
    C_0_d0,
    D_d0,
    readData32_U0_m_axi_A_AXI_RREADY,
    readData32_U0_m_axi_A_AXI_ARVALID,
    WEBWE,
    readData32_U0_m_axi_B_AXI_RREADY,
    readData32_U0_m_axi_B_AXI_ARVALID,
    ram_reg,
    readData32_U0_m_axi_C_AXI_RREADY,
    readData32_U0_m_axi_C_AXI_ARVALID,
    readData32_U0_C_7_we0,
    readData32_U0_C_6_we0,
    readData32_U0_C_5_we0,
    readData32_U0_C_4_we0,
    readData32_U0_C_3_we0,
    readData32_U0_C_2_we0,
    readData32_U0_C_1_we0,
    readData32_U0_C_0_we0,
    ram_reg_0,
    readData32_U0_m_axi_D_input_AXI_RREADY,
    readData32_U0_m_axi_D_input_AXI_ARVALID,
    WEA,
    readData32_U0_D_ce0,
    ap_clk,
    ap_rst_n_inv,
    D_output_AXI_c_full_n,
    readData32_U0_ap_start,
    ap_sync_reg_channel_write_A_0,
    A_0_i_full_n,
    ap_rst_n,
    ap_sync_reg_channel_write_D_reg,
    ap_sync_reg_channel_write_A_1,
    A_1_i_full_n,
    ap_sync_reg_channel_write_B_0,
    B_0_i_full_n,
    ap_sync_reg_channel_write_B_1,
    B_1_i_full_n,
    ap_sync_reg_channel_write_C_0,
    C_0_i_full_n,
    C_1_i_full_n,
    ap_sync_reg_channel_write_C_1,
    ap_sync_reg_channel_write_C_2,
    C_2_i_full_n,
    ap_sync_reg_channel_write_C_3,
    C_3_i_full_n,
    ap_sync_reg_channel_write_C_4,
    C_4_i_full_n,
    C_5_i_full_n,
    ap_sync_reg_channel_write_C_5,
    ap_sync_reg_channel_write_C_6,
    C_6_i_full_n,
    ap_sync_reg_channel_write_C_7,
    C_7_i_full_n,
    D_i_full_n,
    ADDRBWRADDR,
    \iptr_reg[0]_12 ,
    \iptr_reg[0]_13 ,
    \iptr_reg[0]_14 ,
    \iptr_reg[0]_15 ,
    \iptr_reg[0]_16 ,
    \iptr_reg[0]_17 ,
    \iptr_reg[0]_18 ,
    \iptr_reg[0]_19 ,
    \iptr_reg[0]_20 ,
    \iptr_reg[0]_21 ,
    \iptr_reg[0]_22 ,
    \iptr_reg[0]_23 ,
    A_AXI_offset,
    B_AXI_offset,
    C_AXI_offset,
    D_input_AXI_offset,
    m_axi_A_AXI_RDATA,
    m_axi_B_AXI_RDATA,
    m_axi_C_AXI_RDATA,
    m_axi_D_input_AXI_RDATA,
    I_RVALID,
    gmem0_ARREADY,
    \state_reg[0] ,
    gmem1_ARREADY,
    \state_reg[0]_0 ,
    gmem2_ARREADY,
    \state_reg[0]_1 ,
    gmem3_ARREADY);
  output \A_AXI_addr_read_reg_1277_reg[0]_0 ;
  output \B_AXI_addr_read_reg_1351_reg[0]_0 ;
  output \C_AXI_addr_read_reg_1418_reg[0]_0 ;
  output \exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 ;
  output [8:0]ADDRARDADDR;
  output ap_enable_reg_pp0_iter9;
  output ap_enable_reg_pp1_iter10;
  output ap_enable_reg_pp2_iter9;
  output ap_enable_reg_pp3_iter9;
  output shiftReg_ce;
  output [1:0]Q;
  output \mOutPtr_reg[2] ;
  output ap_sync_channel_write_A_0;
  output ap_sync_reg_channel_write_D;
  output push_buf;
  output push_buf_0;
  output ap_sync_channel_write_A_1;
  output push_buf_1;
  output ap_sync_channel_write_B_0;
  output push_buf_2;
  output ap_sync_channel_write_B_1;
  output push_buf_3;
  output ap_sync_channel_write_C_0;
  output readData32_U0_ap_done;
  output push_buf_4;
  output ap_sync_channel_write_C_1;
  output push_buf_5;
  output ap_sync_channel_write_C_2;
  output push_buf_6;
  output ap_sync_channel_write_C_3;
  output push_buf_7;
  output ap_sync_channel_write_C_4;
  output push_buf_8;
  output ap_sync_channel_write_C_5;
  output push_buf_9;
  output ap_sync_channel_write_C_6;
  output push_buf_10;
  output ap_sync_channel_write_C_7;
  output push_buf_11;
  output ap_sync_channel_write_D;
  output \iptr_reg[0] ;
  output \iptr_reg[0]_0 ;
  output \iptr_reg[0]_1 ;
  output \iptr_reg[0]_2 ;
  output \iptr_reg[0]_3 ;
  output \iptr_reg[0]_4 ;
  output \iptr_reg[0]_5 ;
  output \iptr_reg[0]_6 ;
  output \iptr_reg[0]_7 ;
  output \iptr_reg[0]_8 ;
  output \iptr_reg[0]_9 ;
  output \iptr_reg[0]_10 ;
  output \iptr_reg[0]_11 ;
  output readData32_U0_A_1_we0;
  output ap_block_pp0_stage0_subdone;
  output readData32_U0_A_0_we0;
  output readData32_U0_D_output_AXI_out_write;
  output readData32_U0_B_1_we0;
  output ap_block_pp1_stage0_subdone;
  output readData32_U0_B_0_we0;
  output ap_block_pp2_stage0_subdone;
  output ap_block_pp3_stage0_subdone;
  output [29:0]m_axi_A_AXI_ARADDR;
  output [29:0]m_axi_B_AXI_ARADDR;
  output [29:0]m_axi_C_AXI_ARADDR;
  output [29:0]m_axi_D_input_AXI_ARADDR;
  output [7:0]A_1_address0;
  output [31:0]A_1_d0;
  output [7:0]B_1_address0;
  output [31:0]B_1_d0;
  output [6:0]C_0_address0;
  output [31:0]C_0_d0;
  output [31:0]D_d0;
  output readData32_U0_m_axi_A_AXI_RREADY;
  output readData32_U0_m_axi_A_AXI_ARVALID;
  output [0:0]WEBWE;
  output readData32_U0_m_axi_B_AXI_RREADY;
  output readData32_U0_m_axi_B_AXI_ARVALID;
  output [0:0]ram_reg;
  output readData32_U0_m_axi_C_AXI_RREADY;
  output readData32_U0_m_axi_C_AXI_ARVALID;
  output readData32_U0_C_7_we0;
  output readData32_U0_C_6_we0;
  output readData32_U0_C_5_we0;
  output readData32_U0_C_4_we0;
  output readData32_U0_C_3_we0;
  output readData32_U0_C_2_we0;
  output readData32_U0_C_1_we0;
  output readData32_U0_C_0_we0;
  output [0:0]ram_reg_0;
  output readData32_U0_m_axi_D_input_AXI_RREADY;
  output readData32_U0_m_axi_D_input_AXI_ARVALID;
  output [0:0]WEA;
  output readData32_U0_D_ce0;
  input ap_clk;
  input ap_rst_n_inv;
  input D_output_AXI_c_full_n;
  input readData32_U0_ap_start;
  input ap_sync_reg_channel_write_A_0;
  input A_0_i_full_n;
  input ap_rst_n;
  input ap_sync_reg_channel_write_D_reg;
  input ap_sync_reg_channel_write_A_1;
  input A_1_i_full_n;
  input ap_sync_reg_channel_write_B_0;
  input B_0_i_full_n;
  input ap_sync_reg_channel_write_B_1;
  input B_1_i_full_n;
  input ap_sync_reg_channel_write_C_0;
  input C_0_i_full_n;
  input C_1_i_full_n;
  input ap_sync_reg_channel_write_C_1;
  input ap_sync_reg_channel_write_C_2;
  input C_2_i_full_n;
  input ap_sync_reg_channel_write_C_3;
  input C_3_i_full_n;
  input ap_sync_reg_channel_write_C_4;
  input C_4_i_full_n;
  input C_5_i_full_n;
  input ap_sync_reg_channel_write_C_5;
  input ap_sync_reg_channel_write_C_6;
  input C_6_i_full_n;
  input ap_sync_reg_channel_write_C_7;
  input C_7_i_full_n;
  input D_i_full_n;
  input [0:0]ADDRBWRADDR;
  input [0:0]\iptr_reg[0]_12 ;
  input [0:0]\iptr_reg[0]_13 ;
  input [0:0]\iptr_reg[0]_14 ;
  input [0:0]\iptr_reg[0]_15 ;
  input [0:0]\iptr_reg[0]_16 ;
  input [0:0]\iptr_reg[0]_17 ;
  input [0:0]\iptr_reg[0]_18 ;
  input [0:0]\iptr_reg[0]_19 ;
  input [0:0]\iptr_reg[0]_20 ;
  input [0:0]\iptr_reg[0]_21 ;
  input [0:0]\iptr_reg[0]_22 ;
  input [0:0]\iptr_reg[0]_23 ;
  input [29:0]A_AXI_offset;
  input [29:0]B_AXI_offset;
  input [29:0]C_AXI_offset;
  input [29:0]D_input_AXI_offset;
  input [31:0]m_axi_A_AXI_RDATA;
  input [31:0]m_axi_B_AXI_RDATA;
  input [31:0]m_axi_C_AXI_RDATA;
  input [31:0]m_axi_D_input_AXI_RDATA;
  input I_RVALID;
  input gmem0_ARREADY;
  input \state_reg[0] ;
  input gmem1_ARREADY;
  input \state_reg[0]_0 ;
  input gmem2_ARREADY;
  input \state_reg[0]_1 ;
  input gmem3_ARREADY;

  wire [8:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire A_0_i_full_n;
  wire [7:0]A_1_address0;
  wire [31:0]A_1_d0;
  wire A_1_i_full_n;
  wire \A_AXI_addr_read_reg_1277_reg[0]_0 ;
  wire [29:0]A_AXI_offset;
  wire B_0_i_full_n;
  wire [7:0]B_1_address0;
  wire [31:0]B_1_d0;
  wire B_1_i_full_n;
  wire \B_AXI_addr_read_reg_1351_reg[0]_0 ;
  wire [29:0]B_AXI_offset;
  wire [6:0]C_0_address0;
  wire [31:0]C_0_d0;
  wire C_0_i_full_n;
  wire C_1_i_full_n;
  wire C_2_i_full_n;
  wire C_3_i_full_n;
  wire C_4_i_full_n;
  wire C_5_i_full_n;
  wire C_6_i_full_n;
  wire C_7_i_full_n;
  wire \C_AXI_addr_read_reg_1418_reg[0]_0 ;
  wire [29:0]C_AXI_offset;
  wire [31:0]D_d0;
  wire D_i_full_n;
  wire [29:0]D_input_AXI_offset;
  wire D_output_AXI_c_full_n;
  wire I_RVALID;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[2]_i_2_n_4 ;
  wire \ap_CS_fsm[4]_i_2_n_4 ;
  wire \ap_CS_fsm[6]_i_2_n_4 ;
  wire \ap_CS_fsm[8]_i_2_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state38;
  wire [8:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone31_in;
  wire ap_block_pp1_stage0_01001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_block_pp1_stage0_subdone23_in;
  wire ap_block_pp2_stage0_01001;
  wire ap_block_pp2_stage0_subdone;
  wire ap_block_pp2_stage0_subdone33_in;
  wire ap_block_pp3_stage0_01001;
  wire ap_block_pp3_stage0_subdone;
  wire ap_block_pp3_stage0_subdone32_in;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_4;
  wire ap_done_reg_i_3_n_4;
  wire ap_done_reg_i_4_n_4;
  wire ap_done_reg_i_5_n_4;
  wire ap_done_reg_i_6_n_4;
  wire ap_done_reg_i_7_n_4;
  wire ap_done_reg_i_8_n_4;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_i_1_n_4;
  wire ap_enable_reg_pp0_iter10_reg_n_4;
  wire ap_enable_reg_pp0_iter1_i_1_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3_reg_r_n_4;
  wire ap_enable_reg_pp0_iter4_reg_r_n_4;
  wire ap_enable_reg_pp0_iter5_reg_r_n_4;
  wire ap_enable_reg_pp0_iter6_reg_r_n_4;
  wire ap_enable_reg_pp0_iter7_reg_r_n_4;
  wire ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r_n_4;
  wire ap_enable_reg_pp0_iter8_reg_gate_n_4;
  wire ap_enable_reg_pp0_iter8_reg_r_n_4;
  wire ap_enable_reg_pp0_iter8_reg_readData32_U0_ap_enable_reg_pp0_iter8_reg_r_n_4;
  wire ap_enable_reg_pp0_iter9;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_4;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11_i_1_n_4;
  wire ap_enable_reg_pp1_iter11_reg_n_4;
  wire ap_enable_reg_pp1_iter1_i_1_n_4;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4_reg_r_n_4;
  wire ap_enable_reg_pp1_iter5_reg_r_n_4;
  wire ap_enable_reg_pp1_iter6_reg_r_n_4;
  wire ap_enable_reg_pp1_iter7_reg_r_n_4;
  wire ap_enable_reg_pp1_iter8_reg_r_n_4;
  wire ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r_n_4;
  wire ap_enable_reg_pp1_iter9_reg_gate_n_4;
  wire ap_enable_reg_pp1_iter9_reg_r_n_4;
  wire ap_enable_reg_pp1_iter9_reg_readData32_U0_ap_enable_reg_pp1_iter9_reg_r_n_4;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_4;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter10_i_1_n_4;
  wire ap_enable_reg_pp2_iter10_reg_n_4;
  wire ap_enable_reg_pp2_iter1_i_1_n_4;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter3_reg_r_n_4;
  wire ap_enable_reg_pp2_iter4_reg_r_n_4;
  wire ap_enable_reg_pp2_iter5_reg_r_n_4;
  wire ap_enable_reg_pp2_iter6_reg_r_n_4;
  wire ap_enable_reg_pp2_iter7_reg_r_n_4;
  wire ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r_n_4;
  wire ap_enable_reg_pp2_iter8_reg_gate_n_4;
  wire ap_enable_reg_pp2_iter8_reg_r_n_4;
  wire ap_enable_reg_pp2_iter8_reg_readData32_U0_ap_enable_reg_pp2_iter8_reg_r_n_4;
  wire ap_enable_reg_pp2_iter9;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_4;
  wire ap_enable_reg_pp3_iter10_i_1_n_4;
  wire ap_enable_reg_pp3_iter10_reg_n_4;
  wire ap_enable_reg_pp3_iter1_i_1_n_4;
  wire ap_enable_reg_pp3_iter1_reg_n_4;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter3_reg_r_n_4;
  wire ap_enable_reg_pp3_iter4_reg_r_n_4;
  wire ap_enable_reg_pp3_iter5_reg_r_n_4;
  wire ap_enable_reg_pp3_iter6_reg_r_n_4;
  wire ap_enable_reg_pp3_iter7_reg_r_n_4;
  wire ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r_n_4;
  wire ap_enable_reg_pp3_iter8_reg_gate_n_4;
  wire ap_enable_reg_pp3_iter8_reg_r_n_4;
  wire ap_enable_reg_pp3_iter8_reg_readData32_U0_ap_enable_reg_pp3_iter8_reg_r_n_4;
  wire ap_enable_reg_pp3_iter9;
  wire ap_reg_ioackin_m_axi_A_AXI_ARREADY143_out;
  wire ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_1_n_4;
  wire ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg_n_4;
  wire ap_reg_ioackin_m_axi_B_AXI_ARREADY142_out;
  wire ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_1_n_4;
  wire ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg_n_4;
  wire ap_reg_ioackin_m_axi_C_AXI_ARREADY141_out;
  wire ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_1_n_4;
  wire ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg_n_4;
  wire ap_reg_ioackin_m_axi_D_input_AXI_ARREADY140_out;
  wire ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_1_n_4;
  wire ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_A_0;
  wire ap_sync_channel_write_A_1;
  wire ap_sync_channel_write_B_0;
  wire ap_sync_channel_write_B_1;
  wire ap_sync_channel_write_C_0;
  wire ap_sync_channel_write_C_1;
  wire ap_sync_channel_write_C_2;
  wire ap_sync_channel_write_C_3;
  wire ap_sync_channel_write_C_4;
  wire ap_sync_channel_write_C_5;
  wire ap_sync_channel_write_C_6;
  wire ap_sync_channel_write_C_7;
  wire ap_sync_channel_write_D;
  wire ap_sync_reg_channel_write_A_0;
  wire ap_sync_reg_channel_write_A_1;
  wire ap_sync_reg_channel_write_B_0;
  wire ap_sync_reg_channel_write_B_1;
  wire ap_sync_reg_channel_write_C_0;
  wire ap_sync_reg_channel_write_C_1;
  wire ap_sync_reg_channel_write_C_2;
  wire ap_sync_reg_channel_write_C_3;
  wire ap_sync_reg_channel_write_C_4;
  wire ap_sync_reg_channel_write_C_5;
  wire ap_sync_reg_channel_write_C_6;
  wire ap_sync_reg_channel_write_C_7;
  wire ap_sync_reg_channel_write_D;
  wire ap_sync_reg_channel_write_D_reg;
  wire exitcond_flatten1_i_s_fu_913_p2;
  wire exitcond_flatten1_i_s_reg_1362;
  wire exitcond_flatten1_i_s_reg_13620;
  wire \exitcond_flatten1_i_s_reg_1362[0]_i_3_n_4 ;
  wire exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg;
  wire \exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6_n_4 ;
  wire exitcond_flatten2_i_s_fu_1095_p2;
  wire exitcond_flatten2_i_s_reg_1435;
  wire \exitcond_flatten2_i_s_reg_1435[0]_i_1_n_4 ;
  wire exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg;
  wire \exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg[0]_i_1_n_4 ;
  wire \exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6_n_4 ;
  wire exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg;
  wire \exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 ;
  wire exitcond_flatten8_i_s_fu_743_p2;
  wire exitcond_flatten8_i_s_reg_1293;
  wire exitcond_flatten8_i_s_reg_12930;
  wire \exitcond_flatten8_i_s_reg_1293[0]_i_3_n_4 ;
  wire exitcond_flatten8_i_s_reg_1293_pp1_iter1_reg;
  wire exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg;
  wire \exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6_n_4 ;
  wire exitcond_flatten_i_i_fu_571_p2;
  wire exitcond_flatten_i_i_reg_1226;
  wire exitcond_flatten_i_i_reg_12260;
  wire \exitcond_flatten_i_i_reg_1226[0]_i_3_n_4 ;
  wire exitcond_flatten_i_i_reg_1226_pp0_iter1_reg;
  wire \exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6_n_4 ;
  wire gmem0_ARREADY;
  wire gmem1_ARREADY;
  wire gmem2_ARREADY;
  wire gmem3_ARREADY;
  wire [4:0]i_1_i_i_reg_535;
  wire i_1_i_i_reg_5350;
  wire i_i_i_reg_436;
  wire i_i_i_reg_4360;
  wire \i_i_i_reg_436_reg_n_4_[0] ;
  wire \i_i_i_reg_436_reg_n_4_[1] ;
  wire \i_i_i_reg_436_reg_n_4_[2] ;
  wire \i_i_i_reg_436_reg_n_4_[3] ;
  wire \i_i_i_reg_436_reg_n_4_[4] ;
  wire indvar_flatten1_i_i_reg_4910;
  wire \indvar_flatten1_i_i_reg_491[8]_i_2_n_4 ;
  wire [8:0]indvar_flatten1_i_i_reg_491_reg__0;
  wire indvar_flatten2_i_i_reg_5240;
  wire \indvar_flatten2_i_i_reg_524[8]_i_2_n_4 ;
  wire [8:0]indvar_flatten2_i_i_reg_524_reg__0;
  wire indvar_flatten6_i_i_reg_4580;
  wire \indvar_flatten6_i_i_reg_458[8]_i_2_n_4 ;
  wire [8:0]indvar_flatten6_i_i_reg_458_reg__0;
  wire indvar_flatten_i_i_reg_425;
  wire indvar_flatten_i_i_reg_4250;
  wire \indvar_flatten_i_i_reg_425[8]_i_2_n_4 ;
  wire [8:0]indvar_flatten_i_i_reg_425_reg__0;
  wire [8:0]indvar_flatten_next1_fu_1101_p2;
  wire [8:0]indvar_flatten_next2_fu_919_p2;
  wire [8:0]indvar_flatten_next7_fu_749_p2;
  wire [8:0]indvar_flatten_next_s_fu_577_p2;
  wire \iptr_reg[0] ;
  wire \iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire \iptr_reg[0]_10 ;
  wire \iptr_reg[0]_11 ;
  wire [0:0]\iptr_reg[0]_12 ;
  wire [0:0]\iptr_reg[0]_13 ;
  wire [0:0]\iptr_reg[0]_14 ;
  wire [0:0]\iptr_reg[0]_15 ;
  wire [0:0]\iptr_reg[0]_16 ;
  wire [0:0]\iptr_reg[0]_17 ;
  wire [0:0]\iptr_reg[0]_18 ;
  wire [0:0]\iptr_reg[0]_19 ;
  wire \iptr_reg[0]_2 ;
  wire [0:0]\iptr_reg[0]_20 ;
  wire [0:0]\iptr_reg[0]_21 ;
  wire [0:0]\iptr_reg[0]_22 ;
  wire [0:0]\iptr_reg[0]_23 ;
  wire \iptr_reg[0]_3 ;
  wire \iptr_reg[0]_4 ;
  wire \iptr_reg[0]_5 ;
  wire \iptr_reg[0]_6 ;
  wire \iptr_reg[0]_7 ;
  wire \iptr_reg[0]_8 ;
  wire \iptr_reg[0]_9 ;
  wire [4:0]j_1_i_i_reg_502;
  wire j_1_i_i_reg_5020;
  wire [4:0]j_fu_797_p2;
  wire [4:0]j_i_i_reg_480;
  wire [4:1]j_mid2_i_i_fu_767_p3;
  wire [4:0]j_mid2_i_i_reg_1302;
  wire j_mid2_i_i_reg_13020;
  wire [4:0]j_mid2_i_i_reg_1302_pp1_iter1_reg;
  wire \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7_n_4 ;
  wire \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7_n_4 ;
  wire \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7_n_4 ;
  wire \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7_n_4 ;
  wire \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7_n_4 ;
  wire [4:0]j_mid2_i_i_reg_1302_pp1_iter9_reg;
  wire [4:0]k_1_fu_1165_p2;
  wire [4:0]k_1_i_i_reg_469;
  wire k_1_i_i_reg_4690;
  wire [4:0]k_2_fu_997_p2;
  wire [4:0]k_2_i_i_reg_513;
  wire [4:3]k_2_mid2_i_i_fu_937_p3;
  wire [4:0]k_2_mid2_i_i_reg_1371;
  wire k_2_mid2_i_i_reg_13710;
  wire [4:0]k_2_mid2_i_i_reg_1371_pp2_iter1_reg;
  wire \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6_n_4 ;
  wire \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6_n_4 ;
  wire [4:0]k_2_mid2_i_i_reg_1371_pp2_iter8_reg;
  wire [4:0]k_3_i_i_reg_546;
  wire \k_3_i_i_reg_546[4]_i_4_n_4 ;
  wire [4:3]k_3_mid2_i_i_fu_1119_p3;
  wire [4:0]k_3_mid2_i_i_reg_1444;
  wire k_3_mid2_i_i_reg_14440;
  wire [4:0]k_fu_655_p2;
  wire [4:0]k_i_i_reg_447;
  wire [4:3]k_mid2_i_i_fu_595_p3;
  wire [4:0]k_mid2_i_i_reg_1235;
  wire k_mid2_i_i_reg_12350;
  wire \mOutPtr_reg[2] ;
  wire [29:0]m_axi_A_AXI_ARADDR;
  wire [31:0]m_axi_A_AXI_RDATA;
  wire [29:0]m_axi_B_AXI_ARADDR;
  wire [31:0]m_axi_B_AXI_RDATA;
  wire [29:0]m_axi_C_AXI_ARADDR;
  wire [31:0]m_axi_C_AXI_RDATA;
  wire [29:0]m_axi_D_input_AXI_ARADDR;
  wire [31:0]m_axi_D_input_AXI_RDATA;
  wire [3:0]newIndex3_mid2_v_i_i_reg_1319;
  wire \newIndex3_mid2_v_i_i_reg_1319[0]_i_1_n_4 ;
  wire \newIndex3_mid2_v_i_i_reg_1319[0]_i_2_n_4 ;
  wire \newIndex3_mid2_v_i_i_reg_1319[1]_i_1_n_4 ;
  wire \newIndex3_mid2_v_i_i_reg_1319[1]_i_2_n_4 ;
  wire \newIndex3_mid2_v_i_i_reg_1319[2]_i_1_n_4 ;
  wire \newIndex3_mid2_v_i_i_reg_1319[3]_i_1_n_4 ;
  wire \newIndex3_mid2_v_i_i_reg_1319[3]_i_2_n_4 ;
  wire \newIndex3_mid2_v_i_i_reg_1319[3]_i_3_n_4 ;
  wire [3:0]newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg;
  wire \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7_n_4 ;
  wire \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7_n_4 ;
  wire \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7_n_4 ;
  wire \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7_n_4 ;
  wire [3:0]newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg;
  wire [1:0]newIndex5_mid2_v_i_i_reg_1391;
  wire \newIndex5_mid2_v_i_i_reg_1391[1]_i_2_n_4 ;
  wire [1:0]newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg;
  wire \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6_n_4 ;
  wire \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6_n_4 ;
  wire [1:0]newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg;
  wire p_0_in;
  wire p_69_in;
  wire p_72_in;
  wire p_75_in;
  wire p_78_in;
  wire [9:5]p_shl8_cast_i_i_fu_961_p1;
  wire push_buf;
  wire push_buf_0;
  wire push_buf_1;
  wire push_buf_10;
  wire push_buf_11;
  wire push_buf_2;
  wire push_buf_3;
  wire push_buf_4;
  wire push_buf_5;
  wire push_buf_6;
  wire push_buf_7;
  wire push_buf_8;
  wire push_buf_9;
  wire [0:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire readData32_U0_A_0_we0;
  wire readData32_U0_A_1_we0;
  wire readData32_U0_B_0_we0;
  wire readData32_U0_B_1_we0;
  wire readData32_U0_C_0_we0;
  wire readData32_U0_C_1_we0;
  wire readData32_U0_C_2_we0;
  wire readData32_U0_C_3_we0;
  wire readData32_U0_C_4_we0;
  wire readData32_U0_C_5_we0;
  wire readData32_U0_C_6_we0;
  wire readData32_U0_C_7_we0;
  wire readData32_U0_D_ce0;
  wire readData32_U0_D_output_AXI_out_write;
  wire readData32_U0_ap_continue;
  wire readData32_U0_ap_done;
  wire readData32_U0_ap_start;
  wire readData32_U0_m_axi_A_AXI_ARVALID;
  wire readData32_U0_m_axi_A_AXI_RREADY;
  wire readData32_U0_m_axi_B_AXI_ARVALID;
  wire readData32_U0_m_axi_B_AXI_RREADY;
  wire readData32_U0_m_axi_C_AXI_ARVALID;
  wire readData32_U0_m_axi_C_AXI_RREADY;
  wire readData32_U0_m_axi_D_input_AXI_ARVALID;
  wire readData32_U0_m_axi_D_input_AXI_RREADY;
  wire [29:0]sext1_cast_i_i_reg_1430_reg__0;
  wire [29:0]sext4_cast_i_i_reg_1288_reg__0;
  wire [29:0]sext8_cast_i_i_reg_1357_reg__0;
  wire [29:0]sext_cast_i_i_reg_1221_reg__0;
  wire shiftReg_ce;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [29:0]sum1_i_i_fu_1187_p2;
  wire sum1_i_i_reg_14690;
  wire \sum1_i_i_reg_1469[11]_i_2_n_4 ;
  wire \sum1_i_i_reg_1469[11]_i_3_n_4 ;
  wire \sum1_i_i_reg_1469[11]_i_4_n_4 ;
  wire \sum1_i_i_reg_1469[11]_i_5_n_4 ;
  wire \sum1_i_i_reg_1469[15]_i_3_n_4 ;
  wire \sum1_i_i_reg_1469[15]_i_4_n_4 ;
  wire \sum1_i_i_reg_1469[15]_i_5_n_4 ;
  wire \sum1_i_i_reg_1469[15]_i_6_n_4 ;
  wire \sum1_i_i_reg_1469[19]_i_2_n_4 ;
  wire \sum1_i_i_reg_1469[19]_i_3_n_4 ;
  wire \sum1_i_i_reg_1469[19]_i_4_n_4 ;
  wire \sum1_i_i_reg_1469[19]_i_5_n_4 ;
  wire \sum1_i_i_reg_1469[23]_i_2_n_4 ;
  wire \sum1_i_i_reg_1469[23]_i_3_n_4 ;
  wire \sum1_i_i_reg_1469[23]_i_4_n_4 ;
  wire \sum1_i_i_reg_1469[23]_i_5_n_4 ;
  wire \sum1_i_i_reg_1469[27]_i_2_n_4 ;
  wire \sum1_i_i_reg_1469[27]_i_3_n_4 ;
  wire \sum1_i_i_reg_1469[27]_i_4_n_4 ;
  wire \sum1_i_i_reg_1469[27]_i_5_n_4 ;
  wire \sum1_i_i_reg_1469[29]_i_3_n_4 ;
  wire \sum1_i_i_reg_1469[29]_i_4_n_4 ;
  wire \sum1_i_i_reg_1469[3]_i_2_n_4 ;
  wire \sum1_i_i_reg_1469[3]_i_3_n_4 ;
  wire \sum1_i_i_reg_1469[3]_i_4_n_4 ;
  wire \sum1_i_i_reg_1469[3]_i_5_n_4 ;
  wire \sum1_i_i_reg_1469[7]_i_2_n_4 ;
  wire \sum1_i_i_reg_1469[7]_i_3_n_4 ;
  wire \sum1_i_i_reg_1469[7]_i_4_n_4 ;
  wire \sum1_i_i_reg_1469[7]_i_5_n_4 ;
  wire \sum1_i_i_reg_1469_reg[11]_i_1_n_4 ;
  wire \sum1_i_i_reg_1469_reg[11]_i_1_n_5 ;
  wire \sum1_i_i_reg_1469_reg[11]_i_1_n_6 ;
  wire \sum1_i_i_reg_1469_reg[11]_i_1_n_7 ;
  wire \sum1_i_i_reg_1469_reg[15]_i_1_n_4 ;
  wire \sum1_i_i_reg_1469_reg[15]_i_1_n_5 ;
  wire \sum1_i_i_reg_1469_reg[15]_i_1_n_6 ;
  wire \sum1_i_i_reg_1469_reg[15]_i_1_n_7 ;
  wire \sum1_i_i_reg_1469_reg[15]_i_2_n_7 ;
  wire \sum1_i_i_reg_1469_reg[19]_i_1_n_4 ;
  wire \sum1_i_i_reg_1469_reg[19]_i_1_n_5 ;
  wire \sum1_i_i_reg_1469_reg[19]_i_1_n_6 ;
  wire \sum1_i_i_reg_1469_reg[19]_i_1_n_7 ;
  wire \sum1_i_i_reg_1469_reg[23]_i_1_n_4 ;
  wire \sum1_i_i_reg_1469_reg[23]_i_1_n_5 ;
  wire \sum1_i_i_reg_1469_reg[23]_i_1_n_6 ;
  wire \sum1_i_i_reg_1469_reg[23]_i_1_n_7 ;
  wire \sum1_i_i_reg_1469_reg[27]_i_1_n_4 ;
  wire \sum1_i_i_reg_1469_reg[27]_i_1_n_5 ;
  wire \sum1_i_i_reg_1469_reg[27]_i_1_n_6 ;
  wire \sum1_i_i_reg_1469_reg[27]_i_1_n_7 ;
  wire \sum1_i_i_reg_1469_reg[29]_i_2_n_7 ;
  wire \sum1_i_i_reg_1469_reg[3]_i_1_n_4 ;
  wire \sum1_i_i_reg_1469_reg[3]_i_1_n_5 ;
  wire \sum1_i_i_reg_1469_reg[3]_i_1_n_6 ;
  wire \sum1_i_i_reg_1469_reg[3]_i_1_n_7 ;
  wire \sum1_i_i_reg_1469_reg[7]_i_1_n_4 ;
  wire \sum1_i_i_reg_1469_reg[7]_i_1_n_5 ;
  wire \sum1_i_i_reg_1469_reg[7]_i_1_n_6 ;
  wire \sum1_i_i_reg_1469_reg[7]_i_1_n_7 ;
  wire [29:0]sum5_i_i_fu_843_p2;
  wire sum5_i_i_reg_13350;
  wire \sum5_i_i_reg_1335[11]_i_2_n_4 ;
  wire \sum5_i_i_reg_1335[11]_i_3_n_4 ;
  wire \sum5_i_i_reg_1335[3]_i_2_n_4 ;
  wire \sum5_i_i_reg_1335[3]_i_3_n_4 ;
  wire \sum5_i_i_reg_1335[3]_i_4_n_4 ;
  wire \sum5_i_i_reg_1335[3]_i_5_n_4 ;
  wire \sum5_i_i_reg_1335[7]_i_2_n_4 ;
  wire \sum5_i_i_reg_1335[7]_i_3_n_4 ;
  wire \sum5_i_i_reg_1335[7]_i_4_n_4 ;
  wire \sum5_i_i_reg_1335[7]_i_5_n_4 ;
  wire \sum5_i_i_reg_1335_reg[11]_i_1_n_4 ;
  wire \sum5_i_i_reg_1335_reg[11]_i_1_n_5 ;
  wire \sum5_i_i_reg_1335_reg[11]_i_1_n_6 ;
  wire \sum5_i_i_reg_1335_reg[11]_i_1_n_7 ;
  wire \sum5_i_i_reg_1335_reg[15]_i_1_n_4 ;
  wire \sum5_i_i_reg_1335_reg[15]_i_1_n_5 ;
  wire \sum5_i_i_reg_1335_reg[15]_i_1_n_6 ;
  wire \sum5_i_i_reg_1335_reg[15]_i_1_n_7 ;
  wire \sum5_i_i_reg_1335_reg[19]_i_1_n_4 ;
  wire \sum5_i_i_reg_1335_reg[19]_i_1_n_5 ;
  wire \sum5_i_i_reg_1335_reg[19]_i_1_n_6 ;
  wire \sum5_i_i_reg_1335_reg[19]_i_1_n_7 ;
  wire \sum5_i_i_reg_1335_reg[23]_i_1_n_4 ;
  wire \sum5_i_i_reg_1335_reg[23]_i_1_n_5 ;
  wire \sum5_i_i_reg_1335_reg[23]_i_1_n_6 ;
  wire \sum5_i_i_reg_1335_reg[23]_i_1_n_7 ;
  wire \sum5_i_i_reg_1335_reg[27]_i_1_n_4 ;
  wire \sum5_i_i_reg_1335_reg[27]_i_1_n_5 ;
  wire \sum5_i_i_reg_1335_reg[27]_i_1_n_6 ;
  wire \sum5_i_i_reg_1335_reg[27]_i_1_n_7 ;
  wire \sum5_i_i_reg_1335_reg[29]_i_2_n_7 ;
  wire \sum5_i_i_reg_1335_reg[3]_i_1_n_4 ;
  wire \sum5_i_i_reg_1335_reg[3]_i_1_n_5 ;
  wire \sum5_i_i_reg_1335_reg[3]_i_1_n_6 ;
  wire \sum5_i_i_reg_1335_reg[3]_i_1_n_7 ;
  wire \sum5_i_i_reg_1335_reg[7]_i_1_n_4 ;
  wire \sum5_i_i_reg_1335_reg[7]_i_1_n_5 ;
  wire \sum5_i_i_reg_1335_reg[7]_i_1_n_6 ;
  wire \sum5_i_i_reg_1335_reg[7]_i_1_n_7 ;
  wire [29:0]sum9_i_i_fu_1019_p2;
  wire sum9_i_i_reg_14020;
  wire \sum9_i_i_reg_1402[11]_i_4_n_4 ;
  wire \sum9_i_i_reg_1402[11]_i_5_n_4 ;
  wire \sum9_i_i_reg_1402[11]_i_6_n_4 ;
  wire \sum9_i_i_reg_1402[11]_i_7_n_4 ;
  wire \sum9_i_i_reg_1402[15]_i_2_n_4 ;
  wire \sum9_i_i_reg_1402[15]_i_3_n_4 ;
  wire \sum9_i_i_reg_1402[15]_i_4_n_4 ;
  wire \sum9_i_i_reg_1402[15]_i_5_n_4 ;
  wire \sum9_i_i_reg_1402[19]_i_2_n_4 ;
  wire \sum9_i_i_reg_1402[19]_i_3_n_4 ;
  wire \sum9_i_i_reg_1402[19]_i_4_n_4 ;
  wire \sum9_i_i_reg_1402[19]_i_5_n_4 ;
  wire \sum9_i_i_reg_1402[23]_i_2_n_4 ;
  wire \sum9_i_i_reg_1402[23]_i_3_n_4 ;
  wire \sum9_i_i_reg_1402[23]_i_4_n_4 ;
  wire \sum9_i_i_reg_1402[23]_i_5_n_4 ;
  wire \sum9_i_i_reg_1402[27]_i_2_n_4 ;
  wire \sum9_i_i_reg_1402[27]_i_3_n_4 ;
  wire \sum9_i_i_reg_1402[27]_i_4_n_4 ;
  wire \sum9_i_i_reg_1402[27]_i_5_n_4 ;
  wire \sum9_i_i_reg_1402[29]_i_3_n_4 ;
  wire \sum9_i_i_reg_1402[29]_i_4_n_4 ;
  wire \sum9_i_i_reg_1402[3]_i_2_n_4 ;
  wire \sum9_i_i_reg_1402[3]_i_3_n_4 ;
  wire \sum9_i_i_reg_1402[3]_i_4_n_4 ;
  wire \sum9_i_i_reg_1402[3]_i_5_n_4 ;
  wire \sum9_i_i_reg_1402[7]_i_3_n_4 ;
  wire \sum9_i_i_reg_1402[7]_i_4_n_4 ;
  wire \sum9_i_i_reg_1402[7]_i_5_n_4 ;
  wire \sum9_i_i_reg_1402[7]_i_6_n_4 ;
  wire \sum9_i_i_reg_1402[7]_i_7_n_4 ;
  wire \sum9_i_i_reg_1402[7]_i_8_n_4 ;
  wire \sum9_i_i_reg_1402_reg[11]_i_1_n_4 ;
  wire \sum9_i_i_reg_1402_reg[11]_i_1_n_5 ;
  wire \sum9_i_i_reg_1402_reg[11]_i_1_n_6 ;
  wire \sum9_i_i_reg_1402_reg[11]_i_1_n_7 ;
  wire \sum9_i_i_reg_1402_reg[11]_i_2_n_7 ;
  wire \sum9_i_i_reg_1402_reg[11]_i_3_n_4 ;
  wire \sum9_i_i_reg_1402_reg[11]_i_3_n_5 ;
  wire \sum9_i_i_reg_1402_reg[11]_i_3_n_6 ;
  wire \sum9_i_i_reg_1402_reg[11]_i_3_n_7 ;
  wire \sum9_i_i_reg_1402_reg[15]_i_1_n_4 ;
  wire \sum9_i_i_reg_1402_reg[15]_i_1_n_5 ;
  wire \sum9_i_i_reg_1402_reg[15]_i_1_n_6 ;
  wire \sum9_i_i_reg_1402_reg[15]_i_1_n_7 ;
  wire \sum9_i_i_reg_1402_reg[19]_i_1_n_4 ;
  wire \sum9_i_i_reg_1402_reg[19]_i_1_n_5 ;
  wire \sum9_i_i_reg_1402_reg[19]_i_1_n_6 ;
  wire \sum9_i_i_reg_1402_reg[19]_i_1_n_7 ;
  wire \sum9_i_i_reg_1402_reg[23]_i_1_n_4 ;
  wire \sum9_i_i_reg_1402_reg[23]_i_1_n_5 ;
  wire \sum9_i_i_reg_1402_reg[23]_i_1_n_6 ;
  wire \sum9_i_i_reg_1402_reg[23]_i_1_n_7 ;
  wire \sum9_i_i_reg_1402_reg[27]_i_1_n_4 ;
  wire \sum9_i_i_reg_1402_reg[27]_i_1_n_5 ;
  wire \sum9_i_i_reg_1402_reg[27]_i_1_n_6 ;
  wire \sum9_i_i_reg_1402_reg[27]_i_1_n_7 ;
  wire \sum9_i_i_reg_1402_reg[29]_i_2_n_7 ;
  wire \sum9_i_i_reg_1402_reg[3]_i_1_n_4 ;
  wire \sum9_i_i_reg_1402_reg[3]_i_1_n_5 ;
  wire \sum9_i_i_reg_1402_reg[3]_i_1_n_6 ;
  wire \sum9_i_i_reg_1402_reg[3]_i_1_n_7 ;
  wire \sum9_i_i_reg_1402_reg[7]_i_1_n_4 ;
  wire \sum9_i_i_reg_1402_reg[7]_i_1_n_5 ;
  wire \sum9_i_i_reg_1402_reg[7]_i_1_n_6 ;
  wire \sum9_i_i_reg_1402_reg[7]_i_1_n_7 ;
  wire \sum9_i_i_reg_1402_reg[7]_i_2_n_4 ;
  wire \sum9_i_i_reg_1402_reg[7]_i_2_n_5 ;
  wire \sum9_i_i_reg_1402_reg[7]_i_2_n_6 ;
  wire \sum9_i_i_reg_1402_reg[7]_i_2_n_7 ;
  wire [29:0]sum_i_i_fu_677_p2;
  wire sum_i_i_reg_12660;
  wire \sum_i_i_reg_1266[11]_i_4_n_4 ;
  wire \sum_i_i_reg_1266[11]_i_5_n_4 ;
  wire \sum_i_i_reg_1266[11]_i_6_n_4 ;
  wire \sum_i_i_reg_1266[11]_i_7_n_4 ;
  wire \sum_i_i_reg_1266[15]_i_2_n_4 ;
  wire \sum_i_i_reg_1266[15]_i_3_n_4 ;
  wire \sum_i_i_reg_1266[15]_i_4_n_4 ;
  wire \sum_i_i_reg_1266[15]_i_5_n_4 ;
  wire \sum_i_i_reg_1266[19]_i_2_n_4 ;
  wire \sum_i_i_reg_1266[19]_i_3_n_4 ;
  wire \sum_i_i_reg_1266[19]_i_4_n_4 ;
  wire \sum_i_i_reg_1266[19]_i_5_n_4 ;
  wire \sum_i_i_reg_1266[23]_i_2_n_4 ;
  wire \sum_i_i_reg_1266[23]_i_3_n_4 ;
  wire \sum_i_i_reg_1266[23]_i_4_n_4 ;
  wire \sum_i_i_reg_1266[23]_i_5_n_4 ;
  wire \sum_i_i_reg_1266[27]_i_2_n_4 ;
  wire \sum_i_i_reg_1266[27]_i_3_n_4 ;
  wire \sum_i_i_reg_1266[27]_i_4_n_4 ;
  wire \sum_i_i_reg_1266[27]_i_5_n_4 ;
  wire \sum_i_i_reg_1266[29]_i_3_n_4 ;
  wire \sum_i_i_reg_1266[29]_i_4_n_4 ;
  wire \sum_i_i_reg_1266[3]_i_2_n_4 ;
  wire \sum_i_i_reg_1266[3]_i_3_n_4 ;
  wire \sum_i_i_reg_1266[3]_i_4_n_4 ;
  wire \sum_i_i_reg_1266[3]_i_5_n_4 ;
  wire \sum_i_i_reg_1266[7]_i_3_n_4 ;
  wire \sum_i_i_reg_1266[7]_i_4_n_4 ;
  wire \sum_i_i_reg_1266[7]_i_5_n_4 ;
  wire \sum_i_i_reg_1266[7]_i_6_n_4 ;
  wire \sum_i_i_reg_1266[7]_i_7_n_4 ;
  wire \sum_i_i_reg_1266[7]_i_8_n_4 ;
  wire \sum_i_i_reg_1266_reg[11]_i_1_n_4 ;
  wire \sum_i_i_reg_1266_reg[11]_i_1_n_5 ;
  wire \sum_i_i_reg_1266_reg[11]_i_1_n_6 ;
  wire \sum_i_i_reg_1266_reg[11]_i_1_n_7 ;
  wire \sum_i_i_reg_1266_reg[11]_i_2_n_7 ;
  wire \sum_i_i_reg_1266_reg[11]_i_3_n_4 ;
  wire \sum_i_i_reg_1266_reg[11]_i_3_n_5 ;
  wire \sum_i_i_reg_1266_reg[11]_i_3_n_6 ;
  wire \sum_i_i_reg_1266_reg[11]_i_3_n_7 ;
  wire \sum_i_i_reg_1266_reg[15]_i_1_n_4 ;
  wire \sum_i_i_reg_1266_reg[15]_i_1_n_5 ;
  wire \sum_i_i_reg_1266_reg[15]_i_1_n_6 ;
  wire \sum_i_i_reg_1266_reg[15]_i_1_n_7 ;
  wire \sum_i_i_reg_1266_reg[19]_i_1_n_4 ;
  wire \sum_i_i_reg_1266_reg[19]_i_1_n_5 ;
  wire \sum_i_i_reg_1266_reg[19]_i_1_n_6 ;
  wire \sum_i_i_reg_1266_reg[19]_i_1_n_7 ;
  wire \sum_i_i_reg_1266_reg[23]_i_1_n_4 ;
  wire \sum_i_i_reg_1266_reg[23]_i_1_n_5 ;
  wire \sum_i_i_reg_1266_reg[23]_i_1_n_6 ;
  wire \sum_i_i_reg_1266_reg[23]_i_1_n_7 ;
  wire \sum_i_i_reg_1266_reg[27]_i_1_n_4 ;
  wire \sum_i_i_reg_1266_reg[27]_i_1_n_5 ;
  wire \sum_i_i_reg_1266_reg[27]_i_1_n_6 ;
  wire \sum_i_i_reg_1266_reg[27]_i_1_n_7 ;
  wire \sum_i_i_reg_1266_reg[29]_i_2_n_7 ;
  wire \sum_i_i_reg_1266_reg[3]_i_1_n_4 ;
  wire \sum_i_i_reg_1266_reg[3]_i_1_n_5 ;
  wire \sum_i_i_reg_1266_reg[3]_i_1_n_6 ;
  wire \sum_i_i_reg_1266_reg[3]_i_1_n_7 ;
  wire \sum_i_i_reg_1266_reg[7]_i_1_n_4 ;
  wire \sum_i_i_reg_1266_reg[7]_i_1_n_5 ;
  wire \sum_i_i_reg_1266_reg[7]_i_1_n_6 ;
  wire \sum_i_i_reg_1266_reg[7]_i_1_n_7 ;
  wire \sum_i_i_reg_1266_reg[7]_i_2_n_4 ;
  wire \sum_i_i_reg_1266_reg[7]_i_2_n_5 ;
  wire \sum_i_i_reg_1266_reg[7]_i_2_n_6 ;
  wire \sum_i_i_reg_1266_reg[7]_i_2_n_7 ;
  wire [9:3]tmp_11_cast_i_i_fu_661_p1;
  wire [9:4]tmp_11_i_i_fu_635_p2;
  wire \tmp_11_i_i_reg_1247[4]_i_2_n_4 ;
  wire \tmp_11_i_i_reg_1247[4]_i_3_n_4 ;
  wire [10:4]tmp_15_cast_i_i_fu_673_p1;
  wire [7:2]tmp_16_i_i_fu_719_p2;
  wire \tmp_16_i_i_reg_1283[5]_i_2_n_4 ;
  wire \tmp_16_i_i_reg_1283[5]_i_3_n_4 ;
  wire \tmp_16_i_i_reg_1283[5]_i_4_n_4 ;
  wire \tmp_16_i_i_reg_1283[5]_i_5_n_4 ;
  wire \tmp_16_i_i_reg_1283[5]_i_6_n_4 ;
  wire \tmp_16_i_i_reg_1283[5]_i_7_n_4 ;
  wire \tmp_16_i_i_reg_1283[5]_i_8_n_4 ;
  wire \tmp_16_i_i_reg_1283[7]_i_3_n_4 ;
  wire \tmp_16_i_i_reg_1283[7]_i_4_n_4 ;
  wire \tmp_16_i_i_reg_1283[7]_i_5_n_4 ;
  wire \tmp_16_i_i_reg_1283_reg[5]_i_1_n_4 ;
  wire \tmp_16_i_i_reg_1283_reg[5]_i_1_n_5 ;
  wire \tmp_16_i_i_reg_1283_reg[5]_i_1_n_6 ;
  wire \tmp_16_i_i_reg_1283_reg[5]_i_1_n_7 ;
  wire \tmp_16_i_i_reg_1283_reg[7]_i_2_n_7 ;
  wire [4:1]tmp_1_mid2_v_i_i_fu_1127_p3;
  wire [0:0]tmp_1_mid2_v_i_i_fu_1127_p3__0;
  wire \tmp_1_mid2_v_i_i_reg_1449[2]_i_2_n_4 ;
  wire \tmp_1_mid2_v_i_i_reg_1449[4]_i_2_n_4 ;
  wire [4:0]tmp_1_mid2_v_i_i_reg_1449_reg__0;
  wire [9:0]tmp_23_i_i_fu_834_p2;
  wire [9:0]tmp_23_i_i_reg_1330;
  wire tmp_23_i_i_reg_13300;
  wire \tmp_23_i_i_reg_1330[3]_i_2_n_4 ;
  wire \tmp_23_i_i_reg_1330[3]_i_3_n_4 ;
  wire \tmp_23_i_i_reg_1330[3]_i_4_n_4 ;
  wire \tmp_23_i_i_reg_1330[7]_i_2_n_4 ;
  wire \tmp_23_i_i_reg_1330[7]_i_3_n_4 ;
  wire \tmp_23_i_i_reg_1330[7]_i_4_n_4 ;
  wire \tmp_23_i_i_reg_1330[7]_i_5_n_4 ;
  wire \tmp_23_i_i_reg_1330_reg[3]_i_1_n_4 ;
  wire \tmp_23_i_i_reg_1330_reg[3]_i_1_n_5 ;
  wire \tmp_23_i_i_reg_1330_reg[3]_i_1_n_6 ;
  wire \tmp_23_i_i_reg_1330_reg[3]_i_1_n_7 ;
  wire \tmp_23_i_i_reg_1330_reg[7]_i_1_n_4 ;
  wire \tmp_23_i_i_reg_1330_reg[7]_i_1_n_5 ;
  wire \tmp_23_i_i_reg_1330_reg[7]_i_1_n_6 ;
  wire \tmp_23_i_i_reg_1330_reg[7]_i_1_n_7 ;
  wire [7:0]tmp_24_i_i_fu_889_p2;
  wire \tmp_24_i_i_reg_1346[3]_i_2_n_4 ;
  wire \tmp_24_i_i_reg_1346[3]_i_3_n_4 ;
  wire \tmp_24_i_i_reg_1346[3]_i_4_n_4 ;
  wire \tmp_24_i_i_reg_1346[7]_i_3_n_4 ;
  wire \tmp_24_i_i_reg_1346[7]_i_4_n_4 ;
  wire \tmp_24_i_i_reg_1346_reg[3]_i_1_n_4 ;
  wire \tmp_24_i_i_reg_1346_reg[3]_i_1_n_5 ;
  wire \tmp_24_i_i_reg_1346_reg[3]_i_1_n_6 ;
  wire \tmp_24_i_i_reg_1346_reg[3]_i_1_n_7 ;
  wire \tmp_24_i_i_reg_1346_reg[7]_i_2_n_5 ;
  wire \tmp_24_i_i_reg_1346_reg[7]_i_2_n_6 ;
  wire \tmp_24_i_i_reg_1346_reg[7]_i_2_n_7 ;
  wire [9:4]tmp_27_i_i_fu_977_p2;
  wire \tmp_27_i_i_reg_1382[4]_i_2_n_4 ;
  wire \tmp_27_i_i_reg_1382[4]_i_3_n_4 ;
  wire [6:0]tmp_27_i_i_reg_1382_reg__0;
  wire tmp_2_reg_1252_pp0_iter1_reg;
  wire \tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7_n_4 ;
  wire tmp_2_reg_1252_pp0_iter9_reg;
  wire [10:4]tmp_31_cast_i_i_fu_1015_p1;
  wire [6:4]tmp_32_i_i_fu_1065_p2;
  wire \tmp_32_i_i_reg_1413[3]_i_1_n_4 ;
  wire [9:4]tmp_35_i_i_fu_1159_p2;
  wire \tmp_35_i_i_reg_1454[4]_i_2_n_4 ;
  wire [6:0]tmp_35_i_i_reg_1454_reg__0;
  wire [8:3]tmp_36_cast121_i_i_fu_1183_p1;
  wire [10:9]tmp_36_cast121_i_i_fu_1183_p1__0;
  wire [8:0]tmp_36_i_i_reg_1464;
  wire \tmp_36_i_i_reg_1464[6]_i_2_n_4 ;
  wire \tmp_36_i_i_reg_1464[6]_i_3_n_4 ;
  wire \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7_n_4 ;
  wire \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7_n_4 ;
  wire \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7_n_4 ;
  wire \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7_n_4 ;
  wire \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7_n_4 ;
  wire \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7_n_4 ;
  wire \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7_n_4 ;
  wire \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7_n_4 ;
  wire \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7_n_4 ;
  wire \tmp_36_i_i_reg_1464_reg[6]_i_1_n_4 ;
  wire \tmp_36_i_i_reg_1464_reg[6]_i_1_n_5 ;
  wire \tmp_36_i_i_reg_1464_reg[6]_i_1_n_6 ;
  wire \tmp_36_i_i_reg_1464_reg[6]_i_1_n_7 ;
  wire \tmp_36_i_i_reg_1464_reg[8]_i_1_n_4 ;
  wire \tmp_36_i_i_reg_1464_reg[8]_i_1_n_5 ;
  wire \tmp_36_i_i_reg_1464_reg[8]_i_1_n_6 ;
  wire \tmp_36_i_i_reg_1464_reg[8]_i_1_n_7 ;
  wire [3:0]tmp_3_reg_1256_pp0_iter1_reg;
  wire \tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6_n_4 ;
  wire \tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6_n_4 ;
  wire [3:0]tmp_3_reg_1256_pp0_iter8_reg;
  wire [4:0]tmp_4_mid2_v_i_i_reg_1308_reg__0;
  wire tmp_5_reg_1315;
  wire \tmp_5_reg_1315[0]_i_1_n_4 ;
  wire tmp_5_reg_1315_pp1_iter10_reg;
  wire tmp_5_reg_1315_pp1_iter1_reg;
  wire \tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8_n_4 ;
  wire [2:1]tmp_7_reg_1387;
  wire \tmp_7_reg_1387[2]_i_2_n_4 ;
  wire [2:0]tmp_7_reg_1387_pp2_iter1_reg;
  wire \tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7_n_4 ;
  wire \tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7_n_4 ;
  wire \tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7_n_4 ;
  wire [2:0]tmp_7_reg_1387_pp2_iter9_reg;
  wire [4:0]tmp_8_mid2_v_i_i_reg_1377_reg__0;
  wire [4:1]tmp_mid2_v_i_i_fu_603_p3;
  wire [0:0]tmp_mid2_v_i_i_fu_603_p3__0;
  wire \tmp_mid2_v_i_i_reg_1240[2]_i_2_n_4 ;
  wire \tmp_mid2_v_i_i_reg_1240[4]_i_2_n_4 ;
  wire [4:0]tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg;
  wire \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6_n_4 ;
  wire \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6_n_4 ;
  wire \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6_n_4 ;
  wire \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6_n_4 ;
  wire \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6_n_4 ;
  wire [4:0]tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg;
  wire [4:0]tmp_mid2_v_i_i_reg_1240_reg__0;
  wire [3:1]\NLW_sum1_i_i_reg_1469_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum1_i_i_reg_1469_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sum1_i_i_reg_1469_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum1_i_i_reg_1469_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sum5_i_i_reg_1335_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum5_i_i_reg_1335_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sum9_i_i_reg_1402_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum9_i_i_reg_1402_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sum9_i_i_reg_1402_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum9_i_i_reg_1402_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_sum9_i_i_reg_1402_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_i_i_reg_1266_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_i_i_reg_1266_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_i_i_reg_1266_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_i_i_reg_1266_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_sum_i_i_reg_1266_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_16_i_i_reg_1283_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_16_i_i_reg_1283_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_23_i_i_reg_1330_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_23_i_i_reg_1330_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_24_i_i_reg_1346_reg[7]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_tmp_36_i_i_reg_1464_reg[6]_i_1_O_UNCONNECTED ;

  FDRE \A_AXI_addr_read_reg_1277_reg[0] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[0]),
        .Q(A_1_d0[0]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[10] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[10]),
        .Q(A_1_d0[10]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[11] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[11]),
        .Q(A_1_d0[11]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[12] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[12]),
        .Q(A_1_d0[12]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[13] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[13]),
        .Q(A_1_d0[13]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[14] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[14]),
        .Q(A_1_d0[14]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[15] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[15]),
        .Q(A_1_d0[15]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[16] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[16]),
        .Q(A_1_d0[16]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[17] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[17]),
        .Q(A_1_d0[17]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[18] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[18]),
        .Q(A_1_d0[18]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[19] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[19]),
        .Q(A_1_d0[19]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[1] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[1]),
        .Q(A_1_d0[1]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[20] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[20]),
        .Q(A_1_d0[20]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[21] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[21]),
        .Q(A_1_d0[21]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[22] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[22]),
        .Q(A_1_d0[22]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[23] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[23]),
        .Q(A_1_d0[23]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[24] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[24]),
        .Q(A_1_d0[24]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[25] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[25]),
        .Q(A_1_d0[25]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[26] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[26]),
        .Q(A_1_d0[26]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[27] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[27]),
        .Q(A_1_d0[27]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[28] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[28]),
        .Q(A_1_d0[28]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[29] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[29]),
        .Q(A_1_d0[29]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[2] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[2]),
        .Q(A_1_d0[2]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[30] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[30]),
        .Q(A_1_d0[30]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[31] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[31]),
        .Q(A_1_d0[31]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[3] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[3]),
        .Q(A_1_d0[3]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[4] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[4]),
        .Q(A_1_d0[4]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[5] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[5]),
        .Q(A_1_d0[5]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[6] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[6]),
        .Q(A_1_d0[6]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[7] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[7]),
        .Q(A_1_d0[7]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[8] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[8]),
        .Q(A_1_d0[8]),
        .R(1'b0));
  FDRE \A_AXI_addr_read_reg_1277_reg[9] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(m_axi_A_AXI_RDATA[9]),
        .Q(A_1_d0[9]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[0]),
        .Q(B_1_d0[0]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[10] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[10]),
        .Q(B_1_d0[10]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[11] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[11]),
        .Q(B_1_d0[11]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[12] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[12]),
        .Q(B_1_d0[12]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[13] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[13]),
        .Q(B_1_d0[13]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[14] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[14]),
        .Q(B_1_d0[14]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[15] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[15]),
        .Q(B_1_d0[15]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[16] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[16]),
        .Q(B_1_d0[16]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[17] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[17]),
        .Q(B_1_d0[17]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[18] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[18]),
        .Q(B_1_d0[18]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[19] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[19]),
        .Q(B_1_d0[19]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[1]),
        .Q(B_1_d0[1]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[20] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[20]),
        .Q(B_1_d0[20]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[21] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[21]),
        .Q(B_1_d0[21]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[22] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[22]),
        .Q(B_1_d0[22]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[23] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[23]),
        .Q(B_1_d0[23]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[24] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[24]),
        .Q(B_1_d0[24]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[25] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[25]),
        .Q(B_1_d0[25]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[26] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[26]),
        .Q(B_1_d0[26]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[27] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[27]),
        .Q(B_1_d0[27]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[28] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[28]),
        .Q(B_1_d0[28]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[29] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[29]),
        .Q(B_1_d0[29]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[2] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[2]),
        .Q(B_1_d0[2]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[30] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[30]),
        .Q(B_1_d0[30]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[31] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[31]),
        .Q(B_1_d0[31]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[3] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[3]),
        .Q(B_1_d0[3]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[4] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[4]),
        .Q(B_1_d0[4]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[5] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[5]),
        .Q(B_1_d0[5]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[6] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[6]),
        .Q(B_1_d0[6]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[7] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[7]),
        .Q(B_1_d0[7]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[8] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[8]),
        .Q(B_1_d0[8]),
        .R(1'b0));
  FDRE \B_AXI_addr_read_reg_1351_reg[9] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(m_axi_B_AXI_RDATA[9]),
        .Q(B_1_d0[9]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[0] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[0]),
        .Q(C_0_d0[0]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[10] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[10]),
        .Q(C_0_d0[10]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[11] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[11]),
        .Q(C_0_d0[11]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[12] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[12]),
        .Q(C_0_d0[12]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[13] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[13]),
        .Q(C_0_d0[13]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[14] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[14]),
        .Q(C_0_d0[14]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[15] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[15]),
        .Q(C_0_d0[15]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[16] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[16]),
        .Q(C_0_d0[16]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[17] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[17]),
        .Q(C_0_d0[17]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[18] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[18]),
        .Q(C_0_d0[18]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[19] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[19]),
        .Q(C_0_d0[19]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[1] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[1]),
        .Q(C_0_d0[1]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[20] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[20]),
        .Q(C_0_d0[20]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[21] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[21]),
        .Q(C_0_d0[21]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[22] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[22]),
        .Q(C_0_d0[22]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[23] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[23]),
        .Q(C_0_d0[23]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[24] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[24]),
        .Q(C_0_d0[24]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[25] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[25]),
        .Q(C_0_d0[25]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[26] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[26]),
        .Q(C_0_d0[26]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[27] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[27]),
        .Q(C_0_d0[27]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[28] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[28]),
        .Q(C_0_d0[28]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[29] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[29]),
        .Q(C_0_d0[29]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[2] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[2]),
        .Q(C_0_d0[2]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[30] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[30]),
        .Q(C_0_d0[30]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[31] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[31]),
        .Q(C_0_d0[31]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[3] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[3]),
        .Q(C_0_d0[3]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[4] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[4]),
        .Q(C_0_d0[4]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[5] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[5]),
        .Q(C_0_d0[5]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[6] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[6]),
        .Q(C_0_d0[6]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[7] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[7]),
        .Q(C_0_d0[7]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[8] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[8]),
        .Q(C_0_d0[8]),
        .R(1'b0));
  FDRE \C_AXI_addr_read_reg_1418_reg[9] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(m_axi_C_AXI_RDATA[9]),
        .Q(C_0_d0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \D_input_AXI_addr_rea_reg_1480[31]_i_1 
       (.I0(\exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 ),
        .I1(ap_block_pp3_stage0_subdone),
        .O(p_69_in));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[0]),
        .Q(D_d0[0]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[10] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[10]),
        .Q(D_d0[10]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[11] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[11]),
        .Q(D_d0[11]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[12] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[12]),
        .Q(D_d0[12]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[13] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[13]),
        .Q(D_d0[13]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[14] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[14]),
        .Q(D_d0[14]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[15] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[15]),
        .Q(D_d0[15]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[16] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[16]),
        .Q(D_d0[16]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[17] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[17]),
        .Q(D_d0[17]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[18] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[18]),
        .Q(D_d0[18]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[19] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[19]),
        .Q(D_d0[19]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[1] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[1]),
        .Q(D_d0[1]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[20] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[20]),
        .Q(D_d0[20]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[21] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[21]),
        .Q(D_d0[21]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[22] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[22]),
        .Q(D_d0[22]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[23] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[23]),
        .Q(D_d0[23]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[24] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[24]),
        .Q(D_d0[24]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[25] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[25]),
        .Q(D_d0[25]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[26] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[26]),
        .Q(D_d0[26]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[27] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[27]),
        .Q(D_d0[27]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[28] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[28]),
        .Q(D_d0[28]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[29] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[29]),
        .Q(D_d0[29]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[2] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[2]),
        .Q(D_d0[2]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[30] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[30]),
        .Q(D_d0[30]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[31] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[31]),
        .Q(D_d0[31]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[3] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[3]),
        .Q(D_d0[3]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[4] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[4]),
        .Q(D_d0[4]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[5] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[5]),
        .Q(D_d0[5]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[6] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[6]),
        .Q(D_d0[6]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[7] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[7]),
        .Q(D_d0[7]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[8] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[8]),
        .Q(D_d0[8]),
        .R(1'b0));
  FDRE \D_input_AXI_addr_rea_reg_1480_reg[9] 
       (.C(ap_clk),
        .CE(p_69_in),
        .D(m_axi_D_input_AXI_RDATA[9]),
        .Q(D_d0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\A_AXI_addr_read_reg_1277_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(ap_block_pp0_stage0_subdone),
        .O(readData32_U0_m_axi_A_AXI_RREADY));
  LUT6 #(
    .INIT(64'h0404040404000404)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg_n_4),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_flatten_i_i_reg_1226_pp0_iter1_reg),
        .I3(I_RVALID),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(\A_AXI_addr_read_reg_1277_reg[0]_0 ),
        .O(readData32_U0_m_axi_A_AXI_ARVALID));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(\B_AXI_addr_read_reg_1351_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter10),
        .I2(ap_block_pp1_stage0_subdone),
        .O(readData32_U0_m_axi_B_AXI_RREADY));
  LUT6 #(
    .INIT(64'h0404040404000404)) 
    \FSM_sequential_state[1]_i_2__2 
       (.I0(ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg_n_4),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg),
        .I3(\state_reg[0] ),
        .I4(ap_enable_reg_pp1_iter10),
        .I5(\B_AXI_addr_read_reg_1351_reg[0]_0 ),
        .O(readData32_U0_m_axi_B_AXI_ARVALID));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_state[1]_i_2__3 
       (.I0(\C_AXI_addr_read_reg_1418_reg[0]_0 ),
        .I1(ap_enable_reg_pp2_iter9),
        .I2(ap_block_pp2_stage0_subdone),
        .O(readData32_U0_m_axi_C_AXI_RREADY));
  LUT6 #(
    .INIT(64'h0404040404000404)) 
    \FSM_sequential_state[1]_i_2__4 
       (.I0(ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg_n_4),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg),
        .I3(\state_reg[0]_0 ),
        .I4(ap_enable_reg_pp2_iter9),
        .I5(\C_AXI_addr_read_reg_1418_reg[0]_0 ),
        .O(readData32_U0_m_axi_C_AXI_ARVALID));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_state[1]_i_2__5 
       (.I0(\exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 ),
        .I1(ap_enable_reg_pp3_iter9),
        .I2(ap_block_pp3_stage0_subdone),
        .O(readData32_U0_m_axi_D_input_AXI_RREADY));
  LUT6 #(
    .INIT(64'h0404040404000404)) 
    \FSM_sequential_state[1]_i_2__6 
       (.I0(ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg_n_4),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg),
        .I3(\state_reg[0]_1 ),
        .I4(ap_enable_reg_pp3_iter9),
        .I5(\exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 ),
        .O(readData32_U0_m_axi_D_input_AXI_ARVALID));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[2][2]_srl3_i_1 
       (.I0(D_output_AXI_c_full_n),
        .I1(ap_done_reg),
        .I2(Q[0]),
        .I3(readData32_U0_ap_start),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT5 #(
    .INIT(32'hFFFF8CCC)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(readData32_U0_ap_start),
        .I3(D_output_AXI_c_full_n),
        .I4(Q[1]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_done_reg),
        .I3(Q[0]),
        .I4(readData32_U0_ap_start),
        .I5(D_output_AXI_c_full_n),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2_n_4 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFCFFFFFDDCDDDDD)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter10_reg_n_4),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(exitcond_flatten_i_i_fu_571_p2),
        .I5(ap_enable_reg_pp0_iter9),
        .O(\ap_CS_fsm[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state13),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[4]_i_2_n_4 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFCFFFFFDDCDDDDD)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp1_iter11_reg_n_4),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(exitcond_flatten8_i_s_fu_743_p2),
        .I5(ap_enable_reg_pp1_iter10),
        .O(\ap_CS_fsm[4]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_CS_fsm_state26),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\ap_CS_fsm[6]_i_2_n_4 ),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h0020002000FF0020)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(exitcond_flatten1_i_s_fu_913_p2),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(ap_enable_reg_pp2_iter10_reg_n_4),
        .I5(ap_enable_reg_pp2_iter9),
        .O(\ap_CS_fsm[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm[8]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_CS_fsm_state38),
        .O(ap_NS_fsm[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(\ap_CS_fsm[8]_i_2_n_4 ),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'hFFCFFFFFDDCDDDDD)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_enable_reg_pp3_iter10_reg_n_4),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ap_enable_reg_pp3_iter1_reg_n_4),
        .I4(exitcond_flatten2_i_s_fu_1095_p2),
        .I5(ap_enable_reg_pp3_iter9),
        .O(\ap_CS_fsm[8]_i_2_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1
       (.I0(readData32_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(ap_done_reg_i_1_n_4));
  LUT6 #(
    .INIT(64'h0008000800080000)) 
    ap_done_reg_i_2
       (.I0(ap_done_reg_i_3_n_4),
        .I1(ap_done_reg_i_4_n_4),
        .I2(ap_done_reg_i_5_n_4),
        .I3(ap_done_reg_i_6_n_4),
        .I4(ap_sync_reg_channel_write_D_reg),
        .I5(push_buf),
        .O(readData32_U0_ap_continue));
  LUT6 #(
    .INIT(64'h00000000F8F8A800)) 
    ap_done_reg_i_3
       (.I0(readData32_U0_ap_done),
        .I1(C_0_i_full_n),
        .I2(ap_sync_reg_channel_write_C_0),
        .I3(C_1_i_full_n),
        .I4(ap_sync_reg_channel_write_C_1),
        .I5(ap_done_reg_i_7_n_4),
        .O(ap_done_reg_i_3_n_4));
  LUT6 #(
    .INIT(64'h00000000F8F8A800)) 
    ap_done_reg_i_4
       (.I0(readData32_U0_ap_done),
        .I1(C_4_i_full_n),
        .I2(ap_sync_reg_channel_write_C_4),
        .I3(C_5_i_full_n),
        .I4(ap_sync_reg_channel_write_C_5),
        .I5(ap_done_reg_i_8_n_4),
        .O(ap_done_reg_i_4_n_4));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_5
       (.I0(ap_sync_reg_channel_write_B_1),
        .I1(B_1_i_full_n),
        .I2(ap_sync_reg_channel_write_B_0),
        .I3(B_0_i_full_n),
        .I4(Q[1]),
        .I5(ap_done_reg),
        .O(ap_done_reg_i_5_n_4));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_6
       (.I0(ap_sync_reg_channel_write_A_1),
        .I1(A_1_i_full_n),
        .I2(ap_sync_reg_channel_write_A_0),
        .I3(A_0_i_full_n),
        .I4(Q[1]),
        .I5(ap_done_reg),
        .O(ap_done_reg_i_6_n_4));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_7
       (.I0(ap_sync_reg_channel_write_C_3),
        .I1(C_3_i_full_n),
        .I2(ap_sync_reg_channel_write_C_2),
        .I3(C_2_i_full_n),
        .I4(Q[1]),
        .I5(ap_done_reg),
        .O(ap_done_reg_i_7_n_4));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_8
       (.I0(ap_sync_reg_channel_write_C_7),
        .I1(C_7_i_full_n),
        .I2(ap_sync_reg_channel_write_C_6),
        .I3(C_6_i_full_n),
        .I4(Q[1]),
        .I5(ap_done_reg),
        .O(ap_done_reg_i_8_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_4),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD00000FFF00000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(readData32_U0_D_output_AXI_out_write),
        .I4(ap_rst_n),
        .I5(exitcond_flatten_i_i_fu_571_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter10_i_1
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(readData32_U0_D_output_AXI_out_write),
        .O(ap_enable_reg_pp0_iter10_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter10_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(exitcond_flatten_i_i_fu_571_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .O(ap_block_pp0_stage0_subdone31_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter3_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(1'b1),
        .Q(ap_enable_reg_pp0_iter3_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(ap_enable_reg_pp0_iter3_reg_r_n_4),
        .Q(ap_enable_reg_pp0_iter4_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(ap_enable_reg_pp0_iter4_reg_r_n_4),
        .Q(ap_enable_reg_pp0_iter5_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(ap_enable_reg_pp0_iter5_reg_r_n_4),
        .Q(ap_enable_reg_pp0_iter6_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(ap_enable_reg_pp0_iter6_reg_r_n_4),
        .Q(ap_enable_reg_pp0_iter7_reg_r_n_4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\readData32_U0/ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter8_reg_gate
       (.I0(ap_enable_reg_pp0_iter8_reg_readData32_U0_ap_enable_reg_pp0_iter8_reg_r_n_4),
        .I1(ap_enable_reg_pp0_iter8_reg_r_n_4),
        .O(ap_enable_reg_pp0_iter8_reg_gate_n_4));
  FDRE ap_enable_reg_pp0_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(ap_enable_reg_pp0_iter7_reg_r_n_4),
        .Q(ap_enable_reg_pp0_iter8_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter8_reg_readData32_U0_ap_enable_reg_pp0_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r_n_4),
        .Q(ap_enable_reg_pp0_iter8_reg_readData32_U0_ap_enable_reg_pp0_iter8_reg_r_n_4),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(ap_enable_reg_pp0_iter8_reg_gate_n_4),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDDD00000FFF00000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_state13),
        .I4(ap_rst_n),
        .I5(exitcond_flatten8_i_s_fu_743_p2),
        .O(ap_enable_reg_pp1_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(ap_enable_reg_pp1_iter9_reg_gate_n_4),
        .Q(ap_enable_reg_pp1_iter10),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp1_iter11_i_1
       (.I0(ap_enable_reg_pp1_iter10),
        .I1(ap_enable_reg_pp1_iter11_reg_n_4),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state13),
        .I4(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter11_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter11_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter11_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_rst_n),
        .I3(exitcond_flatten8_i_s_fu_743_p2),
        .I4(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(1'b1),
        .Q(ap_enable_reg_pp1_iter4_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(ap_enable_reg_pp1_iter4_reg_r_n_4),
        .Q(ap_enable_reg_pp1_iter5_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(ap_enable_reg_pp1_iter5_reg_r_n_4),
        .Q(ap_enable_reg_pp1_iter6_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter7_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(ap_enable_reg_pp1_iter6_reg_r_n_4),
        .Q(ap_enable_reg_pp1_iter7_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(ap_enable_reg_pp1_iter7_reg_r_n_4),
        .Q(ap_enable_reg_pp1_iter8_reg_r_n_4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\readData32_U0/ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter9_reg_gate
       (.I0(ap_enable_reg_pp1_iter9_reg_readData32_U0_ap_enable_reg_pp1_iter9_reg_r_n_4),
        .I1(ap_enable_reg_pp1_iter9_reg_r_n_4),
        .O(ap_enable_reg_pp1_iter9_reg_gate_n_4));
  FDRE ap_enable_reg_pp1_iter9_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(ap_enable_reg_pp1_iter8_reg_r_n_4),
        .Q(ap_enable_reg_pp1_iter9_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter9_reg_readData32_U0_ap_enable_reg_pp1_iter9_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r_n_4),
        .Q(ap_enable_reg_pp1_iter9_reg_readData32_U0_ap_enable_reg_pp1_iter9_reg_r_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD00000FFF00000)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_block_pp2_stage0_subdone),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_CS_fsm_state26),
        .I4(ap_rst_n),
        .I5(exitcond_flatten1_i_s_fu_913_p2),
        .O(ap_enable_reg_pp2_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp2_iter10_i_1
       (.I0(ap_enable_reg_pp2_iter9),
        .I1(ap_enable_reg_pp2_iter10_reg_n_4),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state26),
        .I4(ap_block_pp2_stage0_subdone),
        .O(ap_enable_reg_pp2_iter10_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter10_i_1_n_4),
        .Q(ap_enable_reg_pp2_iter10_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_rst_n),
        .I3(exitcond_flatten1_i_s_fu_913_p2),
        .I4(ap_block_pp2_stage0_subdone),
        .O(ap_enable_reg_pp2_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp2_iter1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp2_iter2_i_1
       (.I0(ap_block_pp2_stage0_subdone),
        .O(ap_block_pp2_stage0_subdone33_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(ap_enable_reg_pp2_iter1),
        .Q(ap_enable_reg_pp2_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp2_iter3_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(1'b1),
        .Q(ap_enable_reg_pp2_iter3_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp2_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(ap_enable_reg_pp2_iter3_reg_r_n_4),
        .Q(ap_enable_reg_pp2_iter4_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp2_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(ap_enable_reg_pp2_iter4_reg_r_n_4),
        .Q(ap_enable_reg_pp2_iter5_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp2_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(ap_enable_reg_pp2_iter5_reg_r_n_4),
        .Q(ap_enable_reg_pp2_iter6_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp2_iter7_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(ap_enable_reg_pp2_iter6_reg_r_n_4),
        .Q(ap_enable_reg_pp2_iter7_reg_r_n_4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\readData32_U0/ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp2_iter2),
        .Q(ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp2_iter8_reg_gate
       (.I0(ap_enable_reg_pp2_iter8_reg_readData32_U0_ap_enable_reg_pp2_iter8_reg_r_n_4),
        .I1(ap_enable_reg_pp2_iter8_reg_r_n_4),
        .O(ap_enable_reg_pp2_iter8_reg_gate_n_4));
  FDRE ap_enable_reg_pp2_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(ap_enable_reg_pp2_iter7_reg_r_n_4),
        .Q(ap_enable_reg_pp2_iter8_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp2_iter8_reg_readData32_U0_ap_enable_reg_pp2_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r_n_4),
        .Q(ap_enable_reg_pp2_iter8_reg_readData32_U0_ap_enable_reg_pp2_iter8_reg_r_n_4),
        .R(1'b0));
  FDRE ap_enable_reg_pp2_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(ap_enable_reg_pp2_iter8_reg_gate_n_4),
        .Q(ap_enable_reg_pp2_iter9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_state38),
        .I2(ap_rst_n),
        .I3(ap_block_pp3_stage0_subdone),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(exitcond_flatten2_i_s_fu_1095_p2),
        .O(ap_enable_reg_pp3_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp3_iter10_i_1
       (.I0(ap_enable_reg_pp3_iter9),
        .I1(ap_enable_reg_pp3_iter10_reg_n_4),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state38),
        .I4(ap_block_pp3_stage0_subdone),
        .O(ap_enable_reg_pp3_iter10_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter10_i_1_n_4),
        .Q(ap_enable_reg_pp3_iter10_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_enable_reg_pp3_iter1_reg_n_4),
        .I2(ap_rst_n),
        .I3(exitcond_flatten2_i_s_fu_1095_p2),
        .I4(ap_block_pp3_stage0_subdone),
        .O(ap_enable_reg_pp3_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp3_iter1_reg_n_4),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(ap_block_pp3_stage0_subdone),
        .O(ap_block_pp3_stage0_subdone32_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(ap_enable_reg_pp3_iter1_reg_n_4),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp3_iter3_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(1'b1),
        .Q(ap_enable_reg_pp3_iter3_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp3_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(ap_enable_reg_pp3_iter3_reg_r_n_4),
        .Q(ap_enable_reg_pp3_iter4_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp3_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(ap_enable_reg_pp3_iter4_reg_r_n_4),
        .Q(ap_enable_reg_pp3_iter5_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp3_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(ap_enable_reg_pp3_iter5_reg_r_n_4),
        .Q(ap_enable_reg_pp3_iter6_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp3_iter7_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(ap_enable_reg_pp3_iter6_reg_r_n_4),
        .Q(ap_enable_reg_pp3_iter7_reg_r_n_4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\readData32_U0/ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp3_iter2),
        .Q(ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp3_iter8_reg_gate
       (.I0(ap_enable_reg_pp3_iter8_reg_readData32_U0_ap_enable_reg_pp3_iter8_reg_r_n_4),
        .I1(ap_enable_reg_pp3_iter8_reg_r_n_4),
        .O(ap_enable_reg_pp3_iter8_reg_gate_n_4));
  FDRE ap_enable_reg_pp3_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(ap_enable_reg_pp3_iter7_reg_r_n_4),
        .Q(ap_enable_reg_pp3_iter8_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp3_iter8_reg_readData32_U0_ap_enable_reg_pp3_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r_n_4),
        .Q(ap_enable_reg_pp3_iter8_reg_readData32_U0_ap_enable_reg_pp3_iter8_reg_r_n_4),
        .R(1'b0));
  FDRE ap_enable_reg_pp3_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(ap_enable_reg_pp3_iter8_reg_gate_n_4),
        .Q(ap_enable_reg_pp3_iter9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT5 #(
    .INIT(32'hA080A0A0)) 
    ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp0_stage0_01001),
        .I2(ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg_n_4),
        .I3(exitcond_flatten_i_i_reg_1226_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_2
       (.I0(\A_AXI_addr_read_reg_1277_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(I_RVALID),
        .O(ap_block_pp0_stage0_01001));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_1_n_4),
        .Q(ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT5 #(
    .INIT(32'hA080A0A0)) 
    ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp1_stage0_01001),
        .I2(ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg_n_4),
        .I3(exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg),
        .I4(ap_enable_reg_pp1_iter3),
        .O(ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_2
       (.I0(\B_AXI_addr_read_reg_1351_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter10),
        .I2(\state_reg[0] ),
        .O(ap_block_pp1_stage0_01001));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_1_n_4),
        .Q(ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT5 #(
    .INIT(32'hA080A0A0)) 
    ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp2_stage0_01001),
        .I2(ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg_n_4),
        .I3(exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg),
        .I4(ap_enable_reg_pp2_iter2),
        .O(ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_2
       (.I0(\C_AXI_addr_read_reg_1418_reg[0]_0 ),
        .I1(ap_enable_reg_pp2_iter9),
        .I2(\state_reg[0]_0 ),
        .O(ap_block_pp2_stage0_01001));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_1_n_4),
        .Q(ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT5 #(
    .INIT(32'hA080A0A0)) 
    ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp3_stage0_01001),
        .I2(ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg_n_4),
        .I3(exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg),
        .I4(ap_enable_reg_pp3_iter2),
        .O(ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_2
       (.I0(\exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 ),
        .I1(ap_enable_reg_pp3_iter9),
        .I2(\state_reg[0]_1 ),
        .O(ap_block_pp3_stage0_01001));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_1_n_4),
        .Q(ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg_n_4),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_A_0_i_1
       (.I0(ap_sync_reg_channel_write_A_0),
        .I1(A_0_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_A_0));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_A_1_i_1
       (.I0(ap_sync_reg_channel_write_A_1),
        .I1(A_1_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_A_1));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_B_0_i_1
       (.I0(ap_sync_reg_channel_write_B_0),
        .I1(B_0_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_B_0));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_B_1_i_1
       (.I0(ap_sync_reg_channel_write_B_1),
        .I1(B_1_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_B_1));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_C_0_i_1
       (.I0(ap_sync_reg_channel_write_C_0),
        .I1(C_0_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_C_0));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_C_1_i_1
       (.I0(ap_sync_reg_channel_write_C_1),
        .I1(C_1_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_C_1));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_C_2_i_1
       (.I0(ap_sync_reg_channel_write_C_2),
        .I1(C_2_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_C_2));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_C_3_i_1
       (.I0(ap_sync_reg_channel_write_C_3),
        .I1(C_3_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_C_3));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_C_4_i_1
       (.I0(ap_sync_reg_channel_write_C_4),
        .I1(C_4_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_C_4));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_C_5_i_1
       (.I0(ap_sync_reg_channel_write_C_5),
        .I1(C_5_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_C_5));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_C_6_i_1
       (.I0(ap_sync_reg_channel_write_C_6),
        .I1(C_6_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_C_6));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    ap_sync_reg_channel_write_C_7_i_1
       (.I0(readData32_U0_ap_continue),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .O(ap_sync_reg_channel_write_D));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_C_7_i_2
       (.I0(ap_sync_reg_channel_write_C_7),
        .I1(C_7_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_C_7));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_D_i_1
       (.I0(ap_sync_reg_channel_write_D_reg),
        .I1(D_i_full_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_D));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count[1]_i_2 
       (.I0(Q[1]),
        .I1(ap_done_reg),
        .O(readData32_U0_ap_done));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \data_p1[31]_i_3 
       (.I0(ap_reg_ioackin_m_axi_A_AXI_ARREADY143_out),
        .I1(ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg_n_4),
        .I2(gmem0_ARREADY),
        .I3(I_RVALID),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(\A_AXI_addr_read_reg_1277_reg[0]_0 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \data_p1[31]_i_3__0 
       (.I0(ap_reg_ioackin_m_axi_B_AXI_ARREADY142_out),
        .I1(ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg_n_4),
        .I2(gmem1_ARREADY),
        .I3(\state_reg[0] ),
        .I4(ap_enable_reg_pp1_iter10),
        .I5(\B_AXI_addr_read_reg_1351_reg[0]_0 ),
        .O(ap_block_pp1_stage0_subdone));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \data_p1[31]_i_3__1 
       (.I0(ap_reg_ioackin_m_axi_C_AXI_ARREADY141_out),
        .I1(ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg_n_4),
        .I2(gmem2_ARREADY),
        .I3(\state_reg[0]_0 ),
        .I4(ap_enable_reg_pp2_iter9),
        .I5(\C_AXI_addr_read_reg_1418_reg[0]_0 ),
        .O(ap_block_pp2_stage0_subdone));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \data_p1[31]_i_3__2 
       (.I0(ap_reg_ioackin_m_axi_D_input_AXI_ARREADY140_out),
        .I1(ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg_n_4),
        .I2(gmem3_ARREADY),
        .I3(\state_reg[0]_1 ),
        .I4(ap_enable_reg_pp3_iter9),
        .I5(\exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 ),
        .O(ap_block_pp3_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[31]_i_4 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(exitcond_flatten_i_i_reg_1226_pp0_iter1_reg),
        .O(ap_reg_ioackin_m_axi_A_AXI_ARREADY143_out));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[31]_i_4__0 
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg),
        .O(ap_reg_ioackin_m_axi_B_AXI_ARREADY142_out));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[31]_i_4__1 
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg),
        .O(ap_reg_ioackin_m_axi_C_AXI_ARREADY141_out));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[31]_i_4__2 
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg),
        .O(ap_reg_ioackin_m_axi_D_input_AXI_ARREADY140_out));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__10
       (.I0(C_0_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_C_0),
        .O(push_buf_4));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__11
       (.I0(C_1_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_C_1),
        .O(push_buf_5));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__12
       (.I0(C_2_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_C_2),
        .O(push_buf_6));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__13
       (.I0(C_3_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_C_3),
        .O(push_buf_7));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__14
       (.I0(C_4_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_C_4),
        .O(push_buf_8));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__15
       (.I0(C_5_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_C_5),
        .O(push_buf_9));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__16
       (.I0(C_6_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_C_6),
        .O(push_buf_10));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__17
       (.I0(C_7_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_C_7),
        .O(push_buf_11));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__18
       (.I0(D_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_D_reg),
        .O(push_buf));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__6
       (.I0(A_0_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_A_0),
        .O(push_buf_0));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__7
       (.I0(A_1_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_A_1),
        .O(push_buf_1));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__8
       (.I0(B_0_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_B_0),
        .O(push_buf_2));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    empty_n_i_2__9
       (.I0(B_1_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_B_1),
        .O(push_buf_3));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_flatten1_i_s_reg_1362[0]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_block_pp2_stage0_subdone),
        .O(exitcond_flatten1_i_s_reg_13620));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \exitcond_flatten1_i_s_reg_1362[0]_i_2 
       (.I0(\exitcond_flatten1_i_s_reg_1362[0]_i_3_n_4 ),
        .I1(indvar_flatten1_i_i_reg_491_reg__0[0]),
        .I2(indvar_flatten1_i_i_reg_491_reg__0[1]),
        .I3(indvar_flatten1_i_i_reg_491_reg__0[2]),
        .O(exitcond_flatten1_i_s_fu_913_p2));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \exitcond_flatten1_i_s_reg_1362[0]_i_3 
       (.I0(indvar_flatten1_i_i_reg_491_reg__0[4]),
        .I1(indvar_flatten1_i_i_reg_491_reg__0[3]),
        .I2(indvar_flatten1_i_i_reg_491_reg__0[5]),
        .I3(indvar_flatten1_i_i_reg_491_reg__0[6]),
        .I4(indvar_flatten1_i_i_reg_491_reg__0[8]),
        .I5(indvar_flatten1_i_i_reg_491_reg__0[7]),
        .O(\exitcond_flatten1_i_s_reg_1362[0]_i_3_n_4 ));
  FDRE \exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(exitcond_flatten1_i_s_reg_1362),
        .Q(exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg),
        .Q(\exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6_n_4 ));
  FDRE \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(\exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6_n_4 ),
        .Q(\C_AXI_addr_read_reg_1418_reg[0]_0 ),
        .R(1'b0));
  FDRE \exitcond_flatten1_i_s_reg_1362_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(exitcond_flatten1_i_s_fu_913_p2),
        .Q(exitcond_flatten1_i_s_reg_1362),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_flatten2_i_s_reg_1435[0]_i_1 
       (.I0(exitcond_flatten2_i_s_fu_1095_p2),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(exitcond_flatten2_i_s_reg_1435),
        .O(\exitcond_flatten2_i_s_reg_1435[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg[0]_i_1 
       (.I0(exitcond_flatten2_i_s_reg_1435),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg),
        .O(\exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg[0]_i_1_n_4 ));
  FDRE \exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg[0]_i_1_n_4 ),
        .Q(exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg),
        .Q(\exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6_n_4 ));
  FDRE \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6_n_4 ),
        .Q(\exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0 ),
        .Q(exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg),
        .R(1'b0));
  FDRE \exitcond_flatten2_i_s_reg_1435_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten2_i_s_reg_1435[0]_i_1_n_4 ),
        .Q(exitcond_flatten2_i_s_reg_1435),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_flatten8_i_s_reg_1293[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .O(exitcond_flatten8_i_s_reg_12930));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \exitcond_flatten8_i_s_reg_1293[0]_i_2 
       (.I0(\exitcond_flatten8_i_s_reg_1293[0]_i_3_n_4 ),
        .I1(indvar_flatten6_i_i_reg_458_reg__0[0]),
        .I2(indvar_flatten6_i_i_reg_458_reg__0[1]),
        .I3(indvar_flatten6_i_i_reg_458_reg__0[2]),
        .O(exitcond_flatten8_i_s_fu_743_p2));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \exitcond_flatten8_i_s_reg_1293[0]_i_3 
       (.I0(indvar_flatten6_i_i_reg_458_reg__0[4]),
        .I1(indvar_flatten6_i_i_reg_458_reg__0[3]),
        .I2(indvar_flatten6_i_i_reg_458_reg__0[5]),
        .I3(indvar_flatten6_i_i_reg_458_reg__0[6]),
        .I4(indvar_flatten6_i_i_reg_458_reg__0[8]),
        .I5(indvar_flatten6_i_i_reg_458_reg__0[7]),
        .O(\exitcond_flatten8_i_s_reg_1293[0]_i_3_n_4 ));
  FDRE \exitcond_flatten8_i_s_reg_1293_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(exitcond_flatten8_i_s_reg_1293),
        .Q(exitcond_flatten8_i_s_reg_1293_pp1_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .O(ap_block_pp1_stage0_subdone23_in));
  FDRE \exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(exitcond_flatten8_i_s_reg_1293_pp1_iter1_reg),
        .Q(exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg),
        .Q(\exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6_n_4 ));
  FDRE \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6_n_4 ),
        .Q(\B_AXI_addr_read_reg_1351_reg[0]_0 ),
        .R(1'b0));
  FDRE \exitcond_flatten8_i_s_reg_1293_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(exitcond_flatten8_i_s_fu_743_p2),
        .Q(exitcond_flatten8_i_s_reg_1293),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_flatten_i_i_reg_1226[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_flatten_i_i_reg_12260));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \exitcond_flatten_i_i_reg_1226[0]_i_2 
       (.I0(\exitcond_flatten_i_i_reg_1226[0]_i_3_n_4 ),
        .I1(indvar_flatten_i_i_reg_425_reg__0[0]),
        .I2(indvar_flatten_i_i_reg_425_reg__0[1]),
        .I3(indvar_flatten_i_i_reg_425_reg__0[2]),
        .O(exitcond_flatten_i_i_fu_571_p2));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \exitcond_flatten_i_i_reg_1226[0]_i_3 
       (.I0(indvar_flatten_i_i_reg_425_reg__0[3]),
        .I1(indvar_flatten_i_i_reg_425_reg__0[4]),
        .I2(indvar_flatten_i_i_reg_425_reg__0[5]),
        .I3(indvar_flatten_i_i_reg_425_reg__0[6]),
        .I4(indvar_flatten_i_i_reg_425_reg__0[8]),
        .I5(indvar_flatten_i_i_reg_425_reg__0[7]),
        .O(\exitcond_flatten_i_i_reg_1226[0]_i_3_n_4 ));
  FDRE \exitcond_flatten_i_i_reg_1226_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(exitcond_flatten_i_i_reg_1226),
        .Q(exitcond_flatten_i_i_reg_1226_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(exitcond_flatten_i_i_reg_1226_pp0_iter1_reg),
        .Q(\exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6_n_4 ));
  FDRE \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(\exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6_n_4 ),
        .Q(\A_AXI_addr_read_reg_1277_reg[0]_0 ),
        .R(1'b0));
  FDRE \exitcond_flatten_i_i_reg_1226_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(exitcond_flatten_i_i_fu_571_p2),
        .Q(exitcond_flatten_i_i_reg_1226),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \i_1_i_i_reg_535[4]_i_1 
       (.I0(exitcond_flatten2_i_s_reg_1435),
        .I1(ap_enable_reg_pp3_iter1_reg_n_4),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(ap_CS_fsm_pp3_stage0),
        .O(i_1_i_i_reg_5350));
  FDRE \i_1_i_i_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(i_1_i_i_reg_5350),
        .D(tmp_1_mid2_v_i_i_reg_1449_reg__0[0]),
        .Q(i_1_i_i_reg_535[0]),
        .R(ap_CS_fsm_state38));
  FDRE \i_1_i_i_reg_535_reg[1] 
       (.C(ap_clk),
        .CE(i_1_i_i_reg_5350),
        .D(tmp_1_mid2_v_i_i_reg_1449_reg__0[1]),
        .Q(i_1_i_i_reg_535[1]),
        .R(ap_CS_fsm_state38));
  FDRE \i_1_i_i_reg_535_reg[2] 
       (.C(ap_clk),
        .CE(i_1_i_i_reg_5350),
        .D(tmp_1_mid2_v_i_i_reg_1449_reg__0[2]),
        .Q(i_1_i_i_reg_535[2]),
        .R(ap_CS_fsm_state38));
  FDRE \i_1_i_i_reg_535_reg[3] 
       (.C(ap_clk),
        .CE(i_1_i_i_reg_5350),
        .D(tmp_1_mid2_v_i_i_reg_1449_reg__0[3]),
        .Q(i_1_i_i_reg_535[3]),
        .R(ap_CS_fsm_state38));
  FDRE \i_1_i_i_reg_535_reg[4] 
       (.C(ap_clk),
        .CE(i_1_i_i_reg_5350),
        .D(tmp_1_mid2_v_i_i_reg_1449_reg__0[4]),
        .Q(i_1_i_i_reg_535[4]),
        .R(ap_CS_fsm_state38));
  LUT5 #(
    .INIT(32'hF0F0D0F0)) 
    \i_i_i_reg_436[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(readData32_U0_D_output_AXI_out_write),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(exitcond_flatten_i_i_reg_1226),
        .O(i_i_i_reg_436));
  LUT4 #(
    .INIT(16'h0200)) 
    \i_i_i_reg_436[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten_i_i_reg_1226),
        .I3(ap_enable_reg_pp0_iter1),
        .O(i_i_i_reg_4360));
  FDRE \i_i_i_reg_436_reg[0] 
       (.C(ap_clk),
        .CE(i_i_i_reg_4360),
        .D(tmp_mid2_v_i_i_reg_1240_reg__0[0]),
        .Q(\i_i_i_reg_436_reg_n_4_[0] ),
        .R(i_i_i_reg_436));
  FDRE \i_i_i_reg_436_reg[1] 
       (.C(ap_clk),
        .CE(i_i_i_reg_4360),
        .D(tmp_mid2_v_i_i_reg_1240_reg__0[1]),
        .Q(\i_i_i_reg_436_reg_n_4_[1] ),
        .R(i_i_i_reg_436));
  FDRE \i_i_i_reg_436_reg[2] 
       (.C(ap_clk),
        .CE(i_i_i_reg_4360),
        .D(tmp_mid2_v_i_i_reg_1240_reg__0[2]),
        .Q(\i_i_i_reg_436_reg_n_4_[2] ),
        .R(i_i_i_reg_436));
  FDRE \i_i_i_reg_436_reg[3] 
       (.C(ap_clk),
        .CE(i_i_i_reg_4360),
        .D(tmp_mid2_v_i_i_reg_1240_reg__0[3]),
        .Q(\i_i_i_reg_436_reg_n_4_[3] ),
        .R(i_i_i_reg_436));
  FDRE \i_i_i_reg_436_reg[4] 
       (.C(ap_clk),
        .CE(i_i_i_reg_4360),
        .D(tmp_mid2_v_i_i_reg_1240_reg__0[4]),
        .Q(\i_i_i_reg_436_reg_n_4_[4] ),
        .R(i_i_i_reg_436));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten1_i_i_reg_491[0]_i_1 
       (.I0(indvar_flatten1_i_i_reg_491_reg__0[0]),
        .O(indvar_flatten_next2_fu_919_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten1_i_i_reg_491[1]_i_1 
       (.I0(indvar_flatten1_i_i_reg_491_reg__0[0]),
        .I1(indvar_flatten1_i_i_reg_491_reg__0[1]),
        .O(indvar_flatten_next2_fu_919_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten1_i_i_reg_491[2]_i_1 
       (.I0(indvar_flatten1_i_i_reg_491_reg__0[0]),
        .I1(indvar_flatten1_i_i_reg_491_reg__0[1]),
        .I2(indvar_flatten1_i_i_reg_491_reg__0[2]),
        .O(indvar_flatten_next2_fu_919_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten1_i_i_reg_491[3]_i_1 
       (.I0(indvar_flatten1_i_i_reg_491_reg__0[1]),
        .I1(indvar_flatten1_i_i_reg_491_reg__0[0]),
        .I2(indvar_flatten1_i_i_reg_491_reg__0[2]),
        .I3(indvar_flatten1_i_i_reg_491_reg__0[3]),
        .O(indvar_flatten_next2_fu_919_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten1_i_i_reg_491[4]_i_1 
       (.I0(indvar_flatten1_i_i_reg_491_reg__0[2]),
        .I1(indvar_flatten1_i_i_reg_491_reg__0[0]),
        .I2(indvar_flatten1_i_i_reg_491_reg__0[1]),
        .I3(indvar_flatten1_i_i_reg_491_reg__0[3]),
        .I4(indvar_flatten1_i_i_reg_491_reg__0[4]),
        .O(indvar_flatten_next2_fu_919_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten1_i_i_reg_491[5]_i_1 
       (.I0(indvar_flatten1_i_i_reg_491_reg__0[3]),
        .I1(indvar_flatten1_i_i_reg_491_reg__0[1]),
        .I2(indvar_flatten1_i_i_reg_491_reg__0[0]),
        .I3(indvar_flatten1_i_i_reg_491_reg__0[2]),
        .I4(indvar_flatten1_i_i_reg_491_reg__0[4]),
        .I5(indvar_flatten1_i_i_reg_491_reg__0[5]),
        .O(indvar_flatten_next2_fu_919_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten1_i_i_reg_491[6]_i_1 
       (.I0(\indvar_flatten1_i_i_reg_491[8]_i_2_n_4 ),
        .I1(indvar_flatten1_i_i_reg_491_reg__0[6]),
        .O(indvar_flatten_next2_fu_919_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten1_i_i_reg_491[7]_i_1 
       (.I0(\indvar_flatten1_i_i_reg_491[8]_i_2_n_4 ),
        .I1(indvar_flatten1_i_i_reg_491_reg__0[6]),
        .I2(indvar_flatten1_i_i_reg_491_reg__0[7]),
        .O(indvar_flatten_next2_fu_919_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten1_i_i_reg_491[8]_i_1 
       (.I0(indvar_flatten1_i_i_reg_491_reg__0[6]),
        .I1(\indvar_flatten1_i_i_reg_491[8]_i_2_n_4 ),
        .I2(indvar_flatten1_i_i_reg_491_reg__0[7]),
        .I3(indvar_flatten1_i_i_reg_491_reg__0[8]),
        .O(indvar_flatten_next2_fu_919_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten1_i_i_reg_491[8]_i_2 
       (.I0(indvar_flatten1_i_i_reg_491_reg__0[5]),
        .I1(indvar_flatten1_i_i_reg_491_reg__0[3]),
        .I2(indvar_flatten1_i_i_reg_491_reg__0[1]),
        .I3(indvar_flatten1_i_i_reg_491_reg__0[0]),
        .I4(indvar_flatten1_i_i_reg_491_reg__0[2]),
        .I5(indvar_flatten1_i_i_reg_491_reg__0[4]),
        .O(\indvar_flatten1_i_i_reg_491[8]_i_2_n_4 ));
  FDRE \indvar_flatten1_i_i_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(indvar_flatten_next2_fu_919_p2[0]),
        .Q(indvar_flatten1_i_i_reg_491_reg__0[0]),
        .R(ap_CS_fsm_state26));
  FDRE \indvar_flatten1_i_i_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(indvar_flatten_next2_fu_919_p2[1]),
        .Q(indvar_flatten1_i_i_reg_491_reg__0[1]),
        .R(ap_CS_fsm_state26));
  FDRE \indvar_flatten1_i_i_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(indvar_flatten_next2_fu_919_p2[2]),
        .Q(indvar_flatten1_i_i_reg_491_reg__0[2]),
        .R(ap_CS_fsm_state26));
  FDRE \indvar_flatten1_i_i_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(indvar_flatten_next2_fu_919_p2[3]),
        .Q(indvar_flatten1_i_i_reg_491_reg__0[3]),
        .R(ap_CS_fsm_state26));
  FDRE \indvar_flatten1_i_i_reg_491_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(indvar_flatten_next2_fu_919_p2[4]),
        .Q(indvar_flatten1_i_i_reg_491_reg__0[4]),
        .R(ap_CS_fsm_state26));
  FDRE \indvar_flatten1_i_i_reg_491_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(indvar_flatten_next2_fu_919_p2[5]),
        .Q(indvar_flatten1_i_i_reg_491_reg__0[5]),
        .R(ap_CS_fsm_state26));
  FDRE \indvar_flatten1_i_i_reg_491_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(indvar_flatten_next2_fu_919_p2[6]),
        .Q(indvar_flatten1_i_i_reg_491_reg__0[6]),
        .R(ap_CS_fsm_state26));
  FDRE \indvar_flatten1_i_i_reg_491_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(indvar_flatten_next2_fu_919_p2[7]),
        .Q(indvar_flatten1_i_i_reg_491_reg__0[7]),
        .R(ap_CS_fsm_state26));
  FDRE \indvar_flatten1_i_i_reg_491_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(indvar_flatten_next2_fu_919_p2[8]),
        .Q(indvar_flatten1_i_i_reg_491_reg__0[8]),
        .R(ap_CS_fsm_state26));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten2_i_i_reg_524[0]_i_1 
       (.I0(indvar_flatten2_i_i_reg_524_reg__0[0]),
        .O(indvar_flatten_next1_fu_1101_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten2_i_i_reg_524[1]_i_1 
       (.I0(indvar_flatten2_i_i_reg_524_reg__0[0]),
        .I1(indvar_flatten2_i_i_reg_524_reg__0[1]),
        .O(indvar_flatten_next1_fu_1101_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten2_i_i_reg_524[2]_i_1 
       (.I0(indvar_flatten2_i_i_reg_524_reg__0[0]),
        .I1(indvar_flatten2_i_i_reg_524_reg__0[1]),
        .I2(indvar_flatten2_i_i_reg_524_reg__0[2]),
        .O(indvar_flatten_next1_fu_1101_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten2_i_i_reg_524[3]_i_1 
       (.I0(indvar_flatten2_i_i_reg_524_reg__0[1]),
        .I1(indvar_flatten2_i_i_reg_524_reg__0[0]),
        .I2(indvar_flatten2_i_i_reg_524_reg__0[2]),
        .I3(indvar_flatten2_i_i_reg_524_reg__0[3]),
        .O(indvar_flatten_next1_fu_1101_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten2_i_i_reg_524[4]_i_1 
       (.I0(indvar_flatten2_i_i_reg_524_reg__0[2]),
        .I1(indvar_flatten2_i_i_reg_524_reg__0[0]),
        .I2(indvar_flatten2_i_i_reg_524_reg__0[1]),
        .I3(indvar_flatten2_i_i_reg_524_reg__0[3]),
        .I4(indvar_flatten2_i_i_reg_524_reg__0[4]),
        .O(indvar_flatten_next1_fu_1101_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten2_i_i_reg_524[5]_i_1 
       (.I0(indvar_flatten2_i_i_reg_524_reg__0[3]),
        .I1(indvar_flatten2_i_i_reg_524_reg__0[1]),
        .I2(indvar_flatten2_i_i_reg_524_reg__0[0]),
        .I3(indvar_flatten2_i_i_reg_524_reg__0[2]),
        .I4(indvar_flatten2_i_i_reg_524_reg__0[4]),
        .I5(indvar_flatten2_i_i_reg_524_reg__0[5]),
        .O(indvar_flatten_next1_fu_1101_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten2_i_i_reg_524[6]_i_1 
       (.I0(\indvar_flatten2_i_i_reg_524[8]_i_2_n_4 ),
        .I1(indvar_flatten2_i_i_reg_524_reg__0[6]),
        .O(indvar_flatten_next1_fu_1101_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten2_i_i_reg_524[7]_i_1 
       (.I0(\indvar_flatten2_i_i_reg_524[8]_i_2_n_4 ),
        .I1(indvar_flatten2_i_i_reg_524_reg__0[6]),
        .I2(indvar_flatten2_i_i_reg_524_reg__0[7]),
        .O(indvar_flatten_next1_fu_1101_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten2_i_i_reg_524[8]_i_1 
       (.I0(indvar_flatten2_i_i_reg_524_reg__0[6]),
        .I1(\indvar_flatten2_i_i_reg_524[8]_i_2_n_4 ),
        .I2(indvar_flatten2_i_i_reg_524_reg__0[7]),
        .I3(indvar_flatten2_i_i_reg_524_reg__0[8]),
        .O(indvar_flatten_next1_fu_1101_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten2_i_i_reg_524[8]_i_2 
       (.I0(indvar_flatten2_i_i_reg_524_reg__0[5]),
        .I1(indvar_flatten2_i_i_reg_524_reg__0[3]),
        .I2(indvar_flatten2_i_i_reg_524_reg__0[1]),
        .I3(indvar_flatten2_i_i_reg_524_reg__0[0]),
        .I4(indvar_flatten2_i_i_reg_524_reg__0[2]),
        .I5(indvar_flatten2_i_i_reg_524_reg__0[4]),
        .O(\indvar_flatten2_i_i_reg_524[8]_i_2_n_4 ));
  FDRE \indvar_flatten2_i_i_reg_524_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(indvar_flatten_next1_fu_1101_p2[0]),
        .Q(indvar_flatten2_i_i_reg_524_reg__0[0]),
        .R(ap_CS_fsm_state38));
  FDRE \indvar_flatten2_i_i_reg_524_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(indvar_flatten_next1_fu_1101_p2[1]),
        .Q(indvar_flatten2_i_i_reg_524_reg__0[1]),
        .R(ap_CS_fsm_state38));
  FDRE \indvar_flatten2_i_i_reg_524_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(indvar_flatten_next1_fu_1101_p2[2]),
        .Q(indvar_flatten2_i_i_reg_524_reg__0[2]),
        .R(ap_CS_fsm_state38));
  FDRE \indvar_flatten2_i_i_reg_524_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(indvar_flatten_next1_fu_1101_p2[3]),
        .Q(indvar_flatten2_i_i_reg_524_reg__0[3]),
        .R(ap_CS_fsm_state38));
  FDRE \indvar_flatten2_i_i_reg_524_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(indvar_flatten_next1_fu_1101_p2[4]),
        .Q(indvar_flatten2_i_i_reg_524_reg__0[4]),
        .R(ap_CS_fsm_state38));
  FDRE \indvar_flatten2_i_i_reg_524_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(indvar_flatten_next1_fu_1101_p2[5]),
        .Q(indvar_flatten2_i_i_reg_524_reg__0[5]),
        .R(ap_CS_fsm_state38));
  FDRE \indvar_flatten2_i_i_reg_524_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(indvar_flatten_next1_fu_1101_p2[6]),
        .Q(indvar_flatten2_i_i_reg_524_reg__0[6]),
        .R(ap_CS_fsm_state38));
  FDRE \indvar_flatten2_i_i_reg_524_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(indvar_flatten_next1_fu_1101_p2[7]),
        .Q(indvar_flatten2_i_i_reg_524_reg__0[7]),
        .R(ap_CS_fsm_state38));
  FDRE \indvar_flatten2_i_i_reg_524_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(indvar_flatten_next1_fu_1101_p2[8]),
        .Q(indvar_flatten2_i_i_reg_524_reg__0[8]),
        .R(ap_CS_fsm_state38));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten6_i_i_reg_458[0]_i_1 
       (.I0(indvar_flatten6_i_i_reg_458_reg__0[0]),
        .O(indvar_flatten_next7_fu_749_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten6_i_i_reg_458[1]_i_1 
       (.I0(indvar_flatten6_i_i_reg_458_reg__0[0]),
        .I1(indvar_flatten6_i_i_reg_458_reg__0[1]),
        .O(indvar_flatten_next7_fu_749_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten6_i_i_reg_458[2]_i_1 
       (.I0(indvar_flatten6_i_i_reg_458_reg__0[0]),
        .I1(indvar_flatten6_i_i_reg_458_reg__0[1]),
        .I2(indvar_flatten6_i_i_reg_458_reg__0[2]),
        .O(indvar_flatten_next7_fu_749_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten6_i_i_reg_458[3]_i_1 
       (.I0(indvar_flatten6_i_i_reg_458_reg__0[1]),
        .I1(indvar_flatten6_i_i_reg_458_reg__0[0]),
        .I2(indvar_flatten6_i_i_reg_458_reg__0[2]),
        .I3(indvar_flatten6_i_i_reg_458_reg__0[3]),
        .O(indvar_flatten_next7_fu_749_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten6_i_i_reg_458[4]_i_1 
       (.I0(indvar_flatten6_i_i_reg_458_reg__0[2]),
        .I1(indvar_flatten6_i_i_reg_458_reg__0[0]),
        .I2(indvar_flatten6_i_i_reg_458_reg__0[1]),
        .I3(indvar_flatten6_i_i_reg_458_reg__0[3]),
        .I4(indvar_flatten6_i_i_reg_458_reg__0[4]),
        .O(indvar_flatten_next7_fu_749_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten6_i_i_reg_458[5]_i_1 
       (.I0(indvar_flatten6_i_i_reg_458_reg__0[3]),
        .I1(indvar_flatten6_i_i_reg_458_reg__0[1]),
        .I2(indvar_flatten6_i_i_reg_458_reg__0[0]),
        .I3(indvar_flatten6_i_i_reg_458_reg__0[2]),
        .I4(indvar_flatten6_i_i_reg_458_reg__0[4]),
        .I5(indvar_flatten6_i_i_reg_458_reg__0[5]),
        .O(indvar_flatten_next7_fu_749_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten6_i_i_reg_458[6]_i_1 
       (.I0(\indvar_flatten6_i_i_reg_458[8]_i_2_n_4 ),
        .I1(indvar_flatten6_i_i_reg_458_reg__0[6]),
        .O(indvar_flatten_next7_fu_749_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten6_i_i_reg_458[7]_i_1 
       (.I0(\indvar_flatten6_i_i_reg_458[8]_i_2_n_4 ),
        .I1(indvar_flatten6_i_i_reg_458_reg__0[6]),
        .I2(indvar_flatten6_i_i_reg_458_reg__0[7]),
        .O(indvar_flatten_next7_fu_749_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten6_i_i_reg_458[8]_i_1 
       (.I0(indvar_flatten6_i_i_reg_458_reg__0[6]),
        .I1(\indvar_flatten6_i_i_reg_458[8]_i_2_n_4 ),
        .I2(indvar_flatten6_i_i_reg_458_reg__0[7]),
        .I3(indvar_flatten6_i_i_reg_458_reg__0[8]),
        .O(indvar_flatten_next7_fu_749_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten6_i_i_reg_458[8]_i_2 
       (.I0(indvar_flatten6_i_i_reg_458_reg__0[5]),
        .I1(indvar_flatten6_i_i_reg_458_reg__0[3]),
        .I2(indvar_flatten6_i_i_reg_458_reg__0[1]),
        .I3(indvar_flatten6_i_i_reg_458_reg__0[0]),
        .I4(indvar_flatten6_i_i_reg_458_reg__0[2]),
        .I5(indvar_flatten6_i_i_reg_458_reg__0[4]),
        .O(\indvar_flatten6_i_i_reg_458[8]_i_2_n_4 ));
  FDRE \indvar_flatten6_i_i_reg_458_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(indvar_flatten_next7_fu_749_p2[0]),
        .Q(indvar_flatten6_i_i_reg_458_reg__0[0]),
        .R(ap_CS_fsm_state13));
  FDRE \indvar_flatten6_i_i_reg_458_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(indvar_flatten_next7_fu_749_p2[1]),
        .Q(indvar_flatten6_i_i_reg_458_reg__0[1]),
        .R(ap_CS_fsm_state13));
  FDRE \indvar_flatten6_i_i_reg_458_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(indvar_flatten_next7_fu_749_p2[2]),
        .Q(indvar_flatten6_i_i_reg_458_reg__0[2]),
        .R(ap_CS_fsm_state13));
  FDRE \indvar_flatten6_i_i_reg_458_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(indvar_flatten_next7_fu_749_p2[3]),
        .Q(indvar_flatten6_i_i_reg_458_reg__0[3]),
        .R(ap_CS_fsm_state13));
  FDRE \indvar_flatten6_i_i_reg_458_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(indvar_flatten_next7_fu_749_p2[4]),
        .Q(indvar_flatten6_i_i_reg_458_reg__0[4]),
        .R(ap_CS_fsm_state13));
  FDRE \indvar_flatten6_i_i_reg_458_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(indvar_flatten_next7_fu_749_p2[5]),
        .Q(indvar_flatten6_i_i_reg_458_reg__0[5]),
        .R(ap_CS_fsm_state13));
  FDRE \indvar_flatten6_i_i_reg_458_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(indvar_flatten_next7_fu_749_p2[6]),
        .Q(indvar_flatten6_i_i_reg_458_reg__0[6]),
        .R(ap_CS_fsm_state13));
  FDRE \indvar_flatten6_i_i_reg_458_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(indvar_flatten_next7_fu_749_p2[7]),
        .Q(indvar_flatten6_i_i_reg_458_reg__0[7]),
        .R(ap_CS_fsm_state13));
  FDRE \indvar_flatten6_i_i_reg_458_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(indvar_flatten_next7_fu_749_p2[8]),
        .Q(indvar_flatten6_i_i_reg_458_reg__0[8]),
        .R(ap_CS_fsm_state13));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_i_i_reg_425[0]_i_1 
       (.I0(indvar_flatten_i_i_reg_425_reg__0[0]),
        .O(indvar_flatten_next_s_fu_577_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_i_i_reg_425[1]_i_1 
       (.I0(indvar_flatten_i_i_reg_425_reg__0[0]),
        .I1(indvar_flatten_i_i_reg_425_reg__0[1]),
        .O(indvar_flatten_next_s_fu_577_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_i_i_reg_425[2]_i_1 
       (.I0(indvar_flatten_i_i_reg_425_reg__0[0]),
        .I1(indvar_flatten_i_i_reg_425_reg__0[1]),
        .I2(indvar_flatten_i_i_reg_425_reg__0[2]),
        .O(indvar_flatten_next_s_fu_577_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_i_i_reg_425[3]_i_1 
       (.I0(indvar_flatten_i_i_reg_425_reg__0[1]),
        .I1(indvar_flatten_i_i_reg_425_reg__0[0]),
        .I2(indvar_flatten_i_i_reg_425_reg__0[2]),
        .I3(indvar_flatten_i_i_reg_425_reg__0[3]),
        .O(indvar_flatten_next_s_fu_577_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_i_i_reg_425[4]_i_1 
       (.I0(indvar_flatten_i_i_reg_425_reg__0[2]),
        .I1(indvar_flatten_i_i_reg_425_reg__0[0]),
        .I2(indvar_flatten_i_i_reg_425_reg__0[1]),
        .I3(indvar_flatten_i_i_reg_425_reg__0[3]),
        .I4(indvar_flatten_i_i_reg_425_reg__0[4]),
        .O(indvar_flatten_next_s_fu_577_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_i_i_reg_425[5]_i_1 
       (.I0(indvar_flatten_i_i_reg_425_reg__0[3]),
        .I1(indvar_flatten_i_i_reg_425_reg__0[1]),
        .I2(indvar_flatten_i_i_reg_425_reg__0[0]),
        .I3(indvar_flatten_i_i_reg_425_reg__0[2]),
        .I4(indvar_flatten_i_i_reg_425_reg__0[4]),
        .I5(indvar_flatten_i_i_reg_425_reg__0[5]),
        .O(indvar_flatten_next_s_fu_577_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_i_i_reg_425[6]_i_1 
       (.I0(\indvar_flatten_i_i_reg_425[8]_i_2_n_4 ),
        .I1(indvar_flatten_i_i_reg_425_reg__0[6]),
        .O(indvar_flatten_next_s_fu_577_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_i_i_reg_425[7]_i_1 
       (.I0(\indvar_flatten_i_i_reg_425[8]_i_2_n_4 ),
        .I1(indvar_flatten_i_i_reg_425_reg__0[6]),
        .I2(indvar_flatten_i_i_reg_425_reg__0[7]),
        .O(indvar_flatten_next_s_fu_577_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_i_i_reg_425[8]_i_1 
       (.I0(indvar_flatten_i_i_reg_425_reg__0[6]),
        .I1(\indvar_flatten_i_i_reg_425[8]_i_2_n_4 ),
        .I2(indvar_flatten_i_i_reg_425_reg__0[7]),
        .I3(indvar_flatten_i_i_reg_425_reg__0[8]),
        .O(indvar_flatten_next_s_fu_577_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_i_i_reg_425[8]_i_2 
       (.I0(indvar_flatten_i_i_reg_425_reg__0[5]),
        .I1(indvar_flatten_i_i_reg_425_reg__0[3]),
        .I2(indvar_flatten_i_i_reg_425_reg__0[1]),
        .I3(indvar_flatten_i_i_reg_425_reg__0[0]),
        .I4(indvar_flatten_i_i_reg_425_reg__0[2]),
        .I5(indvar_flatten_i_i_reg_425_reg__0[4]),
        .O(\indvar_flatten_i_i_reg_425[8]_i_2_n_4 ));
  FDRE \indvar_flatten_i_i_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(indvar_flatten_next_s_fu_577_p2[0]),
        .Q(indvar_flatten_i_i_reg_425_reg__0[0]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \indvar_flatten_i_i_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(indvar_flatten_next_s_fu_577_p2[1]),
        .Q(indvar_flatten_i_i_reg_425_reg__0[1]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \indvar_flatten_i_i_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(indvar_flatten_next_s_fu_577_p2[2]),
        .Q(indvar_flatten_i_i_reg_425_reg__0[2]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \indvar_flatten_i_i_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(indvar_flatten_next_s_fu_577_p2[3]),
        .Q(indvar_flatten_i_i_reg_425_reg__0[3]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \indvar_flatten_i_i_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(indvar_flatten_next_s_fu_577_p2[4]),
        .Q(indvar_flatten_i_i_reg_425_reg__0[4]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \indvar_flatten_i_i_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(indvar_flatten_next_s_fu_577_p2[5]),
        .Q(indvar_flatten_i_i_reg_425_reg__0[5]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \indvar_flatten_i_i_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(indvar_flatten_next_s_fu_577_p2[6]),
        .Q(indvar_flatten_i_i_reg_425_reg__0[6]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \indvar_flatten_i_i_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(indvar_flatten_next_s_fu_577_p2[7]),
        .Q(indvar_flatten_i_i_reg_425_reg__0[7]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \indvar_flatten_i_i_reg_425_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(indvar_flatten_next_s_fu_577_p2[8]),
        .Q(indvar_flatten_i_i_reg_425_reg__0[8]),
        .R(indvar_flatten_i_i_reg_425));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__16 
       (.I0(ap_sync_reg_channel_write_A_0),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(A_0_i_full_n),
        .I4(ADDRBWRADDR),
        .O(\iptr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__17 
       (.I0(ap_sync_reg_channel_write_A_1),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(A_1_i_full_n),
        .I4(\iptr_reg[0]_12 ),
        .O(\iptr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__18 
       (.I0(ap_sync_reg_channel_write_B_0),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(B_0_i_full_n),
        .I4(\iptr_reg[0]_13 ),
        .O(\iptr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__19 
       (.I0(ap_sync_reg_channel_write_B_1),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(B_1_i_full_n),
        .I4(\iptr_reg[0]_14 ),
        .O(\iptr_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__20 
       (.I0(ap_sync_reg_channel_write_C_0),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(C_0_i_full_n),
        .I4(\iptr_reg[0]_15 ),
        .O(\iptr_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__21 
       (.I0(ap_sync_reg_channel_write_C_1),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(C_1_i_full_n),
        .I4(\iptr_reg[0]_16 ),
        .O(\iptr_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__22 
       (.I0(ap_sync_reg_channel_write_C_2),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(C_2_i_full_n),
        .I4(\iptr_reg[0]_17 ),
        .O(\iptr_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__23 
       (.I0(ap_sync_reg_channel_write_C_3),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(C_3_i_full_n),
        .I4(\iptr_reg[0]_18 ),
        .O(\iptr_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__24 
       (.I0(ap_sync_reg_channel_write_C_4),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(C_4_i_full_n),
        .I4(\iptr_reg[0]_19 ),
        .O(\iptr_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__25 
       (.I0(ap_sync_reg_channel_write_C_5),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(C_5_i_full_n),
        .I4(\iptr_reg[0]_20 ),
        .O(\iptr_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__26 
       (.I0(ap_sync_reg_channel_write_C_6),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(C_6_i_full_n),
        .I4(\iptr_reg[0]_21 ),
        .O(\iptr_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__27 
       (.I0(ap_sync_reg_channel_write_C_7),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(C_7_i_full_n),
        .I4(\iptr_reg[0]_22 ),
        .O(\iptr_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1__28 
       (.I0(ap_sync_reg_channel_write_D_reg),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(D_i_full_n),
        .I4(\iptr_reg[0]_23 ),
        .O(\iptr_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \j_1_i_i_reg_502[4]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_block_pp2_stage0_subdone),
        .I2(exitcond_flatten1_i_s_reg_1362),
        .I3(ap_enable_reg_pp2_iter1),
        .O(j_1_i_i_reg_5020));
  FDRE \j_1_i_i_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(j_1_i_i_reg_5020),
        .D(tmp_8_mid2_v_i_i_reg_1377_reg__0[0]),
        .Q(j_1_i_i_reg_502[0]),
        .R(ap_CS_fsm_state26));
  FDRE \j_1_i_i_reg_502_reg[1] 
       (.C(ap_clk),
        .CE(j_1_i_i_reg_5020),
        .D(tmp_8_mid2_v_i_i_reg_1377_reg__0[1]),
        .Q(j_1_i_i_reg_502[1]),
        .R(ap_CS_fsm_state26));
  FDRE \j_1_i_i_reg_502_reg[2] 
       (.C(ap_clk),
        .CE(j_1_i_i_reg_5020),
        .D(tmp_8_mid2_v_i_i_reg_1377_reg__0[2]),
        .Q(j_1_i_i_reg_502[2]),
        .R(ap_CS_fsm_state26));
  FDRE \j_1_i_i_reg_502_reg[3] 
       (.C(ap_clk),
        .CE(j_1_i_i_reg_5020),
        .D(tmp_8_mid2_v_i_i_reg_1377_reg__0[3]),
        .Q(j_1_i_i_reg_502[3]),
        .R(ap_CS_fsm_state26));
  FDRE \j_1_i_i_reg_502_reg[4] 
       (.C(ap_clk),
        .CE(j_1_i_i_reg_5020),
        .D(tmp_8_mid2_v_i_i_reg_1377_reg__0[4]),
        .Q(j_1_i_i_reg_502[4]),
        .R(ap_CS_fsm_state26));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_i_reg_480[0]_i_1 
       (.I0(j_i_i_reg_480[0]),
        .O(j_fu_797_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'h66626666)) 
    \j_i_i_reg_480[1]_i_1 
       (.I0(j_i_i_reg_480[0]),
        .I1(j_i_i_reg_480[1]),
        .I2(j_i_i_reg_480[2]),
        .I3(j_i_i_reg_480[3]),
        .I4(j_i_i_reg_480[4]),
        .O(j_fu_797_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_i_reg_480[2]_i_1 
       (.I0(j_i_i_reg_480[0]),
        .I1(j_i_i_reg_480[1]),
        .I2(j_i_i_reg_480[2]),
        .O(j_fu_797_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_i_reg_480[3]_i_1 
       (.I0(j_i_i_reg_480[0]),
        .I1(j_i_i_reg_480[1]),
        .I2(j_i_i_reg_480[2]),
        .I3(j_i_i_reg_480[3]),
        .O(j_fu_797_p2[3]));
  LUT4 #(
    .INIT(16'h0020)) 
    \j_i_i_reg_480[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_flatten8_i_s_fu_743_p2),
        .O(indvar_flatten6_i_i_reg_4580));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT5 #(
    .INIT(32'h7FFB8000)) 
    \j_i_i_reg_480[4]_i_2 
       (.I0(j_i_i_reg_480[0]),
        .I1(j_i_i_reg_480[1]),
        .I2(j_i_i_reg_480[2]),
        .I3(j_i_i_reg_480[3]),
        .I4(j_i_i_reg_480[4]),
        .O(j_fu_797_p2[4]));
  FDRE \j_i_i_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(j_fu_797_p2[0]),
        .Q(j_i_i_reg_480[0]),
        .R(ap_CS_fsm_state13));
  FDRE \j_i_i_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(j_fu_797_p2[1]),
        .Q(j_i_i_reg_480[1]),
        .R(ap_CS_fsm_state13));
  FDRE \j_i_i_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(j_fu_797_p2[2]),
        .Q(j_i_i_reg_480[2]),
        .R(ap_CS_fsm_state13));
  FDRE \j_i_i_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(j_fu_797_p2[3]),
        .Q(j_i_i_reg_480[3]),
        .R(ap_CS_fsm_state13));
  FDRE \j_i_i_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(j_fu_797_p2[4]),
        .Q(j_i_i_reg_480[4]),
        .R(ap_CS_fsm_state13));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT5 #(
    .INIT(32'hFF00FD00)) 
    \j_mid2_i_i_reg_1302[1]_i_1 
       (.I0(j_i_i_reg_480[4]),
        .I1(j_i_i_reg_480[3]),
        .I2(j_i_i_reg_480[2]),
        .I3(j_i_i_reg_480[1]),
        .I4(j_i_i_reg_480[0]),
        .O(j_mid2_i_i_fu_767_p3[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \j_mid2_i_i_reg_1302[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(exitcond_flatten8_i_s_fu_743_p2),
        .O(j_mid2_i_i_reg_13020));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \j_mid2_i_i_reg_1302[4]_i_2 
       (.I0(j_i_i_reg_480[4]),
        .I1(j_i_i_reg_480[3]),
        .I2(j_i_i_reg_480[2]),
        .I3(j_i_i_reg_480[1]),
        .I4(j_i_i_reg_480[0]),
        .O(j_mid2_i_i_fu_767_p3[4]));
  FDRE \j_mid2_i_i_reg_1302_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(j_mid2_i_i_reg_1302[0]),
        .Q(j_mid2_i_i_reg_1302_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(j_mid2_i_i_reg_1302[1]),
        .Q(j_mid2_i_i_reg_1302_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(j_mid2_i_i_reg_1302[2]),
        .Q(j_mid2_i_i_reg_1302_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(j_mid2_i_i_reg_1302[3]),
        .Q(j_mid2_i_i_reg_1302_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(j_mid2_i_i_reg_1302[4]),
        .Q(j_mid2_i_i_reg_1302_pp1_iter1_reg[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(j_mid2_i_i_reg_1302_pp1_iter1_reg[0]),
        .Q(\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(j_mid2_i_i_reg_1302_pp1_iter1_reg[1]),
        .Q(\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(j_mid2_i_i_reg_1302_pp1_iter1_reg[2]),
        .Q(\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(j_mid2_i_i_reg_1302_pp1_iter1_reg[3]),
        .Q(\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(j_mid2_i_i_reg_1302_pp1_iter1_reg[4]),
        .Q(\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7_n_4 ));
  FDRE \j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7_n_4 ),
        .Q(j_mid2_i_i_reg_1302_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7_n_4 ),
        .Q(j_mid2_i_i_reg_1302_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7_n_4 ),
        .Q(j_mid2_i_i_reg_1302_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7_n_4 ),
        .Q(j_mid2_i_i_reg_1302_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7_n_4 ),
        .Q(j_mid2_i_i_reg_1302_pp1_iter9_reg[4]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_reg[0] 
       (.C(ap_clk),
        .CE(j_mid2_i_i_reg_13020),
        .D(j_i_i_reg_480[0]),
        .Q(j_mid2_i_i_reg_1302[0]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_reg[1] 
       (.C(ap_clk),
        .CE(j_mid2_i_i_reg_13020),
        .D(j_mid2_i_i_fu_767_p3[1]),
        .Q(j_mid2_i_i_reg_1302[1]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_reg[2] 
       (.C(ap_clk),
        .CE(j_mid2_i_i_reg_13020),
        .D(j_i_i_reg_480[2]),
        .Q(j_mid2_i_i_reg_1302[2]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_reg[3] 
       (.C(ap_clk),
        .CE(j_mid2_i_i_reg_13020),
        .D(j_i_i_reg_480[3]),
        .Q(j_mid2_i_i_reg_1302[3]),
        .R(1'b0));
  FDRE \j_mid2_i_i_reg_1302_reg[4] 
       (.C(ap_clk),
        .CE(j_mid2_i_i_reg_13020),
        .D(j_mid2_i_i_fu_767_p3[4]),
        .Q(j_mid2_i_i_reg_1302[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0200)) 
    \k_1_i_i_reg_469[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(exitcond_flatten8_i_s_reg_1293),
        .I3(ap_enable_reg_pp1_iter1),
        .O(k_1_i_i_reg_4690));
  FDRE \k_1_i_i_reg_469_reg[0] 
       (.C(ap_clk),
        .CE(k_1_i_i_reg_4690),
        .D(tmp_4_mid2_v_i_i_reg_1308_reg__0[0]),
        .Q(k_1_i_i_reg_469[0]),
        .R(ap_CS_fsm_state13));
  FDRE \k_1_i_i_reg_469_reg[1] 
       (.C(ap_clk),
        .CE(k_1_i_i_reg_4690),
        .D(tmp_4_mid2_v_i_i_reg_1308_reg__0[1]),
        .Q(k_1_i_i_reg_469[1]),
        .R(ap_CS_fsm_state13));
  FDRE \k_1_i_i_reg_469_reg[2] 
       (.C(ap_clk),
        .CE(k_1_i_i_reg_4690),
        .D(tmp_4_mid2_v_i_i_reg_1308_reg__0[2]),
        .Q(k_1_i_i_reg_469[2]),
        .R(ap_CS_fsm_state13));
  FDRE \k_1_i_i_reg_469_reg[3] 
       (.C(ap_clk),
        .CE(k_1_i_i_reg_4690),
        .D(tmp_4_mid2_v_i_i_reg_1308_reg__0[3]),
        .Q(k_1_i_i_reg_469[3]),
        .R(ap_CS_fsm_state13));
  FDRE \k_1_i_i_reg_469_reg[4] 
       (.C(ap_clk),
        .CE(k_1_i_i_reg_4690),
        .D(tmp_4_mid2_v_i_i_reg_1308_reg__0[4]),
        .Q(k_1_i_i_reg_469[4]),
        .R(ap_CS_fsm_state13));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_2_i_i_reg_513[0]_i_1 
       (.I0(k_2_i_i_reg_513[0]),
        .O(k_2_fu_997_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_2_i_i_reg_513[1]_i_1 
       (.I0(k_2_i_i_reg_513[0]),
        .I1(k_2_i_i_reg_513[1]),
        .O(k_2_fu_997_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_2_i_i_reg_513[2]_i_1 
       (.I0(k_2_i_i_reg_513[0]),
        .I1(k_2_i_i_reg_513[1]),
        .I2(k_2_i_i_reg_513[2]),
        .O(k_2_fu_997_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT5 #(
    .INIT(32'h7E7F8080)) 
    \k_2_i_i_reg_513[3]_i_1 
       (.I0(k_2_i_i_reg_513[0]),
        .I1(k_2_i_i_reg_513[1]),
        .I2(k_2_i_i_reg_513[2]),
        .I3(k_2_i_i_reg_513[4]),
        .I4(k_2_i_i_reg_513[3]),
        .O(k_2_fu_997_p2[3]));
  LUT4 #(
    .INIT(16'h0020)) 
    \k_2_i_i_reg_513[4]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_block_pp2_stage0_subdone),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(exitcond_flatten1_i_s_fu_913_p2),
        .O(indvar_flatten1_i_i_reg_4910));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT5 #(
    .INIT(32'h7E80FF00)) 
    \k_2_i_i_reg_513[4]_i_2 
       (.I0(k_2_i_i_reg_513[0]),
        .I1(k_2_i_i_reg_513[1]),
        .I2(k_2_i_i_reg_513[2]),
        .I3(k_2_i_i_reg_513[4]),
        .I4(k_2_i_i_reg_513[3]),
        .O(k_2_fu_997_p2[4]));
  FDRE \k_2_i_i_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(k_2_fu_997_p2[0]),
        .Q(k_2_i_i_reg_513[0]),
        .R(ap_CS_fsm_state26));
  FDRE \k_2_i_i_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(k_2_fu_997_p2[1]),
        .Q(k_2_i_i_reg_513[1]),
        .R(ap_CS_fsm_state26));
  FDRE \k_2_i_i_reg_513_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(k_2_fu_997_p2[2]),
        .Q(k_2_i_i_reg_513[2]),
        .R(ap_CS_fsm_state26));
  FDRE \k_2_i_i_reg_513_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(k_2_fu_997_p2[3]),
        .Q(k_2_i_i_reg_513[3]),
        .R(ap_CS_fsm_state26));
  FDRE \k_2_i_i_reg_513_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(k_2_fu_997_p2[4]),
        .Q(k_2_i_i_reg_513[4]),
        .R(ap_CS_fsm_state26));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \k_2_mid2_i_i_reg_1371[3]_i_1 
       (.I0(k_2_i_i_reg_513[3]),
        .I1(k_2_i_i_reg_513[4]),
        .I2(k_2_i_i_reg_513[2]),
        .I3(k_2_i_i_reg_513[1]),
        .I4(k_2_i_i_reg_513[0]),
        .O(k_2_mid2_i_i_fu_937_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT5 #(
    .INIT(32'hCCCCCCC4)) 
    \k_2_mid2_i_i_reg_1371[4]_i_1 
       (.I0(k_2_i_i_reg_513[3]),
        .I1(k_2_i_i_reg_513[4]),
        .I2(k_2_i_i_reg_513[2]),
        .I3(k_2_i_i_reg_513[1]),
        .I4(k_2_i_i_reg_513[0]),
        .O(k_2_mid2_i_i_fu_937_p3[4]));
  FDRE \k_2_mid2_i_i_reg_1371_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(k_2_mid2_i_i_reg_1371[0]),
        .Q(k_2_mid2_i_i_reg_1371_pp2_iter1_reg[0]),
        .R(1'b0));
  FDRE \k_2_mid2_i_i_reg_1371_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(k_2_mid2_i_i_reg_1371[1]),
        .Q(k_2_mid2_i_i_reg_1371_pp2_iter1_reg[1]),
        .R(1'b0));
  FDRE \k_2_mid2_i_i_reg_1371_pp2_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(k_2_mid2_i_i_reg_1371[2]),
        .Q(k_2_mid2_i_i_reg_1371_pp2_iter1_reg[2]),
        .R(1'b0));
  FDRE \k_2_mid2_i_i_reg_1371_pp2_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(k_2_mid2_i_i_reg_1371[3]),
        .Q(k_2_mid2_i_i_reg_1371_pp2_iter1_reg[3]),
        .R(1'b0));
  FDRE \k_2_mid2_i_i_reg_1371_pp2_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(k_2_mid2_i_i_reg_1371[4]),
        .Q(k_2_mid2_i_i_reg_1371_pp2_iter1_reg[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(k_2_mid2_i_i_reg_1371_pp2_iter1_reg[3]),
        .Q(\k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(k_2_mid2_i_i_reg_1371_pp2_iter1_reg[4]),
        .Q(\k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(k_2_mid2_i_i_reg_1371_pp2_iter1_reg[0]),
        .Q(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[0]));
  (* srl_bus_name = "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(k_2_mid2_i_i_reg_1371_pp2_iter1_reg[1]),
        .Q(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[1]));
  (* srl_bus_name = "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(k_2_mid2_i_i_reg_1371_pp2_iter1_reg[2]),
        .Q(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[2]));
  FDRE \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(\k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6_n_4 ),
        .Q(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[3]),
        .R(1'b0));
  FDRE \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(\k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6_n_4 ),
        .Q(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[4]),
        .R(1'b0));
  FDRE \k_2_mid2_i_i_reg_1371_reg[0] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(k_2_i_i_reg_513[0]),
        .Q(k_2_mid2_i_i_reg_1371[0]),
        .R(1'b0));
  FDRE \k_2_mid2_i_i_reg_1371_reg[1] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(k_2_i_i_reg_513[1]),
        .Q(k_2_mid2_i_i_reg_1371[1]),
        .R(1'b0));
  FDRE \k_2_mid2_i_i_reg_1371_reg[2] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(k_2_i_i_reg_513[2]),
        .Q(k_2_mid2_i_i_reg_1371[2]),
        .R(1'b0));
  FDRE \k_2_mid2_i_i_reg_1371_reg[3] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(k_2_mid2_i_i_fu_937_p3[3]),
        .Q(k_2_mid2_i_i_reg_1371[3]),
        .R(1'b0));
  FDRE \k_2_mid2_i_i_reg_1371_reg[4] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(k_2_mid2_i_i_fu_937_p3[4]),
        .Q(k_2_mid2_i_i_reg_1371[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \k_3_i_i_reg_546[0]_i_1 
       (.I0(k_3_i_i_reg_546[0]),
        .O(k_1_fu_1165_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_3_i_i_reg_546[1]_i_1 
       (.I0(k_3_i_i_reg_546[0]),
        .I1(k_3_i_i_reg_546[1]),
        .O(k_1_fu_1165_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_3_i_i_reg_546[2]_i_1 
       (.I0(k_3_i_i_reg_546[0]),
        .I1(k_3_i_i_reg_546[1]),
        .I2(k_3_i_i_reg_546[2]),
        .O(k_1_fu_1165_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT5 #(
    .INIT(32'h7E7F8080)) 
    \k_3_i_i_reg_546[3]_i_1 
       (.I0(k_3_i_i_reg_546[0]),
        .I1(k_3_i_i_reg_546[1]),
        .I2(k_3_i_i_reg_546[2]),
        .I3(k_3_i_i_reg_546[4]),
        .I4(k_3_i_i_reg_546[3]),
        .O(k_1_fu_1165_p2[3]));
  LUT4 #(
    .INIT(16'h0400)) 
    \k_3_i_i_reg_546[4]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(exitcond_flatten2_i_s_fu_1095_p2),
        .I3(ap_enable_reg_pp3_iter0),
        .O(indvar_flatten2_i_i_reg_5240));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT5 #(
    .INIT(32'h7E80FF00)) 
    \k_3_i_i_reg_546[4]_i_2 
       (.I0(k_3_i_i_reg_546[0]),
        .I1(k_3_i_i_reg_546[1]),
        .I2(k_3_i_i_reg_546[2]),
        .I3(k_3_i_i_reg_546[4]),
        .I4(k_3_i_i_reg_546[3]),
        .O(k_1_fu_1165_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \k_3_i_i_reg_546[4]_i_3 
       (.I0(\k_3_i_i_reg_546[4]_i_4_n_4 ),
        .I1(indvar_flatten2_i_i_reg_524_reg__0[0]),
        .I2(indvar_flatten2_i_i_reg_524_reg__0[1]),
        .I3(indvar_flatten2_i_i_reg_524_reg__0[2]),
        .O(exitcond_flatten2_i_s_fu_1095_p2));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \k_3_i_i_reg_546[4]_i_4 
       (.I0(indvar_flatten2_i_i_reg_524_reg__0[3]),
        .I1(indvar_flatten2_i_i_reg_524_reg__0[4]),
        .I2(indvar_flatten2_i_i_reg_524_reg__0[5]),
        .I3(indvar_flatten2_i_i_reg_524_reg__0[6]),
        .I4(indvar_flatten2_i_i_reg_524_reg__0[8]),
        .I5(indvar_flatten2_i_i_reg_524_reg__0[7]),
        .O(\k_3_i_i_reg_546[4]_i_4_n_4 ));
  FDRE \k_3_i_i_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(k_1_fu_1165_p2[0]),
        .Q(k_3_i_i_reg_546[0]),
        .R(ap_CS_fsm_state38));
  FDRE \k_3_i_i_reg_546_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(k_1_fu_1165_p2[1]),
        .Q(k_3_i_i_reg_546[1]),
        .R(ap_CS_fsm_state38));
  FDRE \k_3_i_i_reg_546_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(k_1_fu_1165_p2[2]),
        .Q(k_3_i_i_reg_546[2]),
        .R(ap_CS_fsm_state38));
  FDRE \k_3_i_i_reg_546_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(k_1_fu_1165_p2[3]),
        .Q(k_3_i_i_reg_546[3]),
        .R(ap_CS_fsm_state38));
  FDRE \k_3_i_i_reg_546_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(k_1_fu_1165_p2[4]),
        .Q(k_3_i_i_reg_546[4]),
        .R(ap_CS_fsm_state38));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \k_3_mid2_i_i_reg_1444[3]_i_1 
       (.I0(k_3_i_i_reg_546[3]),
        .I1(k_3_i_i_reg_546[4]),
        .I2(k_3_i_i_reg_546[2]),
        .I3(k_3_i_i_reg_546[1]),
        .I4(k_3_i_i_reg_546[0]),
        .O(k_3_mid2_i_i_fu_1119_p3[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \k_3_mid2_i_i_reg_1444[4]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(exitcond_flatten2_i_s_fu_1095_p2),
        .O(k_3_mid2_i_i_reg_14440));
  LUT5 #(
    .INIT(32'hCCCCCCC4)) 
    \k_3_mid2_i_i_reg_1444[4]_i_2 
       (.I0(k_3_i_i_reg_546[3]),
        .I1(k_3_i_i_reg_546[4]),
        .I2(k_3_i_i_reg_546[2]),
        .I3(k_3_i_i_reg_546[1]),
        .I4(k_3_i_i_reg_546[0]),
        .O(k_3_mid2_i_i_fu_1119_p3[4]));
  FDRE \k_3_mid2_i_i_reg_1444_reg[0] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(k_3_i_i_reg_546[0]),
        .Q(k_3_mid2_i_i_reg_1444[0]),
        .R(1'b0));
  FDRE \k_3_mid2_i_i_reg_1444_reg[1] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(k_3_i_i_reg_546[1]),
        .Q(k_3_mid2_i_i_reg_1444[1]),
        .R(1'b0));
  FDRE \k_3_mid2_i_i_reg_1444_reg[2] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(k_3_i_i_reg_546[2]),
        .Q(k_3_mid2_i_i_reg_1444[2]),
        .R(1'b0));
  FDRE \k_3_mid2_i_i_reg_1444_reg[3] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(k_3_mid2_i_i_fu_1119_p3[3]),
        .Q(k_3_mid2_i_i_reg_1444[3]),
        .R(1'b0));
  FDRE \k_3_mid2_i_i_reg_1444_reg[4] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(k_3_mid2_i_i_fu_1119_p3[4]),
        .Q(k_3_mid2_i_i_reg_1444[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_i_i_reg_447[0]_i_1 
       (.I0(k_i_i_reg_447[0]),
        .O(k_fu_655_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_i_i_reg_447[1]_i_1 
       (.I0(k_i_i_reg_447[0]),
        .I1(k_i_i_reg_447[1]),
        .O(k_fu_655_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_i_i_reg_447[2]_i_1 
       (.I0(k_i_i_reg_447[0]),
        .I1(k_i_i_reg_447[1]),
        .I2(k_i_i_reg_447[2]),
        .O(k_fu_655_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'h7E7F8080)) 
    \k_i_i_reg_447[3]_i_1 
       (.I0(k_i_i_reg_447[0]),
        .I1(k_i_i_reg_447[1]),
        .I2(k_i_i_reg_447[2]),
        .I3(k_i_i_reg_447[4]),
        .I4(k_i_i_reg_447[3]),
        .O(k_fu_655_p2[3]));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    \k_i_i_reg_447[4]_i_1 
       (.I0(k_mid2_i_i_reg_12350),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(D_output_AXI_c_full_n),
        .I3(readData32_U0_ap_start),
        .I4(Q[0]),
        .I5(ap_done_reg),
        .O(indvar_flatten_i_i_reg_425));
  LUT2 #(
    .INIT(4'h8)) 
    \k_i_i_reg_447[4]_i_2 
       (.I0(k_mid2_i_i_reg_12350),
        .I1(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_i_i_reg_4250));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT5 #(
    .INIT(32'h7E80FF00)) 
    \k_i_i_reg_447[4]_i_3 
       (.I0(k_i_i_reg_447[0]),
        .I1(k_i_i_reg_447[1]),
        .I2(k_i_i_reg_447[2]),
        .I3(k_i_i_reg_447[4]),
        .I4(k_i_i_reg_447[3]),
        .O(k_fu_655_p2[4]));
  FDRE \k_i_i_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(k_fu_655_p2[0]),
        .Q(k_i_i_reg_447[0]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \k_i_i_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(k_fu_655_p2[1]),
        .Q(k_i_i_reg_447[1]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \k_i_i_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(k_fu_655_p2[2]),
        .Q(k_i_i_reg_447[2]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \k_i_i_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(k_fu_655_p2[3]),
        .Q(k_i_i_reg_447[3]),
        .R(indvar_flatten_i_i_reg_425));
  FDRE \k_i_i_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(k_fu_655_p2[4]),
        .Q(k_i_i_reg_447[4]),
        .R(indvar_flatten_i_i_reg_425));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \k_mid2_i_i_reg_1235[3]_i_1 
       (.I0(k_i_i_reg_447[3]),
        .I1(k_i_i_reg_447[4]),
        .I2(k_i_i_reg_447[2]),
        .I3(k_i_i_reg_447[1]),
        .I4(k_i_i_reg_447[0]),
        .O(k_mid2_i_i_fu_595_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'hCCCCCCC4)) 
    \k_mid2_i_i_reg_1235[4]_i_1 
       (.I0(k_i_i_reg_447[3]),
        .I1(k_i_i_reg_447[4]),
        .I2(k_i_i_reg_447[2]),
        .I3(k_i_i_reg_447[1]),
        .I4(k_i_i_reg_447[0]),
        .O(k_mid2_i_i_fu_595_p3[4]));
  FDRE \k_mid2_i_i_reg_1235_reg[0] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(k_i_i_reg_447[0]),
        .Q(k_mid2_i_i_reg_1235[0]),
        .R(1'b0));
  FDRE \k_mid2_i_i_reg_1235_reg[1] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(k_i_i_reg_447[1]),
        .Q(k_mid2_i_i_reg_1235[1]),
        .R(1'b0));
  FDRE \k_mid2_i_i_reg_1235_reg[2] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(k_i_i_reg_447[2]),
        .Q(k_mid2_i_i_reg_1235[2]),
        .R(1'b0));
  FDRE \k_mid2_i_i_reg_1235_reg[3] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(k_mid2_i_i_fu_595_p3[3]),
        .Q(k_mid2_i_i_reg_1235[3]),
        .R(1'b0));
  FDRE \k_mid2_i_i_reg_1235_reg[4] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(k_mid2_i_i_fu_595_p3[4]),
        .Q(k_mid2_i_i_reg_1235[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[2]_i_2 
       (.I0(readData32_U0_ap_start),
        .I1(Q[0]),
        .I2(ap_done_reg),
        .I3(D_output_AXI_c_full_n),
        .O(\mOutPtr_reg[2] ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \newIndex3_mid2_v_i_i_reg_1319[0]_i_1 
       (.I0(\newIndex3_mid2_v_i_i_reg_1319[0]_i_2_n_4 ),
        .I1(k_1_i_i_reg_469[0]),
        .I2(tmp_4_mid2_v_i_i_reg_1308_reg__0[0]),
        .I3(tmp_4_mid2_v_i_i_reg_1308_reg__0[1]),
        .I4(\newIndex3_mid2_v_i_i_reg_1319[3]_i_3_n_4 ),
        .I5(k_1_i_i_reg_469[1]),
        .O(\newIndex3_mid2_v_i_i_reg_1319[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \newIndex3_mid2_v_i_i_reg_1319[0]_i_2 
       (.I0(j_i_i_reg_480[0]),
        .I1(j_i_i_reg_480[1]),
        .I2(j_i_i_reg_480[2]),
        .I3(j_i_i_reg_480[3]),
        .I4(j_i_i_reg_480[4]),
        .O(\newIndex3_mid2_v_i_i_reg_1319[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \newIndex3_mid2_v_i_i_reg_1319[1]_i_1 
       (.I0(\newIndex3_mid2_v_i_i_reg_1319[1]_i_2_n_4 ),
        .I1(tmp_4_mid2_v_i_i_reg_1308_reg__0[2]),
        .I2(exitcond_flatten8_i_s_reg_1293),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(k_1_i_i_reg_469[2]),
        .O(\newIndex3_mid2_v_i_i_reg_1319[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \newIndex3_mid2_v_i_i_reg_1319[1]_i_2 
       (.I0(tmp_4_mid2_v_i_i_reg_1308_reg__0[1]),
        .I1(k_1_i_i_reg_469[1]),
        .I2(\newIndex3_mid2_v_i_i_reg_1319[0]_i_2_n_4 ),
        .I3(k_1_i_i_reg_469[0]),
        .I4(\newIndex3_mid2_v_i_i_reg_1319[3]_i_3_n_4 ),
        .I5(tmp_4_mid2_v_i_i_reg_1308_reg__0[0]),
        .O(\newIndex3_mid2_v_i_i_reg_1319[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \newIndex3_mid2_v_i_i_reg_1319[2]_i_1 
       (.I0(\newIndex3_mid2_v_i_i_reg_1319[3]_i_2_n_4 ),
        .I1(tmp_4_mid2_v_i_i_reg_1308_reg__0[3]),
        .I2(exitcond_flatten8_i_s_reg_1293),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(k_1_i_i_reg_469[3]),
        .O(\newIndex3_mid2_v_i_i_reg_1319[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \newIndex3_mid2_v_i_i_reg_1319[3]_i_1 
       (.I0(\newIndex3_mid2_v_i_i_reg_1319[3]_i_2_n_4 ),
        .I1(k_1_i_i_reg_469[3]),
        .I2(tmp_4_mid2_v_i_i_reg_1308_reg__0[3]),
        .I3(tmp_4_mid2_v_i_i_reg_1308_reg__0[4]),
        .I4(\newIndex3_mid2_v_i_i_reg_1319[3]_i_3_n_4 ),
        .I5(k_1_i_i_reg_469[4]),
        .O(\newIndex3_mid2_v_i_i_reg_1319[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hEFFF200000000000)) 
    \newIndex3_mid2_v_i_i_reg_1319[3]_i_2 
       (.I0(tmp_4_mid2_v_i_i_reg_1308_reg__0[2]),
        .I1(exitcond_flatten8_i_s_reg_1293),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_i_i_reg_469[2]),
        .I5(\newIndex3_mid2_v_i_i_reg_1319[1]_i_2_n_4 ),
        .O(\newIndex3_mid2_v_i_i_reg_1319[3]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \newIndex3_mid2_v_i_i_reg_1319[3]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond_flatten8_i_s_reg_1293),
        .O(\newIndex3_mid2_v_i_i_reg_1319[3]_i_3_n_4 ));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(newIndex3_mid2_v_i_i_reg_1319[0]),
        .Q(newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(newIndex3_mid2_v_i_i_reg_1319[1]),
        .Q(newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(newIndex3_mid2_v_i_i_reg_1319[2]),
        .Q(newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(newIndex3_mid2_v_i_i_reg_1319[3]),
        .Q(newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg[0]),
        .Q(\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg[1]),
        .Q(\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg[2]),
        .Q(\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg[3]),
        .Q(\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7_n_4 ));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7_n_4 ),
        .Q(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7_n_4 ),
        .Q(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7_n_4 ),
        .Q(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7_n_4 ),
        .Q(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_reg[0] 
       (.C(ap_clk),
        .CE(j_mid2_i_i_reg_13020),
        .D(\newIndex3_mid2_v_i_i_reg_1319[0]_i_1_n_4 ),
        .Q(newIndex3_mid2_v_i_i_reg_1319[0]),
        .R(1'b0));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_reg[1] 
       (.C(ap_clk),
        .CE(j_mid2_i_i_reg_13020),
        .D(\newIndex3_mid2_v_i_i_reg_1319[1]_i_1_n_4 ),
        .Q(newIndex3_mid2_v_i_i_reg_1319[1]),
        .R(1'b0));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_reg[2] 
       (.C(ap_clk),
        .CE(j_mid2_i_i_reg_13020),
        .D(\newIndex3_mid2_v_i_i_reg_1319[2]_i_1_n_4 ),
        .Q(newIndex3_mid2_v_i_i_reg_1319[2]),
        .R(1'b0));
  FDRE \newIndex3_mid2_v_i_i_reg_1319_reg[3] 
       (.C(ap_clk),
        .CE(j_mid2_i_i_reg_13020),
        .D(\newIndex3_mid2_v_i_i_reg_1319[3]_i_1_n_4 ),
        .Q(newIndex3_mid2_v_i_i_reg_1319[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \newIndex5_mid2_v_i_i_reg_1391[0]_i_1 
       (.I0(\newIndex5_mid2_v_i_i_reg_1391[1]_i_2_n_4 ),
        .I1(tmp_8_mid2_v_i_i_reg_1377_reg__0[3]),
        .I2(exitcond_flatten1_i_s_reg_1362),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(j_1_i_i_reg_502[3]),
        .O(p_shl8_cast_i_i_fu_961_p1[8]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \newIndex5_mid2_v_i_i_reg_1391[1]_i_1 
       (.I0(\newIndex5_mid2_v_i_i_reg_1391[1]_i_2_n_4 ),
        .I1(j_1_i_i_reg_502[3]),
        .I2(tmp_8_mid2_v_i_i_reg_1377_reg__0[3]),
        .I3(tmp_8_mid2_v_i_i_reg_1377_reg__0[4]),
        .I4(\tmp_27_i_i_reg_1382[4]_i_2_n_4 ),
        .I5(j_1_i_i_reg_502[4]),
        .O(p_shl8_cast_i_i_fu_961_p1[9]));
  LUT6 #(
    .INIT(64'hEFFF200000000000)) 
    \newIndex5_mid2_v_i_i_reg_1391[1]_i_2 
       (.I0(tmp_8_mid2_v_i_i_reg_1377_reg__0[2]),
        .I1(exitcond_flatten1_i_s_reg_1362),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(j_1_i_i_reg_502[2]),
        .I5(\tmp_7_reg_1387[2]_i_2_n_4 ),
        .O(\newIndex5_mid2_v_i_i_reg_1391[1]_i_2_n_4 ));
  FDRE \newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(newIndex5_mid2_v_i_i_reg_1391[0]),
        .Q(newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg[0]),
        .R(1'b0));
  FDRE \newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(newIndex5_mid2_v_i_i_reg_1391[1]),
        .Q(newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg[0]),
        .Q(\newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg[1]),
        .Q(\newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6_n_4 ));
  FDRE \newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(\newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6_n_4 ),
        .Q(newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg[0]),
        .R(1'b0));
  FDRE \newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(\newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6_n_4 ),
        .Q(newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg[1]),
        .R(1'b0));
  FDRE \newIndex5_mid2_v_i_i_reg_1391_reg[0] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(p_shl8_cast_i_i_fu_961_p1[8]),
        .Q(newIndex5_mid2_v_i_i_reg_1391[0]),
        .R(1'b0));
  FDRE \newIndex5_mid2_v_i_i_reg_1391_reg[1] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(p_shl8_cast_i_i_fu_961_p1[9]),
        .Q(newIndex5_mid2_v_i_i_reg_1391[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp2_iter10_reg_n_4),
        .I1(tmp_7_reg_1387_pp2_iter9_reg[0]),
        .I2(tmp_7_reg_1387_pp2_iter9_reg[1]),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(tmp_7_reg_1387_pp2_iter9_reg[2]),
        .O(readData32_U0_C_7_we0));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_i_1__0
       (.I0(tmp_7_reg_1387_pp2_iter9_reg[0]),
        .I1(ap_enable_reg_pp2_iter10_reg_n_4),
        .I2(tmp_7_reg_1387_pp2_iter9_reg[1]),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(tmp_7_reg_1387_pp2_iter9_reg[2]),
        .O(readData32_U0_C_6_we0));
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_reg_i_1__1
       (.I0(ap_enable_reg_pp2_iter10_reg_n_4),
        .I1(tmp_7_reg_1387_pp2_iter9_reg[0]),
        .I2(tmp_7_reg_1387_pp2_iter9_reg[1]),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(tmp_7_reg_1387_pp2_iter9_reg[2]),
        .O(readData32_U0_C_5_we0));
  LUT5 #(
    .INIT(32'h00040000)) 
    ram_reg_i_1__2
       (.I0(tmp_7_reg_1387_pp2_iter9_reg[0]),
        .I1(ap_enable_reg_pp2_iter10_reg_n_4),
        .I2(tmp_7_reg_1387_pp2_iter9_reg[1]),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(tmp_7_reg_1387_pp2_iter9_reg[2]),
        .O(readData32_U0_C_4_we0));
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_reg_i_1__3
       (.I0(tmp_7_reg_1387_pp2_iter9_reg[1]),
        .I1(tmp_7_reg_1387_pp2_iter9_reg[0]),
        .I2(ap_enable_reg_pp2_iter10_reg_n_4),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(tmp_7_reg_1387_pp2_iter9_reg[2]),
        .O(readData32_U0_C_3_we0));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_i_1__4
       (.I0(tmp_7_reg_1387_pp2_iter9_reg[1]),
        .I1(ap_enable_reg_pp2_iter10_reg_n_4),
        .I2(tmp_7_reg_1387_pp2_iter9_reg[0]),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(tmp_7_reg_1387_pp2_iter9_reg[2]),
        .O(readData32_U0_C_2_we0));
  LUT5 #(
    .INIT(32'h00000040)) 
    ram_reg_i_1__5
       (.I0(tmp_7_reg_1387_pp2_iter9_reg[1]),
        .I1(tmp_7_reg_1387_pp2_iter9_reg[0]),
        .I2(ap_enable_reg_pp2_iter10_reg_n_4),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(tmp_7_reg_1387_pp2_iter9_reg[2]),
        .O(readData32_U0_C_1_we0));
  LUT5 #(
    .INIT(32'h00000004)) 
    ram_reg_i_1__6
       (.I0(tmp_7_reg_1387_pp2_iter9_reg[1]),
        .I1(ap_enable_reg_pp2_iter10_reg_n_4),
        .I2(tmp_7_reg_1387_pp2_iter9_reg[0]),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(tmp_7_reg_1387_pp2_iter9_reg[2]),
        .O(readData32_U0_C_0_we0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1__7
       (.I0(ap_enable_reg_pp3_iter10_reg_n_4),
        .I1(ap_block_pp3_stage0_subdone),
        .O(readData32_U0_D_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp2_iter10_reg_n_4),
        .I1(ap_block_pp2_stage0_subdone),
        .O(ram_reg_0));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_2__5
       (.I0(ap_enable_reg_pp0_iter10_reg_n_4),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_2_reg_1252_pp0_iter9_reg),
        .O(readData32_U0_A_1_we0));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_2__6
       (.I0(ap_enable_reg_pp0_iter10_reg_n_4),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_2_reg_1252_pp0_iter9_reg),
        .O(readData32_U0_A_0_we0));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_2__7
       (.I0(ap_enable_reg_pp1_iter11_reg_n_4),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(tmp_5_reg_1315_pp1_iter10_reg),
        .O(readData32_U0_B_1_we0));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_2__8
       (.I0(ap_enable_reg_pp1_iter11_reg_n_4),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(tmp_5_reg_1315_pp1_iter10_reg),
        .O(readData32_U0_B_0_we0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_4
       (.I0(ap_enable_reg_pp1_iter11_reg_n_4),
        .I1(ap_block_pp1_stage0_subdone),
        .O(ram_reg));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_5
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(ap_enable_reg_pp3_iter10_reg_n_4),
        .I2(exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg),
        .O(WEA));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_6
       (.I0(ap_enable_reg_pp0_iter10_reg_n_4),
        .I1(ap_block_pp0_stage0_subdone),
        .O(WEBWE));
  FDRE \sext1_cast_i_i_reg_1430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[0]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[0]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[10]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[10]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[11]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[11]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[12]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[12]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[13]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[13]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[14]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[14]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[15]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[15]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[16]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[16]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[17]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[17]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[18]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[18]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[19]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[19]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[1]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[1]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[20]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[20]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[21]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[21]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[22]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[22]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[23]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[23]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[24]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[24]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[25]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[25]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[26]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[26]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[27]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[27]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[28]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[28]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[29]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[29]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[2]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[2]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[3]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[3]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[4]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[4]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[5]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[5]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[6]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[6]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[7]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[7]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[8]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[8]),
        .R(1'b0));
  FDRE \sext1_cast_i_i_reg_1430_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(D_input_AXI_offset[9]),
        .Q(sext1_cast_i_i_reg_1430_reg__0[9]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[0]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[0]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[10]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[10]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[11]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[11]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[12]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[12]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[13]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[13]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[14]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[14]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[15]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[15]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[16]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[16]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[17]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[17]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[18]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[18]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[19]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[19]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[1]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[1]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[20]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[20]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[21]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[21]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[22]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[22]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[23]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[23]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[24]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[24]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[25]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[25]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[26]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[26]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[27]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[27]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[28]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[28]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[29]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[29]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[2]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[2]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[3]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[3]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[4]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[4]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[5]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[5]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[6]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[6]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[7]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[7]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[8]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[8]),
        .R(1'b0));
  FDRE \sext4_cast_i_i_reg_1288_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(B_AXI_offset[9]),
        .Q(sext4_cast_i_i_reg_1288_reg__0[9]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[0]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[0]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[10]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[10]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[11]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[11]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[12]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[12]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[13]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[13]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[14]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[14]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[15]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[15]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[16]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[16]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[17]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[17]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[18]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[18]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[19]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[19]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[1]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[1]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[20]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[20]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[21]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[21]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[22]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[22]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[23]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[23]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[24]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[24]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[25]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[25]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[26]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[26]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[27]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[27]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[28]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[28]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[29]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[29]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[2]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[2]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[3]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[3]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[4]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[4]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[5]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[5]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[6]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[6]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[7]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[7]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[8]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[8]),
        .R(1'b0));
  FDRE \sext8_cast_i_i_reg_1357_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(C_AXI_offset[9]),
        .Q(sext8_cast_i_i_reg_1357_reg__0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \sext_cast_i_i_reg_1221[29]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(readData32_U0_ap_start),
        .I3(D_output_AXI_c_full_n),
        .O(readData32_U0_D_output_AXI_out_write));
  FDRE \sext_cast_i_i_reg_1221_reg[0] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[0]),
        .Q(sext_cast_i_i_reg_1221_reg__0[0]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[10] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[10]),
        .Q(sext_cast_i_i_reg_1221_reg__0[10]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[11] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[11]),
        .Q(sext_cast_i_i_reg_1221_reg__0[11]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[12] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[12]),
        .Q(sext_cast_i_i_reg_1221_reg__0[12]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[13] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[13]),
        .Q(sext_cast_i_i_reg_1221_reg__0[13]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[14] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[14]),
        .Q(sext_cast_i_i_reg_1221_reg__0[14]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[15] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[15]),
        .Q(sext_cast_i_i_reg_1221_reg__0[15]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[16] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[16]),
        .Q(sext_cast_i_i_reg_1221_reg__0[16]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[17] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[17]),
        .Q(sext_cast_i_i_reg_1221_reg__0[17]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[18] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[18]),
        .Q(sext_cast_i_i_reg_1221_reg__0[18]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[19] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[19]),
        .Q(sext_cast_i_i_reg_1221_reg__0[19]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[1] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[1]),
        .Q(sext_cast_i_i_reg_1221_reg__0[1]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[20] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[20]),
        .Q(sext_cast_i_i_reg_1221_reg__0[20]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[21] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[21]),
        .Q(sext_cast_i_i_reg_1221_reg__0[21]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[22] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[22]),
        .Q(sext_cast_i_i_reg_1221_reg__0[22]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[23] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[23]),
        .Q(sext_cast_i_i_reg_1221_reg__0[23]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[24] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[24]),
        .Q(sext_cast_i_i_reg_1221_reg__0[24]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[25] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[25]),
        .Q(sext_cast_i_i_reg_1221_reg__0[25]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[26] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[26]),
        .Q(sext_cast_i_i_reg_1221_reg__0[26]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[27] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[27]),
        .Q(sext_cast_i_i_reg_1221_reg__0[27]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[28] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[28]),
        .Q(sext_cast_i_i_reg_1221_reg__0[28]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[29] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[29]),
        .Q(sext_cast_i_i_reg_1221_reg__0[29]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[2] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[2]),
        .Q(sext_cast_i_i_reg_1221_reg__0[2]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[3] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[3]),
        .Q(sext_cast_i_i_reg_1221_reg__0[3]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[4] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[4]),
        .Q(sext_cast_i_i_reg_1221_reg__0[4]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[5] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[5]),
        .Q(sext_cast_i_i_reg_1221_reg__0[5]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[6] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[6]),
        .Q(sext_cast_i_i_reg_1221_reg__0[6]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[7] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[7]),
        .Q(sext_cast_i_i_reg_1221_reg__0[7]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[8] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[8]),
        .Q(sext_cast_i_i_reg_1221_reg__0[8]),
        .R(1'b0));
  FDRE \sext_cast_i_i_reg_1221_reg[9] 
       (.C(ap_clk),
        .CE(readData32_U0_D_output_AXI_out_write),
        .D(A_AXI_offset[9]),
        .Q(sext_cast_i_i_reg_1221_reg__0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[11]_i_2 
       (.I0(\sum1_i_i_reg_1469_reg[15]_i_2_n_7 ),
        .I1(sext1_cast_i_i_reg_1430_reg__0[11]),
        .O(\sum1_i_i_reg_1469[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_i_reg_1469[11]_i_3 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[10]),
        .I1(tmp_36_cast121_i_i_fu_1183_p1__0[10]),
        .O(\sum1_i_i_reg_1469[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_i_reg_1469[11]_i_4 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[9]),
        .I1(tmp_36_cast121_i_i_fu_1183_p1__0[9]),
        .O(\sum1_i_i_reg_1469[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_i_reg_1469[11]_i_5 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[8]),
        .I1(tmp_36_cast121_i_i_fu_1183_p1[8]),
        .O(\sum1_i_i_reg_1469[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[15]_i_3 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[14]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[15]),
        .O(\sum1_i_i_reg_1469[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[15]_i_4 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[13]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[14]),
        .O(\sum1_i_i_reg_1469[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[15]_i_5 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[12]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[13]),
        .O(\sum1_i_i_reg_1469[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[15]_i_6 
       (.I0(\sum1_i_i_reg_1469_reg[15]_i_2_n_7 ),
        .I1(sext1_cast_i_i_reg_1430_reg__0[12]),
        .O(\sum1_i_i_reg_1469[15]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[19]_i_2 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[18]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[19]),
        .O(\sum1_i_i_reg_1469[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[19]_i_3 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[17]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[18]),
        .O(\sum1_i_i_reg_1469[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[19]_i_4 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[16]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[17]),
        .O(\sum1_i_i_reg_1469[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[19]_i_5 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[15]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[16]),
        .O(\sum1_i_i_reg_1469[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[23]_i_2 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[22]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[23]),
        .O(\sum1_i_i_reg_1469[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[23]_i_3 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[21]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[22]),
        .O(\sum1_i_i_reg_1469[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[23]_i_4 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[20]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[21]),
        .O(\sum1_i_i_reg_1469[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[23]_i_5 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[19]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[20]),
        .O(\sum1_i_i_reg_1469[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[27]_i_2 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[26]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[27]),
        .O(\sum1_i_i_reg_1469[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[27]_i_3 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[25]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[26]),
        .O(\sum1_i_i_reg_1469[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[27]_i_4 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[24]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[25]),
        .O(\sum1_i_i_reg_1469[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[27]_i_5 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[23]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[24]),
        .O(\sum1_i_i_reg_1469[27]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \sum1_i_i_reg_1469[29]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(exitcond_flatten2_i_s_reg_1435),
        .O(sum1_i_i_reg_14690));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[29]_i_3 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[28]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[29]),
        .O(\sum1_i_i_reg_1469[29]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum1_i_i_reg_1469[29]_i_4 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[27]),
        .I1(sext1_cast_i_i_reg_1430_reg__0[28]),
        .O(\sum1_i_i_reg_1469[29]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sum1_i_i_reg_1469[3]_i_2 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[3]),
        .I1(k_3_mid2_i_i_reg_1444[3]),
        .I2(tmp_35_i_i_reg_1454_reg__0[0]),
        .O(\sum1_i_i_reg_1469[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_i_reg_1469[3]_i_3 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[2]),
        .I1(k_3_mid2_i_i_reg_1444[2]),
        .O(\sum1_i_i_reg_1469[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_i_reg_1469[3]_i_4 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[1]),
        .I1(k_3_mid2_i_i_reg_1444[1]),
        .O(\sum1_i_i_reg_1469[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_i_reg_1469[3]_i_5 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[0]),
        .I1(k_3_mid2_i_i_reg_1444[0]),
        .O(\sum1_i_i_reg_1469[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_i_reg_1469[7]_i_2 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[7]),
        .I1(tmp_36_cast121_i_i_fu_1183_p1[7]),
        .O(\sum1_i_i_reg_1469[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_i_reg_1469[7]_i_3 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[6]),
        .I1(tmp_36_cast121_i_i_fu_1183_p1[6]),
        .O(\sum1_i_i_reg_1469[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_i_reg_1469[7]_i_4 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[5]),
        .I1(tmp_36_cast121_i_i_fu_1183_p1[5]),
        .O(\sum1_i_i_reg_1469[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_i_reg_1469[7]_i_5 
       (.I0(sext1_cast_i_i_reg_1430_reg__0[4]),
        .I1(tmp_36_cast121_i_i_fu_1183_p1[4]),
        .O(\sum1_i_i_reg_1469[7]_i_5_n_4 ));
  FDRE \sum1_i_i_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[0]),
        .Q(m_axi_D_input_AXI_ARADDR[0]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[10] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[10]),
        .Q(m_axi_D_input_AXI_ARADDR[10]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[11] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[11]),
        .Q(m_axi_D_input_AXI_ARADDR[11]),
        .R(1'b0));
  CARRY4 \sum1_i_i_reg_1469_reg[11]_i_1 
       (.CI(\sum1_i_i_reg_1469_reg[7]_i_1_n_4 ),
        .CO({\sum1_i_i_reg_1469_reg[11]_i_1_n_4 ,\sum1_i_i_reg_1469_reg[11]_i_1_n_5 ,\sum1_i_i_reg_1469_reg[11]_i_1_n_6 ,\sum1_i_i_reg_1469_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext1_cast_i_i_reg_1430_reg__0[11:8]),
        .O(sum1_i_i_fu_1187_p2[11:8]),
        .S({\sum1_i_i_reg_1469[11]_i_2_n_4 ,\sum1_i_i_reg_1469[11]_i_3_n_4 ,\sum1_i_i_reg_1469[11]_i_4_n_4 ,\sum1_i_i_reg_1469[11]_i_5_n_4 }));
  FDRE \sum1_i_i_reg_1469_reg[12] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[12]),
        .Q(m_axi_D_input_AXI_ARADDR[12]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[13] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[13]),
        .Q(m_axi_D_input_AXI_ARADDR[13]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[14] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[14]),
        .Q(m_axi_D_input_AXI_ARADDR[14]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[15] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[15]),
        .Q(m_axi_D_input_AXI_ARADDR[15]),
        .R(1'b0));
  CARRY4 \sum1_i_i_reg_1469_reg[15]_i_1 
       (.CI(\sum1_i_i_reg_1469_reg[11]_i_1_n_4 ),
        .CO({\sum1_i_i_reg_1469_reg[15]_i_1_n_4 ,\sum1_i_i_reg_1469_reg[15]_i_1_n_5 ,\sum1_i_i_reg_1469_reg[15]_i_1_n_6 ,\sum1_i_i_reg_1469_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({sext1_cast_i_i_reg_1430_reg__0[14:12],\sum1_i_i_reg_1469_reg[15]_i_2_n_7 }),
        .O(sum1_i_i_fu_1187_p2[15:12]),
        .S({\sum1_i_i_reg_1469[15]_i_3_n_4 ,\sum1_i_i_reg_1469[15]_i_4_n_4 ,\sum1_i_i_reg_1469[15]_i_5_n_4 ,\sum1_i_i_reg_1469[15]_i_6_n_4 }));
  CARRY4 \sum1_i_i_reg_1469_reg[15]_i_2 
       (.CI(\tmp_36_i_i_reg_1464_reg[8]_i_1_n_4 ),
        .CO({\NLW_sum1_i_i_reg_1469_reg[15]_i_2_CO_UNCONNECTED [3:1],\sum1_i_i_reg_1469_reg[15]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum1_i_i_reg_1469_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum1_i_i_reg_1469_reg[16] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[16]),
        .Q(m_axi_D_input_AXI_ARADDR[16]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[17] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[17]),
        .Q(m_axi_D_input_AXI_ARADDR[17]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[18] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[18]),
        .Q(m_axi_D_input_AXI_ARADDR[18]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[19] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[19]),
        .Q(m_axi_D_input_AXI_ARADDR[19]),
        .R(1'b0));
  CARRY4 \sum1_i_i_reg_1469_reg[19]_i_1 
       (.CI(\sum1_i_i_reg_1469_reg[15]_i_1_n_4 ),
        .CO({\sum1_i_i_reg_1469_reg[19]_i_1_n_4 ,\sum1_i_i_reg_1469_reg[19]_i_1_n_5 ,\sum1_i_i_reg_1469_reg[19]_i_1_n_6 ,\sum1_i_i_reg_1469_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext1_cast_i_i_reg_1430_reg__0[18:15]),
        .O(sum1_i_i_fu_1187_p2[19:16]),
        .S({\sum1_i_i_reg_1469[19]_i_2_n_4 ,\sum1_i_i_reg_1469[19]_i_3_n_4 ,\sum1_i_i_reg_1469[19]_i_4_n_4 ,\sum1_i_i_reg_1469[19]_i_5_n_4 }));
  FDRE \sum1_i_i_reg_1469_reg[1] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[1]),
        .Q(m_axi_D_input_AXI_ARADDR[1]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[20] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[20]),
        .Q(m_axi_D_input_AXI_ARADDR[20]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[21] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[21]),
        .Q(m_axi_D_input_AXI_ARADDR[21]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[22] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[22]),
        .Q(m_axi_D_input_AXI_ARADDR[22]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[23] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[23]),
        .Q(m_axi_D_input_AXI_ARADDR[23]),
        .R(1'b0));
  CARRY4 \sum1_i_i_reg_1469_reg[23]_i_1 
       (.CI(\sum1_i_i_reg_1469_reg[19]_i_1_n_4 ),
        .CO({\sum1_i_i_reg_1469_reg[23]_i_1_n_4 ,\sum1_i_i_reg_1469_reg[23]_i_1_n_5 ,\sum1_i_i_reg_1469_reg[23]_i_1_n_6 ,\sum1_i_i_reg_1469_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext1_cast_i_i_reg_1430_reg__0[22:19]),
        .O(sum1_i_i_fu_1187_p2[23:20]),
        .S({\sum1_i_i_reg_1469[23]_i_2_n_4 ,\sum1_i_i_reg_1469[23]_i_3_n_4 ,\sum1_i_i_reg_1469[23]_i_4_n_4 ,\sum1_i_i_reg_1469[23]_i_5_n_4 }));
  FDRE \sum1_i_i_reg_1469_reg[24] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[24]),
        .Q(m_axi_D_input_AXI_ARADDR[24]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[25] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[25]),
        .Q(m_axi_D_input_AXI_ARADDR[25]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[26] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[26]),
        .Q(m_axi_D_input_AXI_ARADDR[26]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[27] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[27]),
        .Q(m_axi_D_input_AXI_ARADDR[27]),
        .R(1'b0));
  CARRY4 \sum1_i_i_reg_1469_reg[27]_i_1 
       (.CI(\sum1_i_i_reg_1469_reg[23]_i_1_n_4 ),
        .CO({\sum1_i_i_reg_1469_reg[27]_i_1_n_4 ,\sum1_i_i_reg_1469_reg[27]_i_1_n_5 ,\sum1_i_i_reg_1469_reg[27]_i_1_n_6 ,\sum1_i_i_reg_1469_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext1_cast_i_i_reg_1430_reg__0[26:23]),
        .O(sum1_i_i_fu_1187_p2[27:24]),
        .S({\sum1_i_i_reg_1469[27]_i_2_n_4 ,\sum1_i_i_reg_1469[27]_i_3_n_4 ,\sum1_i_i_reg_1469[27]_i_4_n_4 ,\sum1_i_i_reg_1469[27]_i_5_n_4 }));
  FDRE \sum1_i_i_reg_1469_reg[28] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[28]),
        .Q(m_axi_D_input_AXI_ARADDR[28]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[29] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[29]),
        .Q(m_axi_D_input_AXI_ARADDR[29]),
        .R(1'b0));
  CARRY4 \sum1_i_i_reg_1469_reg[29]_i_2 
       (.CI(\sum1_i_i_reg_1469_reg[27]_i_1_n_4 ),
        .CO({\NLW_sum1_i_i_reg_1469_reg[29]_i_2_CO_UNCONNECTED [3:1],\sum1_i_i_reg_1469_reg[29]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext1_cast_i_i_reg_1430_reg__0[27]}),
        .O({\NLW_sum1_i_i_reg_1469_reg[29]_i_2_O_UNCONNECTED [3:2],sum1_i_i_fu_1187_p2[29:28]}),
        .S({1'b0,1'b0,\sum1_i_i_reg_1469[29]_i_3_n_4 ,\sum1_i_i_reg_1469[29]_i_4_n_4 }));
  FDRE \sum1_i_i_reg_1469_reg[2] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[2]),
        .Q(m_axi_D_input_AXI_ARADDR[2]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[3] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[3]),
        .Q(m_axi_D_input_AXI_ARADDR[3]),
        .R(1'b0));
  CARRY4 \sum1_i_i_reg_1469_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_i_i_reg_1469_reg[3]_i_1_n_4 ,\sum1_i_i_reg_1469_reg[3]_i_1_n_5 ,\sum1_i_i_reg_1469_reg[3]_i_1_n_6 ,\sum1_i_i_reg_1469_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext1_cast_i_i_reg_1430_reg__0[3:0]),
        .O(sum1_i_i_fu_1187_p2[3:0]),
        .S({\sum1_i_i_reg_1469[3]_i_2_n_4 ,\sum1_i_i_reg_1469[3]_i_3_n_4 ,\sum1_i_i_reg_1469[3]_i_4_n_4 ,\sum1_i_i_reg_1469[3]_i_5_n_4 }));
  FDRE \sum1_i_i_reg_1469_reg[4] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[4]),
        .Q(m_axi_D_input_AXI_ARADDR[4]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[5] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[5]),
        .Q(m_axi_D_input_AXI_ARADDR[5]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[6] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[6]),
        .Q(m_axi_D_input_AXI_ARADDR[6]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[7] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[7]),
        .Q(m_axi_D_input_AXI_ARADDR[7]),
        .R(1'b0));
  CARRY4 \sum1_i_i_reg_1469_reg[7]_i_1 
       (.CI(\sum1_i_i_reg_1469_reg[3]_i_1_n_4 ),
        .CO({\sum1_i_i_reg_1469_reg[7]_i_1_n_4 ,\sum1_i_i_reg_1469_reg[7]_i_1_n_5 ,\sum1_i_i_reg_1469_reg[7]_i_1_n_6 ,\sum1_i_i_reg_1469_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext1_cast_i_i_reg_1430_reg__0[7:4]),
        .O(sum1_i_i_fu_1187_p2[7:4]),
        .S({\sum1_i_i_reg_1469[7]_i_2_n_4 ,\sum1_i_i_reg_1469[7]_i_3_n_4 ,\sum1_i_i_reg_1469[7]_i_4_n_4 ,\sum1_i_i_reg_1469[7]_i_5_n_4 }));
  FDRE \sum1_i_i_reg_1469_reg[8] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[8]),
        .Q(m_axi_D_input_AXI_ARADDR[8]),
        .R(1'b0));
  FDRE \sum1_i_i_reg_1469_reg[9] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(sum1_i_i_fu_1187_p2[9]),
        .Q(m_axi_D_input_AXI_ARADDR[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sum5_i_i_reg_1335[11]_i_2 
       (.I0(tmp_23_i_i_reg_1330[9]),
        .I1(sext4_cast_i_i_reg_1288_reg__0[9]),
        .O(\sum5_i_i_reg_1335[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum5_i_i_reg_1335[11]_i_3 
       (.I0(tmp_23_i_i_reg_1330[8]),
        .I1(sext4_cast_i_i_reg_1288_reg__0[8]),
        .O(\sum5_i_i_reg_1335[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sum5_i_i_reg_1335[29]_i_1 
       (.I0(exitcond_flatten8_i_s_reg_1293_pp1_iter1_reg),
        .I1(ap_block_pp1_stage0_subdone),
        .O(sum5_i_i_reg_13350));
  LUT2 #(
    .INIT(4'h6)) 
    \sum5_i_i_reg_1335[3]_i_2 
       (.I0(tmp_23_i_i_reg_1330[3]),
        .I1(sext4_cast_i_i_reg_1288_reg__0[3]),
        .O(\sum5_i_i_reg_1335[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum5_i_i_reg_1335[3]_i_3 
       (.I0(tmp_23_i_i_reg_1330[2]),
        .I1(sext4_cast_i_i_reg_1288_reg__0[2]),
        .O(\sum5_i_i_reg_1335[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum5_i_i_reg_1335[3]_i_4 
       (.I0(tmp_23_i_i_reg_1330[1]),
        .I1(sext4_cast_i_i_reg_1288_reg__0[1]),
        .O(\sum5_i_i_reg_1335[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum5_i_i_reg_1335[3]_i_5 
       (.I0(tmp_23_i_i_reg_1330[0]),
        .I1(sext4_cast_i_i_reg_1288_reg__0[0]),
        .O(\sum5_i_i_reg_1335[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum5_i_i_reg_1335[7]_i_2 
       (.I0(tmp_23_i_i_reg_1330[7]),
        .I1(sext4_cast_i_i_reg_1288_reg__0[7]),
        .O(\sum5_i_i_reg_1335[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum5_i_i_reg_1335[7]_i_3 
       (.I0(tmp_23_i_i_reg_1330[6]),
        .I1(sext4_cast_i_i_reg_1288_reg__0[6]),
        .O(\sum5_i_i_reg_1335[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum5_i_i_reg_1335[7]_i_4 
       (.I0(tmp_23_i_i_reg_1330[5]),
        .I1(sext4_cast_i_i_reg_1288_reg__0[5]),
        .O(\sum5_i_i_reg_1335[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum5_i_i_reg_1335[7]_i_5 
       (.I0(tmp_23_i_i_reg_1330[4]),
        .I1(sext4_cast_i_i_reg_1288_reg__0[4]),
        .O(\sum5_i_i_reg_1335[7]_i_5_n_4 ));
  FDRE \sum5_i_i_reg_1335_reg[0] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[0]),
        .Q(m_axi_B_AXI_ARADDR[0]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[10] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[10]),
        .Q(m_axi_B_AXI_ARADDR[10]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[11] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[11]),
        .Q(m_axi_B_AXI_ARADDR[11]),
        .R(1'b0));
  CARRY4 \sum5_i_i_reg_1335_reg[11]_i_1 
       (.CI(\sum5_i_i_reg_1335_reg[7]_i_1_n_4 ),
        .CO({\sum5_i_i_reg_1335_reg[11]_i_1_n_4 ,\sum5_i_i_reg_1335_reg[11]_i_1_n_5 ,\sum5_i_i_reg_1335_reg[11]_i_1_n_6 ,\sum5_i_i_reg_1335_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_23_i_i_reg_1330[9:8]}),
        .O(sum5_i_i_fu_843_p2[11:8]),
        .S({sext4_cast_i_i_reg_1288_reg__0[11:10],\sum5_i_i_reg_1335[11]_i_2_n_4 ,\sum5_i_i_reg_1335[11]_i_3_n_4 }));
  FDRE \sum5_i_i_reg_1335_reg[12] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[12]),
        .Q(m_axi_B_AXI_ARADDR[12]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[13] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[13]),
        .Q(m_axi_B_AXI_ARADDR[13]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[14] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[14]),
        .Q(m_axi_B_AXI_ARADDR[14]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[15] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[15]),
        .Q(m_axi_B_AXI_ARADDR[15]),
        .R(1'b0));
  CARRY4 \sum5_i_i_reg_1335_reg[15]_i_1 
       (.CI(\sum5_i_i_reg_1335_reg[11]_i_1_n_4 ),
        .CO({\sum5_i_i_reg_1335_reg[15]_i_1_n_4 ,\sum5_i_i_reg_1335_reg[15]_i_1_n_5 ,\sum5_i_i_reg_1335_reg[15]_i_1_n_6 ,\sum5_i_i_reg_1335_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sum5_i_i_fu_843_p2[15:12]),
        .S(sext4_cast_i_i_reg_1288_reg__0[15:12]));
  FDRE \sum5_i_i_reg_1335_reg[16] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[16]),
        .Q(m_axi_B_AXI_ARADDR[16]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[17] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[17]),
        .Q(m_axi_B_AXI_ARADDR[17]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[18] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[18]),
        .Q(m_axi_B_AXI_ARADDR[18]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[19] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[19]),
        .Q(m_axi_B_AXI_ARADDR[19]),
        .R(1'b0));
  CARRY4 \sum5_i_i_reg_1335_reg[19]_i_1 
       (.CI(\sum5_i_i_reg_1335_reg[15]_i_1_n_4 ),
        .CO({\sum5_i_i_reg_1335_reg[19]_i_1_n_4 ,\sum5_i_i_reg_1335_reg[19]_i_1_n_5 ,\sum5_i_i_reg_1335_reg[19]_i_1_n_6 ,\sum5_i_i_reg_1335_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sum5_i_i_fu_843_p2[19:16]),
        .S(sext4_cast_i_i_reg_1288_reg__0[19:16]));
  FDRE \sum5_i_i_reg_1335_reg[1] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[1]),
        .Q(m_axi_B_AXI_ARADDR[1]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[20] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[20]),
        .Q(m_axi_B_AXI_ARADDR[20]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[21] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[21]),
        .Q(m_axi_B_AXI_ARADDR[21]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[22] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[22]),
        .Q(m_axi_B_AXI_ARADDR[22]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[23] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[23]),
        .Q(m_axi_B_AXI_ARADDR[23]),
        .R(1'b0));
  CARRY4 \sum5_i_i_reg_1335_reg[23]_i_1 
       (.CI(\sum5_i_i_reg_1335_reg[19]_i_1_n_4 ),
        .CO({\sum5_i_i_reg_1335_reg[23]_i_1_n_4 ,\sum5_i_i_reg_1335_reg[23]_i_1_n_5 ,\sum5_i_i_reg_1335_reg[23]_i_1_n_6 ,\sum5_i_i_reg_1335_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sum5_i_i_fu_843_p2[23:20]),
        .S(sext4_cast_i_i_reg_1288_reg__0[23:20]));
  FDRE \sum5_i_i_reg_1335_reg[24] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[24]),
        .Q(m_axi_B_AXI_ARADDR[24]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[25] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[25]),
        .Q(m_axi_B_AXI_ARADDR[25]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[26] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[26]),
        .Q(m_axi_B_AXI_ARADDR[26]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[27] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[27]),
        .Q(m_axi_B_AXI_ARADDR[27]),
        .R(1'b0));
  CARRY4 \sum5_i_i_reg_1335_reg[27]_i_1 
       (.CI(\sum5_i_i_reg_1335_reg[23]_i_1_n_4 ),
        .CO({\sum5_i_i_reg_1335_reg[27]_i_1_n_4 ,\sum5_i_i_reg_1335_reg[27]_i_1_n_5 ,\sum5_i_i_reg_1335_reg[27]_i_1_n_6 ,\sum5_i_i_reg_1335_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sum5_i_i_fu_843_p2[27:24]),
        .S(sext4_cast_i_i_reg_1288_reg__0[27:24]));
  FDRE \sum5_i_i_reg_1335_reg[28] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[28]),
        .Q(m_axi_B_AXI_ARADDR[28]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[29] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[29]),
        .Q(m_axi_B_AXI_ARADDR[29]),
        .R(1'b0));
  CARRY4 \sum5_i_i_reg_1335_reg[29]_i_2 
       (.CI(\sum5_i_i_reg_1335_reg[27]_i_1_n_4 ),
        .CO({\NLW_sum5_i_i_reg_1335_reg[29]_i_2_CO_UNCONNECTED [3:1],\sum5_i_i_reg_1335_reg[29]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum5_i_i_reg_1335_reg[29]_i_2_O_UNCONNECTED [3:2],sum5_i_i_fu_843_p2[29:28]}),
        .S({1'b0,1'b0,sext4_cast_i_i_reg_1288_reg__0[29:28]}));
  FDRE \sum5_i_i_reg_1335_reg[2] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[2]),
        .Q(m_axi_B_AXI_ARADDR[2]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[3] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[3]),
        .Q(m_axi_B_AXI_ARADDR[3]),
        .R(1'b0));
  CARRY4 \sum5_i_i_reg_1335_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum5_i_i_reg_1335_reg[3]_i_1_n_4 ,\sum5_i_i_reg_1335_reg[3]_i_1_n_5 ,\sum5_i_i_reg_1335_reg[3]_i_1_n_6 ,\sum5_i_i_reg_1335_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_23_i_i_reg_1330[3:0]),
        .O(sum5_i_i_fu_843_p2[3:0]),
        .S({\sum5_i_i_reg_1335[3]_i_2_n_4 ,\sum5_i_i_reg_1335[3]_i_3_n_4 ,\sum5_i_i_reg_1335[3]_i_4_n_4 ,\sum5_i_i_reg_1335[3]_i_5_n_4 }));
  FDRE \sum5_i_i_reg_1335_reg[4] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[4]),
        .Q(m_axi_B_AXI_ARADDR[4]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[5] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[5]),
        .Q(m_axi_B_AXI_ARADDR[5]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[6] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[6]),
        .Q(m_axi_B_AXI_ARADDR[6]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[7] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[7]),
        .Q(m_axi_B_AXI_ARADDR[7]),
        .R(1'b0));
  CARRY4 \sum5_i_i_reg_1335_reg[7]_i_1 
       (.CI(\sum5_i_i_reg_1335_reg[3]_i_1_n_4 ),
        .CO({\sum5_i_i_reg_1335_reg[7]_i_1_n_4 ,\sum5_i_i_reg_1335_reg[7]_i_1_n_5 ,\sum5_i_i_reg_1335_reg[7]_i_1_n_6 ,\sum5_i_i_reg_1335_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_23_i_i_reg_1330[7:4]),
        .O(sum5_i_i_fu_843_p2[7:4]),
        .S({\sum5_i_i_reg_1335[7]_i_2_n_4 ,\sum5_i_i_reg_1335[7]_i_3_n_4 ,\sum5_i_i_reg_1335[7]_i_4_n_4 ,\sum5_i_i_reg_1335[7]_i_5_n_4 }));
  FDRE \sum5_i_i_reg_1335_reg[8] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[8]),
        .Q(m_axi_B_AXI_ARADDR[8]),
        .R(1'b0));
  FDRE \sum5_i_i_reg_1335_reg[9] 
       (.C(ap_clk),
        .CE(sum5_i_i_reg_13350),
        .D(sum5_i_i_fu_843_p2[9]),
        .Q(m_axi_B_AXI_ARADDR[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[11]_i_4 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[11]),
        .I1(\sum9_i_i_reg_1402_reg[11]_i_2_n_7 ),
        .O(\sum9_i_i_reg_1402[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[11]_i_5 
       (.I0(tmp_31_cast_i_i_fu_1015_p1[10]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[10]),
        .O(\sum9_i_i_reg_1402[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[11]_i_6 
       (.I0(tmp_31_cast_i_i_fu_1015_p1[9]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[9]),
        .O(\sum9_i_i_reg_1402[11]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[11]_i_7 
       (.I0(tmp_31_cast_i_i_fu_1015_p1[8]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[8]),
        .O(\sum9_i_i_reg_1402[11]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[15]_i_2 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[14]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[15]),
        .O(\sum9_i_i_reg_1402[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[15]_i_3 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[13]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[14]),
        .O(\sum9_i_i_reg_1402[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[15]_i_4 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[12]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[13]),
        .O(\sum9_i_i_reg_1402[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[15]_i_5 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[11]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[12]),
        .O(\sum9_i_i_reg_1402[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[19]_i_2 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[18]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[19]),
        .O(\sum9_i_i_reg_1402[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[19]_i_3 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[17]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[18]),
        .O(\sum9_i_i_reg_1402[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[19]_i_4 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[16]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[17]),
        .O(\sum9_i_i_reg_1402[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[19]_i_5 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[15]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[16]),
        .O(\sum9_i_i_reg_1402[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[23]_i_2 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[22]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[23]),
        .O(\sum9_i_i_reg_1402[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[23]_i_3 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[21]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[22]),
        .O(\sum9_i_i_reg_1402[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[23]_i_4 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[20]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[21]),
        .O(\sum9_i_i_reg_1402[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[23]_i_5 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[19]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[20]),
        .O(\sum9_i_i_reg_1402[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[27]_i_2 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[26]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[27]),
        .O(\sum9_i_i_reg_1402[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[27]_i_3 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[25]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[26]),
        .O(\sum9_i_i_reg_1402[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[27]_i_4 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[24]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[25]),
        .O(\sum9_i_i_reg_1402[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[27]_i_5 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[23]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[24]),
        .O(\sum9_i_i_reg_1402[27]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h02)) 
    \sum9_i_i_reg_1402[29]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_block_pp2_stage0_subdone),
        .I2(exitcond_flatten1_i_s_reg_1362),
        .O(sum9_i_i_reg_14020));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[29]_i_3 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[28]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[29]),
        .O(\sum9_i_i_reg_1402[29]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum9_i_i_reg_1402[29]_i_4 
       (.I0(sext8_cast_i_i_reg_1357_reg__0[27]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[28]),
        .O(\sum9_i_i_reg_1402[29]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sum9_i_i_reg_1402[3]_i_2 
       (.I0(tmp_27_i_i_reg_1382_reg__0[0]),
        .I1(k_2_mid2_i_i_reg_1371[3]),
        .I2(sext8_cast_i_i_reg_1357_reg__0[3]),
        .O(\sum9_i_i_reg_1402[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[3]_i_3 
       (.I0(k_2_mid2_i_i_reg_1371[2]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[2]),
        .O(\sum9_i_i_reg_1402[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[3]_i_4 
       (.I0(k_2_mid2_i_i_reg_1371[1]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[1]),
        .O(\sum9_i_i_reg_1402[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[3]_i_5 
       (.I0(k_2_mid2_i_i_reg_1371[0]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[0]),
        .O(\sum9_i_i_reg_1402[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[7]_i_3 
       (.I0(tmp_31_cast_i_i_fu_1015_p1[7]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[7]),
        .O(\sum9_i_i_reg_1402[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[7]_i_4 
       (.I0(tmp_31_cast_i_i_fu_1015_p1[6]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[6]),
        .O(\sum9_i_i_reg_1402[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[7]_i_5 
       (.I0(tmp_31_cast_i_i_fu_1015_p1[5]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[5]),
        .O(\sum9_i_i_reg_1402[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[7]_i_6 
       (.I0(tmp_31_cast_i_i_fu_1015_p1[4]),
        .I1(sext8_cast_i_i_reg_1357_reg__0[4]),
        .O(\sum9_i_i_reg_1402[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[7]_i_7 
       (.I0(k_2_mid2_i_i_reg_1371[4]),
        .I1(tmp_27_i_i_reg_1382_reg__0[1]),
        .O(\sum9_i_i_reg_1402[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum9_i_i_reg_1402[7]_i_8 
       (.I0(k_2_mid2_i_i_reg_1371[3]),
        .I1(tmp_27_i_i_reg_1382_reg__0[0]),
        .O(\sum9_i_i_reg_1402[7]_i_8_n_4 ));
  FDRE \sum9_i_i_reg_1402_reg[0] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[0]),
        .Q(m_axi_C_AXI_ARADDR[0]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[10] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[10]),
        .Q(m_axi_C_AXI_ARADDR[10]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[11] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[11]),
        .Q(m_axi_C_AXI_ARADDR[11]),
        .R(1'b0));
  CARRY4 \sum9_i_i_reg_1402_reg[11]_i_1 
       (.CI(\sum9_i_i_reg_1402_reg[7]_i_1_n_4 ),
        .CO({\sum9_i_i_reg_1402_reg[11]_i_1_n_4 ,\sum9_i_i_reg_1402_reg[11]_i_1_n_5 ,\sum9_i_i_reg_1402_reg[11]_i_1_n_6 ,\sum9_i_i_reg_1402_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\sum9_i_i_reg_1402_reg[11]_i_2_n_7 ,tmp_31_cast_i_i_fu_1015_p1[10:8]}),
        .O(sum9_i_i_fu_1019_p2[11:8]),
        .S({\sum9_i_i_reg_1402[11]_i_4_n_4 ,\sum9_i_i_reg_1402[11]_i_5_n_4 ,\sum9_i_i_reg_1402[11]_i_6_n_4 ,\sum9_i_i_reg_1402[11]_i_7_n_4 }));
  CARRY4 \sum9_i_i_reg_1402_reg[11]_i_2 
       (.CI(\sum9_i_i_reg_1402_reg[11]_i_3_n_4 ),
        .CO({\NLW_sum9_i_i_reg_1402_reg[11]_i_2_CO_UNCONNECTED [3:1],\sum9_i_i_reg_1402_reg[11]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum9_i_i_reg_1402_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \sum9_i_i_reg_1402_reg[11]_i_3 
       (.CI(\sum9_i_i_reg_1402_reg[7]_i_2_n_4 ),
        .CO({\sum9_i_i_reg_1402_reg[11]_i_3_n_4 ,\sum9_i_i_reg_1402_reg[11]_i_3_n_5 ,\sum9_i_i_reg_1402_reg[11]_i_3_n_6 ,\sum9_i_i_reg_1402_reg[11]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O(tmp_31_cast_i_i_fu_1015_p1[10:7]),
        .S({1'b0,tmp_27_i_i_reg_1382_reg__0[6:4]}));
  FDRE \sum9_i_i_reg_1402_reg[12] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[12]),
        .Q(m_axi_C_AXI_ARADDR[12]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[13] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[13]),
        .Q(m_axi_C_AXI_ARADDR[13]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[14] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[14]),
        .Q(m_axi_C_AXI_ARADDR[14]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[15] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[15]),
        .Q(m_axi_C_AXI_ARADDR[15]),
        .R(1'b0));
  CARRY4 \sum9_i_i_reg_1402_reg[15]_i_1 
       (.CI(\sum9_i_i_reg_1402_reg[11]_i_1_n_4 ),
        .CO({\sum9_i_i_reg_1402_reg[15]_i_1_n_4 ,\sum9_i_i_reg_1402_reg[15]_i_1_n_5 ,\sum9_i_i_reg_1402_reg[15]_i_1_n_6 ,\sum9_i_i_reg_1402_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext8_cast_i_i_reg_1357_reg__0[14:11]),
        .O(sum9_i_i_fu_1019_p2[15:12]),
        .S({\sum9_i_i_reg_1402[15]_i_2_n_4 ,\sum9_i_i_reg_1402[15]_i_3_n_4 ,\sum9_i_i_reg_1402[15]_i_4_n_4 ,\sum9_i_i_reg_1402[15]_i_5_n_4 }));
  FDRE \sum9_i_i_reg_1402_reg[16] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[16]),
        .Q(m_axi_C_AXI_ARADDR[16]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[17] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[17]),
        .Q(m_axi_C_AXI_ARADDR[17]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[18] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[18]),
        .Q(m_axi_C_AXI_ARADDR[18]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[19] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[19]),
        .Q(m_axi_C_AXI_ARADDR[19]),
        .R(1'b0));
  CARRY4 \sum9_i_i_reg_1402_reg[19]_i_1 
       (.CI(\sum9_i_i_reg_1402_reg[15]_i_1_n_4 ),
        .CO({\sum9_i_i_reg_1402_reg[19]_i_1_n_4 ,\sum9_i_i_reg_1402_reg[19]_i_1_n_5 ,\sum9_i_i_reg_1402_reg[19]_i_1_n_6 ,\sum9_i_i_reg_1402_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext8_cast_i_i_reg_1357_reg__0[18:15]),
        .O(sum9_i_i_fu_1019_p2[19:16]),
        .S({\sum9_i_i_reg_1402[19]_i_2_n_4 ,\sum9_i_i_reg_1402[19]_i_3_n_4 ,\sum9_i_i_reg_1402[19]_i_4_n_4 ,\sum9_i_i_reg_1402[19]_i_5_n_4 }));
  FDRE \sum9_i_i_reg_1402_reg[1] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[1]),
        .Q(m_axi_C_AXI_ARADDR[1]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[20] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[20]),
        .Q(m_axi_C_AXI_ARADDR[20]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[21] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[21]),
        .Q(m_axi_C_AXI_ARADDR[21]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[22] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[22]),
        .Q(m_axi_C_AXI_ARADDR[22]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[23] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[23]),
        .Q(m_axi_C_AXI_ARADDR[23]),
        .R(1'b0));
  CARRY4 \sum9_i_i_reg_1402_reg[23]_i_1 
       (.CI(\sum9_i_i_reg_1402_reg[19]_i_1_n_4 ),
        .CO({\sum9_i_i_reg_1402_reg[23]_i_1_n_4 ,\sum9_i_i_reg_1402_reg[23]_i_1_n_5 ,\sum9_i_i_reg_1402_reg[23]_i_1_n_6 ,\sum9_i_i_reg_1402_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext8_cast_i_i_reg_1357_reg__0[22:19]),
        .O(sum9_i_i_fu_1019_p2[23:20]),
        .S({\sum9_i_i_reg_1402[23]_i_2_n_4 ,\sum9_i_i_reg_1402[23]_i_3_n_4 ,\sum9_i_i_reg_1402[23]_i_4_n_4 ,\sum9_i_i_reg_1402[23]_i_5_n_4 }));
  FDRE \sum9_i_i_reg_1402_reg[24] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[24]),
        .Q(m_axi_C_AXI_ARADDR[24]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[25] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[25]),
        .Q(m_axi_C_AXI_ARADDR[25]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[26] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[26]),
        .Q(m_axi_C_AXI_ARADDR[26]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[27] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[27]),
        .Q(m_axi_C_AXI_ARADDR[27]),
        .R(1'b0));
  CARRY4 \sum9_i_i_reg_1402_reg[27]_i_1 
       (.CI(\sum9_i_i_reg_1402_reg[23]_i_1_n_4 ),
        .CO({\sum9_i_i_reg_1402_reg[27]_i_1_n_4 ,\sum9_i_i_reg_1402_reg[27]_i_1_n_5 ,\sum9_i_i_reg_1402_reg[27]_i_1_n_6 ,\sum9_i_i_reg_1402_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext8_cast_i_i_reg_1357_reg__0[26:23]),
        .O(sum9_i_i_fu_1019_p2[27:24]),
        .S({\sum9_i_i_reg_1402[27]_i_2_n_4 ,\sum9_i_i_reg_1402[27]_i_3_n_4 ,\sum9_i_i_reg_1402[27]_i_4_n_4 ,\sum9_i_i_reg_1402[27]_i_5_n_4 }));
  FDRE \sum9_i_i_reg_1402_reg[28] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[28]),
        .Q(m_axi_C_AXI_ARADDR[28]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[29] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[29]),
        .Q(m_axi_C_AXI_ARADDR[29]),
        .R(1'b0));
  CARRY4 \sum9_i_i_reg_1402_reg[29]_i_2 
       (.CI(\sum9_i_i_reg_1402_reg[27]_i_1_n_4 ),
        .CO({\NLW_sum9_i_i_reg_1402_reg[29]_i_2_CO_UNCONNECTED [3:1],\sum9_i_i_reg_1402_reg[29]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext8_cast_i_i_reg_1357_reg__0[27]}),
        .O({\NLW_sum9_i_i_reg_1402_reg[29]_i_2_O_UNCONNECTED [3:2],sum9_i_i_fu_1019_p2[29:28]}),
        .S({1'b0,1'b0,\sum9_i_i_reg_1402[29]_i_3_n_4 ,\sum9_i_i_reg_1402[29]_i_4_n_4 }));
  FDRE \sum9_i_i_reg_1402_reg[2] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[2]),
        .Q(m_axi_C_AXI_ARADDR[2]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[3] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[3]),
        .Q(m_axi_C_AXI_ARADDR[3]),
        .R(1'b0));
  CARRY4 \sum9_i_i_reg_1402_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum9_i_i_reg_1402_reg[3]_i_1_n_4 ,\sum9_i_i_reg_1402_reg[3]_i_1_n_5 ,\sum9_i_i_reg_1402_reg[3]_i_1_n_6 ,\sum9_i_i_reg_1402_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({sext8_cast_i_i_reg_1357_reg__0[3],k_2_mid2_i_i_reg_1371[2:0]}),
        .O(sum9_i_i_fu_1019_p2[3:0]),
        .S({\sum9_i_i_reg_1402[3]_i_2_n_4 ,\sum9_i_i_reg_1402[3]_i_3_n_4 ,\sum9_i_i_reg_1402[3]_i_4_n_4 ,\sum9_i_i_reg_1402[3]_i_5_n_4 }));
  FDRE \sum9_i_i_reg_1402_reg[4] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[4]),
        .Q(m_axi_C_AXI_ARADDR[4]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[5] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[5]),
        .Q(m_axi_C_AXI_ARADDR[5]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[6] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[6]),
        .Q(m_axi_C_AXI_ARADDR[6]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[7] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[7]),
        .Q(m_axi_C_AXI_ARADDR[7]),
        .R(1'b0));
  CARRY4 \sum9_i_i_reg_1402_reg[7]_i_1 
       (.CI(\sum9_i_i_reg_1402_reg[3]_i_1_n_4 ),
        .CO({\sum9_i_i_reg_1402_reg[7]_i_1_n_4 ,\sum9_i_i_reg_1402_reg[7]_i_1_n_5 ,\sum9_i_i_reg_1402_reg[7]_i_1_n_6 ,\sum9_i_i_reg_1402_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_31_cast_i_i_fu_1015_p1[7:4]),
        .O(sum9_i_i_fu_1019_p2[7:4]),
        .S({\sum9_i_i_reg_1402[7]_i_3_n_4 ,\sum9_i_i_reg_1402[7]_i_4_n_4 ,\sum9_i_i_reg_1402[7]_i_5_n_4 ,\sum9_i_i_reg_1402[7]_i_6_n_4 }));
  CARRY4 \sum9_i_i_reg_1402_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\sum9_i_i_reg_1402_reg[7]_i_2_n_4 ,\sum9_i_i_reg_1402_reg[7]_i_2_n_5 ,\sum9_i_i_reg_1402_reg[7]_i_2_n_6 ,\sum9_i_i_reg_1402_reg[7]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,k_2_mid2_i_i_reg_1371[4:3]}),
        .O({tmp_31_cast_i_i_fu_1015_p1[6:4],\NLW_sum9_i_i_reg_1402_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({tmp_27_i_i_reg_1382_reg__0[3:2],\sum9_i_i_reg_1402[7]_i_7_n_4 ,\sum9_i_i_reg_1402[7]_i_8_n_4 }));
  FDRE \sum9_i_i_reg_1402_reg[8] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[8]),
        .Q(m_axi_C_AXI_ARADDR[8]),
        .R(1'b0));
  FDRE \sum9_i_i_reg_1402_reg[9] 
       (.C(ap_clk),
        .CE(sum9_i_i_reg_14020),
        .D(sum9_i_i_fu_1019_p2[9]),
        .Q(m_axi_C_AXI_ARADDR[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[11]_i_4 
       (.I0(sext_cast_i_i_reg_1221_reg__0[11]),
        .I1(\sum_i_i_reg_1266_reg[11]_i_2_n_7 ),
        .O(\sum_i_i_reg_1266[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[11]_i_5 
       (.I0(tmp_15_cast_i_i_fu_673_p1[10]),
        .I1(sext_cast_i_i_reg_1221_reg__0[10]),
        .O(\sum_i_i_reg_1266[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[11]_i_6 
       (.I0(tmp_15_cast_i_i_fu_673_p1[9]),
        .I1(sext_cast_i_i_reg_1221_reg__0[9]),
        .O(\sum_i_i_reg_1266[11]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[11]_i_7 
       (.I0(tmp_15_cast_i_i_fu_673_p1[8]),
        .I1(sext_cast_i_i_reg_1221_reg__0[8]),
        .O(\sum_i_i_reg_1266[11]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[15]_i_2 
       (.I0(sext_cast_i_i_reg_1221_reg__0[14]),
        .I1(sext_cast_i_i_reg_1221_reg__0[15]),
        .O(\sum_i_i_reg_1266[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[15]_i_3 
       (.I0(sext_cast_i_i_reg_1221_reg__0[13]),
        .I1(sext_cast_i_i_reg_1221_reg__0[14]),
        .O(\sum_i_i_reg_1266[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[15]_i_4 
       (.I0(sext_cast_i_i_reg_1221_reg__0[12]),
        .I1(sext_cast_i_i_reg_1221_reg__0[13]),
        .O(\sum_i_i_reg_1266[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[15]_i_5 
       (.I0(sext_cast_i_i_reg_1221_reg__0[11]),
        .I1(sext_cast_i_i_reg_1221_reg__0[12]),
        .O(\sum_i_i_reg_1266[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[19]_i_2 
       (.I0(sext_cast_i_i_reg_1221_reg__0[18]),
        .I1(sext_cast_i_i_reg_1221_reg__0[19]),
        .O(\sum_i_i_reg_1266[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[19]_i_3 
       (.I0(sext_cast_i_i_reg_1221_reg__0[17]),
        .I1(sext_cast_i_i_reg_1221_reg__0[18]),
        .O(\sum_i_i_reg_1266[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[19]_i_4 
       (.I0(sext_cast_i_i_reg_1221_reg__0[16]),
        .I1(sext_cast_i_i_reg_1221_reg__0[17]),
        .O(\sum_i_i_reg_1266[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[19]_i_5 
       (.I0(sext_cast_i_i_reg_1221_reg__0[15]),
        .I1(sext_cast_i_i_reg_1221_reg__0[16]),
        .O(\sum_i_i_reg_1266[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[23]_i_2 
       (.I0(sext_cast_i_i_reg_1221_reg__0[22]),
        .I1(sext_cast_i_i_reg_1221_reg__0[23]),
        .O(\sum_i_i_reg_1266[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[23]_i_3 
       (.I0(sext_cast_i_i_reg_1221_reg__0[21]),
        .I1(sext_cast_i_i_reg_1221_reg__0[22]),
        .O(\sum_i_i_reg_1266[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[23]_i_4 
       (.I0(sext_cast_i_i_reg_1221_reg__0[20]),
        .I1(sext_cast_i_i_reg_1221_reg__0[21]),
        .O(\sum_i_i_reg_1266[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[23]_i_5 
       (.I0(sext_cast_i_i_reg_1221_reg__0[19]),
        .I1(sext_cast_i_i_reg_1221_reg__0[20]),
        .O(\sum_i_i_reg_1266[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[27]_i_2 
       (.I0(sext_cast_i_i_reg_1221_reg__0[26]),
        .I1(sext_cast_i_i_reg_1221_reg__0[27]),
        .O(\sum_i_i_reg_1266[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[27]_i_3 
       (.I0(sext_cast_i_i_reg_1221_reg__0[25]),
        .I1(sext_cast_i_i_reg_1221_reg__0[26]),
        .O(\sum_i_i_reg_1266[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[27]_i_4 
       (.I0(sext_cast_i_i_reg_1221_reg__0[24]),
        .I1(sext_cast_i_i_reg_1221_reg__0[25]),
        .O(\sum_i_i_reg_1266[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[27]_i_5 
       (.I0(sext_cast_i_i_reg_1221_reg__0[23]),
        .I1(sext_cast_i_i_reg_1221_reg__0[24]),
        .O(\sum_i_i_reg_1266[27]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h02)) 
    \sum_i_i_reg_1266[29]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten_i_i_reg_1226),
        .O(sum_i_i_reg_12660));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[29]_i_3 
       (.I0(sext_cast_i_i_reg_1221_reg__0[28]),
        .I1(sext_cast_i_i_reg_1221_reg__0[29]),
        .O(\sum_i_i_reg_1266[29]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_i_reg_1266[29]_i_4 
       (.I0(sext_cast_i_i_reg_1221_reg__0[27]),
        .I1(sext_cast_i_i_reg_1221_reg__0[28]),
        .O(\sum_i_i_reg_1266[29]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sum_i_i_reg_1266[3]_i_2 
       (.I0(tmp_11_cast_i_i_fu_661_p1[3]),
        .I1(k_mid2_i_i_reg_1235[3]),
        .I2(sext_cast_i_i_reg_1221_reg__0[3]),
        .O(\sum_i_i_reg_1266[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[3]_i_3 
       (.I0(k_mid2_i_i_reg_1235[2]),
        .I1(sext_cast_i_i_reg_1221_reg__0[2]),
        .O(\sum_i_i_reg_1266[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[3]_i_4 
       (.I0(k_mid2_i_i_reg_1235[1]),
        .I1(sext_cast_i_i_reg_1221_reg__0[1]),
        .O(\sum_i_i_reg_1266[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[3]_i_5 
       (.I0(k_mid2_i_i_reg_1235[0]),
        .I1(sext_cast_i_i_reg_1221_reg__0[0]),
        .O(\sum_i_i_reg_1266[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[7]_i_3 
       (.I0(tmp_15_cast_i_i_fu_673_p1[7]),
        .I1(sext_cast_i_i_reg_1221_reg__0[7]),
        .O(\sum_i_i_reg_1266[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[7]_i_4 
       (.I0(tmp_15_cast_i_i_fu_673_p1[6]),
        .I1(sext_cast_i_i_reg_1221_reg__0[6]),
        .O(\sum_i_i_reg_1266[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[7]_i_5 
       (.I0(tmp_15_cast_i_i_fu_673_p1[5]),
        .I1(sext_cast_i_i_reg_1221_reg__0[5]),
        .O(\sum_i_i_reg_1266[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[7]_i_6 
       (.I0(tmp_15_cast_i_i_fu_673_p1[4]),
        .I1(sext_cast_i_i_reg_1221_reg__0[4]),
        .O(\sum_i_i_reg_1266[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[7]_i_7 
       (.I0(k_mid2_i_i_reg_1235[4]),
        .I1(tmp_11_cast_i_i_fu_661_p1[4]),
        .O(\sum_i_i_reg_1266[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_i_reg_1266[7]_i_8 
       (.I0(k_mid2_i_i_reg_1235[3]),
        .I1(tmp_11_cast_i_i_fu_661_p1[3]),
        .O(\sum_i_i_reg_1266[7]_i_8_n_4 ));
  FDRE \sum_i_i_reg_1266_reg[0] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[0]),
        .Q(m_axi_A_AXI_ARADDR[0]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[10] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[10]),
        .Q(m_axi_A_AXI_ARADDR[10]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[11] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[11]),
        .Q(m_axi_A_AXI_ARADDR[11]),
        .R(1'b0));
  CARRY4 \sum_i_i_reg_1266_reg[11]_i_1 
       (.CI(\sum_i_i_reg_1266_reg[7]_i_1_n_4 ),
        .CO({\sum_i_i_reg_1266_reg[11]_i_1_n_4 ,\sum_i_i_reg_1266_reg[11]_i_1_n_5 ,\sum_i_i_reg_1266_reg[11]_i_1_n_6 ,\sum_i_i_reg_1266_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\sum_i_i_reg_1266_reg[11]_i_2_n_7 ,tmp_15_cast_i_i_fu_673_p1[10:8]}),
        .O(sum_i_i_fu_677_p2[11:8]),
        .S({\sum_i_i_reg_1266[11]_i_4_n_4 ,\sum_i_i_reg_1266[11]_i_5_n_4 ,\sum_i_i_reg_1266[11]_i_6_n_4 ,\sum_i_i_reg_1266[11]_i_7_n_4 }));
  CARRY4 \sum_i_i_reg_1266_reg[11]_i_2 
       (.CI(\sum_i_i_reg_1266_reg[11]_i_3_n_4 ),
        .CO({\NLW_sum_i_i_reg_1266_reg[11]_i_2_CO_UNCONNECTED [3:1],\sum_i_i_reg_1266_reg[11]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_i_i_reg_1266_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \sum_i_i_reg_1266_reg[11]_i_3 
       (.CI(\sum_i_i_reg_1266_reg[7]_i_2_n_4 ),
        .CO({\sum_i_i_reg_1266_reg[11]_i_3_n_4 ,\sum_i_i_reg_1266_reg[11]_i_3_n_5 ,\sum_i_i_reg_1266_reg[11]_i_3_n_6 ,\sum_i_i_reg_1266_reg[11]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O(tmp_15_cast_i_i_fu_673_p1[10:7]),
        .S({1'b0,tmp_11_cast_i_i_fu_661_p1[9:7]}));
  FDRE \sum_i_i_reg_1266_reg[12] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[12]),
        .Q(m_axi_A_AXI_ARADDR[12]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[13] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[13]),
        .Q(m_axi_A_AXI_ARADDR[13]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[14] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[14]),
        .Q(m_axi_A_AXI_ARADDR[14]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[15] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[15]),
        .Q(m_axi_A_AXI_ARADDR[15]),
        .R(1'b0));
  CARRY4 \sum_i_i_reg_1266_reg[15]_i_1 
       (.CI(\sum_i_i_reg_1266_reg[11]_i_1_n_4 ),
        .CO({\sum_i_i_reg_1266_reg[15]_i_1_n_4 ,\sum_i_i_reg_1266_reg[15]_i_1_n_5 ,\sum_i_i_reg_1266_reg[15]_i_1_n_6 ,\sum_i_i_reg_1266_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_i_reg_1221_reg__0[14:11]),
        .O(sum_i_i_fu_677_p2[15:12]),
        .S({\sum_i_i_reg_1266[15]_i_2_n_4 ,\sum_i_i_reg_1266[15]_i_3_n_4 ,\sum_i_i_reg_1266[15]_i_4_n_4 ,\sum_i_i_reg_1266[15]_i_5_n_4 }));
  FDRE \sum_i_i_reg_1266_reg[16] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[16]),
        .Q(m_axi_A_AXI_ARADDR[16]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[17] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[17]),
        .Q(m_axi_A_AXI_ARADDR[17]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[18] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[18]),
        .Q(m_axi_A_AXI_ARADDR[18]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[19] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[19]),
        .Q(m_axi_A_AXI_ARADDR[19]),
        .R(1'b0));
  CARRY4 \sum_i_i_reg_1266_reg[19]_i_1 
       (.CI(\sum_i_i_reg_1266_reg[15]_i_1_n_4 ),
        .CO({\sum_i_i_reg_1266_reg[19]_i_1_n_4 ,\sum_i_i_reg_1266_reg[19]_i_1_n_5 ,\sum_i_i_reg_1266_reg[19]_i_1_n_6 ,\sum_i_i_reg_1266_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_i_reg_1221_reg__0[18:15]),
        .O(sum_i_i_fu_677_p2[19:16]),
        .S({\sum_i_i_reg_1266[19]_i_2_n_4 ,\sum_i_i_reg_1266[19]_i_3_n_4 ,\sum_i_i_reg_1266[19]_i_4_n_4 ,\sum_i_i_reg_1266[19]_i_5_n_4 }));
  FDRE \sum_i_i_reg_1266_reg[1] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[1]),
        .Q(m_axi_A_AXI_ARADDR[1]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[20] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[20]),
        .Q(m_axi_A_AXI_ARADDR[20]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[21] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[21]),
        .Q(m_axi_A_AXI_ARADDR[21]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[22] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[22]),
        .Q(m_axi_A_AXI_ARADDR[22]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[23] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[23]),
        .Q(m_axi_A_AXI_ARADDR[23]),
        .R(1'b0));
  CARRY4 \sum_i_i_reg_1266_reg[23]_i_1 
       (.CI(\sum_i_i_reg_1266_reg[19]_i_1_n_4 ),
        .CO({\sum_i_i_reg_1266_reg[23]_i_1_n_4 ,\sum_i_i_reg_1266_reg[23]_i_1_n_5 ,\sum_i_i_reg_1266_reg[23]_i_1_n_6 ,\sum_i_i_reg_1266_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_i_reg_1221_reg__0[22:19]),
        .O(sum_i_i_fu_677_p2[23:20]),
        .S({\sum_i_i_reg_1266[23]_i_2_n_4 ,\sum_i_i_reg_1266[23]_i_3_n_4 ,\sum_i_i_reg_1266[23]_i_4_n_4 ,\sum_i_i_reg_1266[23]_i_5_n_4 }));
  FDRE \sum_i_i_reg_1266_reg[24] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[24]),
        .Q(m_axi_A_AXI_ARADDR[24]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[25] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[25]),
        .Q(m_axi_A_AXI_ARADDR[25]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[26] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[26]),
        .Q(m_axi_A_AXI_ARADDR[26]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[27] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[27]),
        .Q(m_axi_A_AXI_ARADDR[27]),
        .R(1'b0));
  CARRY4 \sum_i_i_reg_1266_reg[27]_i_1 
       (.CI(\sum_i_i_reg_1266_reg[23]_i_1_n_4 ),
        .CO({\sum_i_i_reg_1266_reg[27]_i_1_n_4 ,\sum_i_i_reg_1266_reg[27]_i_1_n_5 ,\sum_i_i_reg_1266_reg[27]_i_1_n_6 ,\sum_i_i_reg_1266_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_i_reg_1221_reg__0[26:23]),
        .O(sum_i_i_fu_677_p2[27:24]),
        .S({\sum_i_i_reg_1266[27]_i_2_n_4 ,\sum_i_i_reg_1266[27]_i_3_n_4 ,\sum_i_i_reg_1266[27]_i_4_n_4 ,\sum_i_i_reg_1266[27]_i_5_n_4 }));
  FDRE \sum_i_i_reg_1266_reg[28] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[28]),
        .Q(m_axi_A_AXI_ARADDR[28]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[29] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[29]),
        .Q(m_axi_A_AXI_ARADDR[29]),
        .R(1'b0));
  CARRY4 \sum_i_i_reg_1266_reg[29]_i_2 
       (.CI(\sum_i_i_reg_1266_reg[27]_i_1_n_4 ),
        .CO({\NLW_sum_i_i_reg_1266_reg[29]_i_2_CO_UNCONNECTED [3:1],\sum_i_i_reg_1266_reg[29]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_cast_i_i_reg_1221_reg__0[27]}),
        .O({\NLW_sum_i_i_reg_1266_reg[29]_i_2_O_UNCONNECTED [3:2],sum_i_i_fu_677_p2[29:28]}),
        .S({1'b0,1'b0,\sum_i_i_reg_1266[29]_i_3_n_4 ,\sum_i_i_reg_1266[29]_i_4_n_4 }));
  FDRE \sum_i_i_reg_1266_reg[2] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[2]),
        .Q(m_axi_A_AXI_ARADDR[2]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[3] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[3]),
        .Q(m_axi_A_AXI_ARADDR[3]),
        .R(1'b0));
  CARRY4 \sum_i_i_reg_1266_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_i_i_reg_1266_reg[3]_i_1_n_4 ,\sum_i_i_reg_1266_reg[3]_i_1_n_5 ,\sum_i_i_reg_1266_reg[3]_i_1_n_6 ,\sum_i_i_reg_1266_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({sext_cast_i_i_reg_1221_reg__0[3],k_mid2_i_i_reg_1235[2:0]}),
        .O(sum_i_i_fu_677_p2[3:0]),
        .S({\sum_i_i_reg_1266[3]_i_2_n_4 ,\sum_i_i_reg_1266[3]_i_3_n_4 ,\sum_i_i_reg_1266[3]_i_4_n_4 ,\sum_i_i_reg_1266[3]_i_5_n_4 }));
  FDRE \sum_i_i_reg_1266_reg[4] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[4]),
        .Q(m_axi_A_AXI_ARADDR[4]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[5] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[5]),
        .Q(m_axi_A_AXI_ARADDR[5]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[6] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[6]),
        .Q(m_axi_A_AXI_ARADDR[6]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[7] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[7]),
        .Q(m_axi_A_AXI_ARADDR[7]),
        .R(1'b0));
  CARRY4 \sum_i_i_reg_1266_reg[7]_i_1 
       (.CI(\sum_i_i_reg_1266_reg[3]_i_1_n_4 ),
        .CO({\sum_i_i_reg_1266_reg[7]_i_1_n_4 ,\sum_i_i_reg_1266_reg[7]_i_1_n_5 ,\sum_i_i_reg_1266_reg[7]_i_1_n_6 ,\sum_i_i_reg_1266_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_15_cast_i_i_fu_673_p1[7:4]),
        .O(sum_i_i_fu_677_p2[7:4]),
        .S({\sum_i_i_reg_1266[7]_i_3_n_4 ,\sum_i_i_reg_1266[7]_i_4_n_4 ,\sum_i_i_reg_1266[7]_i_5_n_4 ,\sum_i_i_reg_1266[7]_i_6_n_4 }));
  CARRY4 \sum_i_i_reg_1266_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\sum_i_i_reg_1266_reg[7]_i_2_n_4 ,\sum_i_i_reg_1266_reg[7]_i_2_n_5 ,\sum_i_i_reg_1266_reg[7]_i_2_n_6 ,\sum_i_i_reg_1266_reg[7]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,k_mid2_i_i_reg_1235[4:3]}),
        .O({tmp_15_cast_i_i_fu_673_p1[6:4],\NLW_sum_i_i_reg_1266_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({tmp_11_cast_i_i_fu_661_p1[6:5],\sum_i_i_reg_1266[7]_i_7_n_4 ,\sum_i_i_reg_1266[7]_i_8_n_4 }));
  FDRE \sum_i_i_reg_1266_reg[8] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[8]),
        .Q(m_axi_A_AXI_ARADDR[8]),
        .R(1'b0));
  FDRE \sum_i_i_reg_1266_reg[9] 
       (.C(ap_clk),
        .CE(sum_i_i_reg_12660),
        .D(sum_i_i_fu_677_p2[9]),
        .Q(m_axi_A_AXI_ARADDR[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \tmp_11_i_i_reg_1247[3]_i_1 
       (.I0(\tmp_11_i_i_reg_1247[4]_i_3_n_4 ),
        .I1(tmp_mid2_v_i_i_reg_1240_reg__0[0]),
        .I2(exitcond_flatten_i_i_reg_1226),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\i_i_i_reg_436_reg_n_4_[0] ),
        .O(tmp_mid2_v_i_i_fu_603_p3__0));
  LUT6 #(
    .INIT(64'h4747474747748BB8)) 
    \tmp_11_i_i_reg_1247[4]_i_1 
       (.I0(\i_i_i_reg_436_reg_n_4_[1] ),
        .I1(\tmp_11_i_i_reg_1247[4]_i_2_n_4 ),
        .I2(tmp_mid2_v_i_i_reg_1240_reg__0[1]),
        .I3(tmp_mid2_v_i_i_reg_1240_reg__0[0]),
        .I4(\i_i_i_reg_436_reg_n_4_[0] ),
        .I5(\tmp_11_i_i_reg_1247[4]_i_3_n_4 ),
        .O(tmp_11_i_i_fu_635_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp_11_i_i_reg_1247[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(exitcond_flatten_i_i_reg_1226),
        .O(\tmp_11_i_i_reg_1247[4]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \tmp_11_i_i_reg_1247[4]_i_3 
       (.I0(k_i_i_reg_447[0]),
        .I1(k_i_i_reg_447[1]),
        .I2(k_i_i_reg_447[2]),
        .I3(k_i_i_reg_447[4]),
        .I4(k_i_i_reg_447[3]),
        .O(\tmp_11_i_i_reg_1247[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hC6)) 
    \tmp_11_i_i_reg_1247[5]_i_1 
       (.I0(tmp_mid2_v_i_i_fu_603_p3[1]),
        .I1(tmp_mid2_v_i_i_fu_603_p3[2]),
        .I2(tmp_mid2_v_i_i_fu_603_p3__0),
        .O(tmp_11_i_i_fu_635_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'hD23C)) 
    \tmp_11_i_i_reg_1247[6]_i_1 
       (.I0(tmp_mid2_v_i_i_fu_603_p3__0),
        .I1(tmp_mid2_v_i_i_fu_603_p3[2]),
        .I2(tmp_mid2_v_i_i_fu_603_p3[3]),
        .I3(tmp_mid2_v_i_i_fu_603_p3[1]),
        .O(tmp_11_i_i_fu_635_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT5 #(
    .INIT(32'hB9DD4622)) 
    \tmp_11_i_i_reg_1247[7]_i_1 
       (.I0(tmp_mid2_v_i_i_fu_603_p3[3]),
        .I1(tmp_mid2_v_i_i_fu_603_p3[2]),
        .I2(tmp_mid2_v_i_i_fu_603_p3__0),
        .I3(tmp_mid2_v_i_i_fu_603_p3[1]),
        .I4(tmp_mid2_v_i_i_fu_603_p3[4]),
        .O(tmp_11_i_i_fu_635_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT5 #(
    .INIT(32'h00F85F00)) 
    \tmp_11_i_i_reg_1247[8]_i_1 
       (.I0(tmp_mid2_v_i_i_fu_603_p3[1]),
        .I1(tmp_mid2_v_i_i_fu_603_p3__0),
        .I2(tmp_mid2_v_i_i_fu_603_p3[2]),
        .I3(tmp_mid2_v_i_i_fu_603_p3[4]),
        .I4(tmp_mid2_v_i_i_fu_603_p3[3]),
        .O(tmp_11_i_i_fu_635_p2[8]));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_11_i_i_reg_1247[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten_i_i_fu_571_p2),
        .O(k_mid2_i_i_reg_12350));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \tmp_11_i_i_reg_1247[9]_i_2 
       (.I0(tmp_mid2_v_i_i_fu_603_p3[3]),
        .I1(tmp_mid2_v_i_i_fu_603_p3[2]),
        .I2(tmp_mid2_v_i_i_fu_603_p3[1]),
        .I3(tmp_mid2_v_i_i_fu_603_p3[4]),
        .O(tmp_11_i_i_fu_635_p2[9]));
  FDRE \tmp_11_i_i_reg_1247_reg[3] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(tmp_mid2_v_i_i_fu_603_p3__0),
        .Q(tmp_11_cast_i_i_fu_661_p1[3]),
        .R(1'b0));
  FDRE \tmp_11_i_i_reg_1247_reg[4] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(tmp_11_i_i_fu_635_p2[4]),
        .Q(tmp_11_cast_i_i_fu_661_p1[4]),
        .R(1'b0));
  FDRE \tmp_11_i_i_reg_1247_reg[5] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(tmp_11_i_i_fu_635_p2[5]),
        .Q(tmp_11_cast_i_i_fu_661_p1[5]),
        .R(1'b0));
  FDRE \tmp_11_i_i_reg_1247_reg[6] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(tmp_11_i_i_fu_635_p2[6]),
        .Q(tmp_11_cast_i_i_fu_661_p1[6]),
        .R(1'b0));
  FDRE \tmp_11_i_i_reg_1247_reg[7] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(tmp_11_i_i_fu_635_p2[7]),
        .Q(tmp_11_cast_i_i_fu_661_p1[7]),
        .R(1'b0));
  FDRE \tmp_11_i_i_reg_1247_reg[8] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(tmp_11_i_i_fu_635_p2[8]),
        .Q(tmp_11_cast_i_i_fu_661_p1[8]),
        .R(1'b0));
  FDRE \tmp_11_i_i_reg_1247_reg[9] 
       (.C(ap_clk),
        .CE(k_mid2_i_i_reg_12350),
        .D(tmp_11_i_i_fu_635_p2[9]),
        .Q(tmp_11_cast_i_i_fu_661_p1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_16_i_i_reg_1283[5]_i_2 
       (.I0(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[0]),
        .I1(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[2]),
        .O(\tmp_16_i_i_reg_1283[5]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_16_i_i_reg_1283[5]_i_3 
       (.I0(tmp_3_reg_1256_pp0_iter8_reg[3]),
        .I1(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[1]),
        .O(\tmp_16_i_i_reg_1283[5]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_16_i_i_reg_1283[5]_i_4 
       (.I0(tmp_3_reg_1256_pp0_iter8_reg[2]),
        .I1(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[0]),
        .O(\tmp_16_i_i_reg_1283[5]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \tmp_16_i_i_reg_1283[5]_i_5 
       (.I0(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[2]),
        .I1(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[0]),
        .I2(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[3]),
        .I3(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[1]),
        .O(\tmp_16_i_i_reg_1283[5]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \tmp_16_i_i_reg_1283[5]_i_6 
       (.I0(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[1]),
        .I1(tmp_3_reg_1256_pp0_iter8_reg[3]),
        .I2(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[2]),
        .I3(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[0]),
        .O(\tmp_16_i_i_reg_1283[5]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp_16_i_i_reg_1283[5]_i_7 
       (.I0(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[0]),
        .I1(tmp_3_reg_1256_pp0_iter8_reg[2]),
        .I2(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[1]),
        .I3(tmp_3_reg_1256_pp0_iter8_reg[3]),
        .O(\tmp_16_i_i_reg_1283[5]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_i_i_reg_1283[5]_i_8 
       (.I0(tmp_3_reg_1256_pp0_iter8_reg[2]),
        .I1(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[0]),
        .O(\tmp_16_i_i_reg_1283[5]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_16_i_i_reg_1283[7]_i_1 
       (.I0(\A_AXI_addr_read_reg_1277_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_78_in));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_16_i_i_reg_1283[7]_i_3 
       (.I0(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[1]),
        .I1(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[3]),
        .O(\tmp_16_i_i_reg_1283[7]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \tmp_16_i_i_reg_1283[7]_i_4 
       (.I0(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[4]),
        .I1(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[2]),
        .I2(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[3]),
        .O(\tmp_16_i_i_reg_1283[7]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \tmp_16_i_i_reg_1283[7]_i_5 
       (.I0(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[3]),
        .I1(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[1]),
        .I2(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[4]),
        .I3(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[2]),
        .O(\tmp_16_i_i_reg_1283[7]_i_5_n_4 ));
  FDRE \tmp_16_i_i_reg_1283_reg[0] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(tmp_3_reg_1256_pp0_iter8_reg[0]),
        .Q(A_1_address0[0]),
        .R(1'b0));
  FDRE \tmp_16_i_i_reg_1283_reg[1] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(tmp_3_reg_1256_pp0_iter8_reg[1]),
        .Q(A_1_address0[1]),
        .R(1'b0));
  FDRE \tmp_16_i_i_reg_1283_reg[2] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(tmp_16_i_i_fu_719_p2[2]),
        .Q(A_1_address0[2]),
        .R(1'b0));
  FDRE \tmp_16_i_i_reg_1283_reg[3] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(tmp_16_i_i_fu_719_p2[3]),
        .Q(A_1_address0[3]),
        .R(1'b0));
  FDRE \tmp_16_i_i_reg_1283_reg[4] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(tmp_16_i_i_fu_719_p2[4]),
        .Q(A_1_address0[4]),
        .R(1'b0));
  FDRE \tmp_16_i_i_reg_1283_reg[5] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(tmp_16_i_i_fu_719_p2[5]),
        .Q(A_1_address0[5]),
        .R(1'b0));
  CARRY4 \tmp_16_i_i_reg_1283_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp_16_i_i_reg_1283_reg[5]_i_1_n_4 ,\tmp_16_i_i_reg_1283_reg[5]_i_1_n_5 ,\tmp_16_i_i_reg_1283_reg[5]_i_1_n_6 ,\tmp_16_i_i_reg_1283_reg[5]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_16_i_i_reg_1283[5]_i_2_n_4 ,\tmp_16_i_i_reg_1283[5]_i_3_n_4 ,\tmp_16_i_i_reg_1283[5]_i_4_n_4 ,1'b0}),
        .O(tmp_16_i_i_fu_719_p2[5:2]),
        .S({\tmp_16_i_i_reg_1283[5]_i_5_n_4 ,\tmp_16_i_i_reg_1283[5]_i_6_n_4 ,\tmp_16_i_i_reg_1283[5]_i_7_n_4 ,\tmp_16_i_i_reg_1283[5]_i_8_n_4 }));
  FDRE \tmp_16_i_i_reg_1283_reg[6] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(tmp_16_i_i_fu_719_p2[6]),
        .Q(A_1_address0[6]),
        .R(1'b0));
  FDRE \tmp_16_i_i_reg_1283_reg[7] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(tmp_16_i_i_fu_719_p2[7]),
        .Q(A_1_address0[7]),
        .R(1'b0));
  CARRY4 \tmp_16_i_i_reg_1283_reg[7]_i_2 
       (.CI(\tmp_16_i_i_reg_1283_reg[5]_i_1_n_4 ),
        .CO({\NLW_tmp_16_i_i_reg_1283_reg[7]_i_2_CO_UNCONNECTED [3:1],\tmp_16_i_i_reg_1283_reg[7]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_16_i_i_reg_1283[7]_i_3_n_4 }),
        .O({\NLW_tmp_16_i_i_reg_1283_reg[7]_i_2_O_UNCONNECTED [3:2],tmp_16_i_i_fu_719_p2[7:6]}),
        .S({1'b0,1'b0,\tmp_16_i_i_reg_1283[7]_i_4_n_4 ,\tmp_16_i_i_reg_1283[7]_i_5_n_4 }));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \tmp_1_mid2_v_i_i_reg_1449[1]_i_1 
       (.I0(i_1_i_i_reg_535[0]),
        .I1(tmp_1_mid2_v_i_i_reg_1449_reg__0[0]),
        .I2(p_0_in),
        .I3(tmp_1_mid2_v_i_i_reg_1449_reg__0[1]),
        .I4(\tmp_35_i_i_reg_1454[4]_i_2_n_4 ),
        .I5(i_1_i_i_reg_535[1]),
        .O(tmp_1_mid2_v_i_i_fu_1127_p3[1]));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \tmp_1_mid2_v_i_i_reg_1449[2]_i_1 
       (.I0(\tmp_1_mid2_v_i_i_reg_1449[2]_i_2_n_4 ),
        .I1(tmp_1_mid2_v_i_i_reg_1449_reg__0[2]),
        .I2(exitcond_flatten2_i_s_reg_1435),
        .I3(ap_enable_reg_pp3_iter1_reg_n_4),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(i_1_i_i_reg_535[2]),
        .O(tmp_1_mid2_v_i_i_fu_1127_p3[2]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \tmp_1_mid2_v_i_i_reg_1449[2]_i_2 
       (.I0(tmp_1_mid2_v_i_i_reg_1449_reg__0[1]),
        .I1(i_1_i_i_reg_535[1]),
        .I2(i_1_i_i_reg_535[0]),
        .I3(\tmp_35_i_i_reg_1454[4]_i_2_n_4 ),
        .I4(tmp_1_mid2_v_i_i_reg_1449_reg__0[0]),
        .I5(p_0_in),
        .O(\tmp_1_mid2_v_i_i_reg_1449[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \tmp_1_mid2_v_i_i_reg_1449[3]_i_1 
       (.I0(\tmp_1_mid2_v_i_i_reg_1449[4]_i_2_n_4 ),
        .I1(tmp_1_mid2_v_i_i_reg_1449_reg__0[3]),
        .I2(exitcond_flatten2_i_s_reg_1435),
        .I3(ap_enable_reg_pp3_iter1_reg_n_4),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(i_1_i_i_reg_535[3]),
        .O(tmp_1_mid2_v_i_i_fu_1127_p3[3]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \tmp_1_mid2_v_i_i_reg_1449[4]_i_1 
       (.I0(\tmp_1_mid2_v_i_i_reg_1449[4]_i_2_n_4 ),
        .I1(i_1_i_i_reg_535[3]),
        .I2(tmp_1_mid2_v_i_i_reg_1449_reg__0[3]),
        .I3(tmp_1_mid2_v_i_i_reg_1449_reg__0[4]),
        .I4(\tmp_35_i_i_reg_1454[4]_i_2_n_4 ),
        .I5(i_1_i_i_reg_535[4]),
        .O(tmp_1_mid2_v_i_i_fu_1127_p3[4]));
  LUT6 #(
    .INIT(64'hEFFF200000000000)) 
    \tmp_1_mid2_v_i_i_reg_1449[4]_i_2 
       (.I0(tmp_1_mid2_v_i_i_reg_1449_reg__0[2]),
        .I1(exitcond_flatten2_i_s_reg_1435),
        .I2(ap_enable_reg_pp3_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(i_1_i_i_reg_535[2]),
        .I5(\tmp_1_mid2_v_i_i_reg_1449[2]_i_2_n_4 ),
        .O(\tmp_1_mid2_v_i_i_reg_1449[4]_i_2_n_4 ));
  FDRE \tmp_1_mid2_v_i_i_reg_1449_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(tmp_1_mid2_v_i_i_fu_1127_p3__0),
        .Q(tmp_1_mid2_v_i_i_reg_1449_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_1_mid2_v_i_i_reg_1449_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(tmp_1_mid2_v_i_i_fu_1127_p3[1]),
        .Q(tmp_1_mid2_v_i_i_reg_1449_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_1_mid2_v_i_i_reg_1449_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(tmp_1_mid2_v_i_i_fu_1127_p3[2]),
        .Q(tmp_1_mid2_v_i_i_reg_1449_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_1_mid2_v_i_i_reg_1449_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(tmp_1_mid2_v_i_i_fu_1127_p3[3]),
        .Q(tmp_1_mid2_v_i_i_reg_1449_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_1_mid2_v_i_i_reg_1449_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_i_i_reg_5240),
        .D(tmp_1_mid2_v_i_i_fu_1127_p3[4]),
        .Q(tmp_1_mid2_v_i_i_reg_1449_reg__0[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_i_i_reg_1330[3]_i_2 
       (.I0(j_mid2_i_i_reg_1302[3]),
        .I1(tmp_4_mid2_v_i_i_reg_1308_reg__0[2]),
        .O(\tmp_23_i_i_reg_1330[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_i_i_reg_1330[3]_i_3 
       (.I0(j_mid2_i_i_reg_1302[2]),
        .I1(tmp_4_mid2_v_i_i_reg_1308_reg__0[1]),
        .O(\tmp_23_i_i_reg_1330[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_i_i_reg_1330[3]_i_4 
       (.I0(j_mid2_i_i_reg_1302[1]),
        .I1(tmp_4_mid2_v_i_i_reg_1308_reg__0[0]),
        .O(\tmp_23_i_i_reg_1330[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_23_i_i_reg_1330[7]_i_2 
       (.I0(tmp_4_mid2_v_i_i_reg_1308_reg__0[3]),
        .I1(tmp_4_mid2_v_i_i_reg_1308_reg__0[0]),
        .O(\tmp_23_i_i_reg_1330[7]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_23_i_i_reg_1330[7]_i_3 
       (.I0(tmp_4_mid2_v_i_i_reg_1308_reg__0[1]),
        .I1(tmp_4_mid2_v_i_i_reg_1308_reg__0[4]),
        .I2(tmp_4_mid2_v_i_i_reg_1308_reg__0[2]),
        .O(\tmp_23_i_i_reg_1330[7]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_23_i_i_reg_1330[7]_i_4 
       (.I0(tmp_4_mid2_v_i_i_reg_1308_reg__0[0]),
        .I1(tmp_4_mid2_v_i_i_reg_1308_reg__0[3]),
        .I2(tmp_4_mid2_v_i_i_reg_1308_reg__0[4]),
        .I3(tmp_4_mid2_v_i_i_reg_1308_reg__0[1]),
        .O(\tmp_23_i_i_reg_1330[7]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_23_i_i_reg_1330[7]_i_5 
       (.I0(tmp_4_mid2_v_i_i_reg_1308_reg__0[3]),
        .I1(tmp_4_mid2_v_i_i_reg_1308_reg__0[0]),
        .I2(j_mid2_i_i_reg_1302[4]),
        .O(\tmp_23_i_i_reg_1330[7]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_23_i_i_reg_1330[9]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(exitcond_flatten8_i_s_reg_1293),
        .O(tmp_23_i_i_reg_13300));
  FDRE \tmp_23_i_i_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(tmp_23_i_i_reg_13300),
        .D(tmp_23_i_i_fu_834_p2[0]),
        .Q(tmp_23_i_i_reg_1330[0]),
        .R(1'b0));
  FDRE \tmp_23_i_i_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(tmp_23_i_i_reg_13300),
        .D(tmp_23_i_i_fu_834_p2[1]),
        .Q(tmp_23_i_i_reg_1330[1]),
        .R(1'b0));
  FDRE \tmp_23_i_i_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(tmp_23_i_i_reg_13300),
        .D(tmp_23_i_i_fu_834_p2[2]),
        .Q(tmp_23_i_i_reg_1330[2]),
        .R(1'b0));
  FDRE \tmp_23_i_i_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(tmp_23_i_i_reg_13300),
        .D(tmp_23_i_i_fu_834_p2[3]),
        .Q(tmp_23_i_i_reg_1330[3]),
        .R(1'b0));
  CARRY4 \tmp_23_i_i_reg_1330_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_23_i_i_reg_1330_reg[3]_i_1_n_4 ,\tmp_23_i_i_reg_1330_reg[3]_i_1_n_5 ,\tmp_23_i_i_reg_1330_reg[3]_i_1_n_6 ,\tmp_23_i_i_reg_1330_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({j_mid2_i_i_reg_1302[3:1],1'b0}),
        .O(tmp_23_i_i_fu_834_p2[3:0]),
        .S({\tmp_23_i_i_reg_1330[3]_i_2_n_4 ,\tmp_23_i_i_reg_1330[3]_i_3_n_4 ,\tmp_23_i_i_reg_1330[3]_i_4_n_4 ,j_mid2_i_i_reg_1302[0]}));
  FDRE \tmp_23_i_i_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(tmp_23_i_i_reg_13300),
        .D(tmp_23_i_i_fu_834_p2[4]),
        .Q(tmp_23_i_i_reg_1330[4]),
        .R(1'b0));
  FDRE \tmp_23_i_i_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(tmp_23_i_i_reg_13300),
        .D(tmp_23_i_i_fu_834_p2[5]),
        .Q(tmp_23_i_i_reg_1330[5]),
        .R(1'b0));
  FDRE \tmp_23_i_i_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(tmp_23_i_i_reg_13300),
        .D(tmp_23_i_i_fu_834_p2[6]),
        .Q(tmp_23_i_i_reg_1330[6]),
        .R(1'b0));
  FDRE \tmp_23_i_i_reg_1330_reg[7] 
       (.C(ap_clk),
        .CE(tmp_23_i_i_reg_13300),
        .D(tmp_23_i_i_fu_834_p2[7]),
        .Q(tmp_23_i_i_reg_1330[7]),
        .R(1'b0));
  CARRY4 \tmp_23_i_i_reg_1330_reg[7]_i_1 
       (.CI(\tmp_23_i_i_reg_1330_reg[3]_i_1_n_4 ),
        .CO({\tmp_23_i_i_reg_1330_reg[7]_i_1_n_4 ,\tmp_23_i_i_reg_1330_reg[7]_i_1_n_5 ,\tmp_23_i_i_reg_1330_reg[7]_i_1_n_6 ,\tmp_23_i_i_reg_1330_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_4_mid2_v_i_i_reg_1308_reg__0[2],\tmp_23_i_i_reg_1330[7]_i_2_n_4 ,j_mid2_i_i_reg_1302[4]}),
        .O(tmp_23_i_i_fu_834_p2[7:4]),
        .S({tmp_4_mid2_v_i_i_reg_1308_reg__0[3],\tmp_23_i_i_reg_1330[7]_i_3_n_4 ,\tmp_23_i_i_reg_1330[7]_i_4_n_4 ,\tmp_23_i_i_reg_1330[7]_i_5_n_4 }));
  FDRE \tmp_23_i_i_reg_1330_reg[8] 
       (.C(ap_clk),
        .CE(tmp_23_i_i_reg_13300),
        .D(tmp_23_i_i_fu_834_p2[8]),
        .Q(tmp_23_i_i_reg_1330[8]),
        .R(1'b0));
  FDRE \tmp_23_i_i_reg_1330_reg[9] 
       (.C(ap_clk),
        .CE(tmp_23_i_i_reg_13300),
        .D(tmp_23_i_i_fu_834_p2[9]),
        .Q(tmp_23_i_i_reg_1330[9]),
        .R(1'b0));
  CARRY4 \tmp_23_i_i_reg_1330_reg[9]_i_2 
       (.CI(\tmp_23_i_i_reg_1330_reg[7]_i_1_n_4 ),
        .CO({\NLW_tmp_23_i_i_reg_1330_reg[9]_i_2_CO_UNCONNECTED [3:2],tmp_23_i_i_fu_834_p2[9],\NLW_tmp_23_i_i_reg_1330_reg[9]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_23_i_i_reg_1330_reg[9]_i_2_O_UNCONNECTED [3:1],tmp_23_i_i_fu_834_p2[8]}),
        .S({1'b0,1'b0,1'b1,tmp_4_mid2_v_i_i_reg_1308_reg__0[4]}));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_i_i_reg_1346[3]_i_2 
       (.I0(j_mid2_i_i_reg_1302_pp1_iter9_reg[3]),
        .I1(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[2]),
        .O(\tmp_24_i_i_reg_1346[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_i_i_reg_1346[3]_i_3 
       (.I0(j_mid2_i_i_reg_1302_pp1_iter9_reg[2]),
        .I1(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[1]),
        .O(\tmp_24_i_i_reg_1346[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_i_i_reg_1346[3]_i_4 
       (.I0(j_mid2_i_i_reg_1302_pp1_iter9_reg[1]),
        .I1(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[0]),
        .O(\tmp_24_i_i_reg_1346[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_24_i_i_reg_1346[7]_i_1 
       (.I0(\B_AXI_addr_read_reg_1351_reg[0]_0 ),
        .I1(ap_block_pp1_stage0_subdone),
        .O(p_75_in));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_24_i_i_reg_1346[7]_i_3 
       (.I0(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[0]),
        .I1(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[3]),
        .I2(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[1]),
        .O(\tmp_24_i_i_reg_1346[7]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_24_i_i_reg_1346[7]_i_4 
       (.I0(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[3]),
        .I1(newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[0]),
        .I2(j_mid2_i_i_reg_1302_pp1_iter9_reg[4]),
        .O(\tmp_24_i_i_reg_1346[7]_i_4_n_4 ));
  FDRE \tmp_24_i_i_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(tmp_24_i_i_fu_889_p2[0]),
        .Q(B_1_address0[0]),
        .R(1'b0));
  FDRE \tmp_24_i_i_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(tmp_24_i_i_fu_889_p2[1]),
        .Q(B_1_address0[1]),
        .R(1'b0));
  FDRE \tmp_24_i_i_reg_1346_reg[2] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(tmp_24_i_i_fu_889_p2[2]),
        .Q(B_1_address0[2]),
        .R(1'b0));
  FDRE \tmp_24_i_i_reg_1346_reg[3] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(tmp_24_i_i_fu_889_p2[3]),
        .Q(B_1_address0[3]),
        .R(1'b0));
  CARRY4 \tmp_24_i_i_reg_1346_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_24_i_i_reg_1346_reg[3]_i_1_n_4 ,\tmp_24_i_i_reg_1346_reg[3]_i_1_n_5 ,\tmp_24_i_i_reg_1346_reg[3]_i_1_n_6 ,\tmp_24_i_i_reg_1346_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({j_mid2_i_i_reg_1302_pp1_iter9_reg[3:1],1'b0}),
        .O(tmp_24_i_i_fu_889_p2[3:0]),
        .S({\tmp_24_i_i_reg_1346[3]_i_2_n_4 ,\tmp_24_i_i_reg_1346[3]_i_3_n_4 ,\tmp_24_i_i_reg_1346[3]_i_4_n_4 ,j_mid2_i_i_reg_1302_pp1_iter9_reg[0]}));
  FDRE \tmp_24_i_i_reg_1346_reg[4] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(tmp_24_i_i_fu_889_p2[4]),
        .Q(B_1_address0[4]),
        .R(1'b0));
  FDRE \tmp_24_i_i_reg_1346_reg[5] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(tmp_24_i_i_fu_889_p2[5]),
        .Q(B_1_address0[5]),
        .R(1'b0));
  FDRE \tmp_24_i_i_reg_1346_reg[6] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(tmp_24_i_i_fu_889_p2[6]),
        .Q(B_1_address0[6]),
        .R(1'b0));
  FDRE \tmp_24_i_i_reg_1346_reg[7] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(tmp_24_i_i_fu_889_p2[7]),
        .Q(B_1_address0[7]),
        .R(1'b0));
  CARRY4 \tmp_24_i_i_reg_1346_reg[7]_i_2 
       (.CI(\tmp_24_i_i_reg_1346_reg[3]_i_1_n_4 ),
        .CO({\NLW_tmp_24_i_i_reg_1346_reg[7]_i_2_CO_UNCONNECTED [3],\tmp_24_i_i_reg_1346_reg[7]_i_2_n_5 ,\tmp_24_i_i_reg_1346_reg[7]_i_2_n_6 ,\tmp_24_i_i_reg_1346_reg[7]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[1],j_mid2_i_i_reg_1302_pp1_iter9_reg[4]}),
        .O(tmp_24_i_i_fu_889_p2[7:4]),
        .S({newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg[3:2],\tmp_24_i_i_reg_1346[7]_i_3_n_4 ,\tmp_24_i_i_reg_1346[7]_i_4_n_4 }));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \tmp_27_i_i_reg_1382[3]_i_1 
       (.I0(\tmp_27_i_i_reg_1382[4]_i_3_n_4 ),
        .I1(tmp_8_mid2_v_i_i_reg_1377_reg__0[0]),
        .I2(exitcond_flatten1_i_s_reg_1362),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(j_1_i_i_reg_502[0]),
        .O(p_shl8_cast_i_i_fu_961_p1[5]));
  LUT6 #(
    .INIT(64'h4747474747748BB8)) 
    \tmp_27_i_i_reg_1382[4]_i_1 
       (.I0(j_1_i_i_reg_502[1]),
        .I1(\tmp_27_i_i_reg_1382[4]_i_2_n_4 ),
        .I2(tmp_8_mid2_v_i_i_reg_1377_reg__0[1]),
        .I3(tmp_8_mid2_v_i_i_reg_1377_reg__0[0]),
        .I4(j_1_i_i_reg_502[0]),
        .I5(\tmp_27_i_i_reg_1382[4]_i_3_n_4 ),
        .O(tmp_27_i_i_fu_977_p2[4]));
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp_27_i_i_reg_1382[4]_i_2 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(exitcond_flatten1_i_s_reg_1362),
        .O(\tmp_27_i_i_reg_1382[4]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \tmp_27_i_i_reg_1382[4]_i_3 
       (.I0(k_2_i_i_reg_513[0]),
        .I1(k_2_i_i_reg_513[1]),
        .I2(k_2_i_i_reg_513[2]),
        .I3(k_2_i_i_reg_513[4]),
        .I4(k_2_i_i_reg_513[3]),
        .O(\tmp_27_i_i_reg_1382[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hC6)) 
    \tmp_27_i_i_reg_1382[5]_i_1 
       (.I0(p_shl8_cast_i_i_fu_961_p1[6]),
        .I1(p_shl8_cast_i_i_fu_961_p1[7]),
        .I2(p_shl8_cast_i_i_fu_961_p1[5]),
        .O(tmp_27_i_i_fu_977_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'hD23C)) 
    \tmp_27_i_i_reg_1382[6]_i_1 
       (.I0(p_shl8_cast_i_i_fu_961_p1[5]),
        .I1(p_shl8_cast_i_i_fu_961_p1[7]),
        .I2(p_shl8_cast_i_i_fu_961_p1[8]),
        .I3(p_shl8_cast_i_i_fu_961_p1[6]),
        .O(tmp_27_i_i_fu_977_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'hB9DD4622)) 
    \tmp_27_i_i_reg_1382[7]_i_1 
       (.I0(p_shl8_cast_i_i_fu_961_p1[8]),
        .I1(p_shl8_cast_i_i_fu_961_p1[7]),
        .I2(p_shl8_cast_i_i_fu_961_p1[5]),
        .I3(p_shl8_cast_i_i_fu_961_p1[6]),
        .I4(p_shl8_cast_i_i_fu_961_p1[9]),
        .O(tmp_27_i_i_fu_977_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'h00F85F00)) 
    \tmp_27_i_i_reg_1382[8]_i_1 
       (.I0(p_shl8_cast_i_i_fu_961_p1[6]),
        .I1(p_shl8_cast_i_i_fu_961_p1[5]),
        .I2(p_shl8_cast_i_i_fu_961_p1[7]),
        .I3(p_shl8_cast_i_i_fu_961_p1[9]),
        .I4(p_shl8_cast_i_i_fu_961_p1[8]),
        .O(tmp_27_i_i_fu_977_p2[8]));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_27_i_i_reg_1382[9]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_block_pp2_stage0_subdone),
        .I2(exitcond_flatten1_i_s_fu_913_p2),
        .O(k_2_mid2_i_i_reg_13710));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \tmp_27_i_i_reg_1382[9]_i_2 
       (.I0(p_shl8_cast_i_i_fu_961_p1[8]),
        .I1(p_shl8_cast_i_i_fu_961_p1[7]),
        .I2(p_shl8_cast_i_i_fu_961_p1[6]),
        .I3(p_shl8_cast_i_i_fu_961_p1[9]),
        .O(tmp_27_i_i_fu_977_p2[9]));
  FDRE \tmp_27_i_i_reg_1382_reg[3] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(p_shl8_cast_i_i_fu_961_p1[5]),
        .Q(tmp_27_i_i_reg_1382_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_1382_reg[4] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(tmp_27_i_i_fu_977_p2[4]),
        .Q(tmp_27_i_i_reg_1382_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_1382_reg[5] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(tmp_27_i_i_fu_977_p2[5]),
        .Q(tmp_27_i_i_reg_1382_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_1382_reg[6] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(tmp_27_i_i_fu_977_p2[6]),
        .Q(tmp_27_i_i_reg_1382_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_1382_reg[7] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(tmp_27_i_i_fu_977_p2[7]),
        .Q(tmp_27_i_i_reg_1382_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_1382_reg[8] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(tmp_27_i_i_fu_977_p2[8]),
        .Q(tmp_27_i_i_reg_1382_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_1382_reg[9] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(tmp_27_i_i_fu_977_p2[9]),
        .Q(tmp_27_i_i_reg_1382_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_1252_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(k_mid2_i_i_reg_1235[0]),
        .Q(tmp_2_reg_1252_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/tmp_2_reg_1252_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(tmp_2_reg_1252_pp0_iter1_reg),
        .Q(\tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7_n_4 ));
  FDRE \tmp_2_reg_1252_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(\tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7_n_4 ),
        .Q(tmp_2_reg_1252_pp0_iter9_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_i_i_reg_1413[3]_i_1 
       (.I0(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[3]),
        .I1(newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg[0]),
        .O(\tmp_32_i_i_reg_1413[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp_32_i_i_reg_1413[4]_i_1 
       (.I0(newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg[0]),
        .I1(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[3]),
        .I2(newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg[1]),
        .I3(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[4]),
        .O(tmp_32_i_i_fu_1065_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'h83C8)) 
    \tmp_32_i_i_reg_1413[5]_i_1 
       (.I0(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[3]),
        .I1(newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg[0]),
        .I2(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[4]),
        .I3(newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg[1]),
        .O(tmp_32_i_i_fu_1065_p2[5]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_32_i_i_reg_1413[6]_i_1 
       (.I0(\C_AXI_addr_read_reg_1418_reg[0]_0 ),
        .I1(ap_block_pp2_stage0_subdone),
        .O(p_72_in));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \tmp_32_i_i_reg_1413[6]_i_2 
       (.I0(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[4]),
        .I1(newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg[1]),
        .I2(newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg[0]),
        .O(tmp_32_i_i_fu_1065_p2[6]));
  FDRE \tmp_32_i_i_reg_1413_reg[0] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[0]),
        .Q(C_0_address0[0]),
        .R(1'b0));
  FDRE \tmp_32_i_i_reg_1413_reg[1] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[1]),
        .Q(C_0_address0[1]),
        .R(1'b0));
  FDRE \tmp_32_i_i_reg_1413_reg[2] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(k_2_mid2_i_i_reg_1371_pp2_iter8_reg[2]),
        .Q(C_0_address0[2]),
        .R(1'b0));
  FDRE \tmp_32_i_i_reg_1413_reg[3] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(\tmp_32_i_i_reg_1413[3]_i_1_n_4 ),
        .Q(C_0_address0[3]),
        .R(1'b0));
  FDRE \tmp_32_i_i_reg_1413_reg[4] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(tmp_32_i_i_fu_1065_p2[4]),
        .Q(C_0_address0[4]),
        .R(1'b0));
  FDRE \tmp_32_i_i_reg_1413_reg[5] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(tmp_32_i_i_fu_1065_p2[5]),
        .Q(C_0_address0[5]),
        .R(1'b0));
  FDRE \tmp_32_i_i_reg_1413_reg[6] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(tmp_32_i_i_fu_1065_p2[6]),
        .Q(C_0_address0[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000DFFFEFFF2000)) 
    \tmp_35_i_i_reg_1454[3]_i_1 
       (.I0(tmp_1_mid2_v_i_i_reg_1449_reg__0[0]),
        .I1(exitcond_flatten2_i_s_reg_1435),
        .I2(ap_enable_reg_pp3_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(i_1_i_i_reg_535[0]),
        .I5(p_0_in),
        .O(tmp_1_mid2_v_i_i_fu_1127_p3__0));
  LUT6 #(
    .INIT(64'h47474774478B47B8)) 
    \tmp_35_i_i_reg_1454[4]_i_1 
       (.I0(i_1_i_i_reg_535[1]),
        .I1(\tmp_35_i_i_reg_1454[4]_i_2_n_4 ),
        .I2(tmp_1_mid2_v_i_i_reg_1449_reg__0[1]),
        .I3(p_0_in),
        .I4(tmp_1_mid2_v_i_i_reg_1449_reg__0[0]),
        .I5(i_1_i_i_reg_535[0]),
        .O(tmp_35_i_i_fu_1159_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp_35_i_i_reg_1454[4]_i_2 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_enable_reg_pp3_iter1_reg_n_4),
        .I2(exitcond_flatten2_i_s_reg_1435),
        .O(\tmp_35_i_i_reg_1454[4]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \tmp_35_i_i_reg_1454[4]_i_3 
       (.I0(k_3_i_i_reg_546[0]),
        .I1(k_3_i_i_reg_546[1]),
        .I2(k_3_i_i_reg_546[2]),
        .I3(k_3_i_i_reg_546[4]),
        .I4(k_3_i_i_reg_546[3]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hC6)) 
    \tmp_35_i_i_reg_1454[5]_i_1 
       (.I0(tmp_1_mid2_v_i_i_fu_1127_p3[1]),
        .I1(tmp_1_mid2_v_i_i_fu_1127_p3[2]),
        .I2(tmp_1_mid2_v_i_i_fu_1127_p3__0),
        .O(tmp_35_i_i_fu_1159_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'hD23C)) 
    \tmp_35_i_i_reg_1454[6]_i_1 
       (.I0(tmp_1_mid2_v_i_i_fu_1127_p3__0),
        .I1(tmp_1_mid2_v_i_i_fu_1127_p3[2]),
        .I2(tmp_1_mid2_v_i_i_fu_1127_p3[3]),
        .I3(tmp_1_mid2_v_i_i_fu_1127_p3[1]),
        .O(tmp_35_i_i_fu_1159_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT5 #(
    .INIT(32'hB9DD4622)) 
    \tmp_35_i_i_reg_1454[7]_i_1 
       (.I0(tmp_1_mid2_v_i_i_fu_1127_p3[3]),
        .I1(tmp_1_mid2_v_i_i_fu_1127_p3[2]),
        .I2(tmp_1_mid2_v_i_i_fu_1127_p3__0),
        .I3(tmp_1_mid2_v_i_i_fu_1127_p3[1]),
        .I4(tmp_1_mid2_v_i_i_fu_1127_p3[4]),
        .O(tmp_35_i_i_fu_1159_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT5 #(
    .INIT(32'h00F85F00)) 
    \tmp_35_i_i_reg_1454[8]_i_1 
       (.I0(tmp_1_mid2_v_i_i_fu_1127_p3[1]),
        .I1(tmp_1_mid2_v_i_i_fu_1127_p3__0),
        .I2(tmp_1_mid2_v_i_i_fu_1127_p3[2]),
        .I3(tmp_1_mid2_v_i_i_fu_1127_p3[4]),
        .I4(tmp_1_mid2_v_i_i_fu_1127_p3[3]),
        .O(tmp_35_i_i_fu_1159_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \tmp_35_i_i_reg_1454[9]_i_1 
       (.I0(tmp_1_mid2_v_i_i_fu_1127_p3[3]),
        .I1(tmp_1_mid2_v_i_i_fu_1127_p3[2]),
        .I2(tmp_1_mid2_v_i_i_fu_1127_p3[1]),
        .I3(tmp_1_mid2_v_i_i_fu_1127_p3[4]),
        .O(tmp_35_i_i_fu_1159_p2[9]));
  FDRE \tmp_35_i_i_reg_1454_reg[3] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(tmp_1_mid2_v_i_i_fu_1127_p3__0),
        .Q(tmp_35_i_i_reg_1454_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_35_i_i_reg_1454_reg[4] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(tmp_35_i_i_fu_1159_p2[4]),
        .Q(tmp_35_i_i_reg_1454_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_35_i_i_reg_1454_reg[5] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(tmp_35_i_i_fu_1159_p2[5]),
        .Q(tmp_35_i_i_reg_1454_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_35_i_i_reg_1454_reg[6] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(tmp_35_i_i_fu_1159_p2[6]),
        .Q(tmp_35_i_i_reg_1454_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_35_i_i_reg_1454_reg[7] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(tmp_35_i_i_fu_1159_p2[7]),
        .Q(tmp_35_i_i_reg_1454_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_35_i_i_reg_1454_reg[8] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(tmp_35_i_i_fu_1159_p2[8]),
        .Q(tmp_35_i_i_reg_1454_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_35_i_i_reg_1454_reg[9] 
       (.C(ap_clk),
        .CE(k_3_mid2_i_i_reg_14440),
        .D(tmp_35_i_i_fu_1159_p2[9]),
        .Q(tmp_35_i_i_reg_1454_reg__0[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_36_i_i_reg_1464[3]_i_1 
       (.I0(tmp_35_i_i_reg_1454_reg__0[0]),
        .I1(k_3_mid2_i_i_reg_1444[3]),
        .O(tmp_36_cast121_i_i_fu_1183_p1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_36_i_i_reg_1464[6]_i_2 
       (.I0(tmp_35_i_i_reg_1454_reg__0[1]),
        .I1(k_3_mid2_i_i_reg_1444[4]),
        .O(\tmp_36_i_i_reg_1464[6]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_36_i_i_reg_1464[6]_i_3 
       (.I0(tmp_35_i_i_reg_1454_reg__0[0]),
        .I1(k_3_mid2_i_i_reg_1444[3]),
        .O(\tmp_36_i_i_reg_1464[6]_i_3_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(tmp_36_i_i_reg_1464[0]),
        .Q(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(tmp_36_i_i_reg_1464[1]),
        .Q(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(tmp_36_i_i_reg_1464[2]),
        .Q(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(tmp_36_i_i_reg_1464[3]),
        .Q(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(tmp_36_i_i_reg_1464[4]),
        .Q(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(tmp_36_i_i_reg_1464[5]),
        .Q(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(tmp_36_i_i_reg_1464[6]),
        .Q(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(tmp_36_i_i_reg_1464[7]),
        .Q(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .CLK(ap_clk),
        .D(tmp_36_i_i_reg_1464[8]),
        .Q(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7_n_4 ));
  FDRE \tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7_n_4 ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7_n_4 ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7_n_4 ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7_n_4 ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7_n_4 ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7_n_4 ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7_n_4 ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7_n_4 ),
        .Q(ADDRARDADDR[7]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone32_in),
        .D(\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7_n_4 ),
        .Q(ADDRARDADDR[8]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_reg[0] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(k_3_mid2_i_i_reg_1444[0]),
        .Q(tmp_36_i_i_reg_1464[0]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_reg[1] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(k_3_mid2_i_i_reg_1444[1]),
        .Q(tmp_36_i_i_reg_1464[1]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_reg[2] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(k_3_mid2_i_i_reg_1444[2]),
        .Q(tmp_36_i_i_reg_1464[2]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_reg[3] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(tmp_36_cast121_i_i_fu_1183_p1[3]),
        .Q(tmp_36_i_i_reg_1464[3]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_reg[4] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(tmp_36_cast121_i_i_fu_1183_p1[4]),
        .Q(tmp_36_i_i_reg_1464[4]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_reg[5] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(tmp_36_cast121_i_i_fu_1183_p1[5]),
        .Q(tmp_36_i_i_reg_1464[5]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_reg[6] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(tmp_36_cast121_i_i_fu_1183_p1[6]),
        .Q(tmp_36_i_i_reg_1464[6]),
        .R(1'b0));
  CARRY4 \tmp_36_i_i_reg_1464_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\tmp_36_i_i_reg_1464_reg[6]_i_1_n_4 ,\tmp_36_i_i_reg_1464_reg[6]_i_1_n_5 ,\tmp_36_i_i_reg_1464_reg[6]_i_1_n_6 ,\tmp_36_i_i_reg_1464_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_35_i_i_reg_1454_reg__0[1:0]}),
        .O({tmp_36_cast121_i_i_fu_1183_p1[6:4],\NLW_tmp_36_i_i_reg_1464_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({tmp_35_i_i_reg_1454_reg__0[3:2],\tmp_36_i_i_reg_1464[6]_i_2_n_4 ,\tmp_36_i_i_reg_1464[6]_i_3_n_4 }));
  FDRE \tmp_36_i_i_reg_1464_reg[7] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(tmp_36_cast121_i_i_fu_1183_p1[7]),
        .Q(tmp_36_i_i_reg_1464[7]),
        .R(1'b0));
  FDRE \tmp_36_i_i_reg_1464_reg[8] 
       (.C(ap_clk),
        .CE(sum1_i_i_reg_14690),
        .D(tmp_36_cast121_i_i_fu_1183_p1[8]),
        .Q(tmp_36_i_i_reg_1464[8]),
        .R(1'b0));
  CARRY4 \tmp_36_i_i_reg_1464_reg[8]_i_1 
       (.CI(\tmp_36_i_i_reg_1464_reg[6]_i_1_n_4 ),
        .CO({\tmp_36_i_i_reg_1464_reg[8]_i_1_n_4 ,\tmp_36_i_i_reg_1464_reg[8]_i_1_n_5 ,\tmp_36_i_i_reg_1464_reg[8]_i_1_n_6 ,\tmp_36_i_i_reg_1464_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({tmp_36_cast121_i_i_fu_1183_p1__0,tmp_36_cast121_i_i_fu_1183_p1[8:7]}),
        .S({1'b0,tmp_35_i_i_reg_1454_reg__0[6:4]}));
  FDRE \tmp_3_reg_1256_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(k_mid2_i_i_reg_1235[1]),
        .Q(tmp_3_reg_1256_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_1256_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(k_mid2_i_i_reg_1235[2]),
        .Q(tmp_3_reg_1256_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_1256_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(k_mid2_i_i_reg_1235[3]),
        .Q(tmp_3_reg_1256_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_1256_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(k_mid2_i_i_reg_1235[4]),
        .Q(tmp_3_reg_1256_pp0_iter1_reg[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(tmp_3_reg_1256_pp0_iter1_reg[2]),
        .Q(\tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(tmp_3_reg_1256_pp0_iter1_reg[3]),
        .Q(\tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \tmp_3_reg_1256_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(tmp_3_reg_1256_pp0_iter1_reg[0]),
        .Q(tmp_3_reg_1256_pp0_iter8_reg[0]));
  (* srl_bus_name = "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \tmp_3_reg_1256_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(tmp_3_reg_1256_pp0_iter1_reg[1]),
        .Q(tmp_3_reg_1256_pp0_iter8_reg[1]));
  FDRE \tmp_3_reg_1256_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(\tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6_n_4 ),
        .Q(tmp_3_reg_1256_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_1256_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(\tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6_n_4 ),
        .Q(tmp_3_reg_1256_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \tmp_4_mid2_v_i_i_reg_1308_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(\tmp_5_reg_1315[0]_i_1_n_4 ),
        .Q(tmp_4_mid2_v_i_i_reg_1308_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_4_mid2_v_i_i_reg_1308_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(\newIndex3_mid2_v_i_i_reg_1319[0]_i_1_n_4 ),
        .Q(tmp_4_mid2_v_i_i_reg_1308_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_4_mid2_v_i_i_reg_1308_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(\newIndex3_mid2_v_i_i_reg_1319[1]_i_1_n_4 ),
        .Q(tmp_4_mid2_v_i_i_reg_1308_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_4_mid2_v_i_i_reg_1308_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(\newIndex3_mid2_v_i_i_reg_1319[2]_i_1_n_4 ),
        .Q(tmp_4_mid2_v_i_i_reg_1308_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_4_mid2_v_i_i_reg_1308_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten6_i_i_reg_4580),
        .D(\newIndex3_mid2_v_i_i_reg_1319[3]_i_1_n_4 ),
        .Q(tmp_4_mid2_v_i_i_reg_1308_reg__0[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \tmp_5_reg_1315[0]_i_1 
       (.I0(\newIndex3_mid2_v_i_i_reg_1319[0]_i_2_n_4 ),
        .I1(tmp_4_mid2_v_i_i_reg_1308_reg__0[0]),
        .I2(exitcond_flatten8_i_s_reg_1293),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(k_1_i_i_reg_469[0]),
        .O(\tmp_5_reg_1315[0]_i_1_n_4 ));
  FDRE \tmp_5_reg_1315_pp1_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .D(\tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8_n_4 ),
        .Q(tmp_5_reg_1315_pp1_iter10_reg),
        .R(1'b0));
  FDRE \tmp_5_reg_1315_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten8_i_s_reg_12930),
        .D(tmp_5_reg_1315),
        .Q(tmp_5_reg_1315_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/tmp_5_reg_1315_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8 " *) 
  SRL16E \tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone23_in),
        .CLK(ap_clk),
        .D(tmp_5_reg_1315_pp1_iter1_reg),
        .Q(\tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8_n_4 ));
  FDRE \tmp_5_reg_1315_reg[0] 
       (.C(ap_clk),
        .CE(j_mid2_i_i_reg_13020),
        .D(\tmp_5_reg_1315[0]_i_1_n_4 ),
        .Q(tmp_5_reg_1315),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \tmp_7_reg_1387[1]_i_1 
       (.I0(\tmp_27_i_i_reg_1382[4]_i_3_n_4 ),
        .I1(j_1_i_i_reg_502[0]),
        .I2(tmp_8_mid2_v_i_i_reg_1377_reg__0[0]),
        .I3(tmp_8_mid2_v_i_i_reg_1377_reg__0[1]),
        .I4(\tmp_27_i_i_reg_1382[4]_i_2_n_4 ),
        .I5(j_1_i_i_reg_502[1]),
        .O(p_shl8_cast_i_i_fu_961_p1[6]));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \tmp_7_reg_1387[2]_i_1 
       (.I0(\tmp_7_reg_1387[2]_i_2_n_4 ),
        .I1(tmp_8_mid2_v_i_i_reg_1377_reg__0[2]),
        .I2(exitcond_flatten1_i_s_reg_1362),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(j_1_i_i_reg_502[2]),
        .O(p_shl8_cast_i_i_fu_961_p1[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \tmp_7_reg_1387[2]_i_2 
       (.I0(tmp_8_mid2_v_i_i_reg_1377_reg__0[1]),
        .I1(j_1_i_i_reg_502[1]),
        .I2(\tmp_27_i_i_reg_1382[4]_i_3_n_4 ),
        .I3(j_1_i_i_reg_502[0]),
        .I4(\tmp_27_i_i_reg_1382[4]_i_2_n_4 ),
        .I5(tmp_8_mid2_v_i_i_reg_1377_reg__0[0]),
        .O(\tmp_7_reg_1387[2]_i_2_n_4 ));
  FDRE \tmp_7_reg_1387_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(tmp_27_i_i_reg_1382_reg__0[0]),
        .Q(tmp_7_reg_1387_pp2_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1387_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(tmp_7_reg_1387[1]),
        .Q(tmp_7_reg_1387_pp2_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1387_pp2_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_i_s_reg_13620),
        .D(tmp_7_reg_1387[2]),
        .Q(tmp_7_reg_1387_pp2_iter1_reg[2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(tmp_7_reg_1387_pp2_iter1_reg[0]),
        .Q(\tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(tmp_7_reg_1387_pp2_iter1_reg[1]),
        .Q(\tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .CLK(ap_clk),
        .D(tmp_7_reg_1387_pp2_iter1_reg[2]),
        .Q(\tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7_n_4 ));
  FDRE \tmp_7_reg_1387_pp2_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(\tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7_n_4 ),
        .Q(tmp_7_reg_1387_pp2_iter9_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1387_pp2_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(\tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7_n_4 ),
        .Q(tmp_7_reg_1387_pp2_iter9_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1387_pp2_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp2_stage0_subdone33_in),
        .D(\tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7_n_4 ),
        .Q(tmp_7_reg_1387_pp2_iter9_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_1387_reg[1] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(p_shl8_cast_i_i_fu_961_p1[6]),
        .Q(tmp_7_reg_1387[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1387_reg[2] 
       (.C(ap_clk),
        .CE(k_2_mid2_i_i_reg_13710),
        .D(p_shl8_cast_i_i_fu_961_p1[7]),
        .Q(tmp_7_reg_1387[2]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_i_i_reg_1377_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(p_shl8_cast_i_i_fu_961_p1[5]),
        .Q(tmp_8_mid2_v_i_i_reg_1377_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_i_i_reg_1377_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(p_shl8_cast_i_i_fu_961_p1[6]),
        .Q(tmp_8_mid2_v_i_i_reg_1377_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_i_i_reg_1377_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(p_shl8_cast_i_i_fu_961_p1[7]),
        .Q(tmp_8_mid2_v_i_i_reg_1377_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_i_i_reg_1377_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(p_shl8_cast_i_i_fu_961_p1[8]),
        .Q(tmp_8_mid2_v_i_i_reg_1377_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_i_i_reg_1377_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten1_i_i_reg_4910),
        .D(p_shl8_cast_i_i_fu_961_p1[9]),
        .Q(tmp_8_mid2_v_i_i_reg_1377_reg__0[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \tmp_mid2_v_i_i_reg_1240[1]_i_1 
       (.I0(\tmp_11_i_i_reg_1247[4]_i_3_n_4 ),
        .I1(\i_i_i_reg_436_reg_n_4_[0] ),
        .I2(tmp_mid2_v_i_i_reg_1240_reg__0[0]),
        .I3(tmp_mid2_v_i_i_reg_1240_reg__0[1]),
        .I4(\tmp_11_i_i_reg_1247[4]_i_2_n_4 ),
        .I5(\i_i_i_reg_436_reg_n_4_[1] ),
        .O(tmp_mid2_v_i_i_fu_603_p3[1]));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \tmp_mid2_v_i_i_reg_1240[2]_i_1 
       (.I0(\tmp_mid2_v_i_i_reg_1240[2]_i_2_n_4 ),
        .I1(tmp_mid2_v_i_i_reg_1240_reg__0[2]),
        .I2(exitcond_flatten_i_i_reg_1226),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\i_i_i_reg_436_reg_n_4_[2] ),
        .O(tmp_mid2_v_i_i_fu_603_p3[2]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \tmp_mid2_v_i_i_reg_1240[2]_i_2 
       (.I0(tmp_mid2_v_i_i_reg_1240_reg__0[1]),
        .I1(\i_i_i_reg_436_reg_n_4_[1] ),
        .I2(\tmp_11_i_i_reg_1247[4]_i_3_n_4 ),
        .I3(\i_i_i_reg_436_reg_n_4_[0] ),
        .I4(\tmp_11_i_i_reg_1247[4]_i_2_n_4 ),
        .I5(tmp_mid2_v_i_i_reg_1240_reg__0[0]),
        .O(\tmp_mid2_v_i_i_reg_1240[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h56555555A6AAAAAA)) 
    \tmp_mid2_v_i_i_reg_1240[3]_i_1 
       (.I0(\tmp_mid2_v_i_i_reg_1240[4]_i_2_n_4 ),
        .I1(tmp_mid2_v_i_i_reg_1240_reg__0[3]),
        .I2(exitcond_flatten_i_i_reg_1226),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\i_i_i_reg_436_reg_n_4_[3] ),
        .O(tmp_mid2_v_i_i_fu_603_p3[3]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \tmp_mid2_v_i_i_reg_1240[4]_i_1 
       (.I0(\tmp_mid2_v_i_i_reg_1240[4]_i_2_n_4 ),
        .I1(\i_i_i_reg_436_reg_n_4_[3] ),
        .I2(tmp_mid2_v_i_i_reg_1240_reg__0[3]),
        .I3(tmp_mid2_v_i_i_reg_1240_reg__0[4]),
        .I4(\tmp_11_i_i_reg_1247[4]_i_2_n_4 ),
        .I5(\i_i_i_reg_436_reg_n_4_[4] ),
        .O(tmp_mid2_v_i_i_fu_603_p3[4]));
  LUT6 #(
    .INIT(64'hEFFF200000000000)) 
    \tmp_mid2_v_i_i_reg_1240[4]_i_2 
       (.I0(tmp_mid2_v_i_i_reg_1240_reg__0[2]),
        .I1(exitcond_flatten_i_i_reg_1226),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\i_i_i_reg_436_reg_n_4_[2] ),
        .I5(\tmp_mid2_v_i_i_reg_1240[2]_i_2_n_4 ),
        .O(\tmp_mid2_v_i_i_reg_1240[4]_i_2_n_4 ));
  FDRE \tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(tmp_mid2_v_i_i_reg_1240_reg__0[0]),
        .Q(tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(tmp_mid2_v_i_i_reg_1240_reg__0[1]),
        .Q(tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(tmp_mid2_v_i_i_reg_1240_reg__0[2]),
        .Q(tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(tmp_mid2_v_i_i_reg_1240_reg__0[3]),
        .Q(tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_flatten_i_i_reg_12260),
        .D(tmp_mid2_v_i_i_reg_1240_reg__0[4]),
        .Q(tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg[0]),
        .Q(\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg[1]),
        .Q(\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg[2]),
        .Q(\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg[3]),
        .Q(\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6_n_4 ));
  (* srl_bus_name = "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .CLK(ap_clk),
        .D(tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg[4]),
        .Q(\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6_n_4 ));
  FDRE \tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6_n_4 ),
        .Q(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6_n_4 ),
        .Q(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6_n_4 ),
        .Q(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6_n_4 ),
        .Q(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone31_in),
        .D(\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6_n_4 ),
        .Q(tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(tmp_mid2_v_i_i_fu_603_p3__0),
        .Q(tmp_mid2_v_i_i_reg_1240_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(tmp_mid2_v_i_i_fu_603_p3[1]),
        .Q(tmp_mid2_v_i_i_reg_1240_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(tmp_mid2_v_i_i_fu_603_p3[2]),
        .Q(tmp_mid2_v_i_i_reg_1240_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(tmp_mid2_v_i_i_fu_603_p3[3]),
        .Q(tmp_mid2_v_i_i_reg_1240_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_i_reg_1240_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_i_reg_4250),
        .D(tmp_mid2_v_i_i_fu_603_p3[4]),
        .Q(tmp_mid2_v_i_i_reg_1240_reg__0[4]),
        .R(1'b0));
endmodule

module zedboard_base_kernel_2mm_wrapper_0_0_writeData
   (empty_n_reg,
    empty_n_reg_0,
    push,
    WEBWE,
    data_vld_reg,
    ap_block_pp0_stage0_subdone,
    pop0,
    empty_n_reg_1,
    Q,
    D_output_load_reg_3180,
    writeData_U0_D_output_ce0,
    writeData_U0_m_axi_D_output_AXI_AWVALID,
    ADDRBWRADDR,
    \data_p2_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    gmem4_WREADY,
    data_vld_reg_0,
    gmem4_BVALID,
    ap_rst_n,
    writeData_U0_D_output_AXI_offset_read,
    D_output_AXI_c_empty_n,
    writeData_U0_ap_start,
    gmem4_AWREADY,
    D);
  output empty_n_reg;
  output empty_n_reg_0;
  output push;
  output [0:0]WEBWE;
  output data_vld_reg;
  output ap_block_pp0_stage0_subdone;
  output pop0;
  output empty_n_reg_1;
  output [1:0]Q;
  output D_output_load_reg_3180;
  output writeData_U0_D_output_ce0;
  output writeData_U0_m_axi_D_output_AXI_AWVALID;
  output [8:0]ADDRBWRADDR;
  output [29:0]\data_p2_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input gmem4_WREADY;
  input data_vld_reg_0;
  input gmem4_BVALID;
  input ap_rst_n;
  input writeData_U0_D_output_AXI_offset_read;
  input D_output_AXI_c_empty_n;
  input writeData_U0_ap_start;
  input gmem4_AWREADY;
  input [29:0]D;

  wire [8:0]ADDRBWRADDR;
  wire [29:0]D;
  wire D_output_AXI_c_empty_n;
  wire D_output_load_reg_3180;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[2]_i_2__4_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_0100116_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone9_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg_r_n_4;
  wire ap_enable_reg_pp0_iter5_reg_r_n_4;
  wire ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r_n_4;
  wire ap_enable_reg_pp0_iter6_reg_gate_n_4;
  wire ap_enable_reg_pp0_iter6_reg_r_n_4;
  wire ap_enable_reg_pp0_iter6_reg_writeData_U0_ap_enable_reg_pp0_iter6_reg_r_n_4;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8_i_1_n_4;
  wire ap_reg_ioackin_m_axi_D_output_AXI_AWREADY1;
  wire ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_i_1_n_4;
  wire ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg_n_4;
  wire ap_reg_ioackin_m_axi_D_output_AXI_WREADY1;
  wire ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_1_n_4;
  wire ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [29:0]\data_p2_reg[29] ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire empty_n_i_3__5_n_4;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire exitcond_flatten_i_fu_156_p2;
  wire exitcond_flatten_i_reg_273;
  wire exitcond_flatten_i_reg_2730;
  wire \exitcond_flatten_i_reg_273[0]_i_1_n_4 ;
  wire \exitcond_flatten_i_reg_273_pp0_iter1_reg[0]_i_1_n_4 ;
  wire \exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0] ;
  wire exitcond_flatten_i_reg_273_pp0_iter2_reg;
  wire \exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4_n_4 ;
  wire gmem4_AWREADY;
  wire gmem4_BVALID;
  wire gmem4_WREADY;
  wire i_i_reg_120;
  wire i_i_reg_1200;
  wire \i_i_reg_120_reg_n_4_[0] ;
  wire \i_i_reg_120_reg_n_4_[1] ;
  wire \i_i_reg_120_reg_n_4_[2] ;
  wire \i_i_reg_120_reg_n_4_[3] ;
  wire \i_i_reg_120_reg_n_4_[4] ;
  wire indvar_flatten_i_reg_109;
  wire indvar_flatten_i_reg_1090;
  wire \indvar_flatten_i_reg_109[8]_i_2_n_4 ;
  wire [8:0]indvar_flatten_i_reg_109_reg__0;
  wire [8:0]indvar_flatten_next_s_fu_162_p2;
  wire [4:0]j_fu_226_p2;
  wire [4:0]j_i_reg_131;
  wire \j_i_reg_131[4]_i_5_n_4 ;
  wire [4:3]j_mid2_i_fu_180_p3;
  wire [4:3]j_mid2_i_reg_282;
  wire j_mid2_i_reg_2820;
  wire p_0_in;
  wire p_11_in;
  wire pop0;
  wire push;
  wire ram_reg_i_3__2_n_4;
  wire ram_reg_i_3__2_n_5;
  wire ram_reg_i_3__2_n_6;
  wire ram_reg_i_3__2_n_7;
  wire ram_reg_i_4__2_n_4;
  wire ram_reg_i_4__2_n_5;
  wire ram_reg_i_4__2_n_6;
  wire ram_reg_i_4__2_n_7;
  wire ram_reg_i_7__1_n_4;
  wire ram_reg_i_8__1_n_4;
  wire [29:0]sext_cast_i_reg_268_reg__0;
  wire [29:0]sum_i_fu_253_p2;
  wire sum_i_reg_3020;
  wire \sum_i_reg_302[11]_i_2_n_4 ;
  wire \sum_i_reg_302[11]_i_3_n_4 ;
  wire \sum_i_reg_302[11]_i_4_n_4 ;
  wire \sum_i_reg_302[11]_i_5_n_4 ;
  wire \sum_i_reg_302[15]_i_3_n_4 ;
  wire \sum_i_reg_302[15]_i_4_n_4 ;
  wire \sum_i_reg_302[15]_i_5_n_4 ;
  wire \sum_i_reg_302[15]_i_6_n_4 ;
  wire \sum_i_reg_302[19]_i_2_n_4 ;
  wire \sum_i_reg_302[19]_i_3_n_4 ;
  wire \sum_i_reg_302[19]_i_4_n_4 ;
  wire \sum_i_reg_302[19]_i_5_n_4 ;
  wire \sum_i_reg_302[23]_i_2_n_4 ;
  wire \sum_i_reg_302[23]_i_3_n_4 ;
  wire \sum_i_reg_302[23]_i_4_n_4 ;
  wire \sum_i_reg_302[23]_i_5_n_4 ;
  wire \sum_i_reg_302[27]_i_2_n_4 ;
  wire \sum_i_reg_302[27]_i_3_n_4 ;
  wire \sum_i_reg_302[27]_i_4_n_4 ;
  wire \sum_i_reg_302[27]_i_5_n_4 ;
  wire \sum_i_reg_302[29]_i_3_n_4 ;
  wire \sum_i_reg_302[29]_i_4_n_4 ;
  wire \sum_i_reg_302[3]_i_2_n_4 ;
  wire \sum_i_reg_302[3]_i_3_n_4 ;
  wire \sum_i_reg_302[3]_i_4_n_4 ;
  wire \sum_i_reg_302[3]_i_5_n_4 ;
  wire \sum_i_reg_302[7]_i_2_n_4 ;
  wire \sum_i_reg_302[7]_i_3_n_4 ;
  wire \sum_i_reg_302[7]_i_4_n_4 ;
  wire \sum_i_reg_302[7]_i_5_n_4 ;
  wire \sum_i_reg_302_reg[11]_i_1_n_4 ;
  wire \sum_i_reg_302_reg[11]_i_1_n_5 ;
  wire \sum_i_reg_302_reg[11]_i_1_n_6 ;
  wire \sum_i_reg_302_reg[11]_i_1_n_7 ;
  wire \sum_i_reg_302_reg[15]_i_1_n_4 ;
  wire \sum_i_reg_302_reg[15]_i_1_n_5 ;
  wire \sum_i_reg_302_reg[15]_i_1_n_6 ;
  wire \sum_i_reg_302_reg[15]_i_1_n_7 ;
  wire \sum_i_reg_302_reg[15]_i_2_n_7 ;
  wire \sum_i_reg_302_reg[19]_i_1_n_4 ;
  wire \sum_i_reg_302_reg[19]_i_1_n_5 ;
  wire \sum_i_reg_302_reg[19]_i_1_n_6 ;
  wire \sum_i_reg_302_reg[19]_i_1_n_7 ;
  wire \sum_i_reg_302_reg[23]_i_1_n_4 ;
  wire \sum_i_reg_302_reg[23]_i_1_n_5 ;
  wire \sum_i_reg_302_reg[23]_i_1_n_6 ;
  wire \sum_i_reg_302_reg[23]_i_1_n_7 ;
  wire \sum_i_reg_302_reg[27]_i_1_n_4 ;
  wire \sum_i_reg_302_reg[27]_i_1_n_5 ;
  wire \sum_i_reg_302_reg[27]_i_1_n_6 ;
  wire \sum_i_reg_302_reg[27]_i_1_n_7 ;
  wire \sum_i_reg_302_reg[29]_i_2_n_7 ;
  wire \sum_i_reg_302_reg[3]_i_1_n_4 ;
  wire \sum_i_reg_302_reg[3]_i_1_n_5 ;
  wire \sum_i_reg_302_reg[3]_i_1_n_6 ;
  wire \sum_i_reg_302_reg[3]_i_1_n_7 ;
  wire \sum_i_reg_302_reg[7]_i_1_n_4 ;
  wire \sum_i_reg_302_reg[7]_i_1_n_5 ;
  wire \sum_i_reg_302_reg[7]_i_1_n_6 ;
  wire \sum_i_reg_302_reg[7]_i_1_n_7 ;
  wire [9:3]tmp_4_cast_i_fu_232_p1;
  wire [9:4]tmp_4_i_fu_220_p2;
  wire [10:9]tmp_5_cast10_i_fu_244_p1;
  wire [4:1]tmp_mid2_v_i_fu_188_p3;
  wire [0:0]tmp_mid2_v_i_fu_188_p3__0;
  wire \tmp_mid2_v_i_reg_287[3]_i_2_n_4 ;
  wire \tmp_mid2_v_i_reg_287[4]_i_2_n_4 ;
  wire [4:0]tmp_mid2_v_i_reg_287_reg__0;
  wire writeData_U0_D_output_AXI_offset_read;
  wire writeData_U0_D_output_ce0;
  wire writeData_U0_ap_start;
  wire writeData_U0_m_axi_D_output_AXI_AWVALID;
  wire [0:0]NLW_ram_reg_i_4__2_O_UNCONNECTED;
  wire [3:1]\NLW_sum_i_reg_302_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_i_reg_302_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_i_reg_302_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_i_reg_302_reg[29]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0404040404000404)) 
    \FSM_sequential_state[1]_i_2__7 
       (.I0(ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg_n_4),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(gmem4_BVALID),
        .I4(empty_n_reg),
        .I5(empty_n_reg_0),
        .O(writeData_U0_m_axi_D_output_AXI_AWVALID));
  LUT5 #(
    .INIT(32'h0000BFFF)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[1]),
        .I1(writeData_U0_ap_start),
        .I2(D_output_AXI_c_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT5 #(
    .INIT(32'hFF55C000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[2]_i_2__4_n_4 ),
        .I1(writeData_U0_ap_start),
        .I2(D_output_AXI_c_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2__4_n_4 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \ap_CS_fsm[2]_i_2__4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_flatten_i_fu_156_p2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(empty_n_reg),
        .I5(ap_enable_reg_pp0_iter7),
        .O(\ap_CS_fsm[2]_i_2__4_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(writeData_U0_D_output_AXI_offset_read),
        .I2(ap_rst_n),
        .I3(exitcond_flatten_i_reg_2730),
        .I4(exitcond_flatten_i_fu_156_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(exitcond_flatten_i_fu_156_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_block_pp0_stage0_subdone),
        .O(ap_block_pp0_stage0_subdone9_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(1'b1),
        .Q(ap_enable_reg_pp0_iter4_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter4_reg_r_n_4),
        .Q(ap_enable_reg_pp0_iter5_reg_r_n_4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\writeData_U0/ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter6_reg_gate
       (.I0(ap_enable_reg_pp0_iter6_reg_writeData_U0_ap_enable_reg_pp0_iter6_reg_r_n_4),
        .I1(ap_enable_reg_pp0_iter6_reg_r_n_4),
        .O(ap_enable_reg_pp0_iter6_reg_gate_n_4));
  FDRE ap_enable_reg_pp0_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter5_reg_r_n_4),
        .Q(ap_enable_reg_pp0_iter6_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter6_reg_writeData_U0_ap_enable_reg_pp0_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r_n_4),
        .Q(ap_enable_reg_pp0_iter6_reg_writeData_U0_ap_enable_reg_pp0_iter6_reg_r_n_4),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(ap_enable_reg_pp0_iter6_reg_gate_n_4),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter8_i_1
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(empty_n_reg),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(writeData_U0_D_output_AXI_offset_read),
        .O(ap_enable_reg_pp0_iter8_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8_i_1_n_4),
        .Q(empty_n_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAE00AA000000AA00)) 
    ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_i_1
       (.I0(ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg_n_4),
        .I1(gmem4_AWREADY),
        .I2(ap_block_pp0_stage0_0100116_out),
        .I3(ap_rst_n),
        .I4(ap_reg_ioackin_m_axi_D_output_AXI_AWREADY1),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_i_1_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0] ),
        .O(ap_reg_ioackin_m_axi_D_output_AXI_AWREADY1));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_i_1_n_4),
        .Q(ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAE00AA000000AA00)) 
    ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_1
       (.I0(ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg_n_4),
        .I1(gmem4_WREADY),
        .I2(ap_block_pp0_stage0_0100116_out),
        .I3(ap_rst_n),
        .I4(ap_reg_ioackin_m_axi_D_output_AXI_WREADY1),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_2
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg),
        .I2(gmem4_BVALID),
        .O(ap_block_pp0_stage0_0100116_out));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_3
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(exitcond_flatten_i_reg_273_pp0_iter2_reg),
        .O(ap_reg_ioackin_m_axi_D_output_AXI_WREADY1));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_1_n_4),
        .Q(ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(empty_n_reg),
        .I3(empty_n_reg_0),
        .I4(gmem4_BVALID),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAABAAAA)) 
    empty_n_i_2__5
       (.I0(ap_block_pp0_stage0_0100116_out),
        .I1(gmem4_AWREADY),
        .I2(ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg_n_4),
        .I3(\exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(empty_n_i_3__5_n_4),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    empty_n_i_3__5
       (.I0(gmem4_WREADY),
        .I1(ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg_n_4),
        .I2(exitcond_flatten_i_reg_273_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .O(empty_n_i_3__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten_i_reg_273[0]_i_1 
       (.I0(exitcond_flatten_i_fu_156_p2),
        .I1(exitcond_flatten_i_reg_2730),
        .I2(exitcond_flatten_i_reg_273),
        .O(\exitcond_flatten_i_reg_273[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten_i_reg_273_pp0_iter1_reg[0]_i_1 
       (.I0(exitcond_flatten_i_reg_273),
        .I1(exitcond_flatten_i_reg_2730),
        .I2(\exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0] ),
        .O(\exitcond_flatten_i_reg_273_pp0_iter1_reg[0]_i_1_n_4 ));
  FDRE \exitcond_flatten_i_reg_273_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_i_reg_273_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(\exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \exitcond_flatten_i_reg_273_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(\exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0] ),
        .Q(exitcond_flatten_i_reg_273_pp0_iter2_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\writeData_U0/exitcond_flatten_i_reg_273_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\writeData_U0/exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4 " *) 
  SRL16E \exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .CLK(ap_clk),
        .D(exitcond_flatten_i_reg_273_pp0_iter2_reg),
        .Q(\exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4_n_4 ));
  FDRE \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone9_in),
        .D(\exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4_n_4 ),
        .Q(empty_n_reg_0),
        .R(1'b0));
  FDRE \exitcond_flatten_i_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_i_reg_273[0]_i_1_n_4 ),
        .Q(exitcond_flatten_i_reg_273),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT5 #(
    .INIT(32'h22222A22)) 
    full_n_i_2__12
       (.I0(data_vld_reg_0),
        .I1(gmem4_BVALID),
        .I2(empty_n_reg_0),
        .I3(empty_n_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .O(data_vld_reg));
  LUT4 #(
    .INIT(16'h0080)) 
    \i_i_reg_120[4]_i_1 
       (.I0(Q[0]),
        .I1(D_output_AXI_c_empty_n),
        .I2(writeData_U0_ap_start),
        .I3(i_i_reg_1200),
        .O(i_i_reg_120));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_i_reg_120[4]_i_2 
       (.I0(exitcond_flatten_i_reg_273),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(i_i_reg_1200));
  FDRE \i_i_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(i_i_reg_1200),
        .D(tmp_mid2_v_i_reg_287_reg__0[0]),
        .Q(\i_i_reg_120_reg_n_4_[0] ),
        .R(i_i_reg_120));
  FDRE \i_i_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(i_i_reg_1200),
        .D(tmp_mid2_v_i_reg_287_reg__0[1]),
        .Q(\i_i_reg_120_reg_n_4_[1] ),
        .R(i_i_reg_120));
  FDRE \i_i_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(i_i_reg_1200),
        .D(tmp_mid2_v_i_reg_287_reg__0[2]),
        .Q(\i_i_reg_120_reg_n_4_[2] ),
        .R(i_i_reg_120));
  FDRE \i_i_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(i_i_reg_1200),
        .D(tmp_mid2_v_i_reg_287_reg__0[3]),
        .Q(\i_i_reg_120_reg_n_4_[3] ),
        .R(i_i_reg_120));
  FDRE \i_i_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(i_i_reg_1200),
        .D(tmp_mid2_v_i_reg_287_reg__0[4]),
        .Q(\i_i_reg_120_reg_n_4_[4] ),
        .R(i_i_reg_120));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_i_reg_109[0]_i_1 
       (.I0(indvar_flatten_i_reg_109_reg__0[0]),
        .O(indvar_flatten_next_s_fu_162_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_i_reg_109[1]_i_1 
       (.I0(indvar_flatten_i_reg_109_reg__0[0]),
        .I1(indvar_flatten_i_reg_109_reg__0[1]),
        .O(indvar_flatten_next_s_fu_162_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_i_reg_109[2]_i_1 
       (.I0(indvar_flatten_i_reg_109_reg__0[0]),
        .I1(indvar_flatten_i_reg_109_reg__0[1]),
        .I2(indvar_flatten_i_reg_109_reg__0[2]),
        .O(indvar_flatten_next_s_fu_162_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_i_reg_109[3]_i_1 
       (.I0(indvar_flatten_i_reg_109_reg__0[1]),
        .I1(indvar_flatten_i_reg_109_reg__0[0]),
        .I2(indvar_flatten_i_reg_109_reg__0[2]),
        .I3(indvar_flatten_i_reg_109_reg__0[3]),
        .O(indvar_flatten_next_s_fu_162_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_i_reg_109[4]_i_1 
       (.I0(indvar_flatten_i_reg_109_reg__0[2]),
        .I1(indvar_flatten_i_reg_109_reg__0[0]),
        .I2(indvar_flatten_i_reg_109_reg__0[1]),
        .I3(indvar_flatten_i_reg_109_reg__0[3]),
        .I4(indvar_flatten_i_reg_109_reg__0[4]),
        .O(indvar_flatten_next_s_fu_162_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_i_reg_109[5]_i_1 
       (.I0(indvar_flatten_i_reg_109_reg__0[3]),
        .I1(indvar_flatten_i_reg_109_reg__0[1]),
        .I2(indvar_flatten_i_reg_109_reg__0[0]),
        .I3(indvar_flatten_i_reg_109_reg__0[2]),
        .I4(indvar_flatten_i_reg_109_reg__0[4]),
        .I5(indvar_flatten_i_reg_109_reg__0[5]),
        .O(indvar_flatten_next_s_fu_162_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_i_reg_109[6]_i_1 
       (.I0(\indvar_flatten_i_reg_109[8]_i_2_n_4 ),
        .I1(indvar_flatten_i_reg_109_reg__0[6]),
        .O(indvar_flatten_next_s_fu_162_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_i_reg_109[7]_i_1 
       (.I0(\indvar_flatten_i_reg_109[8]_i_2_n_4 ),
        .I1(indvar_flatten_i_reg_109_reg__0[6]),
        .I2(indvar_flatten_i_reg_109_reg__0[7]),
        .O(indvar_flatten_next_s_fu_162_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_i_reg_109[8]_i_1 
       (.I0(indvar_flatten_i_reg_109_reg__0[6]),
        .I1(\indvar_flatten_i_reg_109[8]_i_2_n_4 ),
        .I2(indvar_flatten_i_reg_109_reg__0[7]),
        .I3(indvar_flatten_i_reg_109_reg__0[8]),
        .O(indvar_flatten_next_s_fu_162_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_i_reg_109[8]_i_2 
       (.I0(indvar_flatten_i_reg_109_reg__0[5]),
        .I1(indvar_flatten_i_reg_109_reg__0[3]),
        .I2(indvar_flatten_i_reg_109_reg__0[1]),
        .I3(indvar_flatten_i_reg_109_reg__0[0]),
        .I4(indvar_flatten_i_reg_109_reg__0[2]),
        .I5(indvar_flatten_i_reg_109_reg__0[4]),
        .O(\indvar_flatten_i_reg_109[8]_i_2_n_4 ));
  FDRE \indvar_flatten_i_reg_109_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(indvar_flatten_next_s_fu_162_p2[0]),
        .Q(indvar_flatten_i_reg_109_reg__0[0]),
        .R(indvar_flatten_i_reg_109));
  FDRE \indvar_flatten_i_reg_109_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(indvar_flatten_next_s_fu_162_p2[1]),
        .Q(indvar_flatten_i_reg_109_reg__0[1]),
        .R(indvar_flatten_i_reg_109));
  FDRE \indvar_flatten_i_reg_109_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(indvar_flatten_next_s_fu_162_p2[2]),
        .Q(indvar_flatten_i_reg_109_reg__0[2]),
        .R(indvar_flatten_i_reg_109));
  FDRE \indvar_flatten_i_reg_109_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(indvar_flatten_next_s_fu_162_p2[3]),
        .Q(indvar_flatten_i_reg_109_reg__0[3]),
        .R(indvar_flatten_i_reg_109));
  FDRE \indvar_flatten_i_reg_109_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(indvar_flatten_next_s_fu_162_p2[4]),
        .Q(indvar_flatten_i_reg_109_reg__0[4]),
        .R(indvar_flatten_i_reg_109));
  FDRE \indvar_flatten_i_reg_109_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(indvar_flatten_next_s_fu_162_p2[5]),
        .Q(indvar_flatten_i_reg_109_reg__0[5]),
        .R(indvar_flatten_i_reg_109));
  FDRE \indvar_flatten_i_reg_109_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(indvar_flatten_next_s_fu_162_p2[6]),
        .Q(indvar_flatten_i_reg_109_reg__0[6]),
        .R(indvar_flatten_i_reg_109));
  FDRE \indvar_flatten_i_reg_109_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(indvar_flatten_next_s_fu_162_p2[7]),
        .Q(indvar_flatten_i_reg_109_reg__0[7]),
        .R(indvar_flatten_i_reg_109));
  FDRE \indvar_flatten_i_reg_109_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(indvar_flatten_next_s_fu_162_p2[8]),
        .Q(indvar_flatten_i_reg_109_reg__0[8]),
        .R(indvar_flatten_i_reg_109));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_131[0]_i_1 
       (.I0(j_i_reg_131[0]),
        .O(j_fu_226_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_131[1]_i_1 
       (.I0(j_i_reg_131[0]),
        .I1(j_i_reg_131[1]),
        .O(j_fu_226_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_131[2]_i_1 
       (.I0(j_i_reg_131[0]),
        .I1(j_i_reg_131[1]),
        .I2(j_i_reg_131[2]),
        .O(j_fu_226_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'h7E7F8080)) 
    \j_i_reg_131[3]_i_1 
       (.I0(j_i_reg_131[0]),
        .I1(j_i_reg_131[1]),
        .I2(j_i_reg_131[2]),
        .I3(j_i_reg_131[4]),
        .I4(j_i_reg_131[3]),
        .O(j_fu_226_p2[3]));
  LUT6 #(
    .INIT(64'hF700000000000000)) 
    \j_i_reg_131[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond_flatten_i_reg_2730),
        .I2(exitcond_flatten_i_fu_156_p2),
        .I3(Q[0]),
        .I4(D_output_AXI_c_empty_n),
        .I5(writeData_U0_ap_start),
        .O(indvar_flatten_i_reg_109));
  LUT3 #(
    .INIT(8'h08)) 
    \j_i_reg_131[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond_flatten_i_reg_2730),
        .I2(exitcond_flatten_i_fu_156_p2),
        .O(indvar_flatten_i_reg_1090));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT5 #(
    .INIT(32'h7E80FF00)) 
    \j_i_reg_131[4]_i_3 
       (.I0(j_i_reg_131[0]),
        .I1(j_i_reg_131[1]),
        .I2(j_i_reg_131[2]),
        .I3(j_i_reg_131[4]),
        .I4(j_i_reg_131[3]),
        .O(j_fu_226_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \j_i_reg_131[4]_i_4 
       (.I0(\j_i_reg_131[4]_i_5_n_4 ),
        .I1(indvar_flatten_i_reg_109_reg__0[0]),
        .I2(indvar_flatten_i_reg_109_reg__0[1]),
        .I3(indvar_flatten_i_reg_109_reg__0[2]),
        .O(exitcond_flatten_i_fu_156_p2));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \j_i_reg_131[4]_i_5 
       (.I0(indvar_flatten_i_reg_109_reg__0[3]),
        .I1(indvar_flatten_i_reg_109_reg__0[4]),
        .I2(indvar_flatten_i_reg_109_reg__0[5]),
        .I3(indvar_flatten_i_reg_109_reg__0[6]),
        .I4(indvar_flatten_i_reg_109_reg__0[8]),
        .I5(indvar_flatten_i_reg_109_reg__0[7]),
        .O(\j_i_reg_131[4]_i_5_n_4 ));
  FDRE \j_i_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(j_fu_226_p2[0]),
        .Q(j_i_reg_131[0]),
        .R(indvar_flatten_i_reg_109));
  FDRE \j_i_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(j_fu_226_p2[1]),
        .Q(j_i_reg_131[1]),
        .R(indvar_flatten_i_reg_109));
  FDRE \j_i_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(j_fu_226_p2[2]),
        .Q(j_i_reg_131[2]),
        .R(indvar_flatten_i_reg_109));
  FDRE \j_i_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(j_fu_226_p2[3]),
        .Q(j_i_reg_131[3]),
        .R(indvar_flatten_i_reg_109));
  FDRE \j_i_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(j_fu_226_p2[4]),
        .Q(j_i_reg_131[4]),
        .R(indvar_flatten_i_reg_109));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \j_mid2_i_reg_282[3]_i_1 
       (.I0(j_i_reg_131[3]),
        .I1(j_i_reg_131[4]),
        .I2(j_i_reg_131[2]),
        .I3(j_i_reg_131[1]),
        .I4(j_i_reg_131[0]),
        .O(j_mid2_i_fu_180_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_mid2_i_reg_282[4]_i_1 
       (.I0(exitcond_flatten_i_reg_2730),
        .I1(exitcond_flatten_i_fu_156_p2),
        .O(j_mid2_i_reg_2820));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'hCCCCCCC4)) 
    \j_mid2_i_reg_282[4]_i_2 
       (.I0(j_i_reg_131[3]),
        .I1(j_i_reg_131[4]),
        .I2(j_i_reg_131[2]),
        .I3(j_i_reg_131[1]),
        .I4(j_i_reg_131[0]),
        .O(j_mid2_i_fu_180_p3[4]));
  FDRE \j_mid2_i_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(j_i_reg_131[0]),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  FDRE \j_mid2_i_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(j_i_reg_131[1]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  FDRE \j_mid2_i_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(j_i_reg_131[2]),
        .Q(ADDRBWRADDR[2]),
        .R(1'b0));
  FDRE \j_mid2_i_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(j_mid2_i_fu_180_p3[3]),
        .Q(j_mid2_i_reg_282[3]),
        .R(1'b0));
  FDRE \j_mid2_i_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(j_mid2_i_fu_180_p3[4]),
        .Q(j_mid2_i_reg_282[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0404040404000404)) 
    mem_reg_i_9__3
       (.I0(ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg_n_4),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(exitcond_flatten_i_reg_273_pp0_iter2_reg),
        .I3(gmem4_BVALID),
        .I4(empty_n_reg),
        .I5(empty_n_reg_0),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \pout[2]_i_3__0 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(empty_n_reg),
        .I2(empty_n_reg_0),
        .I3(gmem4_BVALID),
        .O(pop0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__21
       (.I0(exitcond_flatten_i_reg_2730),
        .I1(ap_enable_reg_pp0_iter1),
        .O(writeData_U0_D_output_ce0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2__4
       (.I0(\exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0] ),
        .I1(ap_block_pp0_stage0_subdone),
        .O(D_output_load_reg_3180));
  CARRY4 ram_reg_i_3__2
       (.CI(ram_reg_i_4__2_n_4),
        .CO({ram_reg_i_3__2_n_4,ram_reg_i_3__2_n_5,ram_reg_i_3__2_n_6,ram_reg_i_3__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({tmp_5_cast10_i_fu_244_p1,ADDRBWRADDR[8:7]}),
        .S({1'b0,tmp_4_cast_i_fu_232_p1[9:7]}));
  CARRY4 ram_reg_i_4__2
       (.CI(1'b0),
        .CO({ram_reg_i_4__2_n_4,ram_reg_i_4__2_n_5,ram_reg_i_4__2_n_6,ram_reg_i_4__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_4_cast_i_fu_232_p1[4:3]}),
        .O({ADDRBWRADDR[6:4],NLW_ram_reg_i_4__2_O_UNCONNECTED[0]}),
        .S({tmp_4_cast_i_fu_232_p1[6:5],ram_reg_i_7__1_n_4,ram_reg_i_8__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_5__2
       (.I0(tmp_4_cast_i_fu_232_p1[3]),
        .I1(j_mid2_i_reg_282[3]),
        .O(ADDRBWRADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_6__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_flatten_i_reg_2730));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_7__1
       (.I0(tmp_4_cast_i_fu_232_p1[4]),
        .I1(j_mid2_i_reg_282[4]),
        .O(ram_reg_i_7__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_8__1
       (.I0(tmp_4_cast_i_fu_232_p1[3]),
        .I1(j_mid2_i_reg_282[3]),
        .O(ram_reg_i_8__1_n_4));
  FDRE \sext_cast_i_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[0]),
        .Q(sext_cast_i_reg_268_reg__0[0]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[10] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[10]),
        .Q(sext_cast_i_reg_268_reg__0[10]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[11] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[11]),
        .Q(sext_cast_i_reg_268_reg__0[11]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[12] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[12]),
        .Q(sext_cast_i_reg_268_reg__0[12]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[13] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[13]),
        .Q(sext_cast_i_reg_268_reg__0[13]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[14] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[14]),
        .Q(sext_cast_i_reg_268_reg__0[14]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[15] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[15]),
        .Q(sext_cast_i_reg_268_reg__0[15]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[16] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[16]),
        .Q(sext_cast_i_reg_268_reg__0[16]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[17] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[17]),
        .Q(sext_cast_i_reg_268_reg__0[17]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[18] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[18]),
        .Q(sext_cast_i_reg_268_reg__0[18]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[19] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[19]),
        .Q(sext_cast_i_reg_268_reg__0[19]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[1]),
        .Q(sext_cast_i_reg_268_reg__0[1]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[20] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[20]),
        .Q(sext_cast_i_reg_268_reg__0[20]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[21] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[21]),
        .Q(sext_cast_i_reg_268_reg__0[21]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[22] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[22]),
        .Q(sext_cast_i_reg_268_reg__0[22]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[23] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[23]),
        .Q(sext_cast_i_reg_268_reg__0[23]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[24] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[24]),
        .Q(sext_cast_i_reg_268_reg__0[24]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[25] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[25]),
        .Q(sext_cast_i_reg_268_reg__0[25]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[26] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[26]),
        .Q(sext_cast_i_reg_268_reg__0[26]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[27] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[27]),
        .Q(sext_cast_i_reg_268_reg__0[27]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[28] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[28]),
        .Q(sext_cast_i_reg_268_reg__0[28]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[29] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[29]),
        .Q(sext_cast_i_reg_268_reg__0[29]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[2]),
        .Q(sext_cast_i_reg_268_reg__0[2]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[3]),
        .Q(sext_cast_i_reg_268_reg__0[3]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[4]),
        .Q(sext_cast_i_reg_268_reg__0[4]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[5]),
        .Q(sext_cast_i_reg_268_reg__0[5]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[6]),
        .Q(sext_cast_i_reg_268_reg__0[6]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[7]),
        .Q(sext_cast_i_reg_268_reg__0[7]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[8]),
        .Q(sext_cast_i_reg_268_reg__0[8]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(writeData_U0_D_output_AXI_offset_read),
        .D(D[9]),
        .Q(sext_cast_i_reg_268_reg__0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[11]_i_2 
       (.I0(\sum_i_reg_302_reg[15]_i_2_n_7 ),
        .I1(sext_cast_i_reg_268_reg__0[11]),
        .O(\sum_i_reg_302[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_reg_302[11]_i_3 
       (.I0(sext_cast_i_reg_268_reg__0[10]),
        .I1(tmp_5_cast10_i_fu_244_p1[10]),
        .O(\sum_i_reg_302[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_reg_302[11]_i_4 
       (.I0(sext_cast_i_reg_268_reg__0[9]),
        .I1(tmp_5_cast10_i_fu_244_p1[9]),
        .O(\sum_i_reg_302[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_reg_302[11]_i_5 
       (.I0(sext_cast_i_reg_268_reg__0[8]),
        .I1(ADDRBWRADDR[8]),
        .O(\sum_i_reg_302[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[15]_i_3 
       (.I0(sext_cast_i_reg_268_reg__0[14]),
        .I1(sext_cast_i_reg_268_reg__0[15]),
        .O(\sum_i_reg_302[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[15]_i_4 
       (.I0(sext_cast_i_reg_268_reg__0[13]),
        .I1(sext_cast_i_reg_268_reg__0[14]),
        .O(\sum_i_reg_302[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[15]_i_5 
       (.I0(sext_cast_i_reg_268_reg__0[12]),
        .I1(sext_cast_i_reg_268_reg__0[13]),
        .O(\sum_i_reg_302[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[15]_i_6 
       (.I0(\sum_i_reg_302_reg[15]_i_2_n_7 ),
        .I1(sext_cast_i_reg_268_reg__0[12]),
        .O(\sum_i_reg_302[15]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[19]_i_2 
       (.I0(sext_cast_i_reg_268_reg__0[18]),
        .I1(sext_cast_i_reg_268_reg__0[19]),
        .O(\sum_i_reg_302[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[19]_i_3 
       (.I0(sext_cast_i_reg_268_reg__0[17]),
        .I1(sext_cast_i_reg_268_reg__0[18]),
        .O(\sum_i_reg_302[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[19]_i_4 
       (.I0(sext_cast_i_reg_268_reg__0[16]),
        .I1(sext_cast_i_reg_268_reg__0[17]),
        .O(\sum_i_reg_302[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[19]_i_5 
       (.I0(sext_cast_i_reg_268_reg__0[15]),
        .I1(sext_cast_i_reg_268_reg__0[16]),
        .O(\sum_i_reg_302[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[23]_i_2 
       (.I0(sext_cast_i_reg_268_reg__0[22]),
        .I1(sext_cast_i_reg_268_reg__0[23]),
        .O(\sum_i_reg_302[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[23]_i_3 
       (.I0(sext_cast_i_reg_268_reg__0[21]),
        .I1(sext_cast_i_reg_268_reg__0[22]),
        .O(\sum_i_reg_302[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[23]_i_4 
       (.I0(sext_cast_i_reg_268_reg__0[20]),
        .I1(sext_cast_i_reg_268_reg__0[21]),
        .O(\sum_i_reg_302[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[23]_i_5 
       (.I0(sext_cast_i_reg_268_reg__0[19]),
        .I1(sext_cast_i_reg_268_reg__0[20]),
        .O(\sum_i_reg_302[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[27]_i_2 
       (.I0(sext_cast_i_reg_268_reg__0[26]),
        .I1(sext_cast_i_reg_268_reg__0[27]),
        .O(\sum_i_reg_302[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[27]_i_3 
       (.I0(sext_cast_i_reg_268_reg__0[25]),
        .I1(sext_cast_i_reg_268_reg__0[26]),
        .O(\sum_i_reg_302[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[27]_i_4 
       (.I0(sext_cast_i_reg_268_reg__0[24]),
        .I1(sext_cast_i_reg_268_reg__0[25]),
        .O(\sum_i_reg_302[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[27]_i_5 
       (.I0(sext_cast_i_reg_268_reg__0[23]),
        .I1(sext_cast_i_reg_268_reg__0[24]),
        .O(\sum_i_reg_302[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_i_reg_302[29]_i_1 
       (.I0(exitcond_flatten_i_reg_2730),
        .I1(exitcond_flatten_i_reg_273),
        .O(sum_i_reg_3020));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[29]_i_3 
       (.I0(sext_cast_i_reg_268_reg__0[28]),
        .I1(sext_cast_i_reg_268_reg__0[29]),
        .O(\sum_i_reg_302[29]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum_i_reg_302[29]_i_4 
       (.I0(sext_cast_i_reg_268_reg__0[27]),
        .I1(sext_cast_i_reg_268_reg__0[28]),
        .O(\sum_i_reg_302[29]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sum_i_reg_302[3]_i_2 
       (.I0(sext_cast_i_reg_268_reg__0[3]),
        .I1(j_mid2_i_reg_282[3]),
        .I2(tmp_4_cast_i_fu_232_p1[3]),
        .O(\sum_i_reg_302[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_reg_302[3]_i_3 
       (.I0(sext_cast_i_reg_268_reg__0[2]),
        .I1(ADDRBWRADDR[2]),
        .O(\sum_i_reg_302[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_reg_302[3]_i_4 
       (.I0(sext_cast_i_reg_268_reg__0[1]),
        .I1(ADDRBWRADDR[1]),
        .O(\sum_i_reg_302[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_reg_302[3]_i_5 
       (.I0(sext_cast_i_reg_268_reg__0[0]),
        .I1(ADDRBWRADDR[0]),
        .O(\sum_i_reg_302[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_reg_302[7]_i_2 
       (.I0(sext_cast_i_reg_268_reg__0[7]),
        .I1(ADDRBWRADDR[7]),
        .O(\sum_i_reg_302[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_reg_302[7]_i_3 
       (.I0(sext_cast_i_reg_268_reg__0[6]),
        .I1(ADDRBWRADDR[6]),
        .O(\sum_i_reg_302[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_reg_302[7]_i_4 
       (.I0(sext_cast_i_reg_268_reg__0[5]),
        .I1(ADDRBWRADDR[5]),
        .O(\sum_i_reg_302[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_i_reg_302[7]_i_5 
       (.I0(sext_cast_i_reg_268_reg__0[4]),
        .I1(ADDRBWRADDR[4]),
        .O(\sum_i_reg_302[7]_i_5_n_4 ));
  FDRE \sum_i_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[0]),
        .Q(\data_p2_reg[29] [0]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[10] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[10]),
        .Q(\data_p2_reg[29] [10]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[11] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[11]),
        .Q(\data_p2_reg[29] [11]),
        .R(1'b0));
  CARRY4 \sum_i_reg_302_reg[11]_i_1 
       (.CI(\sum_i_reg_302_reg[7]_i_1_n_4 ),
        .CO({\sum_i_reg_302_reg[11]_i_1_n_4 ,\sum_i_reg_302_reg[11]_i_1_n_5 ,\sum_i_reg_302_reg[11]_i_1_n_6 ,\sum_i_reg_302_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_268_reg__0[11:8]),
        .O(sum_i_fu_253_p2[11:8]),
        .S({\sum_i_reg_302[11]_i_2_n_4 ,\sum_i_reg_302[11]_i_3_n_4 ,\sum_i_reg_302[11]_i_4_n_4 ,\sum_i_reg_302[11]_i_5_n_4 }));
  FDRE \sum_i_reg_302_reg[12] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[12]),
        .Q(\data_p2_reg[29] [12]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[13] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[13]),
        .Q(\data_p2_reg[29] [13]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[14] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[14]),
        .Q(\data_p2_reg[29] [14]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[15] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[15]),
        .Q(\data_p2_reg[29] [15]),
        .R(1'b0));
  CARRY4 \sum_i_reg_302_reg[15]_i_1 
       (.CI(\sum_i_reg_302_reg[11]_i_1_n_4 ),
        .CO({\sum_i_reg_302_reg[15]_i_1_n_4 ,\sum_i_reg_302_reg[15]_i_1_n_5 ,\sum_i_reg_302_reg[15]_i_1_n_6 ,\sum_i_reg_302_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({sext_cast_i_reg_268_reg__0[14:12],\sum_i_reg_302_reg[15]_i_2_n_7 }),
        .O(sum_i_fu_253_p2[15:12]),
        .S({\sum_i_reg_302[15]_i_3_n_4 ,\sum_i_reg_302[15]_i_4_n_4 ,\sum_i_reg_302[15]_i_5_n_4 ,\sum_i_reg_302[15]_i_6_n_4 }));
  CARRY4 \sum_i_reg_302_reg[15]_i_2 
       (.CI(ram_reg_i_3__2_n_4),
        .CO({\NLW_sum_i_reg_302_reg[15]_i_2_CO_UNCONNECTED [3:1],\sum_i_reg_302_reg[15]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_i_reg_302_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sum_i_reg_302_reg[16] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[16]),
        .Q(\data_p2_reg[29] [16]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[17] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[17]),
        .Q(\data_p2_reg[29] [17]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[18] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[18]),
        .Q(\data_p2_reg[29] [18]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[19] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[19]),
        .Q(\data_p2_reg[29] [19]),
        .R(1'b0));
  CARRY4 \sum_i_reg_302_reg[19]_i_1 
       (.CI(\sum_i_reg_302_reg[15]_i_1_n_4 ),
        .CO({\sum_i_reg_302_reg[19]_i_1_n_4 ,\sum_i_reg_302_reg[19]_i_1_n_5 ,\sum_i_reg_302_reg[19]_i_1_n_6 ,\sum_i_reg_302_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_268_reg__0[18:15]),
        .O(sum_i_fu_253_p2[19:16]),
        .S({\sum_i_reg_302[19]_i_2_n_4 ,\sum_i_reg_302[19]_i_3_n_4 ,\sum_i_reg_302[19]_i_4_n_4 ,\sum_i_reg_302[19]_i_5_n_4 }));
  FDRE \sum_i_reg_302_reg[1] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[1]),
        .Q(\data_p2_reg[29] [1]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[20] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[20]),
        .Q(\data_p2_reg[29] [20]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[21] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[21]),
        .Q(\data_p2_reg[29] [21]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[22] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[22]),
        .Q(\data_p2_reg[29] [22]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[23] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[23]),
        .Q(\data_p2_reg[29] [23]),
        .R(1'b0));
  CARRY4 \sum_i_reg_302_reg[23]_i_1 
       (.CI(\sum_i_reg_302_reg[19]_i_1_n_4 ),
        .CO({\sum_i_reg_302_reg[23]_i_1_n_4 ,\sum_i_reg_302_reg[23]_i_1_n_5 ,\sum_i_reg_302_reg[23]_i_1_n_6 ,\sum_i_reg_302_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_268_reg__0[22:19]),
        .O(sum_i_fu_253_p2[23:20]),
        .S({\sum_i_reg_302[23]_i_2_n_4 ,\sum_i_reg_302[23]_i_3_n_4 ,\sum_i_reg_302[23]_i_4_n_4 ,\sum_i_reg_302[23]_i_5_n_4 }));
  FDRE \sum_i_reg_302_reg[24] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[24]),
        .Q(\data_p2_reg[29] [24]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[25] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[25]),
        .Q(\data_p2_reg[29] [25]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[26] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[26]),
        .Q(\data_p2_reg[29] [26]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[27] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[27]),
        .Q(\data_p2_reg[29] [27]),
        .R(1'b0));
  CARRY4 \sum_i_reg_302_reg[27]_i_1 
       (.CI(\sum_i_reg_302_reg[23]_i_1_n_4 ),
        .CO({\sum_i_reg_302_reg[27]_i_1_n_4 ,\sum_i_reg_302_reg[27]_i_1_n_5 ,\sum_i_reg_302_reg[27]_i_1_n_6 ,\sum_i_reg_302_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_268_reg__0[26:23]),
        .O(sum_i_fu_253_p2[27:24]),
        .S({\sum_i_reg_302[27]_i_2_n_4 ,\sum_i_reg_302[27]_i_3_n_4 ,\sum_i_reg_302[27]_i_4_n_4 ,\sum_i_reg_302[27]_i_5_n_4 }));
  FDRE \sum_i_reg_302_reg[28] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[28]),
        .Q(\data_p2_reg[29] [28]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[29] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[29]),
        .Q(\data_p2_reg[29] [29]),
        .R(1'b0));
  CARRY4 \sum_i_reg_302_reg[29]_i_2 
       (.CI(\sum_i_reg_302_reg[27]_i_1_n_4 ),
        .CO({\NLW_sum_i_reg_302_reg[29]_i_2_CO_UNCONNECTED [3:1],\sum_i_reg_302_reg[29]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_cast_i_reg_268_reg__0[27]}),
        .O({\NLW_sum_i_reg_302_reg[29]_i_2_O_UNCONNECTED [3:2],sum_i_fu_253_p2[29:28]}),
        .S({1'b0,1'b0,\sum_i_reg_302[29]_i_3_n_4 ,\sum_i_reg_302[29]_i_4_n_4 }));
  FDRE \sum_i_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[2]),
        .Q(\data_p2_reg[29] [2]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[3]),
        .Q(\data_p2_reg[29] [3]),
        .R(1'b0));
  CARRY4 \sum_i_reg_302_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_i_reg_302_reg[3]_i_1_n_4 ,\sum_i_reg_302_reg[3]_i_1_n_5 ,\sum_i_reg_302_reg[3]_i_1_n_6 ,\sum_i_reg_302_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_268_reg__0[3:0]),
        .O(sum_i_fu_253_p2[3:0]),
        .S({\sum_i_reg_302[3]_i_2_n_4 ,\sum_i_reg_302[3]_i_3_n_4 ,\sum_i_reg_302[3]_i_4_n_4 ,\sum_i_reg_302[3]_i_5_n_4 }));
  FDRE \sum_i_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[4]),
        .Q(\data_p2_reg[29] [4]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[5]),
        .Q(\data_p2_reg[29] [5]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[6]),
        .Q(\data_p2_reg[29] [6]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[7]),
        .Q(\data_p2_reg[29] [7]),
        .R(1'b0));
  CARRY4 \sum_i_reg_302_reg[7]_i_1 
       (.CI(\sum_i_reg_302_reg[3]_i_1_n_4 ),
        .CO({\sum_i_reg_302_reg[7]_i_1_n_4 ,\sum_i_reg_302_reg[7]_i_1_n_5 ,\sum_i_reg_302_reg[7]_i_1_n_6 ,\sum_i_reg_302_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_268_reg__0[7:4]),
        .O(sum_i_fu_253_p2[7:4]),
        .S({\sum_i_reg_302[7]_i_2_n_4 ,\sum_i_reg_302[7]_i_3_n_4 ,\sum_i_reg_302[7]_i_4_n_4 ,\sum_i_reg_302[7]_i_5_n_4 }));
  FDRE \sum_i_reg_302_reg[8] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[8]),
        .Q(\data_p2_reg[29] [8]),
        .R(1'b0));
  FDRE \sum_i_reg_302_reg[9] 
       (.C(ap_clk),
        .CE(sum_i_reg_3020),
        .D(sum_i_fu_253_p2[9]),
        .Q(\data_p2_reg[29] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \tmp_4_i_reg_292[3]_i_1 
       (.I0(\i_i_reg_120_reg_n_4_[0] ),
        .I1(exitcond_flatten_i_reg_273),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(tmp_mid2_v_i_reg_287_reg__0[0]),
        .I5(p_0_in),
        .O(tmp_mid2_v_i_fu_188_p3__0));
  LUT6 #(
    .INIT(64'h47474774478B47B8)) 
    \tmp_4_i_reg_292[4]_i_1 
       (.I0(tmp_mid2_v_i_reg_287_reg__0[1]),
        .I1(p_11_in),
        .I2(\i_i_reg_120_reg_n_4_[1] ),
        .I3(p_0_in),
        .I4(\i_i_reg_120_reg_n_4_[0] ),
        .I5(tmp_mid2_v_i_reg_287_reg__0[0]),
        .O(tmp_4_i_fu_220_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_4_i_reg_292[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(exitcond_flatten_i_reg_273),
        .O(p_11_in));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \tmp_4_i_reg_292[4]_i_3 
       (.I0(j_i_reg_131[0]),
        .I1(j_i_reg_131[1]),
        .I2(j_i_reg_131[2]),
        .I3(j_i_reg_131[4]),
        .I4(j_i_reg_131[3]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hC6)) 
    \tmp_4_i_reg_292[5]_i_1 
       (.I0(tmp_mid2_v_i_fu_188_p3[1]),
        .I1(tmp_mid2_v_i_fu_188_p3[2]),
        .I2(tmp_mid2_v_i_fu_188_p3__0),
        .O(tmp_4_i_fu_220_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT4 #(
    .INIT(16'hD23C)) 
    \tmp_4_i_reg_292[6]_i_1 
       (.I0(tmp_mid2_v_i_fu_188_p3__0),
        .I1(tmp_mid2_v_i_fu_188_p3[2]),
        .I2(tmp_mid2_v_i_fu_188_p3[3]),
        .I3(tmp_mid2_v_i_fu_188_p3[1]),
        .O(tmp_4_i_fu_220_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT5 #(
    .INIT(32'hB9DD4622)) 
    \tmp_4_i_reg_292[7]_i_1 
       (.I0(tmp_mid2_v_i_fu_188_p3[3]),
        .I1(tmp_mid2_v_i_fu_188_p3[2]),
        .I2(tmp_mid2_v_i_fu_188_p3__0),
        .I3(tmp_mid2_v_i_fu_188_p3[1]),
        .I4(tmp_mid2_v_i_fu_188_p3[4]),
        .O(tmp_4_i_fu_220_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT5 #(
    .INIT(32'h00F85F00)) 
    \tmp_4_i_reg_292[8]_i_1 
       (.I0(tmp_mid2_v_i_fu_188_p3[1]),
        .I1(tmp_mid2_v_i_fu_188_p3__0),
        .I2(tmp_mid2_v_i_fu_188_p3[2]),
        .I3(tmp_mid2_v_i_fu_188_p3[4]),
        .I4(tmp_mid2_v_i_fu_188_p3[3]),
        .O(tmp_4_i_fu_220_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \tmp_4_i_reg_292[9]_i_1 
       (.I0(tmp_mid2_v_i_fu_188_p3[3]),
        .I1(tmp_mid2_v_i_fu_188_p3[2]),
        .I2(tmp_mid2_v_i_fu_188_p3[1]),
        .I3(tmp_mid2_v_i_fu_188_p3[4]),
        .O(tmp_4_i_fu_220_p2[9]));
  FDRE \tmp_4_i_reg_292_reg[3] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(tmp_mid2_v_i_fu_188_p3__0),
        .Q(tmp_4_cast_i_fu_232_p1[3]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_292_reg[4] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(tmp_4_i_fu_220_p2[4]),
        .Q(tmp_4_cast_i_fu_232_p1[4]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_292_reg[5] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(tmp_4_i_fu_220_p2[5]),
        .Q(tmp_4_cast_i_fu_232_p1[5]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_292_reg[6] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(tmp_4_i_fu_220_p2[6]),
        .Q(tmp_4_cast_i_fu_232_p1[6]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_292_reg[7] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(tmp_4_i_fu_220_p2[7]),
        .Q(tmp_4_cast_i_fu_232_p1[7]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_292_reg[8] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(tmp_4_i_fu_220_p2[8]),
        .Q(tmp_4_cast_i_fu_232_p1[8]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_292_reg[9] 
       (.C(ap_clk),
        .CE(j_mid2_i_reg_2820),
        .D(tmp_4_i_fu_220_p2[9]),
        .Q(tmp_4_cast_i_fu_232_p1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \tmp_mid2_v_i_reg_287[1]_i_1 
       (.I0(tmp_mid2_v_i_reg_287_reg__0[0]),
        .I1(\i_i_reg_120_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(\i_i_reg_120_reg_n_4_[1] ),
        .I4(p_11_in),
        .I5(tmp_mid2_v_i_reg_287_reg__0[1]),
        .O(tmp_mid2_v_i_fu_188_p3[1]));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \tmp_mid2_v_i_reg_287[2]_i_1 
       (.I0(\tmp_mid2_v_i_reg_287[3]_i_2_n_4 ),
        .I1(\i_i_reg_120_reg_n_4_[2] ),
        .I2(exitcond_flatten_i_reg_273),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(tmp_mid2_v_i_reg_287_reg__0[2]),
        .O(tmp_mid2_v_i_fu_188_p3[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \tmp_mid2_v_i_reg_287[3]_i_1 
       (.I0(\tmp_mid2_v_i_reg_287[3]_i_2_n_4 ),
        .I1(tmp_mid2_v_i_reg_287_reg__0[2]),
        .I2(\i_i_reg_120_reg_n_4_[2] ),
        .I3(\i_i_reg_120_reg_n_4_[3] ),
        .I4(p_11_in),
        .I5(tmp_mid2_v_i_reg_287_reg__0[3]),
        .O(tmp_mid2_v_i_fu_188_p3[3]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \tmp_mid2_v_i_reg_287[3]_i_2 
       (.I0(\i_i_reg_120_reg_n_4_[1] ),
        .I1(tmp_mid2_v_i_reg_287_reg__0[1]),
        .I2(tmp_mid2_v_i_reg_287_reg__0[0]),
        .I3(p_11_in),
        .I4(\i_i_reg_120_reg_n_4_[0] ),
        .I5(p_0_in),
        .O(\tmp_mid2_v_i_reg_287[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \tmp_mid2_v_i_reg_287[4]_i_1 
       (.I0(\tmp_mid2_v_i_reg_287[4]_i_2_n_4 ),
        .I1(tmp_mid2_v_i_reg_287_reg__0[3]),
        .I2(\i_i_reg_120_reg_n_4_[3] ),
        .I3(\i_i_reg_120_reg_n_4_[4] ),
        .I4(p_11_in),
        .I5(tmp_mid2_v_i_reg_287_reg__0[4]),
        .O(tmp_mid2_v_i_fu_188_p3[4]));
  LUT6 #(
    .INIT(64'hBAAA8AAA00000000)) 
    \tmp_mid2_v_i_reg_287[4]_i_2 
       (.I0(\i_i_reg_120_reg_n_4_[2] ),
        .I1(exitcond_flatten_i_reg_273),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(tmp_mid2_v_i_reg_287_reg__0[2]),
        .I5(\tmp_mid2_v_i_reg_287[3]_i_2_n_4 ),
        .O(\tmp_mid2_v_i_reg_287[4]_i_2_n_4 ));
  FDRE \tmp_mid2_v_i_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(tmp_mid2_v_i_fu_188_p3__0),
        .Q(tmp_mid2_v_i_reg_287_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_reg_287_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(tmp_mid2_v_i_fu_188_p3[1]),
        .Q(tmp_mid2_v_i_reg_287_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_reg_287_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(tmp_mid2_v_i_fu_188_p3[2]),
        .Q(tmp_mid2_v_i_reg_287_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_reg_287_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(tmp_mid2_v_i_fu_188_p3[3]),
        .Q(tmp_mid2_v_i_reg_287_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_mid2_v_i_reg_287_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_i_reg_1090),
        .D(tmp_mid2_v_i_fu_188_p3[4]),
        .Q(tmp_mid2_v_i_reg_287_reg__0[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__3 
       (.I0(WEBWE),
        .I1(gmem4_WREADY),
        .O(push));
endmodule

(* CHECK_LICENSE_TYPE = "zedboard_base_kernel_2mm_wrapper_0_0,kernel_2mm_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "kernel_2mm_wrapper,Vivado 2018.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module zedboard_base_kernel_2mm_wrapper_0_0
   (s_axi_for_control_AWADDR,
    s_axi_for_control_AWVALID,
    s_axi_for_control_AWREADY,
    s_axi_for_control_WDATA,
    s_axi_for_control_WSTRB,
    s_axi_for_control_WVALID,
    s_axi_for_control_WREADY,
    s_axi_for_control_BRESP,
    s_axi_for_control_BVALID,
    s_axi_for_control_BREADY,
    s_axi_for_control_ARADDR,
    s_axi_for_control_ARVALID,
    s_axi_for_control_ARREADY,
    s_axi_for_control_RDATA,
    s_axi_for_control_RRESP,
    s_axi_for_control_RVALID,
    s_axi_for_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY,
    m_axi_gmem3_AWADDR,
    m_axi_gmem3_AWLEN,
    m_axi_gmem3_AWSIZE,
    m_axi_gmem3_AWBURST,
    m_axi_gmem3_AWLOCK,
    m_axi_gmem3_AWREGION,
    m_axi_gmem3_AWCACHE,
    m_axi_gmem3_AWPROT,
    m_axi_gmem3_AWQOS,
    m_axi_gmem3_AWVALID,
    m_axi_gmem3_AWREADY,
    m_axi_gmem3_WDATA,
    m_axi_gmem3_WSTRB,
    m_axi_gmem3_WLAST,
    m_axi_gmem3_WVALID,
    m_axi_gmem3_WREADY,
    m_axi_gmem3_BRESP,
    m_axi_gmem3_BVALID,
    m_axi_gmem3_BREADY,
    m_axi_gmem3_ARADDR,
    m_axi_gmem3_ARLEN,
    m_axi_gmem3_ARSIZE,
    m_axi_gmem3_ARBURST,
    m_axi_gmem3_ARLOCK,
    m_axi_gmem3_ARREGION,
    m_axi_gmem3_ARCACHE,
    m_axi_gmem3_ARPROT,
    m_axi_gmem3_ARQOS,
    m_axi_gmem3_ARVALID,
    m_axi_gmem3_ARREADY,
    m_axi_gmem3_RDATA,
    m_axi_gmem3_RRESP,
    m_axi_gmem3_RLAST,
    m_axi_gmem3_RVALID,
    m_axi_gmem3_RREADY,
    m_axi_gmem4_AWADDR,
    m_axi_gmem4_AWLEN,
    m_axi_gmem4_AWSIZE,
    m_axi_gmem4_AWBURST,
    m_axi_gmem4_AWLOCK,
    m_axi_gmem4_AWREGION,
    m_axi_gmem4_AWCACHE,
    m_axi_gmem4_AWPROT,
    m_axi_gmem4_AWQOS,
    m_axi_gmem4_AWVALID,
    m_axi_gmem4_AWREADY,
    m_axi_gmem4_WDATA,
    m_axi_gmem4_WSTRB,
    m_axi_gmem4_WLAST,
    m_axi_gmem4_WVALID,
    m_axi_gmem4_WREADY,
    m_axi_gmem4_BRESP,
    m_axi_gmem4_BVALID,
    m_axi_gmem4_BREADY,
    m_axi_gmem4_ARADDR,
    m_axi_gmem4_ARLEN,
    m_axi_gmem4_ARSIZE,
    m_axi_gmem4_ARBURST,
    m_axi_gmem4_ARLOCK,
    m_axi_gmem4_ARREGION,
    m_axi_gmem4_ARCACHE,
    m_axi_gmem4_ARPROT,
    m_axi_gmem4_ARQOS,
    m_axi_gmem4_ARVALID,
    m_axi_gmem4_ARREADY,
    m_axi_gmem4_RDATA,
    m_axi_gmem4_RRESP,
    m_axi_gmem4_RLAST,
    m_axi_gmem4_RVALID,
    m_axi_gmem4_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control AWADDR" *) input [5:0]s_axi_for_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control AWVALID" *) input s_axi_for_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control AWREADY" *) output s_axi_for_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control WDATA" *) input [31:0]s_axi_for_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control WSTRB" *) input [3:0]s_axi_for_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control WVALID" *) input s_axi_for_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control WREADY" *) output s_axi_for_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control BRESP" *) output [1:0]s_axi_for_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control BVALID" *) output s_axi_for_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control BREADY" *) input s_axi_for_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control ARADDR" *) input [5:0]s_axi_for_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control ARVALID" *) input s_axi_for_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control ARREADY" *) output s_axi_for_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control RDATA" *) output [31:0]s_axi_for_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control RRESP" *) output [1:0]s_axi_for_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control RVALID" *) output s_axi_for_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_for_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_for_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_for_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_for_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 166666672, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [31:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [31:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [31:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [31:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem1_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR" *) output [31:0]m_axi_gmem2_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN" *) output [7:0]m_axi_gmem2_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE" *) output [2:0]m_axi_gmem2_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST" *) output [1:0]m_axi_gmem2_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK" *) output [1:0]m_axi_gmem2_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION" *) output [3:0]m_axi_gmem2_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE" *) output [3:0]m_axi_gmem2_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT" *) output [2:0]m_axi_gmem2_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS" *) output [3:0]m_axi_gmem2_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID" *) output m_axi_gmem2_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY" *) input m_axi_gmem2_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA" *) output [31:0]m_axi_gmem2_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB" *) output [3:0]m_axi_gmem2_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST" *) output m_axi_gmem2_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID" *) output m_axi_gmem2_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY" *) input m_axi_gmem2_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP" *) input [1:0]m_axi_gmem2_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID" *) input m_axi_gmem2_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY" *) output m_axi_gmem2_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR" *) output [31:0]m_axi_gmem2_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN" *) output [7:0]m_axi_gmem2_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE" *) output [2:0]m_axi_gmem2_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST" *) output [1:0]m_axi_gmem2_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK" *) output [1:0]m_axi_gmem2_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION" *) output [3:0]m_axi_gmem2_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE" *) output [3:0]m_axi_gmem2_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT" *) output [2:0]m_axi_gmem2_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS" *) output [3:0]m_axi_gmem2_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID" *) output m_axi_gmem2_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY" *) input m_axi_gmem2_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA" *) input [31:0]m_axi_gmem2_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP" *) input [1:0]m_axi_gmem2_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST" *) input m_axi_gmem2_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID" *) input m_axi_gmem2_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem2, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem2_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWADDR" *) output [31:0]m_axi_gmem3_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWLEN" *) output [7:0]m_axi_gmem3_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWSIZE" *) output [2:0]m_axi_gmem3_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWBURST" *) output [1:0]m_axi_gmem3_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWLOCK" *) output [1:0]m_axi_gmem3_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWREGION" *) output [3:0]m_axi_gmem3_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWCACHE" *) output [3:0]m_axi_gmem3_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWPROT" *) output [2:0]m_axi_gmem3_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWQOS" *) output [3:0]m_axi_gmem3_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWVALID" *) output m_axi_gmem3_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWREADY" *) input m_axi_gmem3_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WDATA" *) output [31:0]m_axi_gmem3_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WSTRB" *) output [3:0]m_axi_gmem3_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WLAST" *) output m_axi_gmem3_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WVALID" *) output m_axi_gmem3_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WREADY" *) input m_axi_gmem3_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 BRESP" *) input [1:0]m_axi_gmem3_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 BVALID" *) input m_axi_gmem3_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 BREADY" *) output m_axi_gmem3_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARADDR" *) output [31:0]m_axi_gmem3_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARLEN" *) output [7:0]m_axi_gmem3_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARSIZE" *) output [2:0]m_axi_gmem3_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARBURST" *) output [1:0]m_axi_gmem3_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARLOCK" *) output [1:0]m_axi_gmem3_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARREGION" *) output [3:0]m_axi_gmem3_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARCACHE" *) output [3:0]m_axi_gmem3_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARPROT" *) output [2:0]m_axi_gmem3_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARQOS" *) output [3:0]m_axi_gmem3_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARVALID" *) output m_axi_gmem3_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARREADY" *) input m_axi_gmem3_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RDATA" *) input [31:0]m_axi_gmem3_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RRESP" *) input [1:0]m_axi_gmem3_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RLAST" *) input m_axi_gmem3_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RVALID" *) input m_axi_gmem3_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem3, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem3_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWADDR" *) output [31:0]m_axi_gmem4_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWLEN" *) output [7:0]m_axi_gmem4_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWSIZE" *) output [2:0]m_axi_gmem4_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWBURST" *) output [1:0]m_axi_gmem4_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWLOCK" *) output [1:0]m_axi_gmem4_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWREGION" *) output [3:0]m_axi_gmem4_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWCACHE" *) output [3:0]m_axi_gmem4_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWPROT" *) output [2:0]m_axi_gmem4_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWQOS" *) output [3:0]m_axi_gmem4_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWVALID" *) output m_axi_gmem4_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWREADY" *) input m_axi_gmem4_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 WDATA" *) output [31:0]m_axi_gmem4_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 WSTRB" *) output [3:0]m_axi_gmem4_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 WLAST" *) output m_axi_gmem4_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 WVALID" *) output m_axi_gmem4_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 WREADY" *) input m_axi_gmem4_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 BRESP" *) input [1:0]m_axi_gmem4_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 BVALID" *) input m_axi_gmem4_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 BREADY" *) output m_axi_gmem4_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARADDR" *) output [31:0]m_axi_gmem4_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARLEN" *) output [7:0]m_axi_gmem4_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARSIZE" *) output [2:0]m_axi_gmem4_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARBURST" *) output [1:0]m_axi_gmem4_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARLOCK" *) output [1:0]m_axi_gmem4_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARREGION" *) output [3:0]m_axi_gmem4_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARCACHE" *) output [3:0]m_axi_gmem4_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARPROT" *) output [2:0]m_axi_gmem4_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARQOS" *) output [3:0]m_axi_gmem4_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARVALID" *) output m_axi_gmem4_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARREADY" *) input m_axi_gmem4_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 RDATA" *) input [31:0]m_axi_gmem4_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 RRESP" *) input [1:0]m_axi_gmem4_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 RLAST" *) input m_axi_gmem4_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 RVALID" *) input m_axi_gmem4_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem4 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem4, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem4_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_gmem0_ARADDR;
  wire [1:0]m_axi_gmem0_ARBURST;
  wire [3:0]m_axi_gmem0_ARCACHE;
  wire [7:0]m_axi_gmem0_ARLEN;
  wire [1:0]m_axi_gmem0_ARLOCK;
  wire [2:0]m_axi_gmem0_ARPROT;
  wire [3:0]m_axi_gmem0_ARQOS;
  wire m_axi_gmem0_ARREADY;
  wire [3:0]m_axi_gmem0_ARREGION;
  wire [2:0]m_axi_gmem0_ARSIZE;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_AWADDR;
  wire [1:0]m_axi_gmem0_AWBURST;
  wire [3:0]m_axi_gmem0_AWCACHE;
  wire [7:0]m_axi_gmem0_AWLEN;
  wire [1:0]m_axi_gmem0_AWLOCK;
  wire [2:0]m_axi_gmem0_AWPROT;
  wire [3:0]m_axi_gmem0_AWQOS;
  wire m_axi_gmem0_AWREADY;
  wire [3:0]m_axi_gmem0_AWREGION;
  wire [2:0]m_axi_gmem0_AWSIZE;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire [1:0]m_axi_gmem0_BRESP;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [31:0]m_axi_gmem1_ARADDR;
  wire [1:0]m_axi_gmem1_ARBURST;
  wire [3:0]m_axi_gmem1_ARCACHE;
  wire [7:0]m_axi_gmem1_ARLEN;
  wire [1:0]m_axi_gmem1_ARLOCK;
  wire [2:0]m_axi_gmem1_ARPROT;
  wire [3:0]m_axi_gmem1_ARQOS;
  wire m_axi_gmem1_ARREADY;
  wire [3:0]m_axi_gmem1_ARREGION;
  wire [2:0]m_axi_gmem1_ARSIZE;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_AWADDR;
  wire [1:0]m_axi_gmem1_AWBURST;
  wire [3:0]m_axi_gmem1_AWCACHE;
  wire [7:0]m_axi_gmem1_AWLEN;
  wire [1:0]m_axi_gmem1_AWLOCK;
  wire [2:0]m_axi_gmem1_AWPROT;
  wire [3:0]m_axi_gmem1_AWQOS;
  wire m_axi_gmem1_AWREADY;
  wire [3:0]m_axi_gmem1_AWREGION;
  wire [2:0]m_axi_gmem1_AWSIZE;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire [1:0]m_axi_gmem1_BRESP;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [31:0]m_axi_gmem2_ARADDR;
  wire [1:0]m_axi_gmem2_ARBURST;
  wire [3:0]m_axi_gmem2_ARCACHE;
  wire [7:0]m_axi_gmem2_ARLEN;
  wire [1:0]m_axi_gmem2_ARLOCK;
  wire [2:0]m_axi_gmem2_ARPROT;
  wire [3:0]m_axi_gmem2_ARQOS;
  wire m_axi_gmem2_ARREADY;
  wire [3:0]m_axi_gmem2_ARREGION;
  wire [2:0]m_axi_gmem2_ARSIZE;
  wire m_axi_gmem2_ARVALID;
  wire [31:0]m_axi_gmem2_AWADDR;
  wire [1:0]m_axi_gmem2_AWBURST;
  wire [3:0]m_axi_gmem2_AWCACHE;
  wire [7:0]m_axi_gmem2_AWLEN;
  wire [1:0]m_axi_gmem2_AWLOCK;
  wire [2:0]m_axi_gmem2_AWPROT;
  wire [3:0]m_axi_gmem2_AWQOS;
  wire m_axi_gmem2_AWREADY;
  wire [3:0]m_axi_gmem2_AWREGION;
  wire [2:0]m_axi_gmem2_AWSIZE;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire [1:0]m_axi_gmem2_BRESP;
  wire m_axi_gmem2_BVALID;
  wire [31:0]m_axi_gmem2_RDATA;
  wire m_axi_gmem2_RLAST;
  wire m_axi_gmem2_RREADY;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [31:0]m_axi_gmem3_ARADDR;
  wire [1:0]m_axi_gmem3_ARBURST;
  wire [3:0]m_axi_gmem3_ARCACHE;
  wire [7:0]m_axi_gmem3_ARLEN;
  wire [1:0]m_axi_gmem3_ARLOCK;
  wire [2:0]m_axi_gmem3_ARPROT;
  wire [3:0]m_axi_gmem3_ARQOS;
  wire m_axi_gmem3_ARREADY;
  wire [3:0]m_axi_gmem3_ARREGION;
  wire [2:0]m_axi_gmem3_ARSIZE;
  wire m_axi_gmem3_ARVALID;
  wire [31:0]m_axi_gmem3_AWADDR;
  wire [1:0]m_axi_gmem3_AWBURST;
  wire [3:0]m_axi_gmem3_AWCACHE;
  wire [7:0]m_axi_gmem3_AWLEN;
  wire [1:0]m_axi_gmem3_AWLOCK;
  wire [2:0]m_axi_gmem3_AWPROT;
  wire [3:0]m_axi_gmem3_AWQOS;
  wire m_axi_gmem3_AWREADY;
  wire [3:0]m_axi_gmem3_AWREGION;
  wire [2:0]m_axi_gmem3_AWSIZE;
  wire m_axi_gmem3_AWVALID;
  wire m_axi_gmem3_BREADY;
  wire [1:0]m_axi_gmem3_BRESP;
  wire m_axi_gmem3_BVALID;
  wire [31:0]m_axi_gmem3_RDATA;
  wire m_axi_gmem3_RLAST;
  wire m_axi_gmem3_RREADY;
  wire [1:0]m_axi_gmem3_RRESP;
  wire m_axi_gmem3_RVALID;
  wire [31:0]m_axi_gmem3_WDATA;
  wire m_axi_gmem3_WLAST;
  wire m_axi_gmem3_WREADY;
  wire [3:0]m_axi_gmem3_WSTRB;
  wire m_axi_gmem3_WVALID;
  wire [31:0]m_axi_gmem4_ARADDR;
  wire [1:0]m_axi_gmem4_ARBURST;
  wire [3:0]m_axi_gmem4_ARCACHE;
  wire [7:0]m_axi_gmem4_ARLEN;
  wire [1:0]m_axi_gmem4_ARLOCK;
  wire [2:0]m_axi_gmem4_ARPROT;
  wire [3:0]m_axi_gmem4_ARQOS;
  wire m_axi_gmem4_ARREADY;
  wire [3:0]m_axi_gmem4_ARREGION;
  wire [2:0]m_axi_gmem4_ARSIZE;
  wire m_axi_gmem4_ARVALID;
  wire [31:0]m_axi_gmem4_AWADDR;
  wire [1:0]m_axi_gmem4_AWBURST;
  wire [3:0]m_axi_gmem4_AWCACHE;
  wire [7:0]m_axi_gmem4_AWLEN;
  wire [1:0]m_axi_gmem4_AWLOCK;
  wire [2:0]m_axi_gmem4_AWPROT;
  wire [3:0]m_axi_gmem4_AWQOS;
  wire m_axi_gmem4_AWREADY;
  wire [3:0]m_axi_gmem4_AWREGION;
  wire [2:0]m_axi_gmem4_AWSIZE;
  wire m_axi_gmem4_AWVALID;
  wire m_axi_gmem4_BREADY;
  wire [1:0]m_axi_gmem4_BRESP;
  wire m_axi_gmem4_BVALID;
  wire [31:0]m_axi_gmem4_RDATA;
  wire m_axi_gmem4_RLAST;
  wire m_axi_gmem4_RREADY;
  wire [1:0]m_axi_gmem4_RRESP;
  wire m_axi_gmem4_RVALID;
  wire [31:0]m_axi_gmem4_WDATA;
  wire m_axi_gmem4_WLAST;
  wire m_axi_gmem4_WREADY;
  wire [3:0]m_axi_gmem4_WSTRB;
  wire m_axi_gmem4_WVALID;
  wire [5:0]s_axi_for_control_ARADDR;
  wire s_axi_for_control_ARREADY;
  wire s_axi_for_control_ARVALID;
  wire [5:0]s_axi_for_control_AWADDR;
  wire s_axi_for_control_AWREADY;
  wire s_axi_for_control_AWVALID;
  wire s_axi_for_control_BREADY;
  wire [1:0]s_axi_for_control_BRESP;
  wire s_axi_for_control_BVALID;
  wire [31:0]s_axi_for_control_RDATA;
  wire s_axi_for_control_RREADY;
  wire [1:0]s_axi_for_control_RRESP;
  wire s_axi_for_control_RVALID;
  wire [31:0]s_axi_for_control_WDATA;
  wire s_axi_for_control_WREADY;
  wire [3:0]s_axi_for_control_WSTRB;
  wire s_axi_for_control_WVALID;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem4_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem4_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem4_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem4_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem4_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem4_WUSER_UNCONNECTED;

  (* C_M_AXI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM3_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM3_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM3_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM3_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM3_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM3_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM4_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM4_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM4_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM4_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM4_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM4_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM4_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM4_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM4_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM4_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM4_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM4_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_ID_WIDTH = "1" *) 
  (* C_M_AXI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_FOR_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_FOR_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_FOR_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARBURST(m_axi_gmem0_ARBURST),
        .m_axi_gmem0_ARCACHE(m_axi_gmem0_ARCACHE),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN(m_axi_gmem0_ARLEN),
        .m_axi_gmem0_ARLOCK(m_axi_gmem0_ARLOCK),
        .m_axi_gmem0_ARPROT(m_axi_gmem0_ARPROT),
        .m_axi_gmem0_ARQOS(m_axi_gmem0_ARQOS),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(m_axi_gmem0_ARREGION),
        .m_axi_gmem0_ARSIZE(m_axi_gmem0_ARSIZE),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR(m_axi_gmem0_AWADDR),
        .m_axi_gmem0_AWBURST(m_axi_gmem0_AWBURST),
        .m_axi_gmem0_AWCACHE(m_axi_gmem0_AWCACHE),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN(m_axi_gmem0_AWLEN),
        .m_axi_gmem0_AWLOCK(m_axi_gmem0_AWLOCK),
        .m_axi_gmem0_AWPROT(m_axi_gmem0_AWPROT),
        .m_axi_gmem0_AWQOS(m_axi_gmem0_AWQOS),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWREGION(m_axi_gmem0_AWREGION),
        .m_axi_gmem0_AWSIZE(m_axi_gmem0_AWSIZE),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP(m_axi_gmem0_BRESP),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(m_axi_gmem0_WLAST),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARBURST(m_axi_gmem1_ARBURST),
        .m_axi_gmem1_ARCACHE(m_axi_gmem1_ARCACHE),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN(m_axi_gmem1_ARLEN),
        .m_axi_gmem1_ARLOCK(m_axi_gmem1_ARLOCK),
        .m_axi_gmem1_ARPROT(m_axi_gmem1_ARPROT),
        .m_axi_gmem1_ARQOS(m_axi_gmem1_ARQOS),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(m_axi_gmem1_ARREGION),
        .m_axi_gmem1_ARSIZE(m_axi_gmem1_ARSIZE),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(m_axi_gmem1_AWADDR),
        .m_axi_gmem1_AWBURST(m_axi_gmem1_AWBURST),
        .m_axi_gmem1_AWCACHE(m_axi_gmem1_AWCACHE),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(m_axi_gmem1_AWLEN),
        .m_axi_gmem1_AWLOCK(m_axi_gmem1_AWLOCK),
        .m_axi_gmem1_AWPROT(m_axi_gmem1_AWPROT),
        .m_axi_gmem1_AWQOS(m_axi_gmem1_AWQOS),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWREGION(m_axi_gmem1_AWREGION),
        .m_axi_gmem1_AWSIZE(m_axi_gmem1_AWSIZE),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP(m_axi_gmem1_BRESP),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .m_axi_gmem2_ARADDR(m_axi_gmem2_ARADDR),
        .m_axi_gmem2_ARBURST(m_axi_gmem2_ARBURST),
        .m_axi_gmem2_ARCACHE(m_axi_gmem2_ARCACHE),
        .m_axi_gmem2_ARID(NLW_inst_m_axi_gmem2_ARID_UNCONNECTED[0]),
        .m_axi_gmem2_ARLEN(m_axi_gmem2_ARLEN),
        .m_axi_gmem2_ARLOCK(m_axi_gmem2_ARLOCK),
        .m_axi_gmem2_ARPROT(m_axi_gmem2_ARPROT),
        .m_axi_gmem2_ARQOS(m_axi_gmem2_ARQOS),
        .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
        .m_axi_gmem2_ARREGION(m_axi_gmem2_ARREGION),
        .m_axi_gmem2_ARSIZE(m_axi_gmem2_ARSIZE),
        .m_axi_gmem2_ARUSER(NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem2_ARVALID(m_axi_gmem2_ARVALID),
        .m_axi_gmem2_AWADDR(m_axi_gmem2_AWADDR),
        .m_axi_gmem2_AWBURST(m_axi_gmem2_AWBURST),
        .m_axi_gmem2_AWCACHE(m_axi_gmem2_AWCACHE),
        .m_axi_gmem2_AWID(NLW_inst_m_axi_gmem2_AWID_UNCONNECTED[0]),
        .m_axi_gmem2_AWLEN(m_axi_gmem2_AWLEN),
        .m_axi_gmem2_AWLOCK(m_axi_gmem2_AWLOCK),
        .m_axi_gmem2_AWPROT(m_axi_gmem2_AWPROT),
        .m_axi_gmem2_AWQOS(m_axi_gmem2_AWQOS),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREGION(m_axi_gmem2_AWREGION),
        .m_axi_gmem2_AWSIZE(m_axi_gmem2_AWSIZE),
        .m_axi_gmem2_AWUSER(NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BID(1'b0),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .m_axi_gmem2_BRESP(m_axi_gmem2_BRESP),
        .m_axi_gmem2_BUSER(1'b0),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RDATA(m_axi_gmem2_RDATA),
        .m_axi_gmem2_RID(1'b0),
        .m_axi_gmem2_RLAST(m_axi_gmem2_RLAST),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
        .m_axi_gmem2_RUSER(1'b0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WID(NLW_inst_m_axi_gmem2_WID_UNCONNECTED[0]),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WUSER(NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED[0]),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .m_axi_gmem3_ARADDR(m_axi_gmem3_ARADDR),
        .m_axi_gmem3_ARBURST(m_axi_gmem3_ARBURST),
        .m_axi_gmem3_ARCACHE(m_axi_gmem3_ARCACHE),
        .m_axi_gmem3_ARID(NLW_inst_m_axi_gmem3_ARID_UNCONNECTED[0]),
        .m_axi_gmem3_ARLEN(m_axi_gmem3_ARLEN),
        .m_axi_gmem3_ARLOCK(m_axi_gmem3_ARLOCK),
        .m_axi_gmem3_ARPROT(m_axi_gmem3_ARPROT),
        .m_axi_gmem3_ARQOS(m_axi_gmem3_ARQOS),
        .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
        .m_axi_gmem3_ARREGION(m_axi_gmem3_ARREGION),
        .m_axi_gmem3_ARSIZE(m_axi_gmem3_ARSIZE),
        .m_axi_gmem3_ARUSER(NLW_inst_m_axi_gmem3_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem3_ARVALID(m_axi_gmem3_ARVALID),
        .m_axi_gmem3_AWADDR(m_axi_gmem3_AWADDR),
        .m_axi_gmem3_AWBURST(m_axi_gmem3_AWBURST),
        .m_axi_gmem3_AWCACHE(m_axi_gmem3_AWCACHE),
        .m_axi_gmem3_AWID(NLW_inst_m_axi_gmem3_AWID_UNCONNECTED[0]),
        .m_axi_gmem3_AWLEN(m_axi_gmem3_AWLEN),
        .m_axi_gmem3_AWLOCK(m_axi_gmem3_AWLOCK),
        .m_axi_gmem3_AWPROT(m_axi_gmem3_AWPROT),
        .m_axi_gmem3_AWQOS(m_axi_gmem3_AWQOS),
        .m_axi_gmem3_AWREADY(m_axi_gmem3_AWREADY),
        .m_axi_gmem3_AWREGION(m_axi_gmem3_AWREGION),
        .m_axi_gmem3_AWSIZE(m_axi_gmem3_AWSIZE),
        .m_axi_gmem3_AWUSER(NLW_inst_m_axi_gmem3_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem3_AWVALID(m_axi_gmem3_AWVALID),
        .m_axi_gmem3_BID(1'b0),
        .m_axi_gmem3_BREADY(m_axi_gmem3_BREADY),
        .m_axi_gmem3_BRESP(m_axi_gmem3_BRESP),
        .m_axi_gmem3_BUSER(1'b0),
        .m_axi_gmem3_BVALID(m_axi_gmem3_BVALID),
        .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
        .m_axi_gmem3_RID(1'b0),
        .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
        .m_axi_gmem3_RREADY(m_axi_gmem3_RREADY),
        .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
        .m_axi_gmem3_RUSER(1'b0),
        .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
        .m_axi_gmem3_WDATA(m_axi_gmem3_WDATA),
        .m_axi_gmem3_WID(NLW_inst_m_axi_gmem3_WID_UNCONNECTED[0]),
        .m_axi_gmem3_WLAST(m_axi_gmem3_WLAST),
        .m_axi_gmem3_WREADY(m_axi_gmem3_WREADY),
        .m_axi_gmem3_WSTRB(m_axi_gmem3_WSTRB),
        .m_axi_gmem3_WUSER(NLW_inst_m_axi_gmem3_WUSER_UNCONNECTED[0]),
        .m_axi_gmem3_WVALID(m_axi_gmem3_WVALID),
        .m_axi_gmem4_ARADDR(m_axi_gmem4_ARADDR),
        .m_axi_gmem4_ARBURST(m_axi_gmem4_ARBURST),
        .m_axi_gmem4_ARCACHE(m_axi_gmem4_ARCACHE),
        .m_axi_gmem4_ARID(NLW_inst_m_axi_gmem4_ARID_UNCONNECTED[0]),
        .m_axi_gmem4_ARLEN(m_axi_gmem4_ARLEN),
        .m_axi_gmem4_ARLOCK(m_axi_gmem4_ARLOCK),
        .m_axi_gmem4_ARPROT(m_axi_gmem4_ARPROT),
        .m_axi_gmem4_ARQOS(m_axi_gmem4_ARQOS),
        .m_axi_gmem4_ARREADY(m_axi_gmem4_ARREADY),
        .m_axi_gmem4_ARREGION(m_axi_gmem4_ARREGION),
        .m_axi_gmem4_ARSIZE(m_axi_gmem4_ARSIZE),
        .m_axi_gmem4_ARUSER(NLW_inst_m_axi_gmem4_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem4_ARVALID(m_axi_gmem4_ARVALID),
        .m_axi_gmem4_AWADDR(m_axi_gmem4_AWADDR),
        .m_axi_gmem4_AWBURST(m_axi_gmem4_AWBURST),
        .m_axi_gmem4_AWCACHE(m_axi_gmem4_AWCACHE),
        .m_axi_gmem4_AWID(NLW_inst_m_axi_gmem4_AWID_UNCONNECTED[0]),
        .m_axi_gmem4_AWLEN(m_axi_gmem4_AWLEN),
        .m_axi_gmem4_AWLOCK(m_axi_gmem4_AWLOCK),
        .m_axi_gmem4_AWPROT(m_axi_gmem4_AWPROT),
        .m_axi_gmem4_AWQOS(m_axi_gmem4_AWQOS),
        .m_axi_gmem4_AWREADY(m_axi_gmem4_AWREADY),
        .m_axi_gmem4_AWREGION(m_axi_gmem4_AWREGION),
        .m_axi_gmem4_AWSIZE(m_axi_gmem4_AWSIZE),
        .m_axi_gmem4_AWUSER(NLW_inst_m_axi_gmem4_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem4_AWVALID(m_axi_gmem4_AWVALID),
        .m_axi_gmem4_BID(1'b0),
        .m_axi_gmem4_BREADY(m_axi_gmem4_BREADY),
        .m_axi_gmem4_BRESP(m_axi_gmem4_BRESP),
        .m_axi_gmem4_BUSER(1'b0),
        .m_axi_gmem4_BVALID(m_axi_gmem4_BVALID),
        .m_axi_gmem4_RDATA(m_axi_gmem4_RDATA),
        .m_axi_gmem4_RID(1'b0),
        .m_axi_gmem4_RLAST(m_axi_gmem4_RLAST),
        .m_axi_gmem4_RREADY(m_axi_gmem4_RREADY),
        .m_axi_gmem4_RRESP(m_axi_gmem4_RRESP),
        .m_axi_gmem4_RUSER(1'b0),
        .m_axi_gmem4_RVALID(m_axi_gmem4_RVALID),
        .m_axi_gmem4_WDATA(m_axi_gmem4_WDATA),
        .m_axi_gmem4_WID(NLW_inst_m_axi_gmem4_WID_UNCONNECTED[0]),
        .m_axi_gmem4_WLAST(m_axi_gmem4_WLAST),
        .m_axi_gmem4_WREADY(m_axi_gmem4_WREADY),
        .m_axi_gmem4_WSTRB(m_axi_gmem4_WSTRB),
        .m_axi_gmem4_WUSER(NLW_inst_m_axi_gmem4_WUSER_UNCONNECTED[0]),
        .m_axi_gmem4_WVALID(m_axi_gmem4_WVALID),
        .s_axi_for_control_ARADDR(s_axi_for_control_ARADDR),
        .s_axi_for_control_ARREADY(s_axi_for_control_ARREADY),
        .s_axi_for_control_ARVALID(s_axi_for_control_ARVALID),
        .s_axi_for_control_AWADDR(s_axi_for_control_AWADDR),
        .s_axi_for_control_AWREADY(s_axi_for_control_AWREADY),
        .s_axi_for_control_AWVALID(s_axi_for_control_AWVALID),
        .s_axi_for_control_BREADY(s_axi_for_control_BREADY),
        .s_axi_for_control_BRESP(s_axi_for_control_BRESP),
        .s_axi_for_control_BVALID(s_axi_for_control_BVALID),
        .s_axi_for_control_RDATA(s_axi_for_control_RDATA),
        .s_axi_for_control_RREADY(s_axi_for_control_RREADY),
        .s_axi_for_control_RRESP(s_axi_for_control_RRESP),
        .s_axi_for_control_RVALID(s_axi_for_control_RVALID),
        .s_axi_for_control_WDATA(s_axi_for_control_WDATA),
        .s_axi_for_control_WREADY(s_axi_for_control_WREADY),
        .s_axi_for_control_WSTRB(s_axi_for_control_WSTRB),
        .s_axi_for_control_WVALID(s_axi_for_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
