// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module load_input (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        row,
        col,
        c,
        m_axi_img_V_AWVALID,
        m_axi_img_V_AWREADY,
        m_axi_img_V_AWADDR,
        m_axi_img_V_AWID,
        m_axi_img_V_AWLEN,
        m_axi_img_V_AWSIZE,
        m_axi_img_V_AWBURST,
        m_axi_img_V_AWLOCK,
        m_axi_img_V_AWCACHE,
        m_axi_img_V_AWPROT,
        m_axi_img_V_AWQOS,
        m_axi_img_V_AWREGION,
        m_axi_img_V_AWUSER,
        m_axi_img_V_WVALID,
        m_axi_img_V_WREADY,
        m_axi_img_V_WDATA,
        m_axi_img_V_WSTRB,
        m_axi_img_V_WLAST,
        m_axi_img_V_WID,
        m_axi_img_V_WUSER,
        m_axi_img_V_ARVALID,
        m_axi_img_V_ARREADY,
        m_axi_img_V_ARADDR,
        m_axi_img_V_ARID,
        m_axi_img_V_ARLEN,
        m_axi_img_V_ARSIZE,
        m_axi_img_V_ARBURST,
        m_axi_img_V_ARLOCK,
        m_axi_img_V_ARCACHE,
        m_axi_img_V_ARPROT,
        m_axi_img_V_ARQOS,
        m_axi_img_V_ARREGION,
        m_axi_img_V_ARUSER,
        m_axi_img_V_RVALID,
        m_axi_img_V_RREADY,
        m_axi_img_V_RDATA,
        m_axi_img_V_RLAST,
        m_axi_img_V_RID,
        m_axi_img_V_RUSER,
        m_axi_img_V_RRESP,
        m_axi_img_V_BVALID,
        m_axi_img_V_BREADY,
        m_axi_img_V_BRESP,
        m_axi_img_V_BID,
        m_axi_img_V_BUSER,
        img_V_offset,
        pg_buf_all_in_V_address0,
        pg_buf_all_in_V_ce0,
        pg_buf_all_in_V_we0,
        pg_buf_all_in_V_d0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_pp0_stage0 = 11'd512;
parameter    ap_ST_fsm_state13 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] row;
input  [1:0] col;
input  [1:0] c;
output   m_axi_img_V_AWVALID;
input   m_axi_img_V_AWREADY;
output  [31:0] m_axi_img_V_AWADDR;
output  [0:0] m_axi_img_V_AWID;
output  [31:0] m_axi_img_V_AWLEN;
output  [2:0] m_axi_img_V_AWSIZE;
output  [1:0] m_axi_img_V_AWBURST;
output  [1:0] m_axi_img_V_AWLOCK;
output  [3:0] m_axi_img_V_AWCACHE;
output  [2:0] m_axi_img_V_AWPROT;
output  [3:0] m_axi_img_V_AWQOS;
output  [3:0] m_axi_img_V_AWREGION;
output  [0:0] m_axi_img_V_AWUSER;
output   m_axi_img_V_WVALID;
input   m_axi_img_V_WREADY;
output  [31:0] m_axi_img_V_WDATA;
output  [3:0] m_axi_img_V_WSTRB;
output   m_axi_img_V_WLAST;
output  [0:0] m_axi_img_V_WID;
output  [0:0] m_axi_img_V_WUSER;
output   m_axi_img_V_ARVALID;
input   m_axi_img_V_ARREADY;
output  [31:0] m_axi_img_V_ARADDR;
output  [0:0] m_axi_img_V_ARID;
output  [31:0] m_axi_img_V_ARLEN;
output  [2:0] m_axi_img_V_ARSIZE;
output  [1:0] m_axi_img_V_ARBURST;
output  [1:0] m_axi_img_V_ARLOCK;
output  [3:0] m_axi_img_V_ARCACHE;
output  [2:0] m_axi_img_V_ARPROT;
output  [3:0] m_axi_img_V_ARQOS;
output  [3:0] m_axi_img_V_ARREGION;
output  [0:0] m_axi_img_V_ARUSER;
input   m_axi_img_V_RVALID;
output   m_axi_img_V_RREADY;
input  [31:0] m_axi_img_V_RDATA;
input   m_axi_img_V_RLAST;
input  [0:0] m_axi_img_V_RID;
input  [0:0] m_axi_img_V_RUSER;
input  [1:0] m_axi_img_V_RRESP;
input   m_axi_img_V_BVALID;
output   m_axi_img_V_BREADY;
input  [1:0] m_axi_img_V_BRESP;
input  [0:0] m_axi_img_V_BID;
input  [0:0] m_axi_img_V_BUSER;
input  [29:0] img_V_offset;
output  [13:0] pg_buf_all_in_V_address0;
output   pg_buf_all_in_V_ce0;
output   pg_buf_all_in_V_we0;
output  [63:0] pg_buf_all_in_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_img_V_ARVALID;
reg m_axi_img_V_RREADY;
reg pg_buf_all_in_V_ce0;
reg pg_buf_all_in_V_we0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    img_V_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    img_V_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln397_reg_267;
reg   [13:0] i_0_reg_121;
reg   [13:0] i_0_reg_121_pp0_iter1_reg;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [16:0] mul_ln396_fu_137_p2;
reg   [16:0] mul_ln396_reg_246;
wire  signed [16:0] grp_fu_238_p3;
reg  signed [16:0] add_ln405_reg_251;
wire   [31:0] add_ln209_fu_201_p2;
reg   [31:0] add_ln209_reg_256;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln397_fu_217_p2;
reg   [0:0] icmp_ln397_reg_267_pp0_iter1_reg;
wire   [13:0] i_fu_223_p2;
reg   [13:0] i_reg_271;
reg    ap_enable_reg_pp0_iter0;
reg   [31:0] img_V_addr_read_reg_276;
wire    ap_CS_fsm_state9;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_enable_reg_pp0_iter2;
reg   [13:0] ap_phi_mux_i_0_phi_fu_125_p4;
wire   [63:0] zext_ln406_fu_229_p1;
wire  signed [63:0] sext_ln209_1_fu_207_p1;
wire   [1:0] mul_ln396_fu_137_p0;
wire   [8:0] shl_ln_fu_147_p3;
wire   [5:0] shl_ln396_1_fu_159_p3;
wire   [9:0] zext_ln396_2_fu_155_p1;
wire   [9:0] zext_ln396_3_fu_167_p1;
wire  signed [9:0] sub_ln396_fu_171_p2;
wire   [18:0] zext_ln405_fu_188_p1;
wire  signed [18:0] sext_ln405_fu_185_p1;
wire   [18:0] add_ln405_1_fu_191_p2;
wire  signed [31:0] sext_ln209_fu_197_p1;
wire   [31:0] img_V_offset_cast_fu_181_p1;
wire   [1:0] grp_fu_238_p0;
wire   [15:0] grp_fu_238_p1;
wire    ap_CS_fsm_state13;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [16:0] grp_fu_238_p00;
wire   [16:0] mul_ln396_fu_137_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

FracNet_mac_muladbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
FracNet_mac_muladbkb_U1(
    .din0(grp_fu_238_p0),
    .din1(grp_fu_238_p1),
    .din2(sub_ln396_fu_171_p2),
    .dout(grp_fu_238_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state10)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln397_reg_267 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_0_reg_121 <= i_reg_271;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        i_0_reg_121 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln209_reg_256 <= add_ln209_fu_201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        add_ln405_reg_251 <= grp_fu_238_p3;
        mul_ln396_reg_246[16 : 2] <= mul_ln396_fu_137_p2[16 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_0_reg_121_pp0_iter1_reg <= i_0_reg_121;
        icmp_ln397_reg_267 <= icmp_ln397_fu_217_p2;
        icmp_ln397_reg_267_pp0_iter1_reg <= icmp_ln397_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_271 <= i_fu_223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln397_reg_267 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_V_addr_read_reg_276 <= m_axi_img_V_RDATA;
    end
end

always @ (*) begin
    if ((icmp_ln397_fu_217_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln397_reg_267 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_0_phi_fu_125_p4 = i_reg_271;
    end else begin
        ap_phi_mux_i_0_phi_fu_125_p4 = i_0_reg_121;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        img_V_blk_n_AR = m_axi_img_V_ARREADY;
    end else begin
        img_V_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln397_reg_267 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        img_V_blk_n_R = m_axi_img_V_RVALID;
    end else begin
        img_V_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_img_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_img_V_ARVALID = 1'b1;
    end else begin
        m_axi_img_V_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln397_reg_267 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_img_V_RREADY = 1'b1;
    end else begin
        m_axi_img_V_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pg_buf_all_in_V_ce0 = 1'b1;
    end else begin
        pg_buf_all_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln397_reg_267_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pg_buf_all_in_V_we0 = 1'b1;
    end else begin
        pg_buf_all_in_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((m_axi_img_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln397_fu_217_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln397_fu_217_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln209_fu_201_p2 = ($signed(sext_ln209_fu_197_p1) + $signed(img_V_offset_cast_fu_181_p1));

assign add_ln405_1_fu_191_p2 = ($signed(zext_ln405_fu_188_p1) + $signed(sext_ln405_fu_185_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln397_reg_267 == 1'd0) & (m_axi_img_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln397_reg_267 == 1'd0) & (m_axi_img_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = ((icmp_ln397_reg_267 == 1'd0) & (m_axi_img_V_RVALID == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_fu_238_p0 = grp_fu_238_p00;

assign grp_fu_238_p00 = row;

assign grp_fu_238_p1 = 17'd25312;

assign i_fu_223_p2 = (ap_phi_mux_i_0_phi_fu_125_p4 + 14'd1);

assign icmp_ln397_fu_217_p2 = ((ap_phi_mux_i_0_phi_fu_125_p4 == 14'd12996) ? 1'b1 : 1'b0);

assign img_V_offset_cast_fu_181_p1 = img_V_offset;

assign m_axi_img_V_ARADDR = sext_ln209_1_fu_207_p1;

assign m_axi_img_V_ARBURST = 2'd0;

assign m_axi_img_V_ARCACHE = 4'd0;

assign m_axi_img_V_ARID = 1'd0;

assign m_axi_img_V_ARLEN = 32'd12996;

assign m_axi_img_V_ARLOCK = 2'd0;

assign m_axi_img_V_ARPROT = 3'd0;

assign m_axi_img_V_ARQOS = 4'd0;

assign m_axi_img_V_ARREGION = 4'd0;

assign m_axi_img_V_ARSIZE = 3'd0;

assign m_axi_img_V_ARUSER = 1'd0;

assign m_axi_img_V_AWADDR = 32'd0;

assign m_axi_img_V_AWBURST = 2'd0;

assign m_axi_img_V_AWCACHE = 4'd0;

assign m_axi_img_V_AWID = 1'd0;

assign m_axi_img_V_AWLEN = 32'd0;

assign m_axi_img_V_AWLOCK = 2'd0;

assign m_axi_img_V_AWPROT = 3'd0;

assign m_axi_img_V_AWQOS = 4'd0;

assign m_axi_img_V_AWREGION = 4'd0;

assign m_axi_img_V_AWSIZE = 3'd0;

assign m_axi_img_V_AWUSER = 1'd0;

assign m_axi_img_V_AWVALID = 1'b0;

assign m_axi_img_V_BREADY = 1'b0;

assign m_axi_img_V_WDATA = 32'd0;

assign m_axi_img_V_WID = 1'd0;

assign m_axi_img_V_WLAST = 1'b0;

assign m_axi_img_V_WSTRB = 4'd0;

assign m_axi_img_V_WUSER = 1'd0;

assign m_axi_img_V_WVALID = 1'b0;

assign mul_ln396_fu_137_p0 = mul_ln396_fu_137_p00;

assign mul_ln396_fu_137_p00 = c;

assign mul_ln396_fu_137_p2 = (mul_ln396_fu_137_p0 * $signed('hC784));

assign pg_buf_all_in_V_address0 = zext_ln406_fu_229_p1;

assign pg_buf_all_in_V_d0 = img_V_addr_read_reg_276;

assign sext_ln209_1_fu_207_p1 = $signed(add_ln209_reg_256);

assign sext_ln209_fu_197_p1 = $signed(add_ln405_1_fu_191_p2);

assign sext_ln405_fu_185_p1 = add_ln405_reg_251;

assign shl_ln396_1_fu_159_p3 = {{col}, {4'd0}};

assign shl_ln_fu_147_p3 = {{col}, {7'd0}};

assign sub_ln396_fu_171_p2 = (zext_ln396_2_fu_155_p1 - zext_ln396_3_fu_167_p1);

assign zext_ln396_2_fu_155_p1 = shl_ln_fu_147_p3;

assign zext_ln396_3_fu_167_p1 = shl_ln396_1_fu_159_p3;

assign zext_ln405_fu_188_p1 = mul_ln396_reg_246;

assign zext_ln406_fu_229_p1 = i_0_reg_121_pp0_iter1_reg;

always @ (posedge ap_clk) begin
    mul_ln396_reg_246[1:0] <= 2'b00;
end

endmodule //load_input
