
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-1 for linux64 - Mar 08, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level ALU
ALU
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* ~/Desktop/CSEE4823/Project/dc/SRAM_16KB/RF1SHD_tt_1p2v_25c_syn.db /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {../../rtl/$top_level/$top_level.v}
Loading db file '/user/stud/fall21/tls2160/Desktop/CSEE4823/Project/dc/SRAM_16KB/RF1SHD_tt_1p2v_25c_syn.db'
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'USERLIB'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v
Warning:  /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v:48: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v:20: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine ALU line 16 in file
		'/homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        y_reg        | Flip-flop |  39   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v:31: signed to unsigned part selection occurs. (VER-318)
Warning:  /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v:32: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.db:ALU'
Loaded 3 designs.
Current design is 'ALU'.
ALU multiplier addern
set set_fix_multiple_port_nets "true"
true
list_designs
ALU (*)         addern          multiplier
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design $top_level
Current design is 'ALU'.
{ALU}
link

  Linking design 'ALU'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.db, etc
  USERLIB (library)           /user/stud/fall21/tls2160/Desktop/CSEE4823/Project/dc/SRAM_16KB/RF1SHD_tt_1p2v_25c_syn.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Fri Nov 19 19:43:27 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      7
    Shorted outputs (LINT-31)                                       7
--------------------------------------------------------------------------------

Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[32]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[33]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[34]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[35]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[36]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[37]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[31]'. (LINT-31)
1
source -verbose "./timing.tcl"
10.00
0
0.010
0.05
0.05
0.005
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Fri Nov 19 19:43:27 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      7
    Shorted outputs (LINT-31)                                       7
--------------------------------------------------------------------------------

Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[32]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[33]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[34]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[35]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[36]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[37]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[31]'. (LINT-31)
1
#uniquify
current_design $top_level
Current design is 'ALU'.
{ALU}
link

  Linking design 'ALU'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.db, etc
  USERLIB (library)           /user/stud/fall21/tls2160/Desktop/CSEE4823/Project/dc/SRAM_16KB/RF1SHD_tt_1p2v_25c_syn.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'ALU'

Warning: The trip points for the library named USERLIB differ from those in the library named scx3_cmos8rf_lpvt_tt_1p2v_25c. (TIM-164)
Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy multiplier before Pass 1 (OPT-776)
Information: Ungrouping hierarchy adder before Pass 1 (OPT-776)
Information: Ungrouping 2 of 3 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
 Implement Synthetic for 'ALU'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:07   11237.8      4.44      29.6     577.9                           16074.5205      0.00  
  Mapping 'ALU_DW_mult_tc_2'
    0:00:08   12589.9      0.13       0.3     537.7                           18190.7793      0.00  
    0:00:08   12589.9      0.13       0.3     537.7                           18190.7793      0.00  
    0:00:08   12630.2      0.00       0.0     510.9                           18276.7168      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08   12251.5      0.00       0.0     507.3                           17673.0488      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09   12015.4      0.00       0.0     507.0                           17199.0957      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:09   13356.0      0.00       0.0       0.0                           18807.5449      0.00  
    0:00:09   13356.0      0.00       0.0       0.0                           18807.5449      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09   13356.0      0.00       0.0       0.0                           18807.5449      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:00:10   12571.2      0.00       0.0       0.0                           17722.4102      0.00  
    0:00:10   12571.2      0.00       0.0       0.0                           17722.4102      0.00  
    0:00:10   12571.2      0.00       0.0       0.0                           17722.4102      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10   12561.1      0.00       0.0       0.0                           17708.1660      0.00  
    0:00:10   12500.6      0.00       0.0       0.0                           17721.9121      0.00  
    0:00:10   12500.6      0.00       0.0       0.0                           17721.9121      0.00  
    0:00:10   12500.6      0.00       0.0       0.0                           17721.9121      0.00  
    0:00:10   12499.2      0.00       0.0       0.0                           17717.9219      0.00  
    0:00:10   12461.8      0.00       0.0       0.0                           17644.0273      0.00  
    0:00:10   12461.8      0.00       0.0       0.0                           17644.0273      0.00  
    0:00:10   12461.8      0.00       0.0       0.0                           17644.0273      0.00  
    0:00:10   12461.8      0.00       0.0       0.0                           17644.0273      0.00  
    0:00:11   12409.9      0.00       0.0       0.0                           17574.8730      0.00  
Loading db file '/user/stud/fall21/tls2160/Desktop/CSEE4823/Project/dc/SRAM_16KB/RF1SHD_tt_1p2v_25c_syn.db'
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
ALU             cell    y_reg[14]               y_reg_14_
ALU             cell    y_reg[15]               y_reg_15_
ALU             cell    y_reg[12]               y_reg_12_
ALU             cell    y_reg[1]                y_reg_1_
ALU             cell    mult_x_2/U282           mult_x_2_U282
ALU             cell    mult_x_2/U280           mult_x_2_U280
ALU             cell    mult_x_2/U274           mult_x_2_U274
ALU             cell    mult_x_2/U273           mult_x_2_U273
ALU             cell    mult_x_2/U262           mult_x_2_U262
ALU             cell    mult_x_2/U260           mult_x_2_U260
ALU             cell    mult_x_2/U257           mult_x_2_U257
ALU             cell    mult_x_2/U256           mult_x_2_U256
ALU             cell    mult_x_2/U253           mult_x_2_U253
ALU             cell    mult_x_2/U251           mult_x_2_U251
ALU             cell    mult_x_2/U248           mult_x_2_U248
ALU             cell    mult_x_2/U246           mult_x_2_U246
ALU             cell    mult_x_2/U245           mult_x_2_U245
ALU             cell    mult_x_2/U241           mult_x_2_U241
ALU             cell    mult_x_2/U238           mult_x_2_U238
ALU             cell    mult_x_2/U235           mult_x_2_U235
ALU             cell    mult_x_2/U233           mult_x_2_U233
ALU             cell    mult_x_2/U232           mult_x_2_U232
ALU             cell    mult_x_2/U227           mult_x_2_U227
ALU             cell    mult_x_2/U224           mult_x_2_U224
ALU             cell    mult_x_2/U275           mult_x_2_U275
ALU             cell    mult_x_2/U270           mult_x_2_U270
ALU             cell    mult_x_2/U264           mult_x_2_U264
ALU             cell    mult_x_2/U267           mult_x_2_U267
ALU             cell    y_reg[34]               y_reg_34_
ALU             cell    y_reg[32]               y_reg_32_
ALU             cell    y_reg[28]               y_reg_28_
ALU             cell    y_reg[24]               y_reg_24_
ALU             cell    y_reg[22]               y_reg_22_
ALU             cell    y_reg[26]               y_reg_26_
ALU             cell    y_reg[31]               y_reg_31_
ALU             cell    y_reg[13]               y_reg_13_
ALU             cell    y_reg[30]               y_reg_30_
ALU             cell    y_reg[19]               y_reg_19_
ALU             cell    y_reg[18]               y_reg_18_
ALU             cell    y_reg[20]               y_reg_20_
ALU             cell    y_reg[29]               y_reg_29_
ALU             cell    y_reg[27]               y_reg_27_
ALU             cell    y_reg[17]               y_reg_17_
ALU             cell    y_reg[23]               y_reg_23_
ALU             cell    y_reg[21]               y_reg_21_
ALU             cell    y_reg[25]               y_reg_25_
ALU             cell    y_reg[16]               y_reg_16_
ALU             cell    y_reg[35]               y_reg_35_
ALU             cell    y_reg[33]               y_reg_33_
ALU             cell    y_reg[10]               y_reg_10_
ALU             cell    y_reg[9]                y_reg_9_
ALU             cell    y_reg[8]                y_reg_8_
ALU             cell    y_reg[6]                y_reg_6_
ALU             cell    y_reg[4]                y_reg_4_
ALU             cell    y_reg[11]               y_reg_11_
ALU             cell    y_reg[7]                y_reg_7_
ALU             cell    y_reg[5]                y_reg_5_
ALU             cell    y_reg[3]                y_reg_3_
ALU             cell    y_reg[38]               y_reg_38_
ALU             cell    y_reg[36]               y_reg_36_
ALU             cell    y_reg[2]                y_reg_2_
ALU             cell    y_reg[0]                y_reg_0_
ALU             cell    y_reg[37]               y_reg_37_
ALU             cell    mult_x_2/U249           mult_x_2_U249
ALU             cell    mult_x_2/U252           mult_x_2_U252
ALU             net     mult_x_2/n500           mult_x_2_n500
ALU             net     mult_x_2/n499           mult_x_2_n499
ALU             net     mult_x_2/n498           mult_x_2_n498
ALU             net     mult_x_2/n497           mult_x_2_n497
ALU             net     mult_x_2/n496           mult_x_2_n496
ALU             net     mult_x_2/n495           mult_x_2_n495
ALU             net     mult_x_2/n494           mult_x_2_n494
ALU             net     mult_x_2/n492           mult_x_2_n492
ALU             net     mult_x_2/n491           mult_x_2_n491
ALU             net     mult_x_2/n490           mult_x_2_n490
ALU             net     mult_x_2/n485           mult_x_2_n485
ALU             net     mult_x_2/n484           mult_x_2_n484
ALU             net     mult_x_2/n483           mult_x_2_n483
ALU             net     mult_x_2/n481           mult_x_2_n481
ALU             net     mult_x_2/n480           mult_x_2_n480
ALU             net     mult_x_2/n479           mult_x_2_n479
ALU             net     mult_x_2/n478           mult_x_2_n478
ALU             net     mult_x_2/n477           mult_x_2_n477
ALU             net     mult_x_2/n476           mult_x_2_n476
ALU             net     mult_x_2/n475           mult_x_2_n475
ALU             net     mult_x_2/n474           mult_x_2_n474
ALU             net     mult_x_2/n471           mult_x_2_n471
ALU             net     mult_x_2/n470           mult_x_2_n470
ALU             net     mult_x_2/n467           mult_x_2_n467
ALU             net     mult_x_2/n466           mult_x_2_n466
ALU             net     mult_x_2/n465           mult_x_2_n465
ALU             net     mult_x_2/n464           mult_x_2_n464
ALU             net     mult_x_2/n463           mult_x_2_n463
ALU             net     mult_x_2/n462           mult_x_2_n462
ALU             net     mult_x_2/n461           mult_x_2_n461
ALU             net     mult_x_2/n460           mult_x_2_n460
ALU             net     mult_x_2/n459           mult_x_2_n459
ALU             net     mult_x_2/n457           mult_x_2_n457
ALU             net     mult_x_2/n453           mult_x_2_n453
ALU             net     mult_x_2/n452           mult_x_2_n452
ALU             net     mult_x_2/n451           mult_x_2_n451
ALU             net     mult_x_2/n449           mult_x_2_n449
ALU             net     mult_x_2/n448           mult_x_2_n448
ALU             net     mult_x_2/n446           mult_x_2_n446
ALU             net     mult_x_2/n445           mult_x_2_n445
ALU             net     mult_x_2/n443           mult_x_2_n443
ALU             net     mult_x_2/n442           mult_x_2_n442
ALU             net     mult_x_2/n441           mult_x_2_n441
ALU             net     mult_x_2/n438           mult_x_2_n438
ALU             net     mult_x_2/n437           mult_x_2_n437
ALU             net     mult_x_2/n435           mult_x_2_n435
ALU             net     mult_x_2/n434           mult_x_2_n434
ALU             net     mult_x_2/n433           mult_x_2_n433
ALU             net     mult_x_2/n432           mult_x_2_n432
ALU             net     mult_x_2/n431           mult_x_2_n431
ALU             net     mult_x_2/n430           mult_x_2_n430
ALU             net     mult_x_2/n429           mult_x_2_n429
ALU             net     mult_x_2/n428           mult_x_2_n428
ALU             net     mult_x_2/n427           mult_x_2_n427
ALU             net     mult_x_2/n426           mult_x_2_n426
ALU             net     mult_x_2/n424           mult_x_2_n424
ALU             net     mult_x_2/n420           mult_x_2_n420
ALU             net     mult_x_2/n419           mult_x_2_n419
ALU             net     mult_x_2/n418           mult_x_2_n418
ALU             net     mult_x_2/n417           mult_x_2_n417
ALU             net     mult_x_2/n416           mult_x_2_n416
ALU             net     mult_x_2/n415           mult_x_2_n415
ALU             net     mult_x_2/n414           mult_x_2_n414
ALU             net     mult_x_2/n413           mult_x_2_n413
ALU             net     mult_x_2/n412           mult_x_2_n412
ALU             net     mult_x_2/n411           mult_x_2_n411
ALU             net     mult_x_2/n410           mult_x_2_n410
ALU             net     mult_x_2/n407           mult_x_2_n407
ALU             net     mult_x_2/n406           mult_x_2_n406
ALU             net     mult_x_2/n404           mult_x_2_n404
ALU             net     mult_x_2/n403           mult_x_2_n403
ALU             net     mult_x_2/n401           mult_x_2_n401
ALU             net     mult_x_2/n400           mult_x_2_n400
ALU             net     mult_x_2/n399           mult_x_2_n399
ALU             net     mult_x_2/n396           mult_x_2_n396
ALU             net     mult_x_2/n395           mult_x_2_n395
ALU             net     mult_x_2/n393           mult_x_2_n393
ALU             net     mult_x_2/n391           mult_x_2_n391
ALU             net     mult_x_2/n390           mult_x_2_n390
ALU             net     mult_x_2/n389           mult_x_2_n389
ALU             net     mult_x_2/n388           mult_x_2_n388
ALU             net     mult_x_2/n386           mult_x_2_n386
ALU             net     mult_x_2/n385           mult_x_2_n385
ALU             net     mult_x_2/n382           mult_x_2_n382
ALU             net     mult_x_2/n381           mult_x_2_n381
ALU             net     mult_x_2/n364           mult_x_2_n364
ALU             net     mult_x_2/n361           mult_x_2_n361
ALU             net     mult_x_2/n360           mult_x_2_n360
ALU             net     mult_x_2/n359           mult_x_2_n359
ALU             net     mult_x_2/n358           mult_x_2_n358
ALU             net     mult_x_2/n357           mult_x_2_n357
ALU             net     mult_x_2/n356           mult_x_2_n356
ALU             net     mult_x_2/n355           mult_x_2_n355
ALU             net     mult_x_2/n354           mult_x_2_n354
ALU             net     mult_x_2/n353           mult_x_2_n353
ALU             net     mult_x_2/n352           mult_x_2_n352
ALU             net     mult_x_2/n351           mult_x_2_n351
ALU             net     mult_x_2/n350           mult_x_2_n350
ALU             net     mult_x_2/n349           mult_x_2_n349
ALU             net     mult_x_2/n348           mult_x_2_n348
ALU             net     mult_x_2/n347           mult_x_2_n347
ALU             net     mult_x_2/n346           mult_x_2_n346
ALU             net     mult_x_2/n345           mult_x_2_n345
ALU             net     mult_x_2/n344           mult_x_2_n344
ALU             net     mult_x_2/n343           mult_x_2_n343
ALU             net     mult_x_2/n342           mult_x_2_n342
ALU             net     mult_x_2/n341           mult_x_2_n341
ALU             net     mult_x_2/n340           mult_x_2_n340
ALU             net     mult_x_2/n339           mult_x_2_n339
ALU             net     mult_x_2/n338           mult_x_2_n338
ALU             net     mult_x_2/n337           mult_x_2_n337
ALU             net     mult_x_2/n336           mult_x_2_n336
ALU             net     mult_x_2/n335           mult_x_2_n335
ALU             net     mult_x_2/n334           mult_x_2_n334
ALU             net     mult_x_2/n333           mult_x_2_n333
ALU             net     mult_x_2/n332           mult_x_2_n332
ALU             net     mult_x_2/n331           mult_x_2_n331
ALU             net     mult_x_2/n330           mult_x_2_n330
ALU             net     mult_x_2/n329           mult_x_2_n329
ALU             net     mult_x_2/n328           mult_x_2_n328
ALU             net     mult_x_2/n327           mult_x_2_n327
ALU             net     mult_x_2/n326           mult_x_2_n326
ALU             net     mult_x_2/n325           mult_x_2_n325
ALU             net     mult_x_2/n324           mult_x_2_n324
ALU             net     mult_x_2/n323           mult_x_2_n323
ALU             net     mult_x_2/n322           mult_x_2_n322
ALU             net     mult_x_2/n321           mult_x_2_n321
ALU             net     mult_x_2/n320           mult_x_2_n320
ALU             net     mult_x_2/n319           mult_x_2_n319
ALU             net     mult_x_2/n318           mult_x_2_n318
ALU             net     mult_x_2/n317           mult_x_2_n317
ALU             net     mult_x_2/n316           mult_x_2_n316
ALU             net     mult_x_2/n315           mult_x_2_n315
ALU             net     mult_x_2/n314           mult_x_2_n314
ALU             net     mult_x_2/n313           mult_x_2_n313
ALU             net     mult_x_2/n312           mult_x_2_n312
ALU             net     mult_x_2/n311           mult_x_2_n311
ALU             net     mult_x_2/n310           mult_x_2_n310
ALU             net     mult_x_2/n309           mult_x_2_n309
ALU             net     mult_x_2/n308           mult_x_2_n308
ALU             net     mult_x_2/n307           mult_x_2_n307
ALU             net     mult_x_2/n306           mult_x_2_n306
ALU             net     mult_x_2/n305           mult_x_2_n305
ALU             net     mult_x_2/n304           mult_x_2_n304
ALU             net     mult_x_2/n303           mult_x_2_n303
ALU             net     mult_x_2/n302           mult_x_2_n302
ALU             net     mult_x_2/n301           mult_x_2_n301
ALU             net     mult_x_2/n300           mult_x_2_n300
ALU             net     mult_x_2/n299           mult_x_2_n299
ALU             net     mult_x_2/n298           mult_x_2_n298
ALU             net     mult_x_2/n297           mult_x_2_n297
ALU             net     mult_x_2/n296           mult_x_2_n296
ALU             net     mult_x_2/n295           mult_x_2_n295
ALU             net     mult_x_2/n294           mult_x_2_n294
ALU             net     mult_x_2/n293           mult_x_2_n293
ALU             net     mult_x_2/n292           mult_x_2_n292
ALU             net     mult_x_2/n291           mult_x_2_n291
ALU             net     mult_x_2/n290           mult_x_2_n290
ALU             net     mult_x_2/n289           mult_x_2_n289
ALU             net     mult_x_2/n288           mult_x_2_n288
ALU             net     mult_x_2/n287           mult_x_2_n287
ALU             net     mult_x_2/n286           mult_x_2_n286
ALU             net     mult_x_2/n285           mult_x_2_n285
ALU             net     mult_x_2/n284           mult_x_2_n284
ALU             net     mult_x_2/n283           mult_x_2_n283
ALU             net     mult_x_2/n282           mult_x_2_n282
ALU             net     mult_x_2/n281           mult_x_2_n281
ALU             net     mult_x_2/n280           mult_x_2_n280
ALU             net     mult_x_2/n279           mult_x_2_n279
ALU             net     mult_x_2/n278           mult_x_2_n278
ALU             net     mult_x_2/n277           mult_x_2_n277
ALU             net     mult_x_2/n276           mult_x_2_n276
ALU             net     mult_x_2/n275           mult_x_2_n275
ALU             net     mult_x_2/n274           mult_x_2_n274
ALU             net     mult_x_2/n273           mult_x_2_n273
ALU             net     mult_x_2/n272           mult_x_2_n272
ALU             net     mult_x_2/n271           mult_x_2_n271
ALU             net     mult_x_2/n270           mult_x_2_n270
ALU             net     mult_x_2/n269           mult_x_2_n269
ALU             net     mult_x_2/n268           mult_x_2_n268
ALU             net     mult_x_2/n267           mult_x_2_n267
ALU             net     mult_x_2/n266           mult_x_2_n266
ALU             net     mult_x_2/n265           mult_x_2_n265
ALU             net     mult_x_2/n264           mult_x_2_n264
ALU             net     mult_x_2/n263           mult_x_2_n263
ALU             net     mult_x_2/n262           mult_x_2_n262
ALU             net     mult_x_2/n261           mult_x_2_n261
ALU             net     mult_x_2/n260           mult_x_2_n260
ALU             net     mult_x_2/n259           mult_x_2_n259
ALU             net     mult_x_2/n256           mult_x_2_n256
ALU             net     mult_x_2/n255           mult_x_2_n255
ALU             net     mult_x_2/n254           mult_x_2_n254
ALU             net     mult_x_2/n253           mult_x_2_n253
ALU             net     mult_x_2/n252           mult_x_2_n252
ALU             net     mult_x_2/n251           mult_x_2_n251
ALU             net     mult_x_2/n250           mult_x_2_n250
ALU             net     mult_x_2/n249           mult_x_2_n249
ALU             net     mult_x_2/n248           mult_x_2_n248
ALU             net     mult_x_2/n247           mult_x_2_n247
ALU             net     mult_x_2/n246           mult_x_2_n246
ALU             net     mult_x_2/n245           mult_x_2_n245
ALU             net     mult_x_2/n244           mult_x_2_n244
ALU             net     mult_x_2/n243           mult_x_2_n243
ALU             net     mult_x_2/n242           mult_x_2_n242
ALU             net     mult_x_2/n241           mult_x_2_n241
ALU             net     mult_x_2/n240           mult_x_2_n240
ALU             net     mult_x_2/n239           mult_x_2_n239
ALU             net     mult_x_2/n238           mult_x_2_n238
ALU             net     mult_x_2/n237           mult_x_2_n237
ALU             net     mult_x_2/n236           mult_x_2_n236
ALU             net     mult_x_2/n235           mult_x_2_n235
ALU             net     mult_x_2/n234           mult_x_2_n234
ALU             net     mult_x_2/n233           mult_x_2_n233
ALU             net     mult_x_2/n232           mult_x_2_n232
ALU             net     mult_x_2/n231           mult_x_2_n231
ALU             net     mult_x_2/n230           mult_x_2_n230
ALU             net     mult_x_2/n229           mult_x_2_n229
ALU             net     mult_x_2/n228           mult_x_2_n228
ALU             net     mult_x_2/n227           mult_x_2_n227
ALU             net     mult_x_2/n225           mult_x_2_n225
ALU             net     mult_x_2/n224           mult_x_2_n224
ALU             net     mult_x_2/n223           mult_x_2_n223
ALU             net     mult_x_2/n222           mult_x_2_n222
ALU             net     mult_x_2/n221           mult_x_2_n221
ALU             net     mult_x_2/n220           mult_x_2_n220
ALU             net     mult_x_2/n219           mult_x_2_n219
ALU             net     mult_x_2/n218           mult_x_2_n218
ALU             net     mult_x_2/n217           mult_x_2_n217
ALU             net     mult_x_2/n216           mult_x_2_n216
ALU             net     mult_x_2/n215           mult_x_2_n215
ALU             net     mult_x_2/n214           mult_x_2_n214
ALU             net     mult_x_2/n213           mult_x_2_n213
ALU             net     mult_x_2/n212           mult_x_2_n212
ALU             net     mult_x_2/n211           mult_x_2_n211
ALU             net     mult_x_2/n210           mult_x_2_n210
ALU             net     mult_x_2/n209           mult_x_2_n209
ALU             net     mult_x_2/n208           mult_x_2_n208
ALU             net     mult_x_2/n207           mult_x_2_n207
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/dc/ALU/ALU.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/dc/ALU/ALU.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
ALU.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Thank you...
