{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570731558944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570731558950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 15:19:18 2019 " "Processing started: Thu Oct 10 15:19:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570731558950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570731558950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Completo -c Completo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Completo -c Completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570731558950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570731559625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570731559625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aasan/onedrive/documentos/poli/10_semester/orgarccomp/projecttomasulo/tomasulo/rs/rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aasan/onedrive/documentos/poli/10_semester/orgarccomp/projecttomasulo/tomasulo/rs/rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs-rs " "Found design unit 1: rs-rs" {  } { { "../RS/rs.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/RS/rs.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567272 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs " "Found entity 1: rs" {  } { { "../RS/rs.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/RS/rs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570731567272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aasan/onedrive/documentos/poli/10_semester/orgarccomp/projecttomasulo/tomasulo/regfiletomasulo/regfiletomasulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aasan/onedrive/documentos/poli/10_semester/orgarccomp/projecttomasulo/tomasulo/regfiletomasulo/regfiletomasulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFileTomasulo-RegFileTomasuloArq " "Found design unit 1: RegFileTomasulo-RegFileTomasuloArq" {  } { { "../RegFileTomasulo/RegFileTomasulo.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/RegFileTomasulo/RegFileTomasulo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567274 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFileTomasulo " "Found entity 1: RegFileTomasulo" {  } { { "../RegFileTomasulo/RegFileTomasulo.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/RegFileTomasulo/RegFileTomasulo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570731567274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aasan/onedrive/documentos/poli/10_semester/orgarccomp/projecttomasulo/tomasulo/maptable/maptable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aasan/onedrive/documentos/poli/10_semester/orgarccomp/projecttomasulo/tomasulo/maptable/maptable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapTable-MapTable " "Found design unit 1: MapTable-MapTable" {  } { { "../MapTable/MapTable.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/MapTable/MapTable.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567277 ""} { "Info" "ISGN_ENTITY_NAME" "1 MapTable " "Found entity 1: MapTable" {  } { { "../MapTable/MapTable.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/MapTable/MapTable.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570731567277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aasan/onedrive/documentos/poli/10_semester/orgarccomp/projecttomasulo/tomasulo/fifo/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aasan/onedrive/documentos/poli/10_semester/orgarccomp/projecttomasulo/tomasulo/fifo/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-FIFO " "Found design unit 1: FIFO-FIFO" {  } { { "../FIFO/FIFO.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/FIFO/FIFO.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567279 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../FIFO/FIFO.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/FIFO/FIFO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570731567279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aasan/onedrive/documentos/poli/10_semester/orgarccomp/projecttomasulo/tomasulo/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aasan/onedrive/documentos/poli/10_semester/orgarccomp/projecttomasulo/tomasulo/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Decoder " "Found design unit 1: Decoder-Decoder" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567281 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570731567281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file completo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570731567283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Completo " "Found entity 1: Completo" {  } { { "Completo.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Completo/Completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570731567285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570731567285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decoder " "Elaborating entity \"Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570731567310 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fuCode\[0\] GND " "Pin \"fuCode\[0\]\" is stuck at GND" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570731567658 "|Decoder|fuCode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fuCode\[1\] GND " "Pin \"fuCode\[1\]\" is stuck at GND" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570731567658 "|Decoder|fuCode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fuCodeOneHot\[0\] VCC " "Pin \"fuCodeOneHot\[0\]\" is stuck at VCC" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570731567658 "|Decoder|fuCodeOneHot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fuCodeOneHot\[1\] GND " "Pin \"fuCodeOneHot\[1\]\" is stuck at GND" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570731567658 "|Decoder|fuCodeOneHot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fuCodeOneHot\[2\] GND " "Pin \"fuCodeOneHot\[2\]\" is stuck at GND" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570731567658 "|Decoder|fuCodeOneHot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fuCodeOneHot\[3\] GND " "Pin \"fuCodeOneHot\[3\]\" is stuck at GND" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570731567658 "|Decoder|fuCodeOneHot[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeData\[2\] GND " "Pin \"writeData\[2\]\" is stuck at GND" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570731567658 "|Decoder|writeData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeData\[3\] GND " "Pin \"writeData\[3\]\" is stuck at GND" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570731567658 "|Decoder|writeData[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570731567658 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570731567713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570731567935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570731567935 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570731567967 "|Decoder|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570731567967 "|Decoder|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570731567967 "|Decoder|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570731567967 "|Decoder|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570731567967 "|Decoder|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "../Decoder/Decoder.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Decoder/Decoder.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570731567967 "|Decoder|instruction[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570731567967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570731567967 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570731567967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570731567967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570731567967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570731567977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 15:19:27 2019 " "Processing ended: Thu Oct 10 15:19:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570731567977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570731567977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570731567977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570731567977 ""}
