/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_PHY_REGS_H_
#define ASIC_REG_NIC0_PHY_REGS_H_

/*****************************************
 *   NIC0_PHY
 *   (Prototype: PRT_PHY)
 *****************************************
 */

#define NIC0_PHY_PHY_RX_STS_0 0x5460000

#define NIC0_PHY_PHY_RX_STS_1 0x5460004

#define NIC0_PHY_PHY_RX_STS_2 0x5460008

#define NIC0_PHY_PHY_RX_STS_3 0x546000C

#define NIC0_PHY_PHY_RX_CFG_0 0x5460010

#define NIC0_PHY_PHY_RX_CFG_1 0x5460014

#define NIC0_PHY_PHY_RX_CFG_2 0x5460018

#define NIC0_PHY_PHY_RX_CFG_3 0x546001C

#define NIC0_PHY_PHY_TX_STS_0 0x5460020

#define NIC0_PHY_PHY_TX_STS_1 0x5460024

#define NIC0_PHY_PHY_TX_STS_2 0x5460028

#define NIC0_PHY_PHY_TX_STS_3 0x546002C

#define NIC0_PHY_PHY_RST_CFG 0x5460030

#define NIC0_PHY_PHY_CFG_ADDR 0x5460040

#define NIC0_PHY_PHY_LINK_STS_INTR 0x5460050

#define NIC0_PHY_PHY_IDDQ_0 0x5460060

#define NIC0_PHY_PHY_IDDQ_1 0x5460064

#define NIC0_PHY_PHY_ASYNC_LANE_SWAP 0x5460068

#endif /* ASIC_REG_NIC0_PHY_REGS_H_ */
