

================================================================
== Vitis HLS Report for 'rgb2yuv_1'
================================================================
* Date:           Fri Nov 18 12:23:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        yuv_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40013|  2457613|  0.400 ms|  24.576 ms|  40013|  2457613|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+-----------+-------+---------+---------+
        |                                                            |                                                  |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+-----------+-------+---------+---------+
        |grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_44  |rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |    40008|  2457608|  0.400 ms|  24.576 ms|  40008|  2457608|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+-----------+-------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     358|    616|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     37|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     397|    653|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_44  |rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |        0|   3|  358|  616|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                  |        0|   3|  358|  616|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U18  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  37|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |  37|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |   6|   0|    6|          0|
    |bound_reg_107                                                            |  32|   0|   32|          0|
    |grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_44_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  39|   0|   39|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         rgb2yuv.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         rgb2yuv.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         rgb2yuv.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         rgb2yuv.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         rgb2yuv.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         rgb2yuv.1|  return value|
|ap_return_0                |  out|   16|  ap_ctrl_hs|         rgb2yuv.1|  return value|
|ap_return_1                |  out|   16|  ap_ctrl_hs|         rgb2yuv.1|  return value|
|in_channels_ch1_address0   |  out|   22|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch1_ce0        |  out|    1|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch1_q0         |   in|    8|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch2_address0   |  out|   22|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch2_ce0        |  out|    1|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch2_q0         |   in|    8|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch3_address0   |  out|   22|   ap_memory|   in_channels_ch3|         array|
|in_channels_ch3_ce0        |  out|    1|   ap_memory|   in_channels_ch3|         array|
|in_channels_ch3_q0         |   in|    8|   ap_memory|   in_channels_ch3|         array|
|p_read                     |   in|   16|     ap_none|            p_read|        scalar|
|p_read1                    |   in|   16|     ap_none|           p_read1|        scalar|
|out_channels_ch1_address0  |  out|   22|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_ce0       |  out|    1|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_we0       |  out|    1|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_d0        |  out|    8|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch2_address0  |  out|   22|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_ce0       |  out|    1|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_we0       |  out|    1|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_d0        |  out|    8|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch3_address0  |  out|   22|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_ce0       |  out|    1|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_we0       |  out|    1|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_d0        |  out|    8|   ap_memory|  out_channels_ch3|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

