
module sevenseg_dec(
    input [3:0]         data,
    output reg [6:0]    segments
);
    always@(data[0], data[1] , data[2],  data[3]) begin
        case(data[3:0])
            4'b0000 : segments[6:0] = 7'b0000001;
            4'b0001 : segments[6:0] = 7'b1001111;
            4'b0010 : segments[6:0] = 7'b0010010;
            4'b0011 : segments[6:0] = 7'b0000110;
            4'b0100 : segments[6:0] = 7'b1001100;
            4'b0101 : segments[6:0] = 7'b0100100;
            4'b0110 : segments[6:0] = 7'b0100000;
            4'b0111 : segments[6:0] = 7'b0001111;
            4'b1000 : segments[6:0] = 7'b0000000;
            4'b1001 : segments[6:0] = 7'b0001100;
            4'b1010 : segments[6:0] = 7'b0001000;
            4'b1011 : segments[6:0] = 7'b1100000;
            4'b1100 : segments[6:0] = 7'b1110010;
            4'b1101 : segments[6:0] = 7'b1000010;
            4'b1110 : segments[6:0] = 7'b0110000;
            default : segments[6:0] = 7'b0111000;
        endcase
    end
    
endmodule

