// SPDX-License-Identifier: Apache-2.0
// Copyright Â© 2022-2024 Intel Corporation

#include <gtest/gtest.h>

#include "passes.hpp"
#include "passes/private.hpp"
#include "state/state.hpp"

#include "test_utils.hpp"

TEST(unreachable_code, clear_dead_instructions) {
    auto irlist = lower(R"EOF(
        message('bar')
        error('should be dead')
        warning('should be deleted')
        )EOF");

    MIR::State::Persistant pstate = make_pstate();

    MIR::Passes::graph_walker(irlist, {
                                          [&](std::shared_ptr<MIR::CFGNode> b) {
                                              return MIR::Passes::lower_free_functions(b, pstate);
                                          },
                                          MIR::Passes::delete_unreachable,
                                      });

    ASSERT_EQ(irlist->block->instructions.size(), 2);

    const auto & msg_obj = irlist->block->instructions.front();
    ASSERT_TRUE(std::holds_alternative<MIR::Message>(*msg_obj.obj_ptr));
    const auto & msg = std::get<MIR::Message>(*msg_obj.obj_ptr);
    ASSERT_EQ(msg.level, MIR::MessageLevel::MESSAGE);

    const auto & err_obj = irlist->block->instructions.back();
    ASSERT_TRUE(std::holds_alternative<MIR::Message>(*err_obj.obj_ptr));
    const auto & err = std::get<MIR::Message>(*err_obj.obj_ptr);
    ASSERT_EQ(err.level, MIR::MessageLevel::ERROR);
}

TEST(unreachable_code, no_jump_after_error) {
    auto irlist = lower(R"EOF(
        if host_machine.system() == 'aix'
            error('foo')
        else
            x = 10
        endif
        message(x)
        )EOF");

    MIR::State::Persistant pstate = make_pstate();
    MIR::Passes::Printer printer{};
    MIR::Passes::graph_walker(irlist, {std::ref(printer)});
    printer.increment();

    MIR::Passes::graph_walker(
        irlist,
        {
            [&](std::shared_ptr<MIR::CFGNode> b) {
                return MIR::Passes::instruction_walker(*b, {[&](const MIR::Instruction & obj) {
                    return MIR::Passes::machine_lower(obj, pstate.machines);
                }});
            },
            [&](std::shared_ptr<MIR::CFGNode> b) {
                return MIR::Passes::lower_free_functions(b, pstate);
            },
            MIR::Passes::delete_unreachable,
            std::ref(printer),
        });

    EXPECT_EQ(irlist->successors.size(), 2);

    const auto & branch = std::get<MIR::Branch>(*irlist->block->instructions.back().obj_ptr);
    const auto & dead_arm = std::get<1>(branch.branches.at(0));
    EXPECT_TRUE(dead_arm->successors.empty());

    const auto & live_arm = std::get<1>(branch.branches.at(1));
    const auto & tail = std::get<MIR::Jump>(*live_arm->block->instructions.back().obj_ptr).target;

    EXPECT_EQ(tail->predecessors.size(), 1);
    ASSERT_NE(tail->predecessors.find(live_arm), tail->predecessors.end());
}
