 
set ::env(PROJECT_NAME) mod_mult_exp
set ::env(DESIGN_TOP) ModularMultiplierIterative
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/crypto_core/mod_mult_exp/trunk/rtl/vhdl/mod_mult
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/mod_mult_exp/trunk/rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design



