-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXI4SoC2x2_TopLevel_interconnect, clock frequency is 1Hz, Embedded
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXI4SoC2x2_TopLevel_interconnect is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		BoardSignals : in BoardSignalsType;
		iM2S0 : in unsigned (221 downto 0);
		iM2S1 : in unsigned (221 downto 0);
		iS2M0 : in unsigned (73 downto 0);
		iS2M1 : in unsigned (73 downto 0);
		oM2S0 : out unsigned (221 downto 0);
		oM2S1 : out unsigned (221 downto 0);
		oS2M0 : out unsigned (73 downto 0);
		oS2M1 : out unsigned (73 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXI4SoC2x2_TopLevel_interconnect is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant mCount : signed(2 downto 0) := "010";
	constant sCount : signed(2 downto 0) := "010";
	signal AXI4InteconnectModule_L45F17L49T18_Object : unsigned(273 downto 0) := (others => '0');
	signal AXI4InteconnectModule_L53F17L57T18_Object : unsigned(317 downto 0) := (others => '0');
	signal AXI4InteconnectModule_L70F35L77T24_0_AXI4InteconnectModule_L72F17L76T18_Object : unsigned(221 downto 0) := (others => '0');
	signal AXI4InteconnectModule_L70F35L77T24_1_AXI4InteconnectModule_L72F17L76T18_Object : unsigned(221 downto 0) := (others => '0');
	signal AXI4InteconnectModule_L61F35L68T24_0_AXI4InteconnectModule_L63F17L67T18_Object : unsigned(73 downto 0) := (others => '0');
	signal AXI4InteconnectModule_L61F35L68T24_1_AXI4InteconnectModule_L63F17L67T18_Object : unsigned(73 downto 0) := (others => '0');
	signal readInterconnect_iLeft0_readInterconnect_iLeft_HardLink : unsigned(83 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal readInterconnect_iLeft1_readInterconnect_iLeft_HardLink : unsigned(83 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal readInterconnect_iRight0_readInterconnect_iRight_HardLink : unsigned(52 downto 0) := "00000000000000000000000000000000000000000000000000000";
	signal readInterconnect_iRight1_readInterconnect_iRight_HardLink : unsigned(52 downto 0) := "00000000000000000000000000000000000000000000000000000";
	signal readInterconnect_M2S0_readInterconnect_M2S_HardLink : unsigned(83 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal readInterconnect_M2S1_readInterconnect_M2S_HardLink : unsigned(83 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal readInterconnect_S2M0_readInterconnect_S2M_HardLink : unsigned(52 downto 0) := "00000000000000000000000000000000000000000000000000000";
	signal readInterconnect_S2M1_readInterconnect_S2M_HardLink : unsigned(52 downto 0) := "00000000000000000000000000000000000000000000000000000";
	signal writeInterconnect_iLeft0_writeInterconnect_iLeft_HardLink : unsigned(137 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal writeInterconnect_iLeft1_writeInterconnect_iLeft_HardLink : unsigned(137 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal writeInterconnect_iRight0_writeInterconnect_iRight_HardLink : unsigned(20 downto 0) := "000000000000000000000";
	signal writeInterconnect_iRight1_writeInterconnect_iRight_HardLink : unsigned(20 downto 0) := "000000000000000000000";
	signal writeInterconnect_M2S0_writeInterconnect_M2S_HardLink : unsigned(137 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal writeInterconnect_M2S1_writeInterconnect_M2S_HardLink : unsigned(137 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal writeInterconnect_S2M0_writeInterconnect_S2M_HardLink : unsigned(20 downto 0) := "000000000000000000000";
	signal writeInterconnect_S2M1_writeInterconnect_S2M_HardLink : unsigned(20 downto 0) := "000000000000000000000";
	type Inputs_iM2SArray is array (0 to 1) of unsigned (221 downto 0);
	signal Inputs_iM2S : Inputs_iM2SArray := (others => (others => '0'));
	type Inputs_iS2MArray is array (0 to 1) of unsigned (73 downto 0);
	signal Inputs_iS2M : Inputs_iS2MArray := (others => (others => '0'));
	type readInterconnect_iLeftArray is array (0 to 1) of unsigned (83 downto 0);
	signal readInterconnect_iLeft : readInterconnect_iLeftArray := (others => (others => '0'));
	type readInterconnect_iRightArray is array (0 to 1) of unsigned (52 downto 0);
	signal readInterconnect_iRight : readInterconnect_iRightArray := (others => (others => '0'));
	type readInterconnect_M2SArray is array (0 to 1) of unsigned (83 downto 0);
	signal readInterconnect_M2S : readInterconnect_M2SArray := (others => (others => '0'));
	type readInterconnect_S2MArray is array (0 to 1) of unsigned (52 downto 0);
	signal readInterconnect_S2M : readInterconnect_S2MArray := (others => (others => '0'));
	type writeInterconnect_iLeftArray is array (0 to 1) of unsigned (137 downto 0);
	signal writeInterconnect_iLeft : writeInterconnect_iLeftArray := (others => (others => '0'));
	type writeInterconnect_iRightArray is array (0 to 1) of unsigned (20 downto 0);
	signal writeInterconnect_iRight : writeInterconnect_iRightArray := (others => (others => '0'));
	type writeInterconnect_M2SArray is array (0 to 1) of unsigned (137 downto 0);
	signal writeInterconnect_M2S : writeInterconnect_M2SArray := (others => (others => '0'));
	type writeInterconnect_S2MArray is array (0 to 1) of unsigned (20 downto 0);
	signal writeInterconnect_S2M : writeInterconnect_S2MArray := (others => (others => '0'));
	type AXI4InteconnectModule_L47F29T67_EnumerableArray is array (0 to 1) of unsigned (83 downto 0);
	signal AXI4InteconnectModule_L47F29T67_Enumerable : AXI4InteconnectModule_L47F29T67_EnumerableArray := (others => (others => '0'));
	type AXI4InteconnectModule_L48F30T68_EnumerableArray is array (0 to 1) of unsigned (52 downto 0);
	signal AXI4InteconnectModule_L48F30T68_Enumerable : AXI4InteconnectModule_L48F30T68_EnumerableArray := (others => (others => '0'));
	type AXI4InteconnectModule_L55F29T67_EnumerableArray is array (0 to 1) of unsigned (137 downto 0);
	signal AXI4InteconnectModule_L55F29T67_Enumerable : AXI4InteconnectModule_L55F29T67_EnumerableArray := (others => (others => '0'));
	type AXI4InteconnectModule_L56F30T68_EnumerableArray is array (0 to 1) of unsigned (20 downto 0);
	signal AXI4InteconnectModule_L56F30T68_Enumerable : AXI4InteconnectModule_L56F30T68_EnumerableArray := (others => (others => '0'));
	type AXI4InteconnectModule_L70F35L77T24_EnumerableArray is array (0 to 1) of unsigned (221 downto 0);
	signal AXI4InteconnectModule_L70F35L77T24_Enumerable : AXI4InteconnectModule_L70F35L77T24_EnumerableArray := (others => (others => '0'));
	type AXI4InteconnectModule_L61F35L68T24_EnumerableArray is array (0 to 1) of unsigned (73 downto 0);
	signal AXI4InteconnectModule_L61F35L68T24_Enumerable : AXI4InteconnectModule_L61F35L68T24_EnumerableArray := (others => (others => '0'));
begin
	AXI4SoC2x2_TopLevel_interconnect_readInterconnect : entity work.AXI4SoC2x2_TopLevel_interconnect_readInterconnect
	port map
	(
		-- [BEGIN USER MAP FOR readInterconnect]
		-- [END USER MAP FOR readInterconnect]
		BoardSignals => BoardSignals,
		iLeft0 => readInterconnect_iLeft0_readInterconnect_iLeft_HardLink,
		iLeft1 => readInterconnect_iLeft1_readInterconnect_iLeft_HardLink,
		iRight0 => readInterconnect_iRight0_readInterconnect_iRight_HardLink,
		iRight1 => readInterconnect_iRight1_readInterconnect_iRight_HardLink,
		M2S0 => readInterconnect_M2S0_readInterconnect_M2S_HardLink,
		M2S1 => readInterconnect_M2S1_readInterconnect_M2S_HardLink,
		S2M0 => readInterconnect_S2M0_readInterconnect_S2M_HardLink,
		S2M1 => readInterconnect_S2M1_readInterconnect_S2M_HardLink
	)
	;
	AXI4SoC2x2_TopLevel_interconnect_writeInterconnect : entity work.AXI4SoC2x2_TopLevel_interconnect_writeInterconnect
	port map
	(
		-- [BEGIN USER MAP FOR writeInterconnect]
		-- [END USER MAP FOR writeInterconnect]
		BoardSignals => BoardSignals,
		iLeft0 => writeInterconnect_iLeft0_writeInterconnect_iLeft_HardLink,
		iLeft1 => writeInterconnect_iLeft1_writeInterconnect_iLeft_HardLink,
		iRight0 => writeInterconnect_iRight0_writeInterconnect_iRight_HardLink,
		iRight1 => writeInterconnect_iRight1_writeInterconnect_iRight_HardLink,
		M2S0 => writeInterconnect_M2S0_writeInterconnect_M2S_HardLink,
		M2S1 => writeInterconnect_M2S1_writeInterconnect_M2S_HardLink,
		S2M0 => writeInterconnect_S2M0_writeInterconnect_S2M_HardLink,
		S2M1 => writeInterconnect_S2M1_writeInterconnect_S2M_HardLink
	)
	;
	process (AXI4InteconnectModule_L45F17L49T18_Object, AXI4InteconnectModule_L47F29T67_Enumerable, AXI4InteconnectModule_L48F30T68_Enumerable, AXI4InteconnectModule_L53F17L57T18_Object, AXI4InteconnectModule_L55F29T67_Enumerable, AXI4InteconnectModule_L56F30T68_Enumerable, AXI4InteconnectModule_L61F35L68T24_0_AXI4InteconnectModule_L63F17L67T18_Object, AXI4InteconnectModule_L61F35L68T24_1_AXI4InteconnectModule_L63F17L67T18_Object, AXI4InteconnectModule_L61F35L68T24_Enumerable, AXI4InteconnectModule_L70F35L77T24_0_AXI4InteconnectModule_L72F17L76T18_Object, AXI4InteconnectModule_L70F35L77T24_1_AXI4InteconnectModule_L72F17L76T18_Object, AXI4InteconnectModule_L70F35L77T24_Enumerable, iM2S0, iM2S1, Inputs_iM2S, Inputs_iS2M, iS2M0, iS2M1, readInterconnect_iLeft, readInterconnect_iRight, readInterconnect_M2S, readInterconnect_M2S0_readInterconnect_M2S_HardLink, readInterconnect_M2S1_readInterconnect_M2S_HardLink, readInterconnect_S2M, readInterconnect_S2M0_readInterconnect_S2M_HardLink, readInterconnect_S2M1_readInterconnect_S2M_HardLink, writeInterconnect_iLeft, writeInterconnect_iRight, writeInterconnect_M2S, writeInterconnect_M2S0_writeInterconnect_M2S_HardLink, writeInterconnect_M2S1_writeInterconnect_M2S_HardLink, writeInterconnect_S2M, writeInterconnect_S2M0_writeInterconnect_S2M_HardLink, writeInterconnect_S2M1_writeInterconnect_S2M_HardLink)
	begin
		Inputs_iM2S(0) <= iM2S0;
		Inputs_iM2S(1) <= iM2S1;
		Inputs_iS2M(0) <= iS2M0;
		Inputs_iS2M(1) <= iS2M1;
		AXI4InteconnectModule_L47F29T67_Enumerable(0) <= Inputs_iM2S(0)(83 downto 0);
		AXI4InteconnectModule_L47F29T67_Enumerable(1) <= Inputs_iM2S(1)(83 downto 0);
		AXI4InteconnectModule_L45F17L49T18_Object(167 downto 84) <= AXI4InteconnectModule_L47F29T67_Enumerable(1);
		AXI4InteconnectModule_L45F17L49T18_Object(83 downto 0) <= AXI4InteconnectModule_L47F29T67_Enumerable(0);
		AXI4InteconnectModule_L48F30T68_Enumerable(0) <= Inputs_iS2M(0)(52 downto 0);
		AXI4InteconnectModule_L48F30T68_Enumerable(1) <= Inputs_iS2M(1)(52 downto 0);
		AXI4InteconnectModule_L45F17L49T18_Object(273 downto 221) <= AXI4InteconnectModule_L48F30T68_Enumerable(1);
		AXI4InteconnectModule_L45F17L49T18_Object(220 downto 168) <= AXI4InteconnectModule_L48F30T68_Enumerable(0);
		readInterconnect_iRight(1) <= AXI4InteconnectModule_L45F17L49T18_Object(273 downto 221);
		readInterconnect_iRight(0) <= AXI4InteconnectModule_L45F17L49T18_Object(220 downto 168);
		readInterconnect_iLeft(1) <= AXI4InteconnectModule_L45F17L49T18_Object(167 downto 84);
		readInterconnect_iLeft(0) <= AXI4InteconnectModule_L45F17L49T18_Object(83 downto 0);
		AXI4InteconnectModule_L55F29T67_Enumerable(0) <= Inputs_iM2S(0)(221 downto 84);
		AXI4InteconnectModule_L55F29T67_Enumerable(1) <= Inputs_iM2S(1)(221 downto 84);
		AXI4InteconnectModule_L53F17L57T18_Object(275 downto 138) <= AXI4InteconnectModule_L55F29T67_Enumerable(1);
		AXI4InteconnectModule_L53F17L57T18_Object(137 downto 0) <= AXI4InteconnectModule_L55F29T67_Enumerable(0);
		AXI4InteconnectModule_L56F30T68_Enumerable(0) <= Inputs_iS2M(0)(73 downto 53);
		AXI4InteconnectModule_L56F30T68_Enumerable(1) <= Inputs_iS2M(1)(73 downto 53);
		AXI4InteconnectModule_L53F17L57T18_Object(317 downto 297) <= AXI4InteconnectModule_L56F30T68_Enumerable(1);
		AXI4InteconnectModule_L53F17L57T18_Object(296 downto 276) <= AXI4InteconnectModule_L56F30T68_Enumerable(0);
		writeInterconnect_iRight(1) <= AXI4InteconnectModule_L53F17L57T18_Object(317 downto 297);
		writeInterconnect_iRight(0) <= AXI4InteconnectModule_L53F17L57T18_Object(296 downto 276);
		writeInterconnect_iLeft(1) <= AXI4InteconnectModule_L53F17L57T18_Object(275 downto 138);
		writeInterconnect_iLeft(0) <= AXI4InteconnectModule_L53F17L57T18_Object(137 downto 0);
		AXI4InteconnectModule_L70F35L77T24_0_AXI4InteconnectModule_L72F17L76T18_Object(83 downto 0) <= readInterconnect_M2S(0);
		AXI4InteconnectModule_L70F35L77T24_0_AXI4InteconnectModule_L72F17L76T18_Object(221 downto 84) <= writeInterconnect_M2S(0);
		AXI4InteconnectModule_L70F35L77T24_1_AXI4InteconnectModule_L72F17L76T18_Object(83 downto 0) <= readInterconnect_M2S(1);
		AXI4InteconnectModule_L70F35L77T24_1_AXI4InteconnectModule_L72F17L76T18_Object(221 downto 84) <= writeInterconnect_M2S(1);
		AXI4InteconnectModule_L70F35L77T24_Enumerable(0) <= AXI4InteconnectModule_L70F35L77T24_0_AXI4InteconnectModule_L72F17L76T18_Object;
		AXI4InteconnectModule_L70F35L77T24_Enumerable(1) <= AXI4InteconnectModule_L70F35L77T24_1_AXI4InteconnectModule_L72F17L76T18_Object;
		oM2S0 <= AXI4InteconnectModule_L70F35L77T24_Enumerable(0);
		oM2S1 <= AXI4InteconnectModule_L70F35L77T24_Enumerable(1);
		AXI4InteconnectModule_L61F35L68T24_0_AXI4InteconnectModule_L63F17L67T18_Object(52 downto 0) <= readInterconnect_S2M(0);
		AXI4InteconnectModule_L61F35L68T24_0_AXI4InteconnectModule_L63F17L67T18_Object(73 downto 53) <= writeInterconnect_S2M(0);
		AXI4InteconnectModule_L61F35L68T24_1_AXI4InteconnectModule_L63F17L67T18_Object(52 downto 0) <= readInterconnect_S2M(1);
		AXI4InteconnectModule_L61F35L68T24_1_AXI4InteconnectModule_L63F17L67T18_Object(73 downto 53) <= writeInterconnect_S2M(1);
		AXI4InteconnectModule_L61F35L68T24_Enumerable(0) <= AXI4InteconnectModule_L61F35L68T24_0_AXI4InteconnectModule_L63F17L67T18_Object;
		AXI4InteconnectModule_L61F35L68T24_Enumerable(1) <= AXI4InteconnectModule_L61F35L68T24_1_AXI4InteconnectModule_L63F17L67T18_Object;
		oS2M0 <= AXI4InteconnectModule_L61F35L68T24_Enumerable(0);
		oS2M1 <= AXI4InteconnectModule_L61F35L68T24_Enumerable(1);
		readInterconnect_iLeft0_readInterconnect_iLeft_HardLink <= readInterconnect_iLeft(0);
		readInterconnect_iLeft1_readInterconnect_iLeft_HardLink <= readInterconnect_iLeft(1);
		readInterconnect_iRight0_readInterconnect_iRight_HardLink <= readInterconnect_iRight(0);
		readInterconnect_iRight1_readInterconnect_iRight_HardLink <= readInterconnect_iRight(1);
		readInterconnect_M2S(0) <= readInterconnect_M2S0_readInterconnect_M2S_HardLink;
		readInterconnect_M2S(1) <= readInterconnect_M2S1_readInterconnect_M2S_HardLink;
		readInterconnect_S2M(0) <= readInterconnect_S2M0_readInterconnect_S2M_HardLink;
		readInterconnect_S2M(1) <= readInterconnect_S2M1_readInterconnect_S2M_HardLink;
		writeInterconnect_iLeft0_writeInterconnect_iLeft_HardLink <= writeInterconnect_iLeft(0);
		writeInterconnect_iLeft1_writeInterconnect_iLeft_HardLink <= writeInterconnect_iLeft(1);
		writeInterconnect_iRight0_writeInterconnect_iRight_HardLink <= writeInterconnect_iRight(0);
		writeInterconnect_iRight1_writeInterconnect_iRight_HardLink <= writeInterconnect_iRight(1);
		writeInterconnect_M2S(0) <= writeInterconnect_M2S0_writeInterconnect_M2S_HardLink;
		writeInterconnect_M2S(1) <= writeInterconnect_M2S1_writeInterconnect_M2S_HardLink;
		writeInterconnect_S2M(0) <= writeInterconnect_S2M0_writeInterconnect_S2M_HardLink;
		writeInterconnect_S2M(1) <= writeInterconnect_S2M1_writeInterconnect_S2M_HardLink;
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
