initSidebarItems({"struct":[["CLK_PERI_UART0_W","Write proxy for field `clk_peri_uart0`"],["CLK_PERI_UART1_W","Write proxy for field `clk_peri_uart1`"],["CLK_SYS_SRAM4_W","Write proxy for field `clk_sys_sram4`"],["CLK_SYS_SRAM5_W","Write proxy for field `clk_sys_sram5`"],["CLK_SYS_SYSCFG_W","Write proxy for field `clk_sys_syscfg`"],["CLK_SYS_SYSINFO_W","Write proxy for field `clk_sys_sysinfo`"],["CLK_SYS_TBMAN_W","Write proxy for field `clk_sys_tbman`"],["CLK_SYS_TIMER_W","Write proxy for field `clk_sys_timer`"],["CLK_SYS_UART0_W","Write proxy for field `clk_sys_uart0`"],["CLK_SYS_UART1_W","Write proxy for field `clk_sys_uart1`"],["CLK_SYS_USBCTRL_W","Write proxy for field `clk_sys_usbctrl`"],["CLK_SYS_WATCHDOG_W","Write proxy for field `clk_sys_watchdog`"],["CLK_SYS_XIP_W","Write proxy for field `clk_sys_xip`"],["CLK_SYS_XOSC_W","Write proxy for field `clk_sys_xosc`"],["CLK_USB_USBCTRL_W","Write proxy for field `clk_usb_usbctrl`"]],"type":[["CLK_PERI_UART0_R","Reader of field `clk_peri_uart0`"],["CLK_PERI_UART1_R","Reader of field `clk_peri_uart1`"],["CLK_SYS_SRAM4_R","Reader of field `clk_sys_sram4`"],["CLK_SYS_SRAM5_R","Reader of field `clk_sys_sram5`"],["CLK_SYS_SYSCFG_R","Reader of field `clk_sys_syscfg`"],["CLK_SYS_SYSINFO_R","Reader of field `clk_sys_sysinfo`"],["CLK_SYS_TBMAN_R","Reader of field `clk_sys_tbman`"],["CLK_SYS_TIMER_R","Reader of field `clk_sys_timer`"],["CLK_SYS_UART0_R","Reader of field `clk_sys_uart0`"],["CLK_SYS_UART1_R","Reader of field `clk_sys_uart1`"],["CLK_SYS_USBCTRL_R","Reader of field `clk_sys_usbctrl`"],["CLK_SYS_WATCHDOG_R","Reader of field `clk_sys_watchdog`"],["CLK_SYS_XIP_R","Reader of field `clk_sys_xip`"],["CLK_SYS_XOSC_R","Reader of field `clk_sys_xosc`"],["CLK_USB_USBCTRL_R","Reader of field `clk_usb_usbctrl`"],["R","Reader of register SLEEP_EN1"],["W","Writer for register SLEEP_EN1"]]});