Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: PmodCLS_Demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PmodCLS_Demo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PmodCLS_Demo"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : PmodCLS_Demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/x/lcd/sad.v" into library work
Parsing module <prescaler29>.
Analyzing Verilog file "/home/ise/x/lcd/prescaler.v" into library work
Parsing module <prescaler>.
Analyzing Verilog file "/home/ise/x/lcd/encoder_debounce.v" into library work
Parsing module <enc_Debouncer>.
Analyzing Verilog file "/home/ise/x/lcd/dff.v" into library work
Parsing module <DFF>.
Analyzing Verilog file "/home/ise/x/lcd/debounce_clk_div.v" into library work
Parsing module <Debounce_Clk_Div>.
Analyzing Verilog file "/home/ise/x/projekt/projekt/counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "/home/ise/x/lcd/three_bit_debouncer.v" into library work
Parsing module <Three_Bit_Debouncer>.
Analyzing Verilog file "/home/ise/x/lcd/spi_interface.v" into library work
Parsing module <spi_interface>.
Analyzing Verilog file "/home/ise/x/lcd/quad_decoder.v" into library work
Parsing module <prescaler27>.
Analyzing Verilog file "/home/ise/x/lcd/master_interface.v" into library work
Parsing module <master_interface>.
Analyzing Verilog file "/home/ise/x/lcd/command_lookup.v" into library work
Parsing module <command_lookup>.
Analyzing Verilog file "/home/ise/x/lcd/binary2bcd.v" into library work
Parsing module <number2bcd>.
Analyzing Verilog file "/home/ise/x/lcd/bcd.v" into library work
Parsing module <bcd2ascii>.
Analyzing Verilog file "/home/ise/x/lcd/PmodCLS_Demo.v" into library work
Parsing module <PmodCLS_Demo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PmodCLS_Demo>.

Elaborating module <prescaler27>.
WARNING:HDLCompiler:413 - "/home/ise/x/lcd/quad_decoder.v" Line 6: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <counter>.

Elaborating module <prescaler29>.
WARNING:HDLCompiler:413 - "/home/ise/x/lcd/sad.v" Line 6: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/x/projekt/projekt/counter.v" Line 34: Assignment to clk_out2 ignored, since the identifier is never used

Elaborating module <prescaler>.
WARNING:HDLCompiler:413 - "/home/ise/x/lcd/prescaler.v" Line 6: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/x/projekt/projekt/counter.v" Line 35: Assignment to clk_out ignored, since the identifier is never used

Elaborating module <enc_Debouncer>.

Elaborating module <number2bcd>.
WARNING:HDLCompiler:413 - "/home/ise/x/lcd/binary2bcd.v" Line 26: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/x/lcd/binary2bcd.v" Line 24: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <bcd2ascii>.

Elaborating module <command_lookup>.
WARNING:HDLCompiler:634 - "/home/ise/x/lcd/command_lookup.v" Line 53: Net <command[0][7]> does not have a driver.

Elaborating module <Three_Bit_Debouncer>.

Elaborating module <Debounce_Clk_Div>.

Elaborating module <DFF>.

Elaborating module <master_interface>.

Elaborating module <spi_interface>.
WARNING:Xst:2972 - "/home/ise/x/projekt/projekt/counter.v" line 34. All outputs of instance <go> of block <prescaler29> are unconnected in block <counter>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ise/x/projekt/projekt/counter.v" line 35. All outputs of instance <h> of block <prescaler> are unconnected in block <counter>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PmodCLS_Demo>.
    Related source file is "/home/ise/x/lcd/PmodCLS_Demo.v".
WARNING:Xst:647 - Input <SW<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_res> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <JA<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <PmodCLS_Demo> synthesized.

Synthesizing Unit <prescaler27>.
    Related source file is "/home/ise/x/lcd/quad_decoder.v".
        N = 27
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_2_o_add_1_OUT> created at line 6.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <prescaler27> synthesized.

Synthesizing Unit <counter>.
    Related source file is "/home/ise/x/projekt/projekt/counter.v".
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/x/projekt/projekt/counter.v" line 34: Output port <clk_out> of the instance <go> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/x/projekt/projekt/counter.v" line 35: Output port <clk_out> of the instance <h> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <quadB_delayed>.
    Found 8-bit register for signal <l>.
    Found 2-bit register for signal <quadA_delayed<1:0>>.
    Found 8-bit subtractor for signal <l[7]_GND_3_o_sub_7_OUT> created at line 69.
    Found 8-bit adder for signal <l[7]_GND_3_o_add_5_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <enc_Debouncer>.
    Related source file is "/home/ise/x/lcd/encoder_debounce.v".
    Found 1-bit register for signal <sampledB>.
    Found 1-bit register for signal <Aout>.
    Found 1-bit register for signal <Bout>.
    Found 7-bit register for signal <sclk>.
    Found 1-bit register for signal <sampledA>.
    Found 7-bit adder for signal <sclk[6]_GND_6_o_add_4_OUT> created at line 69.
    Found 1-bit comparator not equal for signal <sampledA_Ain_equal_3_o> created at line 58
    Found 1-bit comparator not equal for signal <sampledB_Bin_equal_4_o> created at line 62
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <enc_Debouncer> synthesized.

Synthesizing Unit <number2bcd>.
    Related source file is "/home/ise/x/lcd/binary2bcd.v".
    Found 4-bit adder for signal <n0046> created at line 26.
    Found 4-bit adder for signal <GND_7_o_GND_7_o_add_4_OUT> created at line 26.
    Found 4-bit adder for signal <GND_7_o_GND_7_o_add_7_OUT> created at line 26.
    Found 4-bit adder for signal <n0056> created at line 24.
    Found 4-bit adder for signal <GND_7_o_GND_7_o_add_13_OUT> created at line 26.
    Found 4-bit adder for signal <GND_7_o_GND_7_o_add_16_OUT> created at line 24.
    Found 4-bit adder for signal <GND_7_o_GND_7_o_add_19_OUT> created at line 26.
    Found 3-bit comparator lessequal for signal <n0000> created at line 25
    Found 4-bit comparator lessequal for signal <n0004> created at line 25
    Found 4-bit comparator lessequal for signal <n0008> created at line 25
    Found 3-bit comparator lessequal for signal <n0012> created at line 23
    Found 4-bit comparator lessequal for signal <n0016> created at line 25
    Found 4-bit comparator lessequal for signal <n0020> created at line 23
    Found 4-bit comparator lessequal for signal <n0024> created at line 25
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <number2bcd> synthesized.

Synthesizing Unit <bcd2ascii>.
    Related source file is "/home/ise/x/lcd/bcd.v".
    Found 16x8-bit Read Only RAM for signal <ascii_0>
    Found 16x8-bit Read Only RAM for signal <ascii_1>
    Found 16x8-bit Read Only RAM for signal <ascii_2>
    Summary:
	inferred   3 RAM(s).
Unit <bcd2ascii> synthesized.

Synthesizing Unit <command_lookup>.
    Related source file is "/home/ise/x/lcd/command_lookup.v".
WARNING:Xst:647 - Input <sel<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'command<0>', unconnected in block 'command_lookup', is tied to its initial value (00011011).
WARNING:Xst:2935 - Signal 'command<1>', unconnected in block 'command_lookup', is tied to its initial value (01011011).
WARNING:Xst:2935 - Signal 'command<2>', unconnected in block 'command_lookup', is tied to its initial value (01101010).
    Summary:
	no macro.
Unit <command_lookup> synthesized.

Synthesizing Unit <Three_Bit_Debouncer>.
    Related source file is "/home/ise/x/lcd/three_bit_debouncer.v".
    Summary:
	no macro.
Unit <Three_Bit_Debouncer> synthesized.

Synthesizing Unit <Debounce_Clk_Div>.
    Related source file is "/home/ise/x/lcd/debounce_clk_div.v".
        cntendval = 16'b1100001101010000
    Found 1-bit register for signal <CLKOUT>.
    Found 16-bit register for signal <cntval>.
    Found 16-bit adder for signal <cntval[15]_GND_11_o_add_2_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <Debounce_Clk_Div> synthesized.

Synthesizing Unit <DFF>.
    Related source file is "/home/ise/x/lcd/dff.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF> synthesized.

Synthesizing Unit <master_interface>.
    Related source file is "/home/ise/x/lcd/master_interface.v".
        stateIdle = 3'b000
        stateClearing = 3'b001
        stateDisplay = 3'b010
        stateWaitRun = 3'b011
        stateWaitSS = 3'b100
        stateFinished = 3'b101
        COUNT_SS_MAX = 12'b111111111111
    Found 3-bit register for signal <prevSTATE>.
    Found 6-bit register for signal <count_sel>.
    Found 8-bit register for signal <send_data>.
    Found 1-bit register for signal <slave_select>.
    Found 12-bit register for signal <count_ss>.
    Found 1-bit register for signal <begin_transmission>.
    Found 1-bit register for signal <exeRst>.
    Found 3-bit register for signal <STATE>.
    Found 6-bit adder for signal <count_sel[5]_GND_13_o_add_19_OUT> created at line 162.
    Found 12-bit adder for signal <count_ss[11]_GND_13_o_add_23_OUT> created at line 179.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <master_interface> synthesized.

Synthesizing Unit <spi_interface>.
    Related source file is "/home/ise/x/lcd/spi_interface.v".
        stateIdle = 2'b00
        stateRxTx = 2'b01
        stateHold = 2'b10
        SPI_CLK_COUNT_MAX = 12'b000111110100
        RX_COUNT_MAX = 4'b1000
    Found 2-bit register for signal <STATE>.
    Found 8-bit register for signal <shift_register>.
    Found 1-bit register for signal <end_transmission>.
    Found 4-bit register for signal <rx_count>.
    Found 1-bit register for signal <sclk_previous>.
    Found 1-bit register for signal <sclk_buffer>.
    Found 12-bit register for signal <spi_clk_count>.
    Found 1-bit register for signal <mosi>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <rx_count[3]_GND_14_o_add_11_OUT> created at line 124.
    Found 12-bit adder for signal <spi_clk_count[11]_GND_14_o_add_42_OUT> created at line 173.
    Found 4-bit comparator greater for signal <rx_count[3]_PWR_15_o_LessThan_7_o> created at line 115
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spi_interface> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 15
 12-bit adder                                          : 2
 16-bit adder                                          : 1
 27-bit adder                                          : 1
 4-bit adder                                           : 8
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 32
 1-bit register                                        : 18
 12-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
 27-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 10
 1-bit comparator not equal                            : 2
 3-bit comparator lessequal                            : 2
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 5
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 6
 12-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Debounce_Clk_Div>.
The following registers are absorbed into counter <cntval>: 1 register on signal <cntval>.
Unit <Debounce_Clk_Div> synthesized (advanced).

Synthesizing (advanced) Unit <bcd2ascii>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ascii_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd_0>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ascii_0>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ascii_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd_1>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ascii_1>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ascii_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd_2>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ascii_2>       |          |
    -----------------------------------------------------------------------
Unit <bcd2ascii> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <l>: 1 register on signal <l>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <enc_Debouncer>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
Unit <enc_Debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <master_interface>.
The following registers are absorbed into counter <count_ss>: 1 register on signal <count_ss>.
Unit <master_interface> synthesized (advanced).

Synthesizing (advanced) Unit <prescaler27>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <prescaler27> synthesized (advanced).

Synthesizing (advanced) Unit <spi_interface>.
The following registers are absorbed into counter <spi_clk_count>: 1 register on signal <spi_clk_count>.
Unit <spi_interface> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 8
 6-bit adder                                           : 1
# Counters                                             : 6
 12-bit up counter                                     : 2
 16-bit up counter                                     : 1
 27-bit up counter                                     : 1
 7-bit up counter                                      : 1
 8-bit updown counter                                  : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Comparators                                          : 10
 1-bit comparator not equal                            : 2
 3-bit comparator lessequal                            : 2
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 5
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <C1/FSM_0> on signal <STATE[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <PmodCLS_Demo> ...

Optimizing unit <counter> ...

Optimizing unit <enc_Debouncer> ...

Optimizing unit <Three_Bit_Debouncer> ...

Optimizing unit <master_interface> ...

Optimizing unit <spi_interface> ...

Optimizing unit <number2bcd> ...
WARNING:Xst:1293 - FF/Latch <C0/send_data_7> has a constant value of 0 in block <PmodCLS_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <C1/spi_clk_count_11> (without init value) has a constant value of 0 in block <PmodCLS_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C1/spi_clk_count_10> (without init value) has a constant value of 0 in block <PmodCLS_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C1/spi_clk_count_9> (without init value) has a constant value of 0 in block <PmodCLS_Demo>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PmodCLS_Demo, actual ratio is 0.

Final Macro Processing ...

Processing Unit <PmodCLS_Demo> :
	Found 3-bit shift register for signal <x1/quadB_delayed_2>.
	Found 2-bit shift register for signal <x1/quadA_delayed_1>.
Unit <PmodCLS_Demo> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 130
 Flip-Flops                                            : 130
# Shift Registers                                      : 2
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PmodCLS_Demo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 335
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 60
#      LUT2                        : 11
#      LUT3                        : 20
#      LUT4                        : 22
#      LUT5                        : 13
#      LUT6                        : 54
#      MUXCY                       : 67
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 132
#      FD                          : 48
#      FDE                         : 2
#      FDR                         : 28
#      FDRE                        : 51
#      FDS                         : 3
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 6
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             132  out of  54576     0%  
 Number of Slice LUTs:                  188  out of  27288     0%  
    Number used as Logic:               186  out of  27288     0%  
    Number used as Memory:                2  out of   6408     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    195
   Number with an unused Flip Flop:      63  out of    195    32%  
   Number with an unused LUT:             7  out of    195     3%  
   Number of fully used LUT-FF pairs:   125  out of    195    64%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  20  out of    218     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
CLK                                | BUFGP                         | 128   |
DebounceInputs/DB_CLK_DIV/CLKOUT   | NONE(DebounceInputs/D0_DFF1/Q)| 6     |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.258ns (Maximum Frequency: 234.847MHz)
   Minimum input arrival time before clock: 3.130ns
   Maximum output required time after clock: 4.045ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.258ns (frequency: 234.847MHz)
  Total number of paths / destination ports: 2181 / 212
-------------------------------------------------------------------------
Delay:               4.258ns (Levels of Logic = 4)
  Source:            C0/count_sel_4 (FF)
  Destination:       C0/count_sel_5 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: C0/count_sel_4 to C0/count_sel_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.943  C0/count_sel_4 (C0/count_sel_4)
     LUT4:I1->O            3   0.205   0.651  C0/count_sel[5]_GND_13_o_equal_13_o<5>11 (C0/count_sel[5]_GND_13_o_equal_13_o<5>1)
     LUT4:I3->O            1   0.205   0.580  C0/_n0164_inv111 (C0/_n0164_inv11)
     LUT5:I4->O            5   0.205   0.715  C0/_n0164_inv1_rstpot (C0/_n0164_inv1_rstpot)
     LUT3:I2->O            1   0.205   0.000  C0/count_sel_3_dpot (C0/count_sel_3_dpot)
     FDRE:D                    0.102          C0/count_sel_3
    ----------------------------------------
    Total                      4.258ns (1.369ns logic, 2.889ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DebounceInputs/DB_CLK_DIV/CLKOUT'
  Clock period: 1.457ns (frequency: 686.436MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.457ns (Levels of Logic = 0)
  Source:            DebounceInputs/D0_DFF1/Q (FF)
  Destination:       DebounceInputs/D0_DFF2/Q (FF)
  Source Clock:      DebounceInputs/DB_CLK_DIV/CLKOUT rising
  Destination Clock: DebounceInputs/DB_CLK_DIV/CLKOUT rising

  Data Path: DebounceInputs/D0_DFF1/Q to DebounceInputs/D0_DFF2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   0.908  DebounceInputs/D0_DFF1/Q (DebounceInputs/D0_DFF1/Q)
     FD:D                      0.102          DebounceInputs/D0_DFF2/Q
    ----------------------------------------
    Total                      1.457ns (0.549ns logic, 0.908ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.130ns (Levels of Logic = 2)
  Source:            JB<10> (PAD)
  Destination:       x1/l_7 (FF)
  Destination Clock: CLK rising

  Data Path: JB<10> to x1/l_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  JB_10_IBUF (JB_10_IBUF)
     LUT2:I1->O            8   0.205   0.802  x1/_n0036_inv1 (x1/_n0036_inv)
     FDRE:CE                   0.322          x1/l_0
    ----------------------------------------
    Total                      3.130ns (1.749ns logic, 1.381ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DebounceInputs/DB_CLK_DIV/CLKOUT'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 1)
  Source:            SW<0> (PAD)
  Destination:       DebounceInputs/D0_DFF1/Q (FF)
  Destination Clock: DebounceInputs/DB_CLK_DIV/CLKOUT rising

  Data Path: SW<0> to DebounceInputs/D0_DFF1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SW_0_IBUF (Led_0_OBUF)
     FD:D                      0.102          DebounceInputs/D0_DFF1/Q
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.045ns (Levels of Logic = 1)
  Source:            x1/l_6 (FF)
  Destination:       bufor<6> (PAD)
  Source Clock:      CLK rising

  Data Path: x1/l_6 to bufor<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.447   1.027  x1/l_6 (x1/l_6)
     OBUF:I->O                 2.571          bufor_6_OBUF (bufor<6>)
    ----------------------------------------
    Total                      4.045ns (3.018ns logic, 1.027ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       Led<0> (PAD)

  Data Path: SW<0> to Led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SW_0_IBUF (Led_0_OBUF)
     OBUF:I->O                 2.571          Led_0_OBUF (Led<0>)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
CLK                             |    4.258|         |         |         |
DebounceInputs/DB_CLK_DIV/CLKOUT|    4.973|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebounceInputs/DB_CLK_DIV/CLKOUT
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
CLK                             |    1.165|         |         |         |
DebounceInputs/DB_CLK_DIV/CLKOUT|    1.457|         |         |         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 22.88 secs
 
--> 


Total memory usage is 386352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    6 (   0 filtered)

