xpm_cdc.sv,systemverilog,xpm,../../../../../../../../opt/Xilinx/Vitis/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../opt/Xilinx/Vitis/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../opt/Xilinx/Vitis/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
axi_uartlite_v2_0_vh_rfs.vhd,vhdl,axi_uartlite_v2_0_25,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/43b7/hdl/axi_uartlite_v2_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
microblaze_v11_0_vh_rfs.vhd,vhdl,microblaze_v11_0_3,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/1efc/hdl/microblaze_v11_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_microblaze_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_1/sim/design_1_microblaze_0_1.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
lmb_v10_v3_0_vh_rfs.vhd,vhdl,lmb_v10_v3_0_11,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_dlmb_v10_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_1/sim/design_1_dlmb_v10_1.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_ilmb_v10_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_1/sim/design_1_ilmb_v10_1.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,vhdl,lmb_bram_if_cntlr_v4_0_18,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_dlmb_bram_if_cntlr_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/sim/design_1_dlmb_bram_if_cntlr_1.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_ilmb_bram_if_cntlr_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/sim/design_1_ilmb_bram_if_cntlr_1.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_lmb_bram_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
mdm_v3_2_vh_rfs.vhd,vhdl,mdm_v3_2_18,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_mdm_1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_1/sim/design_1_mdm_1_1.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_rst_clk_wiz_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_4.srcs/sources_1/bd/design_1/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
