$date
	Fri Sep 25 10:05:25 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PFD_tb $end
$scope module my_PFD $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Resetn $end
$var wire 1 $ res $end
$var reg 1 % QA $end
$var reg 1 & QAN $end
$var reg 1 ' QB $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
1#
0"
0!
$end
#2
0'
1&
0%
0$
0#
#7
1$
1#
#12
0&
1%
1!
#13
1&
0%
1$
0'
1"
#18
0!
#19
0"
#24
0&
1%
1!
#25
1&
0%
1$
0'
1"
#30
0!
#31
0"
#36
0&
1%
1!
#37
1&
0%
1$
0'
1"
#42
0!
#43
0"
#48
1'
1"
#49
0'
1$
1&
0%
1!
#54
0"
#55
0!
#60
1'
1"
#61
0'
1$
1&
0%
1!
#66
0"
#67
0!
#72
1'
1"
#73
0'
1$
1&
0%
1!
#78
0"
#79
0!
#279
