[INFO]: Run Directory: /openlane/designs/invert/runs/run_01
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: designs/invert/runs/run_01/logs/synthesis/1-synthesis.log)...
[INFO]: Running Synthesis (log: designs/invert/runs/run_01/logs/synthesis/2-synthesis.log)...
[INFO]: Running Synthesis (log: designs/invert/runs/run_01/logs/synthesis/3-synthesis.log)...
[INFO]: Executing yosys with Tcl script 'scripts/yosys/synth.tcl'...
[ERROR]: during executing yosys script /openlane/scripts/yosys/synth.tcl
[ERROR]: Log: designs/invert/runs/run_01/logs/synthesis/3-synthesis.log
[ERROR]: Last 10 lines:

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/invert/src/inverter.v
ERROR: No such module: invert
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload 'designs/invert/runs/run_01/issue_reproducible' if you're going to submit an issue.
[INFO]: Calculating runtime...
[INFO]: Saving current set of views in 'designs/invert/runs/run_01/results/final'...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/invert/runs/run_01/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/invert/runs/run_01/reports/metrics.csv'.
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
