timestamp 1731085190
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sar sar_0 0 1 -4029800 1 0 -2071803
use analog_block analog_block_0 0 -1 -4003743 1 0 -2038012
port "DOUT[9]" 18 -4032651 -2119067 -4032635 -2119016 m3
port "DOUT[8]" 17 -4032787 -2119156 -4032771 -2119105 m3
port "DOUT[7]" 16 -4032929 -2119066 -4032913 -2119015 m3
port "DOUT[6]" 15 -4033055 -2119156 -4033039 -2119105 m3
port "DOUT[5]" 14 -4033199 -2119061 -4033183 -2119010 m3
port "DOUT[4]" 13 -4033391 -2119150 -4033375 -2119099 m3
port "DOUT[3]" 12 -4033564 -2119058 -4033548 -2119007 m3
port "DOUT[2]" 11 -4033730 -2119147 -4033714 -2119096 m3
port "DOUT[1]" 10 -4033889 -2119053 -4033873 -2119002 m3
port "DOUT[0]" 9 -4034060 -2119141 -4034044 -2119090 m3
port "EN" 20 -4032041 -2119169 -4032025 -2119118 m3
port "CKO" 8 -4034263 -2119139 -4034247 -2119088 m3
port "VCM" 1 -4037665 -2097914 -4037649 -2097863 m3
port "VIN" 29 -4033670 -1936677 -4033610 -1936503 m2
port "VIP" 28 -4034716 -1936685 -4034656 -1936511 m2
port "CLK" 19 -4032344 -2119148 -4032328 -2119097 m3
port "VSSR" 0 -4037395 -2095468 -4037379 -2095417 m3
port "VDDR" 2 -4037725 -2100597 -4037709 -2100546 m4
port "VDDD" 6 -4038385 -2117362 -4038369 -2117311 m4
port "VDDA" 4 -4038148 -2109263 -4038132 -2109212 m4
port "VSSA" 3 -4037970 -2105209 -4037954 -2105158 m3
port "VSSD" 5 -4038258 -2113223 -4038242 -2113172 m3
node "DOUT[9]" 0 0 -4032651 -2119067 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[8]" 0 0 -4032787 -2119156 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[7]" 0 0 -4032929 -2119066 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[6]" 0 0 -4033055 -2119156 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[5]" 0 0 -4033199 -2119061 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[4]" 0 0 -4033391 -2119150 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[3]" 0 0 -4033564 -2119058 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[2]" 0 0 -4033730 -2119147 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[1]" 0 0 -4033889 -2119053 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[0]" 0 0 -4034060 -2119141 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "EN" 0 0 -4032041 -2119169 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CKO" 0 0 -4034263 -2119139 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4039145_n2058477#" 0 0 -4039145 -2058477 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4039288_n2058276#" 0 0 -4039288 -2058276 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4039443_n2058075#" 0 0 -4039443 -2058075 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4039599_n2057875#" 0 0 -4039599 -2057875 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4039755_n2057675#" 0 0 -4039755 -2057675 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4039911_n2057476#" 0 0 -4039911 -2057476 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4040067_n2057276#" 0 0 -4040067 -2057276 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4040223_n2057075#" 0 0 -4040223 -2057075 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4040378_n2056875#" 0 0 -4040378 -2056875 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4040535_n2056677#" 0 0 -4040535 -2056677 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4029262_n2056473#" 0 0 -4029262 -2056473 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4029106_n2056273#" 0 0 -4029106 -2056273 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4028950_n2056071#" 0 0 -4028950 -2056071 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4028794_n2055873#" 0 0 -4028794 -2055873 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4028639_n2055673#" 0 0 -4028639 -2055673 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4028482_n2055471#" 0 0 -4028482 -2055471 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4028326_n2055271#" 0 0 -4028326 -2055271 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4028171_n2055070#" 0 0 -4028171 -2055070 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4028015_n2054871#" 0 0 -4028015 -2054871 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4027858_n2054672#" 0 0 -4027858 -2054672 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4033669_n2054287#" 0 0 -4033669 -2054287 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4034752_n2054487#" 0 0 -4034752 -2054487 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4042855_n2059477#" 0 0 -4042855 -2059477 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4027962_n2059677#" 0 0 -4027962 -2059677 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4042800_n2059277#" 0 0 -4042800 -2059277 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4027965_n2059877#" 0 0 -4027965 -2059877 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4042763_n2059077#" 0 0 -4042763 -2059077 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4027942_n2060077#" 0 0 -4027942 -2060077 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4042722_n2058877#" 0 0 -4042722 -2058877 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4027930_n2060277#" 0 0 -4027930 -2060277 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4040961_n2045172#" 0 0 -4040961 -2045172 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n4027889_n2060477#" 0 0 -4027889 -2060477 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VCM" 0 0 -4037665 -2097914 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VIN" 0 0 -4033670 -1936677 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VIP" 0 0 -4034716 -1936685 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n4065214_n2086559#" 0 0 -4065214 -2086559 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n4065357_n2086359#" 0 0 -4065357 -2086359 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CLK" 0 0 -4032344 -2119148 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSSR" 0 0 -4037395 -2095468 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDR" 0 0 -4037725 -2100597 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDD" 0 0 -4038385 -2117362 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDA" 0 0 -4038148 -2109263 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSSA" 0 0 -4037970 -2105209 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSSD" 0 0 -4038258 -2113223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n4043292_n2088165#" 0 0 -4043292 -2088165 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n4037134_n2052864#" 0 0 -4037134 -2052864 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n4064550_n2038038#" 0 0 -4064550 -2038038 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n4037056_n1969535#" 0 0 -4037056 -1969535 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n4033521_n1964754#" 0 0 -4033521 -1964754 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n4036549_n1964754#" 0 0 -4036549 -1964754 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x13/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x9/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x9/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_0/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[0]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x11/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x11/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x3[1]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_1/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[2]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x13/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x13/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_0/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_2_1/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x4[3]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x11/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[4]/x1/x11/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_0/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x11/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x11/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x9/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x6[5]/x1/x9/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_4_1/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x13/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x13/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_0/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[6]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_8_1/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x11/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x8[7]/x1/x11/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x11/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x11/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x10[8]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/x2[0]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_16_0/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/cdac_sw_1_2/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x13/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x13/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x9/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x9/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_0/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[0]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x11/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x11/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x3[1]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_1/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[2]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x13/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x13/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_0/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_2_1/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x4[3]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x11/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[4]/x1/x11/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_0/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x11/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x11/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x9/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x6[5]/x1/x9/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_4_1/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x13/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x13/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_0/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[6]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_8_1/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x11/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x8[7]/x1/x11/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x11/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x11/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x2/VGND"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x2/VGND" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x10[8]/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x13/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/x2[0]/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x7/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x7/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x6/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x6/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x8/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x8/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x10/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x10/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x11/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x11/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x9/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x9/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x3/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x3/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x5/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x5/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x2/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x2/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x1/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x1/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x4/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x1/x4/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x3/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_16_0/x3/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x12/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x12/VNB" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/vssa"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/vssa" "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x13/VNB"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/cdac_sw_1_2/x1/x13/VNB" "analog_block_0/cdac_10b_0/VSREF"
merge "analog_block_0/cdac_10b_0/VSREF" "analog_block_0/w_n26_28#"
merge "analog_block_0/w_n26_28#" "w_n4064550_n2038038#"
merge "analog_block_0/SWP[1]" "sar_0/SWP[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWP[1]" "m2_n4040378_n2056875#"
merge "analog_block_0/COMP_N" "sar_0/COMP_N" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/COMP_N" "m2_n4033669_n2054287#"
merge "sar_0/auto_sampling_0/x4/VNB" "sar_0/cyclic_flag_0/flip_flop_5_1/x1/VNB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/cyclic_flag_0/flip_flop_5_1/x1/VNB" "sar_0/cyclic_flag_0/flip_flop_5_1/x1/VGND"
merge "sar_0/cyclic_flag_0/flip_flop_5_1/x1/VGND" "sar_0/out_latch_0/flip_flop_5_latch_1/x1/VNB"
merge "sar_0/out_latch_0/flip_flop_5_latch_1/x1/VNB" "sar_0/out_latch_0/and_latch_0/x1/VNB"
merge "sar_0/out_latch_0/and_latch_0/x1/VNB" "sar_0/out_latch_0/flip_flop_5_latch_1/x1/VGND"
merge "sar_0/out_latch_0/flip_flop_5_latch_1/x1/VGND" "sar_0/auto_sampling_0/x21/VNB"
merge "sar_0/auto_sampling_0/x21/VNB" "sar_0/auto_sampling_0/x11/VNB"
merge "sar_0/auto_sampling_0/x11/VNB" "sar_0/auto_sampling_0/x11/VGND"
merge "sar_0/auto_sampling_0/x11/VGND" "sar_0/auto_sampling_0/x21/VGND"
merge "sar_0/auto_sampling_0/x21/VGND" "sar_0/cyclic_flag_0/flip_flop_5_0/x6/VNB"
merge "sar_0/cyclic_flag_0/flip_flop_5_0/x6/VNB" "sar_0/cyclic_flag_0/flip_flop_5_1/x2/VNB"
merge "sar_0/cyclic_flag_0/flip_flop_5_1/x2/VNB" "sar_0/out_latch_0/flip_flop_5_latch_0/x6/VNB"
merge "sar_0/out_latch_0/flip_flop_5_latch_0/x6/VNB" "sar_0/out_latch_0/flip_flop_5_latch_1/x2/VNB"
merge "sar_0/out_latch_0/flip_flop_5_latch_1/x2/VNB" "sar_0/cdac_ctrl_0/x1[9]/VNB"
merge "sar_0/cdac_ctrl_0/x1[9]/VNB" "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_8/VNB"
merge "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_8/VNB" "sar_0/auto_sampling_0/x16/VNB"
merge "sar_0/auto_sampling_0/x16/VNB" "sar_0/auto_sampling_0/x5/VNB"
merge "sar_0/auto_sampling_0/x5/VNB" "sar_0/auto_sampling_0/x5/VGND"
merge "sar_0/auto_sampling_0/x5/VGND" "sar_0/auto_sampling_0/x16/VGND"
merge "sar_0/auto_sampling_0/x16/VGND" "sar_0/cyclic_flag_0/flip_flop_5_0/x4/VNB"
merge "sar_0/cyclic_flag_0/flip_flop_5_0/x4/VNB" "sar_0/cyclic_flag_0/flip_flop_5_1/x3/VNB"
merge "sar_0/cyclic_flag_0/flip_flop_5_1/x3/VNB" "sar_0/cdac_ctrl_0/x1[8]/VNB"
merge "sar_0/cdac_ctrl_0/x1[8]/VNB" "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_9/VNB"
merge "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_9/VNB" "sar_0/auto_sampling_0/x3/VGND"
merge "sar_0/auto_sampling_0/x3/VGND" "sar_0/auto_sampling_0/x15/VGND"
merge "sar_0/auto_sampling_0/x15/VGND" "sar_0/out_latch_0/flip_flop_5_latch_0/x4/VNB"
merge "sar_0/out_latch_0/flip_flop_5_latch_0/x4/VNB" "sar_0/out_latch_0/flip_flop_5_latch_1/x3/VNB"
merge "sar_0/out_latch_0/flip_flop_5_latch_1/x3/VNB" "sar_0/auto_sampling_0/x15/VNB"
merge "sar_0/auto_sampling_0/x15/VNB" "sar_0/auto_sampling_0/x3/VNB"
merge "sar_0/auto_sampling_0/x3/VNB" "sar_0/cyclic_flag_0/flip_flop_5_0/x3/VNB"
merge "sar_0/cyclic_flag_0/flip_flop_5_0/x3/VNB" "sar_0/cyclic_flag_0/flip_flop_5_1/x4/VNB"
merge "sar_0/cyclic_flag_0/flip_flop_5_1/x4/VNB" "sar_0/out_latch_0/flip_flop_5_latch_0/x3/VNB"
merge "sar_0/out_latch_0/flip_flop_5_latch_0/x3/VNB" "sar_0/out_latch_0/flip_flop_5_latch_1/x4/VNB"
merge "sar_0/out_latch_0/flip_flop_5_latch_1/x4/VNB" "sar_0/cdac_ctrl_0/x1[7]/VNB"
merge "sar_0/cdac_ctrl_0/x1[7]/VNB" "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_6/VNB"
merge "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_6/VNB" "sar_0/auto_sampling_0/x14/VNB"
merge "sar_0/auto_sampling_0/x14/VNB" "sar_0/auto_sampling_0/x2/VNB"
merge "sar_0/auto_sampling_0/x2/VNB" "sar_0/auto_sampling_0/x2/VGND"
merge "sar_0/auto_sampling_0/x2/VGND" "sar_0/auto_sampling_0/x14/VGND"
merge "sar_0/auto_sampling_0/x14/VGND" "sar_0/auto_sampling_0/x25/VNB"
merge "sar_0/auto_sampling_0/x25/VNB" "sar_0/auto_sampling_0/x24/VGND"
merge "sar_0/auto_sampling_0/x24/VGND" "sar_0/cyclic_flag_0/flip_flop_5_0/x2/VNB"
merge "sar_0/cyclic_flag_0/flip_flop_5_0/x2/VNB" "sar_0/cyclic_flag_0/flip_flop_5_1/x6/VNB"
merge "sar_0/cyclic_flag_0/flip_flop_5_1/x6/VNB" "sar_0/out_latch_0/flip_flop_5_latch_0/x2/VNB"
merge "sar_0/out_latch_0/flip_flop_5_latch_0/x2/VNB" "sar_0/out_latch_0/flip_flop_5_latch_1/x6/VNB"
merge "sar_0/out_latch_0/flip_flop_5_latch_1/x6/VNB" "sar_0/cdac_ctrl_0/x1[6]/VNB"
merge "sar_0/cdac_ctrl_0/x1[6]/VNB" "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_7/VNB"
merge "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_7/VNB" "sar_0/auto_sampling_0/x13/VNB"
merge "sar_0/auto_sampling_0/x13/VNB" "sar_0/auto_sampling_0/x1/VNB"
merge "sar_0/auto_sampling_0/x1/VNB" "sar_0/auto_sampling_0/x1/VGND"
merge "sar_0/auto_sampling_0/x1/VGND" "sar_0/auto_sampling_0/x13/VGND"
merge "sar_0/auto_sampling_0/x13/VGND" "sar_0/auto_sampling_0/x23/VNB"
merge "sar_0/auto_sampling_0/x23/VNB" "sar_0/auto_sampling_0/x24/VNB"
merge "sar_0/auto_sampling_0/x24/VNB" "sar_0/auto_sampling_0/x22/VNB"
merge "sar_0/auto_sampling_0/x22/VNB" "sar_0/cdac_ctrl_0/x1[5]/VNB"
merge "sar_0/cdac_ctrl_0/x1[5]/VNB" "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_4/VNB"
merge "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_4/VNB" "sar_0/auto_sampling_0/x7/VGND"
merge "sar_0/auto_sampling_0/x7/VGND" "sar_0/cyclic_flag_0/flip_flop_5_0/x1/VNB"
merge "sar_0/cyclic_flag_0/flip_flop_5_0/x1/VNB" "sar_0/cyclic_flag_0/buf_0/x5/VNB"
merge "sar_0/cyclic_flag_0/buf_0/x5/VNB" "sar_0/cyclic_flag_0/VSSD"
merge "sar_0/cyclic_flag_0/VSSD" "sar_0/out_latch_0/flip_flop_5_latch_0/x1/VNB"
merge "sar_0/out_latch_0/flip_flop_5_latch_0/x1/VNB" "sar_0/out_latch_0/VSSD"
merge "sar_0/out_latch_0/VSSD" "sar_0/auto_sampling_0/x12/VNB"
merge "sar_0/auto_sampling_0/x12/VNB" "sar_0/auto_sampling_0/x7/VNB"
merge "sar_0/auto_sampling_0/x7/VNB" "sar_0/auto_sampling_0/x12/VGND"
merge "sar_0/auto_sampling_0/x12/VGND" "sar_0/cdac_ctrl_0/x1[4]/VNB"
merge "sar_0/cdac_ctrl_0/x1[4]/VNB" "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_5/VNB"
merge "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_5/VNB" "sar_0/cdac_ctrl_0/x1[3]/VNB"
merge "sar_0/cdac_ctrl_0/x1[3]/VNB" "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_2/VNB"
merge "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_2/VNB" "sar_0/cdac_ctrl_0/x1[2]/VNB"
merge "sar_0/cdac_ctrl_0/x1[2]/VNB" "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_3/VNB"
merge "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_3/VNB" "sar_0/cdac_ctrl_0/x1[1]/VNB"
merge "sar_0/cdac_ctrl_0/x1[1]/VNB" "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_0/VNB"
merge "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_0/VNB" "sar_0/cdac_ctrl_0/x1[0]/VNB"
merge "sar_0/cdac_ctrl_0/x1[0]/VNB" "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_1/VNB"
merge "sar_0/cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_1/VNB" "sar_0/cdac_ctrl_0/x1/VNB"
merge "sar_0/cdac_ctrl_0/x1/VNB" "sar_0/cdac_ctrl_0/x2/VNB"
merge "sar_0/cdac_ctrl_0/x2/VNB" "sar_0/cdac_ctrl_0/VSSD"
merge "sar_0/cdac_ctrl_0/VSSD" "sar_0/w_n16362_n13492#"
merge "sar_0/w_n16362_n13492#" "w_n4043292_n2088165#"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/m1_135334_n16916#" "analog_block_0/cdac_10b_0/single_10b_cdac_0/vsref" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/vsref" "analog_block_0/cdac_10b_0/single_10b_cdac_1/m1_135334_n16916#"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/m1_135334_n16916#" "analog_block_0/cdac_10b_0/single_10b_cdac_1/vsref"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/vsref" "analog_block_0/VSSR"
merge "analog_block_0/VSSR" "VSSR"
merge "analog_block_0/VSUBS" "sar_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/VSUBS" "VSUBS"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/m1_135334_n16372#" "analog_block_0/cdac_10b_0/single_10b_cdac_0/vdref" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/vdref" "analog_block_0/cdac_10b_0/single_10b_cdac_1/m1_135334_n16372#"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/m1_135334_n16372#" "analog_block_0/cdac_10b_0/single_10b_cdac_1/vdref"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/vdref" "analog_block_0/VDDR"
merge "analog_block_0/VDDR" "VDDR"
merge "analog_block_0/tdc_0/delay_element_0/vss" "analog_block_0/tdc_0/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/tdc_0/vssa" "analog_block_0/tdc_0/sky130_fd_sc_hd__inv_8_0/VNB"
merge "analog_block_0/tdc_0/sky130_fd_sc_hd__inv_8_0/VNB" "analog_block_0/tdc_0/sky130_fd_sc_hd__inv_8_1/VNB"
merge "analog_block_0/tdc_0/sky130_fd_sc_hd__inv_8_1/VNB" "analog_block_0/tdc_0/phase_detector_0/sky130_fd_sc_hd__nand2_1_1/VNB"
merge "analog_block_0/tdc_0/phase_detector_0/sky130_fd_sc_hd__nand2_1_1/VNB" "analog_block_0/tdc_0/phase_detector_0/sky130_fd_sc_hd__nand2_1_0/VNB"
merge "analog_block_0/tdc_0/phase_detector_0/sky130_fd_sc_hd__nand2_1_0/VNB" "analog_block_0/tdc_0/phase_detector_0/VSSA"
merge "analog_block_0/tdc_0/phase_detector_0/VSSA" "analog_block_0/w_n14852_27436#"
merge "analog_block_0/w_n14852_27436#" "w_n4037134_n2052864#"
merge "analog_block_0/SWN[7]" "sar_0/SWN[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWN[7]" "m2_n4028950_n2056071#"
merge "analog_block_0/SWN[8]" "sar_0/SWN[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWN[8]" "m2_n4029106_n2056273#"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/m1_135326_n18708#" "analog_block_0/cdac_10b_0/single_10b_cdac_1/m1_135326_n18708#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/m1_135326_n18708#" "analog_block_0/cdac_10b_0/single_10b_cdac_0/vcm"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_0/vcm" "analog_block_0/cdac_10b_0/single_10b_cdac_1/vcm"
merge "analog_block_0/cdac_10b_0/single_10b_cdac_1/vcm" "analog_block_0/VCM"
merge "analog_block_0/VCM" "VCM"
merge "analog_block_0/SWP[0]" "sar_0/SWP[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWP[0]" "m2_n4040535_n2056677#"
merge "analog_block_0/SWN[4]" "sar_0/SWN[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWN[4]" "m2_n4028482_n2055471#"
merge "analog_block_0/CF[1]" "sar_0/CF[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CF[1]" "m2_n4027930_n2060277#"
merge "analog_block_0/CF[9]" "sar_0/CF[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CF[9]" "m2_n4040961_n2045172#"
merge "analog_block_0/w_73258_31062#" "w_n4036549_n1964754#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/CF[0]" "sar_0/CF[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CF[0]" "m2_n4027889_n2060477#"
merge "analog_block_0/SWN[9]" "sar_0/SWN[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWN[9]" "m2_n4029262_n2056473#"
merge "analog_block_0/SWN[2]" "sar_0/SWN[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWN[2]" "m2_n4028171_n2055070#"
merge "analog_block_0/CLKS" "sar_0/CLKS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CLKS" "m1_n4065357_n2086359#"
merge "analog_block_0/bsw_diff_0/VDD" "analog_block_0/VDDA" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/VDDA" "VDDA"
merge "sar_0/VSSD" "VSSD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/CF[8]" "sar_0/CF[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CF[8]" "m2_n4042722_n2058877#"
merge "sar_0/DOUT[9]" "DOUT[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/CF[6]" "sar_0/CF[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CF[6]" "m2_n4042800_n2059277#"
merge "analog_block_0/CF[5]" "sar_0/CF[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CF[5]" "m2_n4042855_n2059477#"
merge "analog_block_0/CF[3]" "sar_0/CF[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CF[3]" "m2_n4027965_n2059877#"
merge "analog_block_0/CF[7]" "sar_0/CF[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CF[7]" "m2_n4042763_n2059077#"
merge "sar_0/DOUT[8]" "DOUT[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/DOUT[7]" "DOUT[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/CF[4]" "sar_0/CF[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CF[4]" "m2_n4027962_n2059677#"
merge "analog_block_0/SWN[6]" "sar_0/SWN[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWN[6]" "m2_n4028794_n2055873#"
merge "sar_0/VDDD" "VDDD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/COMP_P" "sar_0/COMP_P" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/COMP_P" "m2_n4034752_n2054487#"
merge "sar_0/DOUT[6]" "DOUT[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/SWN[5]" "sar_0/SWN[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWN[5]" "m2_n4028639_n2055673#"
merge "sar_0/DOUT[5]" "DOUT[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/VSSA" "VSSA" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/EN" "EN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/CLK" "sar_0/CLK" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CLK" "CLK"
merge "analog_block_0/SWP[9]" "sar_0/SWP[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWP[9]" "m2_n4039145_n2058477#"
merge "analog_block_0/CLKSB" "sar_0/CLKSB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CLKSB" "m1_n4065214_n2086559#"
merge "sar_0/DOUT[4]" "DOUT[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/SWN[3]" "sar_0/SWN[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWN[3]" "m2_n4028326_n2055271#"
merge "analog_block_0/CF[2]" "sar_0/CF[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CF[2]" "m2_n4027942_n2060077#"
merge "analog_block_0/SWP[8]" "sar_0/SWP[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWP[8]" "m2_n4039288_n2058276#"
merge "sar_0/DOUT[3]" "DOUT[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/SWP[3]" "sar_0/SWP[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWP[3]" "m2_n4040067_n2057276#"
merge "analog_block_0/SWP[5]" "sar_0/SWP[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWP[5]" "m2_n4039755_n2057675#"
merge "analog_block_0/SWP[7]" "sar_0/SWP[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWP[7]" "m2_n4039443_n2058075#"
merge "sar_0/DOUT[2]" "DOUT[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/SWN[1]" "sar_0/SWN[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWN[1]" "m2_n4028015_n2054871#"
merge "analog_block_0/VIN" "VIN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/SWP[6]" "sar_0/SWP[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWP[6]" "m2_n4039599_n2057875#"
merge "sar_0/DOUT[1]" "DOUT[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/SWN[0]" "sar_0/SWN[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWN[0]" "m2_n4027858_n2054672#"
merge "sar_0/DOUT[0]" "DOUT[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/VIP" "VIP" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/CKO" "CKO" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/SWP[4]" "sar_0/SWP[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWP[4]" "m2_n4039911_n2057476#"
merge "analog_block_0/w_73258_28036#" "w_n4033521_n1964754#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/SWP[2]" "sar_0/SWP[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sar_0/SWP[2]" "m2_n4040223_n2057075#"
merge "analog_block_0/bsw_diff_0/VSS" "analog_block_0/w_68477_27523#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "analog_block_0/w_68477_27523#" "w_n4037056_n1969535#"
