Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /mnt/hdd/.tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3ec2515e5693448d8d6a21f54ddde6d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ripple_adder_tb_behav xil_defaultlib.ripple_adder_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.and2 [and2_default]
Compiling architecture structural of entity xil_defaultlib.xor2 [xor2_default]
Compiling architecture structural of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture structural of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.n_adder [n_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_adder_tb
Built simulation snapshot ripple_adder_tb_behav
