Warning: unmatched constraint 'LED' (on line 1)
Info: constrained 'clk' to bel 'X0/Y8/io1'
Info: constrained 'RX' to bel 'X7/Y17/io0'
Info: constrained 'TX' to bel 'X6/Y17/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      252 LCs used as LUT4 only
Info:      158 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      144 LCs used as DFF only
Info: Packing carries..
Info:        5 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        1 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 304)
Info: promoting uch.nl2tx_flag_SB_LUT4_I0_O_SB_LUT4_I2_I3[0] [reset] (fanout 19)
Info: promoting uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0] [reset] (fanout 16)
Info: promoting umc.S_SB_LUT4_I3_1_O[0] [cen] (fanout 17)
Info: promoting uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I3_O[1] [cen] (fanout 16)
Info: Constraining chains...
Info:       20 LCs used to legalise carry chains.
Info: Checksum: 0xb54deaae

Info: Device utilisation:
Info: 	         ICESTORM_LC:     580/   1280    45%
Info: 	        ICESTORM_RAM:       1/     16     6%
Info: 	               SB_IO:       3/    112     2%
Info: 	               SB_GB:       5/      8    62%
Info: 	        ICESTORM_PLL:       0/      1     0%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 3 cells based on constraints.
Info: Creating initial analytic placement for 468 cells, random placement wirelen = 7092.
Info:     at initial placer iter 0, wirelen = 98
Info:     at initial placer iter 1, wirelen = 53
Info:     at initial placer iter 2, wirelen = 121
Info:     at initial placer iter 3, wirelen = 47
Info: Running main analytical placer, max placement attempts per cell = 43365.
Info:     at iteration #1, type ALL: wirelen solved = 105, spread = 1810, legal = 2345; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 110, spread = 1872, legal = 2232; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 158, spread = 1775, legal = 2401; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 191, spread = 1791, legal = 2285; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 231, spread = 1617, legal = 2125; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 324, spread = 1512, legal = 2151; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 347, spread = 1601, legal = 2103; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 450, spread = 1358, legal = 2037; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 396, spread = 1411, legal = 2124; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 460, spread = 1506, legal = 2179; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 532, spread = 1386, legal = 2119; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 515, spread = 1522, legal = 2202; time = 0.01s
Info:     at iteration #13, type ALL: wirelen solved = 546, spread = 1372, legal = 2143; time = 0.01s
Info: HeAP Placer Time: 0.17s
Info:   of which solving equations: 0.10s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.04s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 235, wirelen = 2037
Info:   at iteration #5: temp = 0.000000, timing cost = 131, wirelen = 1596
Info:   at iteration #10: temp = 0.000000, timing cost = 159, wirelen = 1496
Info:   at iteration #15: temp = 0.000000, timing cost = 165, wirelen = 1457
Info:   at iteration #20: temp = 0.000000, timing cost = 105, wirelen = 1385
Info:   at iteration #24: temp = 0.000000, timing cost = 158, wirelen = 1364 
Info: SA placement time 0.23s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 77.21 MHz (PASS at 48.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 2.62 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.29 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [  7881,   8445) |+
Info: [  8445,   9009) |********+
Info: [  9009,   9573) |**+
Info: [  9573,  10137) |*******************+
Info: [ 10137,  10701) |**********************+
Info: [ 10701,  11265) |***********+
Info: [ 11265,  11829) |*************************+
Info: [ 11829,  12393) |********+
Info: [ 12393,  12957) |***********+
Info: [ 12957,  13521) |****************+
Info: [ 13521,  14085) |************************+
Info: [ 14085,  14649) |**********+
Info: [ 14649,  15213) |**********************************+
Info: [ 15213,  15777) |*************************+
Info: [ 15777,  16341) |************************************+
Info: [ 16341,  16905) |******************************+
Info: [ 16905,  17469) |*********************************************************+
Info: [ 17469,  18033) |****************************************+
Info: [ 18033,  18597) |************************************************************ 
Info: [ 18597,  19161) |*******************************+
Info: Checksum: 0xa997fc05

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1698 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      205        767 |  205   767 |       930|       0.08       0.08|
Info:       2000 |      454       1447 |  249   680 |       236|       0.06       0.14|
Info:       2289 |      496       1695 |   42   248 |         0|       0.02       0.16|
Info: Routing complete.
Info: Router1 time 0.16s
Info: Checksum: 0x18092eaa

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source uch.ueu._b_SB_DFFE_Q_2_D_SB_LUT4_O_LC.O
Info:    routing  1.96  2.76 Net uch.echo_en_SB_DFFE_Q_D_SB_LUT4_O_1_I3[0] (8,3) -> (9,7)
Info:                          Sink uch.ueu.rbuf[2]_SB_LUT4_I1_2_LC.I3
Info:                          Defined in:
Info:                               ./uart_echo_unit.v:57.25-57.27
Info:      logic  0.47  3.22 Source uch.ueu.rbuf[2]_SB_LUT4_I1_2_LC.O
Info:    routing  0.87  4.09 Net uch.ueu.rbuf[0]_SB_LUT4_I1_2_O[1] (9,7) -> (9,8)
Info:                          Sink uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  4.65 Source uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:    routing  0.87  5.51 Net uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3] (9,8) -> (8,8)
Info:                          Sink uch.ueu.tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_2_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  5.98 Source uch.ueu.tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_2_LC.O
Info:    routing  0.87  6.84 Net uch.ueu.tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2] (8,8) -> (8,7)
Info:                          Sink uch.ueu.tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  7.31 Source uch.ueu.tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:    routing  0.87  8.18 Net uch.echo_en_SB_LUT4_I1_2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3] (8,7) -> (7,7)
Info:                          Sink uch.echo_en_SB_LUT4_I1_2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  8.64 Source uch.echo_en_SB_LUT4_I1_2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:    routing  1.88  10.52 Net uch.echo_en_SB_LUT4_I1_2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2] (7,7) -> (11,6)
Info:                          Sink uch.echo_en_SB_LUT4_I1_O_SB_LUT4_I1_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  11.08 Source uch.echo_en_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:    routing  2.70  13.78 Net uch.echo_en_SB_LUT4_I1_O_SB_LUT4_I1_O (11,6) -> (12,5)
Info:                          Sink uch.ueu.line_len_SB_DFFESR_Q_6_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  13.88 Source uch.ueu.line_len_SB_DFFESR_Q_6_D_SB_LUT4_O_LC.CEN
Info: 3.87 ns logic, 10.01 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source RX$sb_io.D_IN_0
Info:    routing  2.36  2.36 Net RX$SB_IO_IN (7,17) -> (8,12)
Info:                          Sink RX_SB_LUT4_I3_LC.I3
Info:                          Defined in:
Info:                               ../../lib/uart/uart_rx.v:30.8-30.10
Info:      setup  0.50  2.86 Source RX_SB_LUT4_I3_LC.I3
Info: 0.50 ns logic, 2.36 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source uch.utx.tx_state_SB_DFFESR_Q_3_D_SB_LUT4_O_LC.O
Info:    routing  0.87  1.66 Net uch.utx.tx_state[3] (7,11) -> (6,12)
Info:                          Sink TX_SB_LUT4_O_LC.I1
Info:                          Defined in:
Info:                               ../../lib/uart/uart_tx.v:47.11-47.19
Info:      logic  0.59  2.25 Source TX_SB_LUT4_O_LC.O
Info:    routing  1.96  4.21 Net TX$SB_IO_OUT (6,12) -> (6,17)
Info:                          Sink TX$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               ../../lib/uart/uart_tx.v:30.13-30.15
Info: 1.38 ns logic, 2.83 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 72.03 MHz (PASS at 48.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 2.86 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.21 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [  6949,   7556) |***+
Info: [  7556,   8163) |+
Info: [  8163,   8770) | 
Info: [  8770,   9377) |**********+
Info: [  9377,   9984) |************************+
Info: [  9984,  10591) |******+
Info: [ 10591,  11198) |***************+
Info: [ 11198,  11805) |************+
Info: [ 11805,  12412) |*************+
Info: [ 12412,  13019) |******+
Info: [ 13019,  13626) |***************+
Info: [ 13626,  14233) |*****************************+
Info: [ 14233,  14840) |***************************+
Info: [ 14840,  15447) |*********************************************************+
Info: [ 15447,  16054) |***************************************+
Info: [ 16054,  16661) |*********************************+
Info: [ 16661,  17268) |****************************************************+
Info: [ 17268,  17875) |*****************************************************+
Info: [ 17875,  18482) |************************************************************ 
Info: [ 18482,  19089) |************************************************+
1 warning, 0 errors

Info: Program finished normally.
