
lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006360  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000031c  080064f0  080064f0  000164f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800680c  0800680c  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  0800680c  0800680c  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800680c  0800680c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800680c  0800680c  0001680c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006810  08006810  00016810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006814  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00000190  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000204  20000204  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   000119a8  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025f0  00000000  00000000  00031a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d90  00000000  00000000  00034040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c88  00000000  00000000  00034dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ef0  00000000  00000000  00035a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001170c  00000000  00000000  00057948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c4e94  00000000  00000000  00069054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012dee8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000476c  00000000  00000000  0012df3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080064d8 	.word	0x080064d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080064d8 	.word	0x080064d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <ds18b20_read_address>:
//{
//  return wire_init();
//}

HAL_StatusTypeDef ds18b20_read_address(uint8_t* rom_code)
{
 8000b6c:	b590      	push	{r4, r7, lr}
 8000b6e:	b085      	sub	sp, #20
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t crc;

  if (wire_reset() != HAL_OK)
 8000b74:	f000 fd94 	bl	80016a0 <wire_reset>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <ds18b20_read_address+0x16>
    return HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	e021      	b.n	8000bc6 <ds18b20_read_address+0x5a>

  wire_write(DS18B20_READ_ROM);
 8000b82:	2033      	movs	r0, #51	; 0x33
 8000b84:	f000 fe16 	bl	80017b4 <wire_write>

  for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	e009      	b.n	8000ba2 <ds18b20_read_address+0x36>
    rom_code[i] = wire_read();
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	687a      	ldr	r2, [r7, #4]
 8000b92:	18d4      	adds	r4, r2, r3
 8000b94:	f000 fdcc 	bl	8001730 <wire_read>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	2b07      	cmp	r3, #7
 8000ba6:	ddf2      	ble.n	8000b8e <ds18b20_read_address+0x22>

  crc = wire_crc(rom_code, DS18B20_ROM_CODE_SIZE - 1);
 8000ba8:	2107      	movs	r1, #7
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f000 fe4a 	bl	8001844 <wire_crc>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	72fb      	strb	r3, [r7, #11]
  if (rom_code[DS18B20_ROM_CODE_SIZE - 1] == crc)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3307      	adds	r3, #7
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	7afa      	ldrb	r2, [r7, #11]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d101      	bne.n	8000bc4 <ds18b20_read_address+0x58>
    return HAL_OK;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	e000      	b.n	8000bc6 <ds18b20_read_address+0x5a>
  else
    return HAL_ERROR;
 8000bc4:	2301      	movs	r3, #1
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3714      	adds	r7, #20
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd90      	pop	{r4, r7, pc}

08000bce <send_cmd>:

static HAL_StatusTypeDef send_cmd(uint8_t cmd)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b082      	sub	sp, #8
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	71fb      	strb	r3, [r7, #7]
  if (wire_reset() != HAL_OK)
 8000bd8:	f000 fd62 	bl	80016a0 <wire_reset>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <send_cmd+0x18>
    return HAL_ERROR;
 8000be2:	2301      	movs	r3, #1
 8000be4:	e007      	b.n	8000bf6 <send_cmd+0x28>

  wire_write(DS18B20_SKIP_ROM);
 8000be6:	20cc      	movs	r0, #204	; 0xcc
 8000be8:	f000 fde4 	bl	80017b4 <wire_write>

  wire_write(cmd);
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f000 fde0 	bl	80017b4 <wire_write>
  return HAL_OK;
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <ds18b20_start_measure>:

HAL_StatusTypeDef ds18b20_start_measure()
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	af00      	add	r7, sp, #0
  return send_cmd(DS18B20_CONVERT_T);
 8000c02:	2044      	movs	r0, #68	; 0x44
 8000c04:	f7ff ffe3 	bl	8000bce <send_cmd>
 8000c08:	4603      	mov	r3, r0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <ds18b20_read_scratchpad>:

static HAL_StatusTypeDef ds18b20_read_scratchpad(uint8_t* scratchpad)
{
 8000c0e:	b590      	push	{r4, r7, lr}
 8000c10:	b085      	sub	sp, #20
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t crc;

  if (send_cmd(DS18B20_READ_SCRATCHPAD) != HAL_OK)
 8000c16:	20be      	movs	r0, #190	; 0xbe
 8000c18:	f7ff ffd9 	bl	8000bce <send_cmd>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <ds18b20_read_scratchpad+0x18>
    return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e01e      	b.n	8000c64 <ds18b20_read_scratchpad+0x56>

  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	e009      	b.n	8000c40 <ds18b20_read_scratchpad+0x32>
    scratchpad[i] = wire_read();
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	18d4      	adds	r4, r2, r3
 8000c32:	f000 fd7d 	bl	8001730 <wire_read>
 8000c36:	4603      	mov	r3, r0
 8000c38:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	2b08      	cmp	r3, #8
 8000c44:	ddf2      	ble.n	8000c2c <ds18b20_read_scratchpad+0x1e>

  crc = wire_crc(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 8000c46:	2108      	movs	r1, #8
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	f000 fdfb 	bl	8001844 <wire_crc>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	72fb      	strb	r3, [r7, #11]
  if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	3308      	adds	r3, #8
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	7afa      	ldrb	r2, [r7, #11]
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	d101      	bne.n	8000c62 <ds18b20_read_scratchpad+0x54>
    return HAL_OK;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e000      	b.n	8000c64 <ds18b20_read_scratchpad+0x56>
  else
    return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3714      	adds	r7, #20
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd90      	pop	{r4, r7, pc}

08000c6c <ds18b20_get_temp>:

float ds18b20_get_temp()
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  int16_t temp;

  if (ds18b20_read_scratchpad(scratchpad) != HAL_OK)
 8000c72:	1d3b      	adds	r3, r7, #4
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff ffca 	bl	8000c0e <ds18b20_read_scratchpad>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d002      	beq.n	8000c86 <ds18b20_get_temp+0x1a>
    return 85.0f;
 8000c80:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8000cac <ds18b20_get_temp+0x40>
 8000c84:	e00b      	b.n	8000c9e <ds18b20_get_temp+0x32>
 8000c86:	88bb      	ldrh	r3, [r7, #4]

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 8000c88:	807b      	strh	r3, [r7, #2]

  return temp / 16.0f;
 8000c8a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c8e:	ee07 3a90 	vmov	s15, r3
 8000c92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c96:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8000c9a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c9e:	eef0 7a47 	vmov.f32	s15, s14
}
 8000ca2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ca6:	3710      	adds	r7, #16
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	42aa0000 	.word	0x42aa0000

08000cb0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08a      	sub	sp, #40	; 0x28
 8000cb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb6:	f107 0314 	add.w	r3, r7, #20
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]
 8000cc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc6:	4b35      	ldr	r3, [pc, #212]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000cc8:	695b      	ldr	r3, [r3, #20]
 8000cca:	4a34      	ldr	r2, [pc, #208]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000ccc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000cd0:	6153      	str	r3, [r2, #20]
 8000cd2:	4b32      	ldr	r3, [pc, #200]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000cd4:	695b      	ldr	r3, [r3, #20]
 8000cd6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000cda:	613b      	str	r3, [r7, #16]
 8000cdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cde:	4b2f      	ldr	r3, [pc, #188]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000ce0:	695b      	ldr	r3, [r3, #20]
 8000ce2:	4a2e      	ldr	r2, [pc, #184]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000ce4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ce8:	6153      	str	r3, [r2, #20]
 8000cea:	4b2c      	ldr	r3, [pc, #176]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000cec:	695b      	ldr	r3, [r3, #20]
 8000cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cf2:	60fb      	str	r3, [r7, #12]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	4b29      	ldr	r3, [pc, #164]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000cf8:	695b      	ldr	r3, [r3, #20]
 8000cfa:	4a28      	ldr	r2, [pc, #160]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d00:	6153      	str	r3, [r2, #20]
 8000d02:	4b26      	ldr	r3, [pc, #152]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0e:	4b23      	ldr	r3, [pc, #140]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000d10:	695b      	ldr	r3, [r3, #20]
 8000d12:	4a22      	ldr	r2, [pc, #136]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000d14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d18:	6153      	str	r3, [r2, #20]
 8000d1a:	4b20      	ldr	r3, [pc, #128]	; (8000d9c <MX_GPIO_Init+0xec>)
 8000d1c:	695b      	ldr	r3, [r3, #20]
 8000d1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d22:	607b      	str	r3, [r7, #4]
 8000d24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d26:	2200      	movs	r2, #0
 8000d28:	2120      	movs	r1, #32
 8000d2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d2e:	f001 f8b7 	bl	8001ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS_Pin|RW_Pin|EN_Pin|D4_Pin
 8000d32:	2200      	movs	r2, #0
 8000d34:	21f7      	movs	r1, #247	; 0xf7
 8000d36:	481a      	ldr	r0, [pc, #104]	; (8000da0 <MX_GPIO_Init+0xf0>)
 8000d38:	f001 f8b2 	bl	8001ea0 <HAL_GPIO_WritePin>
                          |D5_Pin|D6_Pin|D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d42:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000d46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d4c:	f107 0314 	add.w	r3, r7, #20
 8000d50:	4619      	mov	r1, r3
 8000d52:	4814      	ldr	r0, [pc, #80]	; (8000da4 <MX_GPIO_Init+0xf4>)
 8000d54:	f000 ff32 	bl	8001bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d58:	2320      	movs	r3, #32
 8000d5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2300      	movs	r3, #0
 8000d66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d68:	f107 0314 	add.w	r3, r7, #20
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d72:	f000 ff23 	bl	8001bbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RS_Pin|RW_Pin|EN_Pin|D4_Pin
 8000d76:	23f7      	movs	r3, #247	; 0xf7
 8000d78:	617b      	str	r3, [r7, #20]
                          |D5_Pin|D6_Pin|D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d82:	2300      	movs	r3, #0
 8000d84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d86:	f107 0314 	add.w	r3, r7, #20
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4804      	ldr	r0, [pc, #16]	; (8000da0 <MX_GPIO_Init+0xf0>)
 8000d8e:	f000 ff15 	bl	8001bbc <HAL_GPIO_Init>

}
 8000d92:	bf00      	nop
 8000d94:	3728      	adds	r7, #40	; 0x28
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	48000400 	.word	0x48000400
 8000da4:	48000800 	.word	0x48000800

08000da8 <delay_us>:
#include "lcd_1602.h"

static void delay_us(uint32_t delay){
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	delay*=32;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	015b      	lsls	r3, r3, #5
 8000db4:	607b      	str	r3, [r7, #4]
	while(delay--);
 8000db6:	bf00      	nop
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	1e5a      	subs	r2, r3, #1
 8000dbc:	607a      	str	r2, [r7, #4]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d1fa      	bne.n	8000db8 <delay_us+0x10>
}
 8000dc2:	bf00      	nop
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <lcd_send_4bit>:

static void lcd_send_4bit(uint8_t data){	
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
	
	if(data & 0x10) d4(1); else d4(0);
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	f003 0310 	and.w	r3, r3, #16
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d005      	beq.n	8000df0 <lcd_send_4bit+0x20>
 8000de4:	2201      	movs	r2, #1
 8000de6:	2110      	movs	r1, #16
 8000de8:	481d      	ldr	r0, [pc, #116]	; (8000e60 <lcd_send_4bit+0x90>)
 8000dea:	f001 f859 	bl	8001ea0 <HAL_GPIO_WritePin>
 8000dee:	e004      	b.n	8000dfa <lcd_send_4bit+0x2a>
 8000df0:	2200      	movs	r2, #0
 8000df2:	2110      	movs	r1, #16
 8000df4:	481a      	ldr	r0, [pc, #104]	; (8000e60 <lcd_send_4bit+0x90>)
 8000df6:	f001 f853 	bl	8001ea0 <HAL_GPIO_WritePin>
	if(data & 0x20) d5(1); else d5(0);
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	f003 0320 	and.w	r3, r3, #32
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d005      	beq.n	8000e10 <lcd_send_4bit+0x40>
 8000e04:	2201      	movs	r2, #1
 8000e06:	2120      	movs	r1, #32
 8000e08:	4815      	ldr	r0, [pc, #84]	; (8000e60 <lcd_send_4bit+0x90>)
 8000e0a:	f001 f849 	bl	8001ea0 <HAL_GPIO_WritePin>
 8000e0e:	e004      	b.n	8000e1a <lcd_send_4bit+0x4a>
 8000e10:	2200      	movs	r2, #0
 8000e12:	2120      	movs	r1, #32
 8000e14:	4812      	ldr	r0, [pc, #72]	; (8000e60 <lcd_send_4bit+0x90>)
 8000e16:	f001 f843 	bl	8001ea0 <HAL_GPIO_WritePin>
	if(data & 0x40) d6(1); else d6(0);
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d005      	beq.n	8000e30 <lcd_send_4bit+0x60>
 8000e24:	2201      	movs	r2, #1
 8000e26:	2140      	movs	r1, #64	; 0x40
 8000e28:	480d      	ldr	r0, [pc, #52]	; (8000e60 <lcd_send_4bit+0x90>)
 8000e2a:	f001 f839 	bl	8001ea0 <HAL_GPIO_WritePin>
 8000e2e:	e004      	b.n	8000e3a <lcd_send_4bit+0x6a>
 8000e30:	2200      	movs	r2, #0
 8000e32:	2140      	movs	r1, #64	; 0x40
 8000e34:	480a      	ldr	r0, [pc, #40]	; (8000e60 <lcd_send_4bit+0x90>)
 8000e36:	f001 f833 	bl	8001ea0 <HAL_GPIO_WritePin>
	if(data & 0x80) d7(1); else d7(0);
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	da05      	bge.n	8000e4e <lcd_send_4bit+0x7e>
 8000e42:	2201      	movs	r2, #1
 8000e44:	2180      	movs	r1, #128	; 0x80
 8000e46:	4806      	ldr	r0, [pc, #24]	; (8000e60 <lcd_send_4bit+0x90>)
 8000e48:	f001 f82a 	bl	8001ea0 <HAL_GPIO_WritePin>
	
}
 8000e4c:	e004      	b.n	8000e58 <lcd_send_4bit+0x88>
	if(data & 0x80) d7(1); else d7(0);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2180      	movs	r1, #128	; 0x80
 8000e52:	4803      	ldr	r0, [pc, #12]	; (8000e60 <lcd_send_4bit+0x90>)
 8000e54:	f001 f824 	bl	8001ea0 <HAL_GPIO_WritePin>
}
 8000e58:	bf00      	nop
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	48000400 	.word	0x48000400

08000e64 <lcd_send>:

static void lcd_send(int8_t rs,uint8_t data){
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	460a      	mov	r2, r1
 8000e6e:	71fb      	strb	r3, [r7, #7]
 8000e70:	4613      	mov	r3, r2
 8000e72:	71bb      	strb	r3, [r7, #6]
	rs(rs);rw(0);
 8000e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d005      	beq.n	8000e88 <lcd_send+0x24>
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2101      	movs	r1, #1
 8000e80:	481a      	ldr	r0, [pc, #104]	; (8000eec <lcd_send+0x88>)
 8000e82:	f001 f80d 	bl	8001ea0 <HAL_GPIO_WritePin>
 8000e86:	e004      	b.n	8000e92 <lcd_send+0x2e>
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	4817      	ldr	r0, [pc, #92]	; (8000eec <lcd_send+0x88>)
 8000e8e:	f001 f807 	bl	8001ea0 <HAL_GPIO_WritePin>
 8000e92:	2200      	movs	r2, #0
 8000e94:	2102      	movs	r1, #2
 8000e96:	4815      	ldr	r0, [pc, #84]	; (8000eec <lcd_send+0x88>)
 8000e98:	f001 f802 	bl	8001ea0 <HAL_GPIO_WritePin>
	lcd_send_4bit(data);
 8000e9c:	79bb      	ldrb	r3, [r7, #6]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff ff96 	bl	8000dd0 <lcd_send_4bit>
	en(1);delay_us(100);en(0);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	2104      	movs	r1, #4
 8000ea8:	4810      	ldr	r0, [pc, #64]	; (8000eec <lcd_send+0x88>)
 8000eaa:	f000 fff9 	bl	8001ea0 <HAL_GPIO_WritePin>
 8000eae:	2064      	movs	r0, #100	; 0x64
 8000eb0:	f7ff ff7a 	bl	8000da8 <delay_us>
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2104      	movs	r1, #4
 8000eb8:	480c      	ldr	r0, [pc, #48]	; (8000eec <lcd_send+0x88>)
 8000eba:	f000 fff1 	bl	8001ea0 <HAL_GPIO_WritePin>
	lcd_send_4bit(data<<4);
 8000ebe:	79bb      	ldrb	r3, [r7, #6]
 8000ec0:	011b      	lsls	r3, r3, #4
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff ff83 	bl	8000dd0 <lcd_send_4bit>
	en(1);delay_us(100);en(0);
 8000eca:	2201      	movs	r2, #1
 8000ecc:	2104      	movs	r1, #4
 8000ece:	4807      	ldr	r0, [pc, #28]	; (8000eec <lcd_send+0x88>)
 8000ed0:	f000 ffe6 	bl	8001ea0 <HAL_GPIO_WritePin>
 8000ed4:	2064      	movs	r0, #100	; 0x64
 8000ed6:	f7ff ff67 	bl	8000da8 <delay_us>
 8000eda:	2200      	movs	r2, #0
 8000edc:	2104      	movs	r1, #4
 8000ede:	4803      	ldr	r0, [pc, #12]	; (8000eec <lcd_send+0x88>)
 8000ee0:	f000 ffde 	bl	8001ea0 <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	48000400 	.word	0x48000400

08000ef0 <lcd_data>:

void lcd_cmd(uint8_t command){
	lcd_send(1,command);
}

void lcd_data(char c){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	lcd_send(1,(uint8_t)c);
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4619      	mov	r1, r3
 8000efe:	2001      	movs	r0, #1
 8000f00:	f7ff ffb0 	bl	8000e64 <lcd_send>
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <lcd_init>:

void lcd_init(void){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
	//bl(1);
	lcd_send(0,0x33);
 8000f10:	2133      	movs	r1, #51	; 0x33
 8000f12:	2000      	movs	r0, #0
 8000f14:	f7ff ffa6 	bl	8000e64 <lcd_send>
  lcd_send(0,0x32);
 8000f18:	2132      	movs	r1, #50	; 0x32
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f7ff ffa2 	bl	8000e64 <lcd_send>
  lcd_send(0,0x28);
 8000f20:	2128      	movs	r1, #40	; 0x28
 8000f22:	2000      	movs	r0, #0
 8000f24:	f7ff ff9e 	bl	8000e64 <lcd_send>
  lcd_send(0,0x0C);
 8000f28:	210c      	movs	r1, #12
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f7ff ff9a 	bl	8000e64 <lcd_send>
  lcd_send(0,0x06);
 8000f30:	2106      	movs	r1, #6
 8000f32:	2000      	movs	r0, #0
 8000f34:	f7ff ff96 	bl	8000e64 <lcd_send>
  lcd_send(0,0x01);
 8000f38:	2101      	movs	r1, #1
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	f7ff ff92 	bl	8000e64 <lcd_send>
	HAL_Delay(2);
 8000f40:	2002      	movs	r0, #2
 8000f42:	f000 fd31 	bl	80019a8 <HAL_Delay>
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <lcd_clr>:

void lcd_clr(void){
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
    lcd_send(0,0x01);
 8000f4e:	2101      	movs	r1, #1
 8000f50:	2000      	movs	r0, #0
 8000f52:	f7ff ff87 	bl	8000e64 <lcd_send>
    HAL_Delay(2);
 8000f56:	2002      	movs	r0, #2
 8000f58:	f000 fd26 	bl	80019a8 <HAL_Delay>
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <lcd_gotoxy>:


void lcd_gotoxy(char x, char y){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	460a      	mov	r2, r1
 8000f6a:	71fb      	strb	r3, [r7, #7]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	71bb      	strb	r3, [r7, #6]
	
    lcd_send(0,0x80+x+(y*0x40));
 8000f70:	79bb      	ldrb	r3, [r7, #6]
 8000f72:	019b      	lsls	r3, r3, #6
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	4413      	add	r3, r2
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	3b80      	subs	r3, #128	; 0x80
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	4619      	mov	r1, r3
 8000f82:	2000      	movs	r0, #0
 8000f84:	f7ff ff6e 	bl	8000e64 <lcd_send>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <lcd_puts>:

void lcd_puts(char *text){
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
    while(*text){
 8000f98:	e007      	b.n	8000faa <lcd_puts+0x1a>
        lcd_data(*text);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff ffa6 	bl	8000ef0 <lcd_data>
        text++;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	607b      	str	r3, [r7, #4]
    while(*text){
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d1f3      	bne.n	8000f9a <lcd_puts+0xa>
    }
}
 8000fb2:	bf00      	nop
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <send_temp>:


// formatowanie danych i przesyanie do wywielacza
// temp - temperatura pobrana z czujnika
// txt - tekst dopisywany przed wywietleniem temperatury
void send_temp(float temp, char* txt){
 8000fbc:	b5b0      	push	{r4, r5, r7, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	ed87 0a01 	vstr	s0, [r7, #4]
 8000fc6:	6038      	str	r0, [r7, #0]
      static char celsius[3] = {(char)223, 'C', '\0'};

	  char temp_ch[8] = "";
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61bb      	str	r3, [r7, #24]
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61fb      	str	r3, [r7, #28]
	  char result[16];

	  // rzutowanie float na char*
      gcvt(temp,4,temp_ch);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff fab1 	bl	8000538 <__aeabi_f2d>
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	460d      	mov	r5, r1
 8000fda:	f107 0318 	add.w	r3, r7, #24
 8000fde:	4619      	mov	r1, r3
 8000fe0:	2004      	movs	r0, #4
 8000fe2:	ec45 4b10 	vmov	d0, r4, r5
 8000fe6:	f002 fedf 	bl	8003da8 <gcvt>

      // czenie zmiennych w jedn tablic
	  strcat(temp_ch,celsius);
 8000fea:	f107 0318 	add.w	r3, r7, #24
 8000fee:	490d      	ldr	r1, [pc, #52]	; (8001024 <send_temp+0x68>)
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f002 ff2f 	bl	8003e54 <strcat>
	  strcpy(result, txt);
 8000ff6:	f107 0308 	add.w	r3, r7, #8
 8000ffa:	6839      	ldr	r1, [r7, #0]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f002 ff38 	bl	8003e72 <strcpy>
	  strcat(result, temp_ch);
 8001002:	f107 0218 	add.w	r2, r7, #24
 8001006:	f107 0308 	add.w	r3, r7, #8
 800100a:	4611      	mov	r1, r2
 800100c:	4618      	mov	r0, r3
 800100e:	f002 ff21 	bl	8003e54 <strcat>

	  // wywietlanie tekstu na hd44780
	  lcd_puts(result);
 8001012:	f107 0308 	add.w	r3, r7, #8
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff ffba 	bl	8000f90 <lcd_puts>
}
 800101c:	bf00      	nop
 800101e:	3720      	adds	r7, #32
 8001020:	46bd      	mov	sp, r7
 8001022:	bdb0      	pop	{r4, r5, r7, pc}
 8001024:	20000000 	.word	0x20000000

08001028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800102e:	f000 fc55 	bl	80018dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001032:	f000 f863 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001036:	f7ff fe3b 	bl	8000cb0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800103a:	f000 fa21 	bl	8001480 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800103e:	f000 fa4f 	bl	80014e0 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8001042:	f000 f9c7 	bl	80013d4 <MX_TIM6_Init>
//  }

  uint8_t ds1[DS18B20_ROM_CODE_SIZE];

  // sprawdzanie komunikacji z czujnikiem
  if (ds18b20_read_address(ds1) != HAL_OK) {
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff fd8f 	bl	8000b6c <ds18b20_read_address>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <main+0x30>
    Error_Handler();
 8001054:	f000 f893 	bl	800117e <Error_Handler>
  }

  lcd_init();	// inicjalizacja lcd
 8001058:	f7ff ff58 	bl	8000f0c <lcd_init>

  unsigned int i = 1;	// iterator do zliczania redniej
 800105c:	2301      	movs	r3, #1
 800105e:	617b      	str	r3, [r7, #20]
  float sum = 0;		// suma wszystkich temperatur
 8001060:	f04f 0300 	mov.w	r3, #0
 8001064:	613b      	str	r3, [r7, #16]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ds18b20_start_measure(); // start pomiaru
 8001066:	f7ff fdca 	bl	8000bfe <ds18b20_start_measure>

	  HAL_Delay(750);	// czekanie na wykonanie pomiaru
 800106a:	f240 20ee 	movw	r0, #750	; 0x2ee
 800106e:	f000 fc9b 	bl	80019a8 <HAL_Delay>
	  lcd_gotoxy(0,0);
 8001072:	2100      	movs	r1, #0
 8001074:	2000      	movs	r0, #0
 8001076:	f7ff ff73 	bl	8000f60 <lcd_gotoxy>

	  float temp = ds18b20_get_temp();
 800107a:	f7ff fdf7 	bl	8000c6c <ds18b20_get_temp>
 800107e:	ed87 0a03 	vstr	s0, [r7, #12]

	    if (temp >= 80.0f)	// w przypadku zwrcenia wartoci domylnej wwietl bd
 8001082:	edd7 7a03 	vldr	s15, [r7, #12]
 8001086:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80010ec <main+0xc4>
 800108a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800108e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001092:	db03      	blt.n	800109c <main+0x74>
	      lcd_puts("Error");
 8001094:	4816      	ldr	r0, [pc, #88]	; (80010f0 <main+0xc8>)
 8001096:	f7ff ff7b 	bl	8000f90 <lcd_puts>
 800109a:	e023      	b.n	80010e4 <main+0xbc>

	    else{

		  lcd_clr();
 800109c:	f7ff ff55 	bl	8000f4a <lcd_clr>
	      send_temp(temp, "Temp: "); //formatowanie i wysyanie temperatry do wywietlacza
 80010a0:	4814      	ldr	r0, [pc, #80]	; (80010f4 <main+0xcc>)
 80010a2:	ed97 0a03 	vldr	s0, [r7, #12]
 80010a6:	f7ff ff89 	bl	8000fbc <send_temp>

		  sum += temp;
 80010aa:	ed97 7a04 	vldr	s14, [r7, #16]
 80010ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80010b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b6:	edc7 7a04 	vstr	s15, [r7, #16]
		  lcd_gotoxy(0,1);
 80010ba:	2101      	movs	r1, #1
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff ff4f 	bl	8000f60 <lcd_gotoxy>
		  send_temp(sum/i, "Avg:  "); // wysyanie policzonej redniej
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	ee07 3a90 	vmov	s15, r3
 80010c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010cc:	ed97 7a04 	vldr	s14, [r7, #16]
 80010d0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80010d4:	4808      	ldr	r0, [pc, #32]	; (80010f8 <main+0xd0>)
 80010d6:	eeb0 0a66 	vmov.f32	s0, s13
 80010da:	f7ff ff6f 	bl	8000fbc <send_temp>
		  i++;
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	3301      	adds	r3, #1
 80010e2:	617b      	str	r3, [r7, #20]

	    }

	    HAL_Delay(250); //dokonywanie pomiaru co sekund (750ms czas pomiaru, 250 czekanie)
 80010e4:	20fa      	movs	r0, #250	; 0xfa
 80010e6:	f000 fc5f 	bl	80019a8 <HAL_Delay>
  {
 80010ea:	e7bc      	b.n	8001066 <main+0x3e>
 80010ec:	42a00000 	.word	0x42a00000
 80010f0:	080064f0 	.word	0x080064f0
 80010f4:	080064f8 	.word	0x080064f8
 80010f8:	08006500 	.word	0x08006500

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b090      	sub	sp, #64	; 0x40
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0318 	add.w	r3, r7, #24
 8001106:	2228      	movs	r2, #40	; 0x28
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f002 fe9a 	bl	8003e44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800111e:	2302      	movs	r3, #2
 8001120:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001122:	2301      	movs	r3, #1
 8001124:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001126:	2310      	movs	r3, #16
 8001128:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800112a:	2302      	movs	r3, #2
 800112c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800112e:	2300      	movs	r3, #0
 8001130:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001132:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001136:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001138:	f107 0318 	add.w	r3, r7, #24
 800113c:	4618      	mov	r0, r3
 800113e:	f000 fec7 	bl	8001ed0 <HAL_RCC_OscConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001148:	f000 f819 	bl	800117e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800114c:	230f      	movs	r3, #15
 800114e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001150:	2302      	movs	r3, #2
 8001152:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001154:	2300      	movs	r3, #0
 8001156:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001158:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800115c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001162:	1d3b      	adds	r3, r7, #4
 8001164:	2102      	movs	r1, #2
 8001166:	4618      	mov	r0, r3
 8001168:	f001 fdba 	bl	8002ce0 <HAL_RCC_ClockConfig>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001172:	f000 f804 	bl	800117e <Error_Handler>
  }
}
 8001176:	bf00      	nop
 8001178:	3740      	adds	r7, #64	; 0x40
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001182:	b672      	cpsid	i
}
 8001184:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001186:	e7fe      	b.n	8001186 <Error_Handler+0x8>

08001188 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118e:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <HAL_MspInit+0x44>)
 8001190:	699b      	ldr	r3, [r3, #24]
 8001192:	4a0e      	ldr	r2, [pc, #56]	; (80011cc <HAL_MspInit+0x44>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	6193      	str	r3, [r2, #24]
 800119a:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <HAL_MspInit+0x44>)
 800119c:	699b      	ldr	r3, [r3, #24]
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011a6:	4b09      	ldr	r3, [pc, #36]	; (80011cc <HAL_MspInit+0x44>)
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	4a08      	ldr	r2, [pc, #32]	; (80011cc <HAL_MspInit+0x44>)
 80011ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011b0:	61d3      	str	r3, [r2, #28]
 80011b2:	4b06      	ldr	r3, [pc, #24]	; (80011cc <HAL_MspInit+0x44>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ba:	603b      	str	r3, [r7, #0]
 80011bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011be:	2007      	movs	r0, #7
 80011c0:	f000 fcc8 	bl	8001b54 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40021000 	.word	0x40021000

080011d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011d4:	e7fe      	b.n	80011d4 <NMI_Handler+0x4>

080011d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011da:	e7fe      	b.n	80011da <HardFault_Handler+0x4>

080011dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e0:	e7fe      	b.n	80011e0 <MemManage_Handler+0x4>

080011e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e2:	b480      	push	{r7}
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011e6:	e7fe      	b.n	80011e6 <BusFault_Handler+0x4>

080011e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011ec:	e7fe      	b.n	80011ec <UsageFault_Handler+0x4>

080011ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr

080011fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800120a:	b480      	push	{r7}
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800121c:	f000 fba4 	bl	8001968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}

08001224 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
	return 1;
 8001228:	2301      	movs	r3, #1
}
 800122a:	4618      	mov	r0, r3
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <_kill>:

int _kill(int pid, int sig)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800123e:	f002 fdd7 	bl	8003df0 <__errno>
 8001242:	4603      	mov	r3, r0
 8001244:	2216      	movs	r2, #22
 8001246:	601a      	str	r2, [r3, #0]
	return -1;
 8001248:	f04f 33ff 	mov.w	r3, #4294967295
}
 800124c:	4618      	mov	r0, r3
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <_exit>:

void _exit (int status)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800125c:	f04f 31ff 	mov.w	r1, #4294967295
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ffe7 	bl	8001234 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001266:	e7fe      	b.n	8001266 <_exit+0x12>

08001268 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001274:	2300      	movs	r3, #0
 8001276:	617b      	str	r3, [r7, #20]
 8001278:	e00a      	b.n	8001290 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800127a:	f3af 8000 	nop.w
 800127e:	4601      	mov	r1, r0
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	1c5a      	adds	r2, r3, #1
 8001284:	60ba      	str	r2, [r7, #8]
 8001286:	b2ca      	uxtb	r2, r1
 8001288:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	3301      	adds	r3, #1
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	697a      	ldr	r2, [r7, #20]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	429a      	cmp	r2, r3
 8001296:	dbf0      	blt.n	800127a <_read+0x12>
	}

return len;
 8001298:	687b      	ldr	r3, [r7, #4]
}
 800129a:	4618      	mov	r0, r3
 800129c:	3718      	adds	r7, #24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b086      	sub	sp, #24
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	60f8      	str	r0, [r7, #12]
 80012aa:	60b9      	str	r1, [r7, #8]
 80012ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ae:	2300      	movs	r3, #0
 80012b0:	617b      	str	r3, [r7, #20]
 80012b2:	e009      	b.n	80012c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	1c5a      	adds	r2, r3, #1
 80012b8:	60ba      	str	r2, [r7, #8]
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	3301      	adds	r3, #1
 80012c6:	617b      	str	r3, [r7, #20]
 80012c8:	697a      	ldr	r2, [r7, #20]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	dbf1      	blt.n	80012b4 <_write+0x12>
	}
	return len;
 80012d0:	687b      	ldr	r3, [r7, #4]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3718      	adds	r7, #24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <_close>:

int _close(int file)
{
 80012da:	b480      	push	{r7}
 80012dc:	b083      	sub	sp, #12
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
	return -1;
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr

080012f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012f2:	b480      	push	{r7}
 80012f4:	b083      	sub	sp, #12
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
 80012fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001302:	605a      	str	r2, [r3, #4]
	return 0;
 8001304:	2300      	movs	r3, #0
}
 8001306:	4618      	mov	r0, r3
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <_isatty>:

int _isatty(int file)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
	return 1;
 800131a:	2301      	movs	r3, #1
}
 800131c:	4618      	mov	r0, r3
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]
	return 0;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3714      	adds	r7, #20
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
	...

08001344 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800134c:	4a14      	ldr	r2, [pc, #80]	; (80013a0 <_sbrk+0x5c>)
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <_sbrk+0x60>)
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001358:	4b13      	ldr	r3, [pc, #76]	; (80013a8 <_sbrk+0x64>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d102      	bne.n	8001366 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001360:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <_sbrk+0x64>)
 8001362:	4a12      	ldr	r2, [pc, #72]	; (80013ac <_sbrk+0x68>)
 8001364:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001366:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <_sbrk+0x64>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4413      	add	r3, r2
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	429a      	cmp	r2, r3
 8001372:	d207      	bcs.n	8001384 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001374:	f002 fd3c 	bl	8003df0 <__errno>
 8001378:	4603      	mov	r3, r0
 800137a:	220c      	movs	r2, #12
 800137c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	e009      	b.n	8001398 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001384:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <_sbrk+0x64>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800138a:	4b07      	ldr	r3, [pc, #28]	; (80013a8 <_sbrk+0x64>)
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4413      	add	r3, r2
 8001392:	4a05      	ldr	r2, [pc, #20]	; (80013a8 <_sbrk+0x64>)
 8001394:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001396:	68fb      	ldr	r3, [r7, #12]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20003000 	.word	0x20003000
 80013a4:	00000400 	.word	0x00000400
 80013a8:	20000090 	.word	0x20000090
 80013ac:	20000208 	.word	0x20000208

080013b0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <SystemInit+0x20>)
 80013b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013ba:	4a05      	ldr	r2, [pc, #20]	; (80013d0 <SystemInit+0x20>)
 80013bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013da:	1d3b      	adds	r3, r7, #4
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80013e4:	4b14      	ldr	r3, [pc, #80]	; (8001438 <MX_TIM6_Init+0x64>)
 80013e6:	4a15      	ldr	r2, [pc, #84]	; (800143c <MX_TIM6_Init+0x68>)
 80013e8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80013ea:	4b13      	ldr	r3, [pc, #76]	; (8001438 <MX_TIM6_Init+0x64>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f0:	4b11      	ldr	r3, [pc, #68]	; (8001438 <MX_TIM6_Init+0x64>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80013f6:	4b10      	ldr	r3, [pc, #64]	; (8001438 <MX_TIM6_Init+0x64>)
 80013f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013fc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013fe:	4b0e      	ldr	r3, [pc, #56]	; (8001438 <MX_TIM6_Init+0x64>)
 8001400:	2200      	movs	r2, #0
 8001402:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001404:	480c      	ldr	r0, [pc, #48]	; (8001438 <MX_TIM6_Init+0x64>)
 8001406:	f001 fea1 	bl	800314c <HAL_TIM_Base_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001410:	f7ff feb5 	bl	800117e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001414:	2300      	movs	r3, #0
 8001416:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001418:	2300      	movs	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	4619      	mov	r1, r3
 8001420:	4805      	ldr	r0, [pc, #20]	; (8001438 <MX_TIM6_Init+0x64>)
 8001422:	f001 ff63 	bl	80032ec <HAL_TIMEx_MasterConfigSynchronization>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800142c:	f7ff fea7 	bl	800117e <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001430:	bf00      	nop
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	2000009c 	.word	0x2000009c
 800143c:	40001000 	.word	0x40001000

08001440 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a0a      	ldr	r2, [pc, #40]	; (8001478 <HAL_TIM_Base_MspInit+0x38>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d10b      	bne.n	800146a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001452:	4b0a      	ldr	r3, [pc, #40]	; (800147c <HAL_TIM_Base_MspInit+0x3c>)
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	4a09      	ldr	r2, [pc, #36]	; (800147c <HAL_TIM_Base_MspInit+0x3c>)
 8001458:	f043 0310 	orr.w	r3, r3, #16
 800145c:	61d3      	str	r3, [r2, #28]
 800145e:	4b07      	ldr	r3, [pc, #28]	; (800147c <HAL_TIM_Base_MspInit+0x3c>)
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	f003 0310 	and.w	r3, r3, #16
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800146a:	bf00      	nop
 800146c:	3714      	adds	r7, #20
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	40001000 	.word	0x40001000
 800147c:	40021000 	.word	0x40021000

08001480 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001484:	4b14      	ldr	r3, [pc, #80]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 8001486:	4a15      	ldr	r2, [pc, #84]	; (80014dc <MX_USART2_UART_Init+0x5c>)
 8001488:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800148a:	4b13      	ldr	r3, [pc, #76]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 800148c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001490:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001492:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001498:	4b0f      	ldr	r3, [pc, #60]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014a6:	220c      	movs	r2, #12
 80014a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014aa:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b0:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014b6:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014bc:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014be:	2200      	movs	r2, #0
 80014c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014c2:	4805      	ldr	r0, [pc, #20]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014c4:	f001 ff80 	bl	80033c8 <HAL_UART_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014ce:	f7ff fe56 	bl	800117e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	2000016c 	.word	0x2000016c
 80014dc:	40004400 	.word	0x40004400

080014e0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014e4:	4b16      	ldr	r3, [pc, #88]	; (8001540 <MX_USART3_UART_Init+0x60>)
 80014e6:	4a17      	ldr	r2, [pc, #92]	; (8001544 <MX_USART3_UART_Init+0x64>)
 80014e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80014ea:	4b15      	ldr	r3, [pc, #84]	; (8001540 <MX_USART3_UART_Init+0x60>)
 80014ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80014f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014f2:	4b13      	ldr	r3, [pc, #76]	; (8001540 <MX_USART3_UART_Init+0x60>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014f8:	4b11      	ldr	r3, [pc, #68]	; (8001540 <MX_USART3_UART_Init+0x60>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014fe:	4b10      	ldr	r3, [pc, #64]	; (8001540 <MX_USART3_UART_Init+0x60>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001504:	4b0e      	ldr	r3, [pc, #56]	; (8001540 <MX_USART3_UART_Init+0x60>)
 8001506:	220c      	movs	r2, #12
 8001508:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150a:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <MX_USART3_UART_Init+0x60>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001510:	4b0b      	ldr	r3, [pc, #44]	; (8001540 <MX_USART3_UART_Init+0x60>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001516:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <MX_USART3_UART_Init+0x60>)
 8001518:	2200      	movs	r2, #0
 800151a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 800151c:	4b08      	ldr	r3, [pc, #32]	; (8001540 <MX_USART3_UART_Init+0x60>)
 800151e:	2210      	movs	r2, #16
 8001520:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8001522:	4b07      	ldr	r3, [pc, #28]	; (8001540 <MX_USART3_UART_Init+0x60>)
 8001524:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001528:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 800152a:	4805      	ldr	r0, [pc, #20]	; (8001540 <MX_USART3_UART_Init+0x60>)
 800152c:	f001 ff9a 	bl	8003464 <HAL_HalfDuplex_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_USART3_UART_Init+0x5a>
  {
    Error_Handler();
 8001536:	f7ff fe22 	bl	800117e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	200000e8 	.word	0x200000e8
 8001544:	40004800 	.word	0x40004800

08001548 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08c      	sub	sp, #48	; 0x30
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a2f      	ldr	r2, [pc, #188]	; (8001624 <HAL_UART_MspInit+0xdc>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d129      	bne.n	80015be <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800156a:	4b2f      	ldr	r3, [pc, #188]	; (8001628 <HAL_UART_MspInit+0xe0>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	4a2e      	ldr	r2, [pc, #184]	; (8001628 <HAL_UART_MspInit+0xe0>)
 8001570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001574:	61d3      	str	r3, [r2, #28]
 8001576:	4b2c      	ldr	r3, [pc, #176]	; (8001628 <HAL_UART_MspInit+0xe0>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157e:	61bb      	str	r3, [r7, #24]
 8001580:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001582:	4b29      	ldr	r3, [pc, #164]	; (8001628 <HAL_UART_MspInit+0xe0>)
 8001584:	695b      	ldr	r3, [r3, #20]
 8001586:	4a28      	ldr	r2, [pc, #160]	; (8001628 <HAL_UART_MspInit+0xe0>)
 8001588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800158c:	6153      	str	r3, [r2, #20]
 800158e:	4b26      	ldr	r3, [pc, #152]	; (8001628 <HAL_UART_MspInit+0xe0>)
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800159a:	230c      	movs	r3, #12
 800159c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159e:	2302      	movs	r3, #2
 80015a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015a6:	2303      	movs	r3, #3
 80015a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015aa:	2307      	movs	r3, #7
 80015ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ae:	f107 031c 	add.w	r3, r7, #28
 80015b2:	4619      	mov	r1, r3
 80015b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015b8:	f000 fb00 	bl	8001bbc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80015bc:	e02d      	b.n	800161a <HAL_UART_MspInit+0xd2>
  else if(uartHandle->Instance==USART3)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a1a      	ldr	r2, [pc, #104]	; (800162c <HAL_UART_MspInit+0xe4>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d128      	bne.n	800161a <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015c8:	4b17      	ldr	r3, [pc, #92]	; (8001628 <HAL_UART_MspInit+0xe0>)
 80015ca:	69db      	ldr	r3, [r3, #28]
 80015cc:	4a16      	ldr	r2, [pc, #88]	; (8001628 <HAL_UART_MspInit+0xe0>)
 80015ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015d2:	61d3      	str	r3, [r2, #28]
 80015d4:	4b14      	ldr	r3, [pc, #80]	; (8001628 <HAL_UART_MspInit+0xe0>)
 80015d6:	69db      	ldr	r3, [r3, #28]
 80015d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015dc:	613b      	str	r3, [r7, #16]
 80015de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e0:	4b11      	ldr	r3, [pc, #68]	; (8001628 <HAL_UART_MspInit+0xe0>)
 80015e2:	695b      	ldr	r3, [r3, #20]
 80015e4:	4a10      	ldr	r2, [pc, #64]	; (8001628 <HAL_UART_MspInit+0xe0>)
 80015e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015ea:	6153      	str	r3, [r2, #20]
 80015ec:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <HAL_UART_MspInit+0xe0>)
 80015ee:	695b      	ldr	r3, [r3, #20]
 80015f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015f4:	60fb      	str	r3, [r7, #12]
 80015f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015fe:	2312      	movs	r3, #18
 8001600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001606:	2303      	movs	r3, #3
 8001608:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800160a:	2307      	movs	r3, #7
 800160c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160e:	f107 031c 	add.w	r3, r7, #28
 8001612:	4619      	mov	r1, r3
 8001614:	4806      	ldr	r0, [pc, #24]	; (8001630 <HAL_UART_MspInit+0xe8>)
 8001616:	f000 fad1 	bl	8001bbc <HAL_GPIO_Init>
}
 800161a:	bf00      	nop
 800161c:	3730      	adds	r7, #48	; 0x30
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40004400 	.word	0x40004400
 8001628:	40021000 	.word	0x40021000
 800162c:	40004800 	.word	0x40004800
 8001630:	48000400 	.word	0x48000400

08001634 <set_baudrate>:
#include "wire.h"
#include "gpio.h"
//#include "tim.h"

static void set_baudrate(uint32_t baudrate)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  huart3.Instance = USART3;
 800163c:	4b16      	ldr	r3, [pc, #88]	; (8001698 <set_baudrate+0x64>)
 800163e:	4a17      	ldr	r2, [pc, #92]	; (800169c <set_baudrate+0x68>)
 8001640:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = baudrate;
 8001642:	4a15      	ldr	r2, [pc, #84]	; (8001698 <set_baudrate+0x64>)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6053      	str	r3, [r2, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001648:	4b13      	ldr	r3, [pc, #76]	; (8001698 <set_baudrate+0x64>)
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800164e:	4b12      	ldr	r3, [pc, #72]	; (8001698 <set_baudrate+0x64>)
 8001650:	2200      	movs	r2, #0
 8001652:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001654:	4b10      	ldr	r3, [pc, #64]	; (8001698 <set_baudrate+0x64>)
 8001656:	2200      	movs	r2, #0
 8001658:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800165a:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <set_baudrate+0x64>)
 800165c:	220c      	movs	r2, #12
 800165e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001660:	4b0d      	ldr	r3, [pc, #52]	; (8001698 <set_baudrate+0x64>)
 8001662:	2200      	movs	r2, #0
 8001664:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001666:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <set_baudrate+0x64>)
 8001668:	2200      	movs	r2, #0
 800166a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800166c:	4b0a      	ldr	r3, [pc, #40]	; (8001698 <set_baudrate+0x64>)
 800166e:	2200      	movs	r2, #0
 8001670:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001672:	4b09      	ldr	r3, [pc, #36]	; (8001698 <set_baudrate+0x64>)
 8001674:	2200      	movs	r2, #0
 8001676:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8001678:	4b07      	ldr	r3, [pc, #28]	; (8001698 <set_baudrate+0x64>)
 800167a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800167e:	639a      	str	r2, [r3, #56]	; 0x38

  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8001680:	4805      	ldr	r0, [pc, #20]	; (8001698 <set_baudrate+0x64>)
 8001682:	f001 feef 	bl	8003464 <HAL_HalfDuplex_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <set_baudrate+0x5c>
  {
    Error_Handler();
 800168c:	f7ff fd77 	bl	800117e <Error_Handler>
  }
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	200000e8 	.word	0x200000e8
 800169c:	40004800 	.word	0x40004800

080016a0 <wire_reset>:
//  return HAL_TIM_Base_Start(&htim6);
//}


HAL_StatusTypeDef wire_reset(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
  uint8_t data_out = 0xF0;
 80016a6:	23f0      	movs	r3, #240	; 0xf0
 80016a8:	71fb      	strb	r3, [r7, #7]
  uint8_t data_in = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	71bb      	strb	r3, [r7, #6]

  set_baudrate(9600);
 80016ae:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80016b2:	f7ff ffbf 	bl	8001634 <set_baudrate>
  HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 80016b6:	1df9      	adds	r1, r7, #7
 80016b8:	f04f 33ff 	mov.w	r3, #4294967295
 80016bc:	2201      	movs	r2, #1
 80016be:	480c      	ldr	r0, [pc, #48]	; (80016f0 <wire_reset+0x50>)
 80016c0:	f001 ff26 	bl	8003510 <HAL_UART_Transmit>
  HAL_UART_Receive(&huart3, &data_in, 1, HAL_MAX_DELAY);
 80016c4:	1db9      	adds	r1, r7, #6
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ca:	2201      	movs	r2, #1
 80016cc:	4808      	ldr	r0, [pc, #32]	; (80016f0 <wire_reset+0x50>)
 80016ce:	f001 ffb3 	bl	8003638 <HAL_UART_Receive>
  set_baudrate(115200);
 80016d2:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80016d6:	f7ff ffad 	bl	8001634 <set_baudrate>

  if (data_in != 0xF0)
 80016da:	79bb      	ldrb	r3, [r7, #6]
 80016dc:	2bf0      	cmp	r3, #240	; 0xf0
 80016de:	d001      	beq.n	80016e4 <wire_reset+0x44>
    return HAL_OK;
 80016e0:	2300      	movs	r3, #0
 80016e2:	e000      	b.n	80016e6 <wire_reset+0x46>
  else
    return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	200000e8 	.word	0x200000e8

080016f4 <read_bit>:

static int read_bit(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
  uint8_t data_out = 0xFF;
 80016fa:	23ff      	movs	r3, #255	; 0xff
 80016fc:	71fb      	strb	r3, [r7, #7]
  uint8_t data_in = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	71bb      	strb	r3, [r7, #6]
  HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 8001702:	1df9      	adds	r1, r7, #7
 8001704:	f04f 33ff 	mov.w	r3, #4294967295
 8001708:	2201      	movs	r2, #1
 800170a:	4808      	ldr	r0, [pc, #32]	; (800172c <read_bit+0x38>)
 800170c:	f001 ff00 	bl	8003510 <HAL_UART_Transmit>
  HAL_UART_Receive(&huart3, &data_in, 1, HAL_MAX_DELAY);
 8001710:	1db9      	adds	r1, r7, #6
 8001712:	f04f 33ff 	mov.w	r3, #4294967295
 8001716:	2201      	movs	r2, #1
 8001718:	4804      	ldr	r0, [pc, #16]	; (800172c <read_bit+0x38>)
 800171a:	f001 ff8d 	bl	8003638 <HAL_UART_Receive>

  return data_in & 0x01;
 800171e:	79bb      	ldrb	r3, [r7, #6]
 8001720:	f003 0301 	and.w	r3, r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	200000e8 	.word	0x200000e8

08001730 <wire_read>:

uint8_t wire_read(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 800173a:	2300      	movs	r3, #0
 800173c:	603b      	str	r3, [r7, #0]
 800173e:	e00e      	b.n	800175e <wire_read+0x2e>
    value >>= 1;
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	085b      	lsrs	r3, r3, #1
 8001744:	71fb      	strb	r3, [r7, #7]
    if (read_bit())
 8001746:	f7ff ffd5 	bl	80016f4 <read_bit>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d003      	beq.n	8001758 <wire_read+0x28>
      value |= 0x80;
 8001750:	79fb      	ldrb	r3, [r7, #7]
 8001752:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001756:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	3301      	adds	r3, #1
 800175c:	603b      	str	r3, [r7, #0]
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	2b07      	cmp	r3, #7
 8001762:	dded      	ble.n	8001740 <wire_read+0x10>
  }
  return value;
 8001764:	79fb      	ldrb	r3, [r7, #7]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <write_bit>:

static void write_bit(int value)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  if (value) {
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00a      	beq.n	8001794 <write_bit+0x24>
      uint8_t data_out = 0xff;
 800177e:	23ff      	movs	r3, #255	; 0xff
 8001780:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 8001782:	f107 010f 	add.w	r1, r7, #15
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	2201      	movs	r2, #1
 800178c:	4808      	ldr	r0, [pc, #32]	; (80017b0 <write_bit+0x40>)
 800178e:	f001 febf 	bl	8003510 <HAL_UART_Transmit>
  } else {
      uint8_t data_out = 0x0;
    HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
  }
}
 8001792:	e009      	b.n	80017a8 <write_bit+0x38>
      uint8_t data_out = 0x0;
 8001794:	2300      	movs	r3, #0
 8001796:	73bb      	strb	r3, [r7, #14]
    HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 8001798:	f107 010e 	add.w	r1, r7, #14
 800179c:	f04f 33ff 	mov.w	r3, #4294967295
 80017a0:	2201      	movs	r2, #1
 80017a2:	4803      	ldr	r0, [pc, #12]	; (80017b0 <write_bit+0x40>)
 80017a4:	f001 feb4 	bl	8003510 <HAL_UART_Transmit>
}
 80017a8:	bf00      	nop
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	200000e8 	.word	0x200000e8

080017b4 <wire_write>:

void wire_write(uint8_t byte)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	e00b      	b.n	80017dc <wire_write+0x28>
    write_bit(byte & 0x01);
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff ffd0 	bl	8001770 <write_bit>
    byte >>= 1;
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	085b      	lsrs	r3, r3, #1
 80017d4:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	3301      	adds	r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2b07      	cmp	r3, #7
 80017e0:	ddf0      	ble.n	80017c4 <wire_write+0x10>
  }
}
 80017e2:	bf00      	nop
 80017e4:	bf00      	nop
 80017e6:	3710      	adds	r7, #16
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <byte_crc>:

static uint8_t byte_crc(uint8_t crc, uint8_t byte)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	460a      	mov	r2, r1
 80017f6:	71fb      	strb	r3, [r7, #7]
 80017f8:	4613      	mov	r3, r2
 80017fa:	71bb      	strb	r3, [r7, #6]
  int i;
  for (i = 0; i < 8; i++) {
 80017fc:	2300      	movs	r3, #0
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	e016      	b.n	8001830 <byte_crc+0x44>
    uint8_t b = crc ^ byte;
 8001802:	79fa      	ldrb	r2, [r7, #7]
 8001804:	79bb      	ldrb	r3, [r7, #6]
 8001806:	4053      	eors	r3, r2
 8001808:	72fb      	strb	r3, [r7, #11]
    crc >>= 1;
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	085b      	lsrs	r3, r3, #1
 800180e:	71fb      	strb	r3, [r7, #7]
    if (b & 0x01)
 8001810:	7afb      	ldrb	r3, [r7, #11]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	2b00      	cmp	r3, #0
 8001818:	d004      	beq.n	8001824 <byte_crc+0x38>
      crc ^= 0x8c;
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8001820:	43db      	mvns	r3, r3
 8001822:	71fb      	strb	r3, [r7, #7]
    byte >>= 1;
 8001824:	79bb      	ldrb	r3, [r7, #6]
 8001826:	085b      	lsrs	r3, r3, #1
 8001828:	71bb      	strb	r3, [r7, #6]
  for (i = 0; i < 8; i++) {
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	3301      	adds	r3, #1
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2b07      	cmp	r3, #7
 8001834:	dde5      	ble.n	8001802 <byte_crc+0x16>
  }
  return crc;
 8001836:	79fb      	ldrb	r3, [r7, #7]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <wire_crc>:

uint8_t wire_crc(const uint8_t* data, int len)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
  int i;
    uint8_t crc = 0;
 800184e:	2300      	movs	r3, #0
 8001850:	72fb      	strb	r3, [r7, #11]

    for (i = 0; i < len; i++)
 8001852:	2300      	movs	r3, #0
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	e00d      	b.n	8001874 <wire_crc+0x30>
      crc = byte_crc(crc, data[i]);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	4413      	add	r3, r2
 800185e:	781a      	ldrb	r2, [r3, #0]
 8001860:	7afb      	ldrb	r3, [r7, #11]
 8001862:	4611      	mov	r1, r2
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff ffc1 	bl	80017ec <byte_crc>
 800186a:	4603      	mov	r3, r0
 800186c:	72fb      	strb	r3, [r7, #11]
    for (i = 0; i < len; i++)
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	3301      	adds	r3, #1
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fa      	ldr	r2, [r7, #12]
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	429a      	cmp	r2, r3
 800187a:	dbed      	blt.n	8001858 <wire_crc+0x14>

    return crc;
 800187c:	7afb      	ldrb	r3, [r7, #11]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
	...

08001888 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001888:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018c0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800188c:	480d      	ldr	r0, [pc, #52]	; (80018c4 <LoopForever+0x6>)
  ldr r1, =_edata
 800188e:	490e      	ldr	r1, [pc, #56]	; (80018c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001890:	4a0e      	ldr	r2, [pc, #56]	; (80018cc <LoopForever+0xe>)
  movs r3, #0
 8001892:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001894:	e002      	b.n	800189c <LoopCopyDataInit>

08001896 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001896:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001898:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800189a:	3304      	adds	r3, #4

0800189c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800189c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800189e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018a0:	d3f9      	bcc.n	8001896 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018a2:	4a0b      	ldr	r2, [pc, #44]	; (80018d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018a4:	4c0b      	ldr	r4, [pc, #44]	; (80018d4 <LoopForever+0x16>)
  movs r3, #0
 80018a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a8:	e001      	b.n	80018ae <LoopFillZerobss>

080018aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018ac:	3204      	adds	r2, #4

080018ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018b0:	d3fb      	bcc.n	80018aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80018b2:	f7ff fd7d 	bl	80013b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018b6:	f002 faa1 	bl	8003dfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018ba:	f7ff fbb5 	bl	8001028 <main>

080018be <LoopForever>:

LoopForever:
    b LoopForever
 80018be:	e7fe      	b.n	80018be <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018c0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80018c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018c8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80018cc:	08006814 	.word	0x08006814
  ldr r2, =_sbss
 80018d0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80018d4:	20000204 	.word	0x20000204

080018d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018d8:	e7fe      	b.n	80018d8 <ADC1_2_IRQHandler>
	...

080018dc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018e0:	4b08      	ldr	r3, [pc, #32]	; (8001904 <HAL_Init+0x28>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a07      	ldr	r2, [pc, #28]	; (8001904 <HAL_Init+0x28>)
 80018e6:	f043 0310 	orr.w	r3, r3, #16
 80018ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018ec:	2003      	movs	r0, #3
 80018ee:	f000 f931 	bl	8001b54 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018f2:	2000      	movs	r0, #0
 80018f4:	f000 f808 	bl	8001908 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018f8:	f7ff fc46 	bl	8001188 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40022000 	.word	0x40022000

08001908 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001910:	4b12      	ldr	r3, [pc, #72]	; (800195c <HAL_InitTick+0x54>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4b12      	ldr	r3, [pc, #72]	; (8001960 <HAL_InitTick+0x58>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	4619      	mov	r1, r3
 800191a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800191e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001922:	fbb2 f3f3 	udiv	r3, r2, r3
 8001926:	4618      	mov	r0, r3
 8001928:	f000 f93b 	bl	8001ba2 <HAL_SYSTICK_Config>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e00e      	b.n	8001954 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b0f      	cmp	r3, #15
 800193a:	d80a      	bhi.n	8001952 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800193c:	2200      	movs	r2, #0
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	f04f 30ff 	mov.w	r0, #4294967295
 8001944:	f000 f911 	bl	8001b6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001948:	4a06      	ldr	r2, [pc, #24]	; (8001964 <HAL_InitTick+0x5c>)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800194e:	2300      	movs	r3, #0
 8001950:	e000      	b.n	8001954 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
}
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000004 	.word	0x20000004
 8001960:	2000000c 	.word	0x2000000c
 8001964:	20000008 	.word	0x20000008

08001968 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <HAL_IncTick+0x20>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <HAL_IncTick+0x24>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4413      	add	r3, r2
 8001978:	4a04      	ldr	r2, [pc, #16]	; (800198c <HAL_IncTick+0x24>)
 800197a:	6013      	str	r3, [r2, #0]
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	2000000c 	.word	0x2000000c
 800198c:	200001f0 	.word	0x200001f0

08001990 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return uwTick;  
 8001994:	4b03      	ldr	r3, [pc, #12]	; (80019a4 <HAL_GetTick+0x14>)
 8001996:	681b      	ldr	r3, [r3, #0]
}
 8001998:	4618      	mov	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	200001f0 	.word	0x200001f0

080019a8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019b0:	f7ff ffee 	bl	8001990 <HAL_GetTick>
 80019b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c0:	d005      	beq.n	80019ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019c2:	4b0a      	ldr	r3, [pc, #40]	; (80019ec <HAL_Delay+0x44>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	461a      	mov	r2, r3
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	4413      	add	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80019ce:	bf00      	nop
 80019d0:	f7ff ffde 	bl	8001990 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d8f7      	bhi.n	80019d0 <HAL_Delay+0x28>
  {
  }
}
 80019e0:	bf00      	nop
 80019e2:	bf00      	nop
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	2000000c 	.word	0x2000000c

080019f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a00:	4b0c      	ldr	r3, [pc, #48]	; (8001a34 <__NVIC_SetPriorityGrouping+0x44>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a22:	4a04      	ldr	r2, [pc, #16]	; (8001a34 <__NVIC_SetPriorityGrouping+0x44>)
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	60d3      	str	r3, [r2, #12]
}
 8001a28:	bf00      	nop
 8001a2a:	3714      	adds	r7, #20
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr
 8001a34:	e000ed00 	.word	0xe000ed00

08001a38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a3c:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <__NVIC_GetPriorityGrouping+0x18>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	0a1b      	lsrs	r3, r3, #8
 8001a42:	f003 0307 	and.w	r3, r3, #7
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	6039      	str	r1, [r7, #0]
 8001a5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	db0a      	blt.n	8001a7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	b2da      	uxtb	r2, r3
 8001a6c:	490c      	ldr	r1, [pc, #48]	; (8001aa0 <__NVIC_SetPriority+0x4c>)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	0112      	lsls	r2, r2, #4
 8001a74:	b2d2      	uxtb	r2, r2
 8001a76:	440b      	add	r3, r1
 8001a78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a7c:	e00a      	b.n	8001a94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	4908      	ldr	r1, [pc, #32]	; (8001aa4 <__NVIC_SetPriority+0x50>)
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	f003 030f 	and.w	r3, r3, #15
 8001a8a:	3b04      	subs	r3, #4
 8001a8c:	0112      	lsls	r2, r2, #4
 8001a8e:	b2d2      	uxtb	r2, r2
 8001a90:	440b      	add	r3, r1
 8001a92:	761a      	strb	r2, [r3, #24]
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	e000e100 	.word	0xe000e100
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b089      	sub	sp, #36	; 0x24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f003 0307 	and.w	r3, r3, #7
 8001aba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	f1c3 0307 	rsb	r3, r3, #7
 8001ac2:	2b04      	cmp	r3, #4
 8001ac4:	bf28      	it	cs
 8001ac6:	2304      	movcs	r3, #4
 8001ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	3304      	adds	r3, #4
 8001ace:	2b06      	cmp	r3, #6
 8001ad0:	d902      	bls.n	8001ad8 <NVIC_EncodePriority+0x30>
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3b03      	subs	r3, #3
 8001ad6:	e000      	b.n	8001ada <NVIC_EncodePriority+0x32>
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001adc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae6:	43da      	mvns	r2, r3
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	401a      	ands	r2, r3
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af0:	f04f 31ff 	mov.w	r1, #4294967295
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	fa01 f303 	lsl.w	r3, r1, r3
 8001afa:	43d9      	mvns	r1, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b00:	4313      	orrs	r3, r2
         );
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3724      	adds	r7, #36	; 0x24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
	...

08001b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b20:	d301      	bcc.n	8001b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b22:	2301      	movs	r3, #1
 8001b24:	e00f      	b.n	8001b46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b26:	4a0a      	ldr	r2, [pc, #40]	; (8001b50 <SysTick_Config+0x40>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b2e:	210f      	movs	r1, #15
 8001b30:	f04f 30ff 	mov.w	r0, #4294967295
 8001b34:	f7ff ff8e 	bl	8001a54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b38:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <SysTick_Config+0x40>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b3e:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <SysTick_Config+0x40>)
 8001b40:	2207      	movs	r2, #7
 8001b42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	e000e010 	.word	0xe000e010

08001b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff ff47 	bl	80019f0 <__NVIC_SetPriorityGrouping>
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b086      	sub	sp, #24
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	4603      	mov	r3, r0
 8001b72:	60b9      	str	r1, [r7, #8]
 8001b74:	607a      	str	r2, [r7, #4]
 8001b76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b7c:	f7ff ff5c 	bl	8001a38 <__NVIC_GetPriorityGrouping>
 8001b80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	6978      	ldr	r0, [r7, #20]
 8001b88:	f7ff ff8e 	bl	8001aa8 <NVIC_EncodePriority>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b92:	4611      	mov	r1, r2
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff ff5d 	bl	8001a54 <__NVIC_SetPriority>
}
 8001b9a:	bf00      	nop
 8001b9c:	3718      	adds	r7, #24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b082      	sub	sp, #8
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff ffb0 	bl	8001b10 <SysTick_Config>
 8001bb0:	4603      	mov	r3, r0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
	...

08001bbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b087      	sub	sp, #28
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bca:	e14e      	b.n	8001e6a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd8:	4013      	ands	r3, r2
 8001bda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	f000 8140 	beq.w	8001e64 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0303 	and.w	r3, r3, #3
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d005      	beq.n	8001bfc <HAL_GPIO_Init+0x40>
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f003 0303 	and.w	r3, r3, #3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d130      	bne.n	8001c5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	2203      	movs	r2, #3
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	4013      	ands	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	68da      	ldr	r2, [r3, #12]
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c32:	2201      	movs	r2, #1
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	091b      	lsrs	r3, r3, #4
 8001c48:	f003 0201 	and.w	r2, r3, #1
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 0303 	and.w	r3, r3, #3
 8001c66:	2b03      	cmp	r3, #3
 8001c68:	d017      	beq.n	8001c9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	2203      	movs	r2, #3
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	689a      	ldr	r2, [r3, #8]
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f003 0303 	and.w	r3, r3, #3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d123      	bne.n	8001cee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	08da      	lsrs	r2, r3, #3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3208      	adds	r2, #8
 8001cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	220f      	movs	r2, #15
 8001cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	691a      	ldr	r2, [r3, #16]
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	f003 0307 	and.w	r3, r3, #7
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	08da      	lsrs	r2, r3, #3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3208      	adds	r2, #8
 8001ce8:	6939      	ldr	r1, [r7, #16]
 8001cea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	2203      	movs	r2, #3
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4013      	ands	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f003 0203 	and.w	r2, r3, #3
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	f000 809a 	beq.w	8001e64 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d30:	4b55      	ldr	r3, [pc, #340]	; (8001e88 <HAL_GPIO_Init+0x2cc>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	4a54      	ldr	r2, [pc, #336]	; (8001e88 <HAL_GPIO_Init+0x2cc>)
 8001d36:	f043 0301 	orr.w	r3, r3, #1
 8001d3a:	6193      	str	r3, [r2, #24]
 8001d3c:	4b52      	ldr	r3, [pc, #328]	; (8001e88 <HAL_GPIO_Init+0x2cc>)
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	60bb      	str	r3, [r7, #8]
 8001d46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d48:	4a50      	ldr	r2, [pc, #320]	; (8001e8c <HAL_GPIO_Init+0x2d0>)
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	089b      	lsrs	r3, r3, #2
 8001d4e:	3302      	adds	r3, #2
 8001d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	f003 0303 	and.w	r3, r3, #3
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	220f      	movs	r2, #15
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d72:	d013      	beq.n	8001d9c <HAL_GPIO_Init+0x1e0>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a46      	ldr	r2, [pc, #280]	; (8001e90 <HAL_GPIO_Init+0x2d4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d00d      	beq.n	8001d98 <HAL_GPIO_Init+0x1dc>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4a45      	ldr	r2, [pc, #276]	; (8001e94 <HAL_GPIO_Init+0x2d8>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d007      	beq.n	8001d94 <HAL_GPIO_Init+0x1d8>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4a44      	ldr	r2, [pc, #272]	; (8001e98 <HAL_GPIO_Init+0x2dc>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d101      	bne.n	8001d90 <HAL_GPIO_Init+0x1d4>
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e006      	b.n	8001d9e <HAL_GPIO_Init+0x1e2>
 8001d90:	2305      	movs	r3, #5
 8001d92:	e004      	b.n	8001d9e <HAL_GPIO_Init+0x1e2>
 8001d94:	2302      	movs	r3, #2
 8001d96:	e002      	b.n	8001d9e <HAL_GPIO_Init+0x1e2>
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e000      	b.n	8001d9e <HAL_GPIO_Init+0x1e2>
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	697a      	ldr	r2, [r7, #20]
 8001da0:	f002 0203 	and.w	r2, r2, #3
 8001da4:	0092      	lsls	r2, r2, #2
 8001da6:	4093      	lsls	r3, r2
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dae:	4937      	ldr	r1, [pc, #220]	; (8001e8c <HAL_GPIO_Init+0x2d0>)
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	089b      	lsrs	r3, r3, #2
 8001db4:	3302      	adds	r3, #2
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dbc:	4b37      	ldr	r3, [pc, #220]	; (8001e9c <HAL_GPIO_Init+0x2e0>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d003      	beq.n	8001de0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001de0:	4a2e      	ldr	r2, [pc, #184]	; (8001e9c <HAL_GPIO_Init+0x2e0>)
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001de6:	4b2d      	ldr	r3, [pc, #180]	; (8001e9c <HAL_GPIO_Init+0x2e0>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	43db      	mvns	r3, r3
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	4013      	ands	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d003      	beq.n	8001e0a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001e0a:	4a24      	ldr	r2, [pc, #144]	; (8001e9c <HAL_GPIO_Init+0x2e0>)
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e10:	4b22      	ldr	r3, [pc, #136]	; (8001e9c <HAL_GPIO_Init+0x2e0>)
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d003      	beq.n	8001e34 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e34:	4a19      	ldr	r2, [pc, #100]	; (8001e9c <HAL_GPIO_Init+0x2e0>)
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e3a:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <HAL_GPIO_Init+0x2e0>)
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	43db      	mvns	r3, r3
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	4013      	ands	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d003      	beq.n	8001e5e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001e5e:	4a0f      	ldr	r2, [pc, #60]	; (8001e9c <HAL_GPIO_Init+0x2e0>)
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	3301      	adds	r3, #1
 8001e68:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	fa22 f303 	lsr.w	r3, r2, r3
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	f47f aea9 	bne.w	8001bcc <HAL_GPIO_Init+0x10>
  }
}
 8001e7a:	bf00      	nop
 8001e7c:	bf00      	nop
 8001e7e:	371c      	adds	r7, #28
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40010000 	.word	0x40010000
 8001e90:	48000400 	.word	0x48000400
 8001e94:	48000800 	.word	0x48000800
 8001e98:	48000c00 	.word	0x48000c00
 8001e9c:	40010400 	.word	0x40010400

08001ea0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	807b      	strh	r3, [r7, #2]
 8001eac:	4613      	mov	r3, r2
 8001eae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001eb0:	787b      	ldrb	r3, [r7, #1]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d003      	beq.n	8001ebe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eb6:	887a      	ldrh	r2, [r7, #2]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ebc:	e002      	b.n	8001ec4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ebe:	887a      	ldrh	r2, [r7, #2]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	1d3b      	adds	r3, r7, #4
 8001eda:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001edc:	1d3b      	adds	r3, r7, #4
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d102      	bne.n	8001eea <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	f000 bef4 	b.w	8002cd2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eea:	1d3b      	adds	r3, r7, #4
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	f000 816a 	beq.w	80021ce <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001efa:	4bb3      	ldr	r3, [pc, #716]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f003 030c 	and.w	r3, r3, #12
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	d00c      	beq.n	8001f20 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f06:	4bb0      	ldr	r3, [pc, #704]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
 8001f0e:	2b08      	cmp	r3, #8
 8001f10:	d159      	bne.n	8001fc6 <HAL_RCC_OscConfig+0xf6>
 8001f12:	4bad      	ldr	r3, [pc, #692]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f1e:	d152      	bne.n	8001fc6 <HAL_RCC_OscConfig+0xf6>
 8001f20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f24:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f28:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001f2c:	fa93 f3a3 	rbit	r3, r3
 8001f30:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f34:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f38:	fab3 f383 	clz	r3, r3
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	095b      	lsrs	r3, r3, #5
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	f043 0301 	orr.w	r3, r3, #1
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d102      	bne.n	8001f52 <HAL_RCC_OscConfig+0x82>
 8001f4c:	4b9e      	ldr	r3, [pc, #632]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	e015      	b.n	8001f7e <HAL_RCC_OscConfig+0xae>
 8001f52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f56:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001f5e:	fa93 f3a3 	rbit	r3, r3
 8001f62:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001f66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f6a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001f6e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001f72:	fa93 f3a3 	rbit	r3, r3
 8001f76:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001f7a:	4b93      	ldr	r3, [pc, #588]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f82:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001f86:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001f8a:	fa92 f2a2 	rbit	r2, r2
 8001f8e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001f92:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001f96:	fab2 f282 	clz	r2, r2
 8001f9a:	b2d2      	uxtb	r2, r2
 8001f9c:	f042 0220 	orr.w	r2, r2, #32
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	f002 021f 	and.w	r2, r2, #31
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8001fac:	4013      	ands	r3, r2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f000 810c 	beq.w	80021cc <HAL_RCC_OscConfig+0x2fc>
 8001fb4:	1d3b      	adds	r3, r7, #4
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f040 8106 	bne.w	80021cc <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	f000 be86 	b.w	8002cd2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fc6:	1d3b      	adds	r3, r7, #4
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fd0:	d106      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x110>
 8001fd2:	4b7d      	ldr	r3, [pc, #500]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a7c      	ldr	r2, [pc, #496]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001fd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fdc:	6013      	str	r3, [r2, #0]
 8001fde:	e030      	b.n	8002042 <HAL_RCC_OscConfig+0x172>
 8001fe0:	1d3b      	adds	r3, r7, #4
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d10c      	bne.n	8002004 <HAL_RCC_OscConfig+0x134>
 8001fea:	4b77      	ldr	r3, [pc, #476]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a76      	ldr	r2, [pc, #472]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001ff0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff4:	6013      	str	r3, [r2, #0]
 8001ff6:	4b74      	ldr	r3, [pc, #464]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a73      	ldr	r2, [pc, #460]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8001ffc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002000:	6013      	str	r3, [r2, #0]
 8002002:	e01e      	b.n	8002042 <HAL_RCC_OscConfig+0x172>
 8002004:	1d3b      	adds	r3, r7, #4
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800200e:	d10c      	bne.n	800202a <HAL_RCC_OscConfig+0x15a>
 8002010:	4b6d      	ldr	r3, [pc, #436]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a6c      	ldr	r2, [pc, #432]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8002016:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800201a:	6013      	str	r3, [r2, #0]
 800201c:	4b6a      	ldr	r3, [pc, #424]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a69      	ldr	r2, [pc, #420]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8002022:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	e00b      	b.n	8002042 <HAL_RCC_OscConfig+0x172>
 800202a:	4b67      	ldr	r3, [pc, #412]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a66      	ldr	r2, [pc, #408]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8002030:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002034:	6013      	str	r3, [r2, #0]
 8002036:	4b64      	ldr	r3, [pc, #400]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a63      	ldr	r2, [pc, #396]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 800203c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002040:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002042:	4b61      	ldr	r3, [pc, #388]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8002044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002046:	f023 020f 	bic.w	r2, r3, #15
 800204a:	1d3b      	adds	r3, r7, #4
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	495d      	ldr	r1, [pc, #372]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8002052:	4313      	orrs	r3, r2
 8002054:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002056:	1d3b      	adds	r3, r7, #4
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d059      	beq.n	8002114 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002060:	f7ff fc96 	bl	8001990 <HAL_GetTick>
 8002064:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002068:	e00a      	b.n	8002080 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800206a:	f7ff fc91 	bl	8001990 <HAL_GetTick>
 800206e:	4602      	mov	r2, r0
 8002070:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b64      	cmp	r3, #100	; 0x64
 8002078:	d902      	bls.n	8002080 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	f000 be29 	b.w	8002cd2 <HAL_RCC_OscConfig+0xe02>
 8002080:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002084:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002088:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800208c:	fa93 f3a3 	rbit	r3, r3
 8002090:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002094:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002098:	fab3 f383 	clz	r3, r3
 800209c:	b2db      	uxtb	r3, r3
 800209e:	095b      	lsrs	r3, r3, #5
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	f043 0301 	orr.w	r3, r3, #1
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d102      	bne.n	80020b2 <HAL_RCC_OscConfig+0x1e2>
 80020ac:	4b46      	ldr	r3, [pc, #280]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	e015      	b.n	80020de <HAL_RCC_OscConfig+0x20e>
 80020b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020b6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ba:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80020be:	fa93 f3a3 	rbit	r3, r3
 80020c2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80020c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020ca:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80020ce:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80020d2:	fa93 f3a3 	rbit	r3, r3
 80020d6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80020da:	4b3b      	ldr	r3, [pc, #236]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 80020dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020e2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80020e6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80020ea:	fa92 f2a2 	rbit	r2, r2
 80020ee:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80020f2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80020f6:	fab2 f282 	clz	r2, r2
 80020fa:	b2d2      	uxtb	r2, r2
 80020fc:	f042 0220 	orr.w	r2, r2, #32
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	f002 021f 	and.w	r2, r2, #31
 8002106:	2101      	movs	r1, #1
 8002108:	fa01 f202 	lsl.w	r2, r1, r2
 800210c:	4013      	ands	r3, r2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d0ab      	beq.n	800206a <HAL_RCC_OscConfig+0x19a>
 8002112:	e05c      	b.n	80021ce <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002114:	f7ff fc3c 	bl	8001990 <HAL_GetTick>
 8002118:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800211c:	e00a      	b.n	8002134 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800211e:	f7ff fc37 	bl	8001990 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	2b64      	cmp	r3, #100	; 0x64
 800212c:	d902      	bls.n	8002134 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	f000 bdcf 	b.w	8002cd2 <HAL_RCC_OscConfig+0xe02>
 8002134:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002138:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800213c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002140:	fa93 f3a3 	rbit	r3, r3
 8002144:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002148:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800214c:	fab3 f383 	clz	r3, r3
 8002150:	b2db      	uxtb	r3, r3
 8002152:	095b      	lsrs	r3, r3, #5
 8002154:	b2db      	uxtb	r3, r3
 8002156:	f043 0301 	orr.w	r3, r3, #1
 800215a:	b2db      	uxtb	r3, r3
 800215c:	2b01      	cmp	r3, #1
 800215e:	d102      	bne.n	8002166 <HAL_RCC_OscConfig+0x296>
 8002160:	4b19      	ldr	r3, [pc, #100]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	e015      	b.n	8002192 <HAL_RCC_OscConfig+0x2c2>
 8002166:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800216a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002172:	fa93 f3a3 	rbit	r3, r3
 8002176:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800217a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800217e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002182:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002186:	fa93 f3a3 	rbit	r3, r3
 800218a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800218e:	4b0e      	ldr	r3, [pc, #56]	; (80021c8 <HAL_RCC_OscConfig+0x2f8>)
 8002190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002192:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002196:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800219a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800219e:	fa92 f2a2 	rbit	r2, r2
 80021a2:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80021a6:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80021aa:	fab2 f282 	clz	r2, r2
 80021ae:	b2d2      	uxtb	r2, r2
 80021b0:	f042 0220 	orr.w	r2, r2, #32
 80021b4:	b2d2      	uxtb	r2, r2
 80021b6:	f002 021f 	and.w	r2, r2, #31
 80021ba:	2101      	movs	r1, #1
 80021bc:	fa01 f202 	lsl.w	r2, r1, r2
 80021c0:	4013      	ands	r3, r2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1ab      	bne.n	800211e <HAL_RCC_OscConfig+0x24e>
 80021c6:	e002      	b.n	80021ce <HAL_RCC_OscConfig+0x2fe>
 80021c8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021ce:	1d3b      	adds	r3, r7, #4
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	f000 816f 	beq.w	80024bc <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80021de:	4bd0      	ldr	r3, [pc, #832]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f003 030c 	and.w	r3, r3, #12
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d00b      	beq.n	8002202 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80021ea:	4bcd      	ldr	r3, [pc, #820]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f003 030c 	and.w	r3, r3, #12
 80021f2:	2b08      	cmp	r3, #8
 80021f4:	d16c      	bne.n	80022d0 <HAL_RCC_OscConfig+0x400>
 80021f6:	4bca      	ldr	r3, [pc, #808]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d166      	bne.n	80022d0 <HAL_RCC_OscConfig+0x400>
 8002202:	2302      	movs	r3, #2
 8002204:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002208:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800220c:	fa93 f3a3 	rbit	r3, r3
 8002210:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002214:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002218:	fab3 f383 	clz	r3, r3
 800221c:	b2db      	uxtb	r3, r3
 800221e:	095b      	lsrs	r3, r3, #5
 8002220:	b2db      	uxtb	r3, r3
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b01      	cmp	r3, #1
 800222a:	d102      	bne.n	8002232 <HAL_RCC_OscConfig+0x362>
 800222c:	4bbc      	ldr	r3, [pc, #752]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	e013      	b.n	800225a <HAL_RCC_OscConfig+0x38a>
 8002232:	2302      	movs	r3, #2
 8002234:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002238:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800223c:	fa93 f3a3 	rbit	r3, r3
 8002240:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002244:	2302      	movs	r3, #2
 8002246:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800224a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800224e:	fa93 f3a3 	rbit	r3, r3
 8002252:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002256:	4bb2      	ldr	r3, [pc, #712]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 8002258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225a:	2202      	movs	r2, #2
 800225c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002260:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002264:	fa92 f2a2 	rbit	r2, r2
 8002268:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800226c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002270:	fab2 f282 	clz	r2, r2
 8002274:	b2d2      	uxtb	r2, r2
 8002276:	f042 0220 	orr.w	r2, r2, #32
 800227a:	b2d2      	uxtb	r2, r2
 800227c:	f002 021f 	and.w	r2, r2, #31
 8002280:	2101      	movs	r1, #1
 8002282:	fa01 f202 	lsl.w	r2, r1, r2
 8002286:	4013      	ands	r3, r2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d007      	beq.n	800229c <HAL_RCC_OscConfig+0x3cc>
 800228c:	1d3b      	adds	r3, r7, #4
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d002      	beq.n	800229c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	f000 bd1b 	b.w	8002cd2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800229c:	4ba0      	ldr	r3, [pc, #640]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022a4:	1d3b      	adds	r3, r7, #4
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	21f8      	movs	r1, #248	; 0xf8
 80022ac:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80022b4:	fa91 f1a1 	rbit	r1, r1
 80022b8:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80022bc:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80022c0:	fab1 f181 	clz	r1, r1
 80022c4:	b2c9      	uxtb	r1, r1
 80022c6:	408b      	lsls	r3, r1
 80022c8:	4995      	ldr	r1, [pc, #596]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ce:	e0f5      	b.n	80024bc <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022d0:	1d3b      	adds	r3, r7, #4
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f000 8085 	beq.w	80023e6 <HAL_RCC_OscConfig+0x516>
 80022dc:	2301      	movs	r3, #1
 80022de:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80022e6:	fa93 f3a3 	rbit	r3, r3
 80022ea:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80022ee:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022f2:	fab3 f383 	clz	r3, r3
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80022fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	461a      	mov	r2, r3
 8002304:	2301      	movs	r3, #1
 8002306:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002308:	f7ff fb42 	bl	8001990 <HAL_GetTick>
 800230c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002310:	e00a      	b.n	8002328 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002312:	f7ff fb3d 	bl	8001990 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d902      	bls.n	8002328 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	f000 bcd5 	b.w	8002cd2 <HAL_RCC_OscConfig+0xe02>
 8002328:	2302      	movs	r3, #2
 800232a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002332:	fa93 f3a3 	rbit	r3, r3
 8002336:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800233a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800233e:	fab3 f383 	clz	r3, r3
 8002342:	b2db      	uxtb	r3, r3
 8002344:	095b      	lsrs	r3, r3, #5
 8002346:	b2db      	uxtb	r3, r3
 8002348:	f043 0301 	orr.w	r3, r3, #1
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b01      	cmp	r3, #1
 8002350:	d102      	bne.n	8002358 <HAL_RCC_OscConfig+0x488>
 8002352:	4b73      	ldr	r3, [pc, #460]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	e013      	b.n	8002380 <HAL_RCC_OscConfig+0x4b0>
 8002358:	2302      	movs	r3, #2
 800235a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002362:	fa93 f3a3 	rbit	r3, r3
 8002366:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800236a:	2302      	movs	r3, #2
 800236c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002370:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002374:	fa93 f3a3 	rbit	r3, r3
 8002378:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800237c:	4b68      	ldr	r3, [pc, #416]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 800237e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002380:	2202      	movs	r2, #2
 8002382:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002386:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800238a:	fa92 f2a2 	rbit	r2, r2
 800238e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002392:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002396:	fab2 f282 	clz	r2, r2
 800239a:	b2d2      	uxtb	r2, r2
 800239c:	f042 0220 	orr.w	r2, r2, #32
 80023a0:	b2d2      	uxtb	r2, r2
 80023a2:	f002 021f 	and.w	r2, r2, #31
 80023a6:	2101      	movs	r1, #1
 80023a8:	fa01 f202 	lsl.w	r2, r1, r2
 80023ac:	4013      	ands	r3, r2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d0af      	beq.n	8002312 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b2:	4b5b      	ldr	r3, [pc, #364]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ba:	1d3b      	adds	r3, r7, #4
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	21f8      	movs	r1, #248	; 0xf8
 80023c2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80023ca:	fa91 f1a1 	rbit	r1, r1
 80023ce:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80023d2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80023d6:	fab1 f181 	clz	r1, r1
 80023da:	b2c9      	uxtb	r1, r1
 80023dc:	408b      	lsls	r3, r1
 80023de:	4950      	ldr	r1, [pc, #320]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	600b      	str	r3, [r1, #0]
 80023e4:	e06a      	b.n	80024bc <HAL_RCC_OscConfig+0x5ec>
 80023e6:	2301      	movs	r3, #1
 80023e8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ec:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80023f0:	fa93 f3a3 	rbit	r3, r3
 80023f4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80023f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023fc:	fab3 f383 	clz	r3, r3
 8002400:	b2db      	uxtb	r3, r3
 8002402:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002406:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	461a      	mov	r2, r3
 800240e:	2300      	movs	r3, #0
 8002410:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002412:	f7ff fabd 	bl	8001990 <HAL_GetTick>
 8002416:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800241a:	e00a      	b.n	8002432 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800241c:	f7ff fab8 	bl	8001990 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d902      	bls.n	8002432 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	f000 bc50 	b.w	8002cd2 <HAL_RCC_OscConfig+0xe02>
 8002432:	2302      	movs	r3, #2
 8002434:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002438:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800243c:	fa93 f3a3 	rbit	r3, r3
 8002440:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002444:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002448:	fab3 f383 	clz	r3, r3
 800244c:	b2db      	uxtb	r3, r3
 800244e:	095b      	lsrs	r3, r3, #5
 8002450:	b2db      	uxtb	r3, r3
 8002452:	f043 0301 	orr.w	r3, r3, #1
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b01      	cmp	r3, #1
 800245a:	d102      	bne.n	8002462 <HAL_RCC_OscConfig+0x592>
 800245c:	4b30      	ldr	r3, [pc, #192]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	e013      	b.n	800248a <HAL_RCC_OscConfig+0x5ba>
 8002462:	2302      	movs	r3, #2
 8002464:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002468:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800246c:	fa93 f3a3 	rbit	r3, r3
 8002470:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002474:	2302      	movs	r3, #2
 8002476:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800247a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800247e:	fa93 f3a3 	rbit	r3, r3
 8002482:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002486:	4b26      	ldr	r3, [pc, #152]	; (8002520 <HAL_RCC_OscConfig+0x650>)
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248a:	2202      	movs	r2, #2
 800248c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002490:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002494:	fa92 f2a2 	rbit	r2, r2
 8002498:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800249c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80024a0:	fab2 f282 	clz	r2, r2
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	f042 0220 	orr.w	r2, r2, #32
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	f002 021f 	and.w	r2, r2, #31
 80024b0:	2101      	movs	r1, #1
 80024b2:	fa01 f202 	lsl.w	r2, r1, r2
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1af      	bne.n	800241c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024bc:	1d3b      	adds	r3, r7, #4
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0308 	and.w	r3, r3, #8
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f000 80da 	beq.w	8002680 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024cc:	1d3b      	adds	r3, r7, #4
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	699b      	ldr	r3, [r3, #24]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d069      	beq.n	80025aa <HAL_RCC_OscConfig+0x6da>
 80024d6:	2301      	movs	r3, #1
 80024d8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024dc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80024e0:	fa93 f3a3 	rbit	r3, r3
 80024e4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80024e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024ec:	fab3 f383 	clz	r3, r3
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	461a      	mov	r2, r3
 80024f4:	4b0b      	ldr	r3, [pc, #44]	; (8002524 <HAL_RCC_OscConfig+0x654>)
 80024f6:	4413      	add	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	461a      	mov	r2, r3
 80024fc:	2301      	movs	r3, #1
 80024fe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002500:	f7ff fa46 	bl	8001990 <HAL_GetTick>
 8002504:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002508:	e00e      	b.n	8002528 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800250a:	f7ff fa41 	bl	8001990 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d906      	bls.n	8002528 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e3d9      	b.n	8002cd2 <HAL_RCC_OscConfig+0xe02>
 800251e:	bf00      	nop
 8002520:	40021000 	.word	0x40021000
 8002524:	10908120 	.word	0x10908120
 8002528:	2302      	movs	r3, #2
 800252a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002532:	fa93 f3a3 	rbit	r3, r3
 8002536:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800253a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800253e:	2202      	movs	r2, #2
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	fa93 f2a3 	rbit	r2, r3
 800254c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002550:	601a      	str	r2, [r3, #0]
 8002552:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002556:	2202      	movs	r2, #2
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	fa93 f2a3 	rbit	r2, r3
 8002564:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002568:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800256a:	4ba5      	ldr	r3, [pc, #660]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 800256c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800256e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002572:	2102      	movs	r1, #2
 8002574:	6019      	str	r1, [r3, #0]
 8002576:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	fa93 f1a3 	rbit	r1, r3
 8002580:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002584:	6019      	str	r1, [r3, #0]
  return result;
 8002586:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	fab3 f383 	clz	r3, r3
 8002590:	b2db      	uxtb	r3, r3
 8002592:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002596:	b2db      	uxtb	r3, r3
 8002598:	f003 031f 	and.w	r3, r3, #31
 800259c:	2101      	movs	r1, #1
 800259e:	fa01 f303 	lsl.w	r3, r1, r3
 80025a2:	4013      	ands	r3, r2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0b0      	beq.n	800250a <HAL_RCC_OscConfig+0x63a>
 80025a8:	e06a      	b.n	8002680 <HAL_RCC_OscConfig+0x7b0>
 80025aa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80025ae:	2201      	movs	r2, #1
 80025b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	fa93 f2a3 	rbit	r2, r3
 80025bc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80025c0:	601a      	str	r2, [r3, #0]
  return result;
 80025c2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80025c6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025c8:	fab3 f383 	clz	r3, r3
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	461a      	mov	r2, r3
 80025d0:	4b8c      	ldr	r3, [pc, #560]	; (8002804 <HAL_RCC_OscConfig+0x934>)
 80025d2:	4413      	add	r3, r2
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	461a      	mov	r2, r3
 80025d8:	2300      	movs	r3, #0
 80025da:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025dc:	f7ff f9d8 	bl	8001990 <HAL_GetTick>
 80025e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025e4:	e009      	b.n	80025fa <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025e6:	f7ff f9d3 	bl	8001990 <HAL_GetTick>
 80025ea:	4602      	mov	r2, r0
 80025ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e36b      	b.n	8002cd2 <HAL_RCC_OscConfig+0xe02>
 80025fa:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80025fe:	2202      	movs	r2, #2
 8002600:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002602:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	fa93 f2a3 	rbit	r2, r3
 800260c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002616:	2202      	movs	r2, #2
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	fa93 f2a3 	rbit	r2, r3
 8002624:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800262e:	2202      	movs	r2, #2
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	fa93 f2a3 	rbit	r2, r3
 800263c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002640:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002642:	4b6f      	ldr	r3, [pc, #444]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 8002644:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002646:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800264a:	2102      	movs	r1, #2
 800264c:	6019      	str	r1, [r3, #0]
 800264e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	fa93 f1a3 	rbit	r1, r3
 8002658:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800265c:	6019      	str	r1, [r3, #0]
  return result;
 800265e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	fab3 f383 	clz	r3, r3
 8002668:	b2db      	uxtb	r3, r3
 800266a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800266e:	b2db      	uxtb	r3, r3
 8002670:	f003 031f 	and.w	r3, r3, #31
 8002674:	2101      	movs	r1, #1
 8002676:	fa01 f303 	lsl.w	r3, r1, r3
 800267a:	4013      	ands	r3, r2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1b2      	bne.n	80025e6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002680:	1d3b      	adds	r3, r7, #4
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	2b00      	cmp	r3, #0
 800268c:	f000 8158 	beq.w	8002940 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002690:	2300      	movs	r3, #0
 8002692:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002696:	4b5a      	ldr	r3, [pc, #360]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d112      	bne.n	80026c8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026a2:	4b57      	ldr	r3, [pc, #348]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 80026a4:	69db      	ldr	r3, [r3, #28]
 80026a6:	4a56      	ldr	r2, [pc, #344]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 80026a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026ac:	61d3      	str	r3, [r2, #28]
 80026ae:	4b54      	ldr	r3, [pc, #336]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80026b6:	f107 0308 	add.w	r3, r7, #8
 80026ba:	601a      	str	r2, [r3, #0]
 80026bc:	f107 0308 	add.w	r3, r7, #8
 80026c0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80026c2:	2301      	movs	r3, #1
 80026c4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c8:	4b4f      	ldr	r3, [pc, #316]	; (8002808 <HAL_RCC_OscConfig+0x938>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d11a      	bne.n	800270a <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026d4:	4b4c      	ldr	r3, [pc, #304]	; (8002808 <HAL_RCC_OscConfig+0x938>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a4b      	ldr	r2, [pc, #300]	; (8002808 <HAL_RCC_OscConfig+0x938>)
 80026da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026de:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026e0:	f7ff f956 	bl	8001990 <HAL_GetTick>
 80026e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e8:	e009      	b.n	80026fe <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ea:	f7ff f951 	bl	8001990 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b64      	cmp	r3, #100	; 0x64
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e2e9      	b.n	8002cd2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026fe:	4b42      	ldr	r3, [pc, #264]	; (8002808 <HAL_RCC_OscConfig+0x938>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002706:	2b00      	cmp	r3, #0
 8002708:	d0ef      	beq.n	80026ea <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800270a:	1d3b      	adds	r3, r7, #4
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d106      	bne.n	8002722 <HAL_RCC_OscConfig+0x852>
 8002714:	4b3a      	ldr	r3, [pc, #232]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	4a39      	ldr	r2, [pc, #228]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	6213      	str	r3, [r2, #32]
 8002720:	e02f      	b.n	8002782 <HAL_RCC_OscConfig+0x8b2>
 8002722:	1d3b      	adds	r3, r7, #4
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d10c      	bne.n	8002746 <HAL_RCC_OscConfig+0x876>
 800272c:	4b34      	ldr	r3, [pc, #208]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	4a33      	ldr	r2, [pc, #204]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 8002732:	f023 0301 	bic.w	r3, r3, #1
 8002736:	6213      	str	r3, [r2, #32]
 8002738:	4b31      	ldr	r3, [pc, #196]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 800273a:	6a1b      	ldr	r3, [r3, #32]
 800273c:	4a30      	ldr	r2, [pc, #192]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 800273e:	f023 0304 	bic.w	r3, r3, #4
 8002742:	6213      	str	r3, [r2, #32]
 8002744:	e01d      	b.n	8002782 <HAL_RCC_OscConfig+0x8b2>
 8002746:	1d3b      	adds	r3, r7, #4
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	2b05      	cmp	r3, #5
 800274e:	d10c      	bne.n	800276a <HAL_RCC_OscConfig+0x89a>
 8002750:	4b2b      	ldr	r3, [pc, #172]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4a2a      	ldr	r2, [pc, #168]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 8002756:	f043 0304 	orr.w	r3, r3, #4
 800275a:	6213      	str	r3, [r2, #32]
 800275c:	4b28      	ldr	r3, [pc, #160]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	4a27      	ldr	r2, [pc, #156]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 8002762:	f043 0301 	orr.w	r3, r3, #1
 8002766:	6213      	str	r3, [r2, #32]
 8002768:	e00b      	b.n	8002782 <HAL_RCC_OscConfig+0x8b2>
 800276a:	4b25      	ldr	r3, [pc, #148]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	4a24      	ldr	r2, [pc, #144]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 8002770:	f023 0301 	bic.w	r3, r3, #1
 8002774:	6213      	str	r3, [r2, #32]
 8002776:	4b22      	ldr	r3, [pc, #136]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 8002778:	6a1b      	ldr	r3, [r3, #32]
 800277a:	4a21      	ldr	r2, [pc, #132]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 800277c:	f023 0304 	bic.w	r3, r3, #4
 8002780:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002782:	1d3b      	adds	r3, r7, #4
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d06b      	beq.n	8002864 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800278c:	f7ff f900 	bl	8001990 <HAL_GetTick>
 8002790:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002794:	e00b      	b.n	80027ae <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002796:	f7ff f8fb 	bl	8001990 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e291      	b.n	8002cd2 <HAL_RCC_OscConfig+0xe02>
 80027ae:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80027b2:	2202      	movs	r2, #2
 80027b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	fa93 f2a3 	rbit	r2, r3
 80027c0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80027ca:	2202      	movs	r2, #2
 80027cc:	601a      	str	r2, [r3, #0]
 80027ce:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	fa93 f2a3 	rbit	r2, r3
 80027d8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80027dc:	601a      	str	r2, [r3, #0]
  return result;
 80027de:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80027e2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e4:	fab3 f383 	clz	r3, r3
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	095b      	lsrs	r3, r3, #5
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	f043 0302 	orr.w	r3, r3, #2
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d109      	bne.n	800280c <HAL_RCC_OscConfig+0x93c>
 80027f8:	4b01      	ldr	r3, [pc, #4]	; (8002800 <HAL_RCC_OscConfig+0x930>)
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	e014      	b.n	8002828 <HAL_RCC_OscConfig+0x958>
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000
 8002804:	10908120 	.word	0x10908120
 8002808:	40007000 	.word	0x40007000
 800280c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002810:	2202      	movs	r2, #2
 8002812:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002814:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	fa93 f2a3 	rbit	r2, r3
 800281e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	4bbb      	ldr	r3, [pc, #748]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 8002826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002828:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800282c:	2102      	movs	r1, #2
 800282e:	6011      	str	r1, [r2, #0]
 8002830:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002834:	6812      	ldr	r2, [r2, #0]
 8002836:	fa92 f1a2 	rbit	r1, r2
 800283a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800283e:	6011      	str	r1, [r2, #0]
  return result;
 8002840:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002844:	6812      	ldr	r2, [r2, #0]
 8002846:	fab2 f282 	clz	r2, r2
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002850:	b2d2      	uxtb	r2, r2
 8002852:	f002 021f 	and.w	r2, r2, #31
 8002856:	2101      	movs	r1, #1
 8002858:	fa01 f202 	lsl.w	r2, r1, r2
 800285c:	4013      	ands	r3, r2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d099      	beq.n	8002796 <HAL_RCC_OscConfig+0x8c6>
 8002862:	e063      	b.n	800292c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002864:	f7ff f894 	bl	8001990 <HAL_GetTick>
 8002868:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800286c:	e00b      	b.n	8002886 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800286e:	f7ff f88f 	bl	8001990 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	f241 3288 	movw	r2, #5000	; 0x1388
 800287e:	4293      	cmp	r3, r2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e225      	b.n	8002cd2 <HAL_RCC_OscConfig+0xe02>
 8002886:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800288a:	2202      	movs	r2, #2
 800288c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800288e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	fa93 f2a3 	rbit	r2, r3
 8002898:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800289c:	601a      	str	r2, [r3, #0]
 800289e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80028a2:	2202      	movs	r2, #2
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	fa93 f2a3 	rbit	r2, r3
 80028b0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80028b4:	601a      	str	r2, [r3, #0]
  return result;
 80028b6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80028ba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028bc:	fab3 f383 	clz	r3, r3
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	095b      	lsrs	r3, r3, #5
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	f043 0302 	orr.w	r3, r3, #2
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d102      	bne.n	80028d6 <HAL_RCC_OscConfig+0xa06>
 80028d0:	4b90      	ldr	r3, [pc, #576]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 80028d2:	6a1b      	ldr	r3, [r3, #32]
 80028d4:	e00d      	b.n	80028f2 <HAL_RCC_OscConfig+0xa22>
 80028d6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80028da:	2202      	movs	r2, #2
 80028dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028de:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	fa93 f2a3 	rbit	r2, r3
 80028e8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	4b89      	ldr	r3, [pc, #548]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 80028f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80028f6:	2102      	movs	r1, #2
 80028f8:	6011      	str	r1, [r2, #0]
 80028fa:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80028fe:	6812      	ldr	r2, [r2, #0]
 8002900:	fa92 f1a2 	rbit	r1, r2
 8002904:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002908:	6011      	str	r1, [r2, #0]
  return result;
 800290a:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800290e:	6812      	ldr	r2, [r2, #0]
 8002910:	fab2 f282 	clz	r2, r2
 8002914:	b2d2      	uxtb	r2, r2
 8002916:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	f002 021f 	and.w	r2, r2, #31
 8002920:	2101      	movs	r1, #1
 8002922:	fa01 f202 	lsl.w	r2, r1, r2
 8002926:	4013      	ands	r3, r2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1a0      	bne.n	800286e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800292c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002930:	2b01      	cmp	r3, #1
 8002932:	d105      	bne.n	8002940 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002934:	4b77      	ldr	r3, [pc, #476]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	4a76      	ldr	r2, [pc, #472]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 800293a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800293e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002940:	1d3b      	adds	r3, r7, #4
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 81c2 	beq.w	8002cd0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800294c:	4b71      	ldr	r3, [pc, #452]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f003 030c 	and.w	r3, r3, #12
 8002954:	2b08      	cmp	r3, #8
 8002956:	f000 819c 	beq.w	8002c92 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800295a:	1d3b      	adds	r3, r7, #4
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	69db      	ldr	r3, [r3, #28]
 8002960:	2b02      	cmp	r3, #2
 8002962:	f040 8114 	bne.w	8002b8e <HAL_RCC_OscConfig+0xcbe>
 8002966:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800296a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800296e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002970:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	fa93 f2a3 	rbit	r2, r3
 800297a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800297e:	601a      	str	r2, [r3, #0]
  return result;
 8002980:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002984:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002986:	fab3 f383 	clz	r3, r3
 800298a:	b2db      	uxtb	r3, r3
 800298c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002990:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	461a      	mov	r2, r3
 8002998:	2300      	movs	r3, #0
 800299a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800299c:	f7fe fff8 	bl	8001990 <HAL_GetTick>
 80029a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029a4:	e009      	b.n	80029ba <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029a6:	f7fe fff3 	bl	8001990 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e18b      	b.n	8002cd2 <HAL_RCC_OscConfig+0xe02>
 80029ba:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80029be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	fa93 f2a3 	rbit	r2, r3
 80029ce:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80029d2:	601a      	str	r2, [r3, #0]
  return result;
 80029d4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80029d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029da:	fab3 f383 	clz	r3, r3
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	095b      	lsrs	r3, r3, #5
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	f043 0301 	orr.w	r3, r3, #1
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d102      	bne.n	80029f4 <HAL_RCC_OscConfig+0xb24>
 80029ee:	4b49      	ldr	r3, [pc, #292]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	e01b      	b.n	8002a2c <HAL_RCC_OscConfig+0xb5c>
 80029f4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80029f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	fa93 f2a3 	rbit	r2, r3
 8002a08:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002a12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	fa93 f2a3 	rbit	r2, r3
 8002a22:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	4b3a      	ldr	r3, [pc, #232]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002a30:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002a34:	6011      	str	r1, [r2, #0]
 8002a36:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002a3a:	6812      	ldr	r2, [r2, #0]
 8002a3c:	fa92 f1a2 	rbit	r1, r2
 8002a40:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002a44:	6011      	str	r1, [r2, #0]
  return result;
 8002a46:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002a4a:	6812      	ldr	r2, [r2, #0]
 8002a4c:	fab2 f282 	clz	r2, r2
 8002a50:	b2d2      	uxtb	r2, r2
 8002a52:	f042 0220 	orr.w	r2, r2, #32
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	f002 021f 	and.w	r2, r2, #31
 8002a5c:	2101      	movs	r1, #1
 8002a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a62:	4013      	ands	r3, r2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d19e      	bne.n	80029a6 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a68:	4b2a      	ldr	r3, [pc, #168]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a70:	1d3b      	adds	r3, r7, #4
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002a76:	1d3b      	adds	r3, r7, #4
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	6a1b      	ldr	r3, [r3, #32]
 8002a7c:	430b      	orrs	r3, r1
 8002a7e:	4925      	ldr	r1, [pc, #148]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	604b      	str	r3, [r1, #4]
 8002a84:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002a88:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002a8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	fa93 f2a3 	rbit	r2, r3
 8002a98:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002a9c:	601a      	str	r2, [r3, #0]
  return result;
 8002a9e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002aa2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aa4:	fab3 f383 	clz	r3, r3
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002aae:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aba:	f7fe ff69 	bl	8001990 <HAL_GetTick>
 8002abe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ac2:	e009      	b.n	8002ad8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ac4:	f7fe ff64 	bl	8001990 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e0fc      	b.n	8002cd2 <HAL_RCC_OscConfig+0xe02>
 8002ad8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002adc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ae0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	fa93 f2a3 	rbit	r2, r3
 8002aec:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002af0:	601a      	str	r2, [r3, #0]
  return result;
 8002af2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002af6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002af8:	fab3 f383 	clz	r3, r3
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	095b      	lsrs	r3, r3, #5
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	f043 0301 	orr.w	r3, r3, #1
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d105      	bne.n	8002b18 <HAL_RCC_OscConfig+0xc48>
 8002b0c:	4b01      	ldr	r3, [pc, #4]	; (8002b14 <HAL_RCC_OscConfig+0xc44>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	e01e      	b.n	8002b50 <HAL_RCC_OscConfig+0xc80>
 8002b12:	bf00      	nop
 8002b14:	40021000 	.word	0x40021000
 8002b18:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b22:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	fa93 f2a3 	rbit	r2, r3
 8002b2c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	fa93 f2a3 	rbit	r2, r3
 8002b46:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	4b63      	ldr	r3, [pc, #396]	; (8002cdc <HAL_RCC_OscConfig+0xe0c>)
 8002b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b50:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002b54:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002b58:	6011      	str	r1, [r2, #0]
 8002b5a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002b5e:	6812      	ldr	r2, [r2, #0]
 8002b60:	fa92 f1a2 	rbit	r1, r2
 8002b64:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002b68:	6011      	str	r1, [r2, #0]
  return result;
 8002b6a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002b6e:	6812      	ldr	r2, [r2, #0]
 8002b70:	fab2 f282 	clz	r2, r2
 8002b74:	b2d2      	uxtb	r2, r2
 8002b76:	f042 0220 	orr.w	r2, r2, #32
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	f002 021f 	and.w	r2, r2, #31
 8002b80:	2101      	movs	r1, #1
 8002b82:	fa01 f202 	lsl.w	r2, r1, r2
 8002b86:	4013      	ands	r3, r2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d09b      	beq.n	8002ac4 <HAL_RCC_OscConfig+0xbf4>
 8002b8c:	e0a0      	b.n	8002cd0 <HAL_RCC_OscConfig+0xe00>
 8002b8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b92:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b98:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	fa93 f2a3 	rbit	r2, r3
 8002ba2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ba6:	601a      	str	r2, [r3, #0]
  return result;
 8002ba8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bac:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bae:	fab3 f383 	clz	r3, r3
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002bb8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc4:	f7fe fee4 	bl	8001990 <HAL_GetTick>
 8002bc8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bcc:	e009      	b.n	8002be2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bce:	f7fe fedf 	bl	8001990 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e077      	b.n	8002cd2 <HAL_RCC_OscConfig+0xe02>
 8002be2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002be6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002bea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	fa93 f2a3 	rbit	r2, r3
 8002bf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bfa:	601a      	str	r2, [r3, #0]
  return result;
 8002bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c00:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c02:	fab3 f383 	clz	r3, r3
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	095b      	lsrs	r3, r3, #5
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d102      	bne.n	8002c1c <HAL_RCC_OscConfig+0xd4c>
 8002c16:	4b31      	ldr	r3, [pc, #196]	; (8002cdc <HAL_RCC_OscConfig+0xe0c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	e01b      	b.n	8002c54 <HAL_RCC_OscConfig+0xd84>
 8002c1c:	f107 0320 	add.w	r3, r7, #32
 8002c20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c26:	f107 0320 	add.w	r3, r7, #32
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	fa93 f2a3 	rbit	r2, r3
 8002c30:	f107 031c 	add.w	r3, r7, #28
 8002c34:	601a      	str	r2, [r3, #0]
 8002c36:	f107 0318 	add.w	r3, r7, #24
 8002c3a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c3e:	601a      	str	r2, [r3, #0]
 8002c40:	f107 0318 	add.w	r3, r7, #24
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	fa93 f2a3 	rbit	r2, r3
 8002c4a:	f107 0314 	add.w	r3, r7, #20
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	4b22      	ldr	r3, [pc, #136]	; (8002cdc <HAL_RCC_OscConfig+0xe0c>)
 8002c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c54:	f107 0210 	add.w	r2, r7, #16
 8002c58:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002c5c:	6011      	str	r1, [r2, #0]
 8002c5e:	f107 0210 	add.w	r2, r7, #16
 8002c62:	6812      	ldr	r2, [r2, #0]
 8002c64:	fa92 f1a2 	rbit	r1, r2
 8002c68:	f107 020c 	add.w	r2, r7, #12
 8002c6c:	6011      	str	r1, [r2, #0]
  return result;
 8002c6e:	f107 020c 	add.w	r2, r7, #12
 8002c72:	6812      	ldr	r2, [r2, #0]
 8002c74:	fab2 f282 	clz	r2, r2
 8002c78:	b2d2      	uxtb	r2, r2
 8002c7a:	f042 0220 	orr.w	r2, r2, #32
 8002c7e:	b2d2      	uxtb	r2, r2
 8002c80:	f002 021f 	and.w	r2, r2, #31
 8002c84:	2101      	movs	r1, #1
 8002c86:	fa01 f202 	lsl.w	r2, r1, r2
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d19e      	bne.n	8002bce <HAL_RCC_OscConfig+0xcfe>
 8002c90:	e01e      	b.n	8002cd0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c92:	1d3b      	adds	r3, r7, #4
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	69db      	ldr	r3, [r3, #28]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d101      	bne.n	8002ca0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e018      	b.n	8002cd2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ca0:	4b0e      	ldr	r3, [pc, #56]	; (8002cdc <HAL_RCC_OscConfig+0xe0c>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ca8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002cac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002cb0:	1d3b      	adds	r3, r7, #4
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d108      	bne.n	8002ccc <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002cba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002cbe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002cc2:	1d3b      	adds	r3, r7, #4
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d001      	beq.n	8002cd0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e000      	b.n	8002cd2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	40021000 	.word	0x40021000

08002ce0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b09e      	sub	sp, #120	; 0x78
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002cea:	2300      	movs	r3, #0
 8002cec:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e162      	b.n	8002fbe <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cf8:	4b90      	ldr	r3, [pc, #576]	; (8002f3c <HAL_RCC_ClockConfig+0x25c>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d910      	bls.n	8002d28 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d06:	4b8d      	ldr	r3, [pc, #564]	; (8002f3c <HAL_RCC_ClockConfig+0x25c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f023 0207 	bic.w	r2, r3, #7
 8002d0e:	498b      	ldr	r1, [pc, #556]	; (8002f3c <HAL_RCC_ClockConfig+0x25c>)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d16:	4b89      	ldr	r3, [pc, #548]	; (8002f3c <HAL_RCC_ClockConfig+0x25c>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0307 	and.w	r3, r3, #7
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d001      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e14a      	b.n	8002fbe <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d008      	beq.n	8002d46 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d34:	4b82      	ldr	r3, [pc, #520]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	497f      	ldr	r1, [pc, #508]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0301 	and.w	r3, r3, #1
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	f000 80dc 	beq.w	8002f0c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d13c      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xf6>
 8002d5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d60:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d64:	fa93 f3a3 	rbit	r3, r3
 8002d68:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002d6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d6c:	fab3 f383 	clz	r3, r3
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	095b      	lsrs	r3, r3, #5
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	f043 0301 	orr.w	r3, r3, #1
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d102      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xa6>
 8002d80:	4b6f      	ldr	r3, [pc, #444]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	e00f      	b.n	8002da6 <HAL_RCC_ClockConfig+0xc6>
 8002d86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d8a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d8e:	fa93 f3a3 	rbit	r3, r3
 8002d92:	667b      	str	r3, [r7, #100]	; 0x64
 8002d94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d98:	663b      	str	r3, [r7, #96]	; 0x60
 8002d9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d9c:	fa93 f3a3 	rbit	r3, r3
 8002da0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002da2:	4b67      	ldr	r3, [pc, #412]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002daa:	65ba      	str	r2, [r7, #88]	; 0x58
 8002dac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002dae:	fa92 f2a2 	rbit	r2, r2
 8002db2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002db4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002db6:	fab2 f282 	clz	r2, r2
 8002dba:	b2d2      	uxtb	r2, r2
 8002dbc:	f042 0220 	orr.w	r2, r2, #32
 8002dc0:	b2d2      	uxtb	r2, r2
 8002dc2:	f002 021f 	and.w	r2, r2, #31
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d17b      	bne.n	8002eca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e0f3      	b.n	8002fbe <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d13c      	bne.n	8002e58 <HAL_RCC_ClockConfig+0x178>
 8002dde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002de2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002de6:	fa93 f3a3 	rbit	r3, r3
 8002dea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002dec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dee:	fab3 f383 	clz	r3, r3
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	095b      	lsrs	r3, r3, #5
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	f043 0301 	orr.w	r3, r3, #1
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d102      	bne.n	8002e08 <HAL_RCC_ClockConfig+0x128>
 8002e02:	4b4f      	ldr	r3, [pc, #316]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	e00f      	b.n	8002e28 <HAL_RCC_ClockConfig+0x148>
 8002e08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e0c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e10:	fa93 f3a3 	rbit	r3, r3
 8002e14:	647b      	str	r3, [r7, #68]	; 0x44
 8002e16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e1a:	643b      	str	r3, [r7, #64]	; 0x40
 8002e1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e1e:	fa93 f3a3 	rbit	r3, r3
 8002e22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e24:	4b46      	ldr	r3, [pc, #280]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e2c:	63ba      	str	r2, [r7, #56]	; 0x38
 8002e2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e30:	fa92 f2a2 	rbit	r2, r2
 8002e34:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002e36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e38:	fab2 f282 	clz	r2, r2
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	f042 0220 	orr.w	r2, r2, #32
 8002e42:	b2d2      	uxtb	r2, r2
 8002e44:	f002 021f 	and.w	r2, r2, #31
 8002e48:	2101      	movs	r1, #1
 8002e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d13a      	bne.n	8002eca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e0b2      	b.n	8002fbe <HAL_RCC_ClockConfig+0x2de>
 8002e58:	2302      	movs	r3, #2
 8002e5a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e5e:	fa93 f3a3 	rbit	r3, r3
 8002e62:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e66:	fab3 f383 	clz	r3, r3
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	095b      	lsrs	r3, r3, #5
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d102      	bne.n	8002e80 <HAL_RCC_ClockConfig+0x1a0>
 8002e7a:	4b31      	ldr	r3, [pc, #196]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	e00d      	b.n	8002e9c <HAL_RCC_ClockConfig+0x1bc>
 8002e80:	2302      	movs	r3, #2
 8002e82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e86:	fa93 f3a3 	rbit	r3, r3
 8002e8a:	627b      	str	r3, [r7, #36]	; 0x24
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	623b      	str	r3, [r7, #32]
 8002e90:	6a3b      	ldr	r3, [r7, #32]
 8002e92:	fa93 f3a3 	rbit	r3, r3
 8002e96:	61fb      	str	r3, [r7, #28]
 8002e98:	4b29      	ldr	r3, [pc, #164]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	61ba      	str	r2, [r7, #24]
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	fa92 f2a2 	rbit	r2, r2
 8002ea6:	617a      	str	r2, [r7, #20]
  return result;
 8002ea8:	697a      	ldr	r2, [r7, #20]
 8002eaa:	fab2 f282 	clz	r2, r2
 8002eae:	b2d2      	uxtb	r2, r2
 8002eb0:	f042 0220 	orr.w	r2, r2, #32
 8002eb4:	b2d2      	uxtb	r2, r2
 8002eb6:	f002 021f 	and.w	r2, r2, #31
 8002eba:	2101      	movs	r1, #1
 8002ebc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e079      	b.n	8002fbe <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eca:	4b1d      	ldr	r3, [pc, #116]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f023 0203 	bic.w	r2, r3, #3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	491a      	ldr	r1, [pc, #104]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002edc:	f7fe fd58 	bl	8001990 <HAL_GetTick>
 8002ee0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee2:	e00a      	b.n	8002efa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ee4:	f7fe fd54 	bl	8001990 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e061      	b.n	8002fbe <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002efa:	4b11      	ldr	r3, [pc, #68]	; (8002f40 <HAL_RCC_ClockConfig+0x260>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f003 020c 	and.w	r2, r3, #12
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d1eb      	bne.n	8002ee4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f0c:	4b0b      	ldr	r3, [pc, #44]	; (8002f3c <HAL_RCC_ClockConfig+0x25c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0307 	and.w	r3, r3, #7
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d214      	bcs.n	8002f44 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1a:	4b08      	ldr	r3, [pc, #32]	; (8002f3c <HAL_RCC_ClockConfig+0x25c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f023 0207 	bic.w	r2, r3, #7
 8002f22:	4906      	ldr	r1, [pc, #24]	; (8002f3c <HAL_RCC_ClockConfig+0x25c>)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2a:	4b04      	ldr	r3, [pc, #16]	; (8002f3c <HAL_RCC_ClockConfig+0x25c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d005      	beq.n	8002f44 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e040      	b.n	8002fbe <HAL_RCC_ClockConfig+0x2de>
 8002f3c:	40022000 	.word	0x40022000
 8002f40:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d008      	beq.n	8002f62 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f50:	4b1d      	ldr	r3, [pc, #116]	; (8002fc8 <HAL_RCC_ClockConfig+0x2e8>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	491a      	ldr	r1, [pc, #104]	; (8002fc8 <HAL_RCC_ClockConfig+0x2e8>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0308 	and.w	r3, r3, #8
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d009      	beq.n	8002f82 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f6e:	4b16      	ldr	r3, [pc, #88]	; (8002fc8 <HAL_RCC_ClockConfig+0x2e8>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	4912      	ldr	r1, [pc, #72]	; (8002fc8 <HAL_RCC_ClockConfig+0x2e8>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002f82:	f000 f829 	bl	8002fd8 <HAL_RCC_GetSysClockFreq>
 8002f86:	4601      	mov	r1, r0
 8002f88:	4b0f      	ldr	r3, [pc, #60]	; (8002fc8 <HAL_RCC_ClockConfig+0x2e8>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f90:	22f0      	movs	r2, #240	; 0xf0
 8002f92:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	fa92 f2a2 	rbit	r2, r2
 8002f9a:	60fa      	str	r2, [r7, #12]
  return result;
 8002f9c:	68fa      	ldr	r2, [r7, #12]
 8002f9e:	fab2 f282 	clz	r2, r2
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	40d3      	lsrs	r3, r2
 8002fa6:	4a09      	ldr	r2, [pc, #36]	; (8002fcc <HAL_RCC_ClockConfig+0x2ec>)
 8002fa8:	5cd3      	ldrb	r3, [r2, r3]
 8002faa:	fa21 f303 	lsr.w	r3, r1, r3
 8002fae:	4a08      	ldr	r2, [pc, #32]	; (8002fd0 <HAL_RCC_ClockConfig+0x2f0>)
 8002fb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002fb2:	4b08      	ldr	r3, [pc, #32]	; (8002fd4 <HAL_RCC_ClockConfig+0x2f4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7fe fca6 	bl	8001908 <HAL_InitTick>
  
  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3778      	adds	r7, #120	; 0x78
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	08006508 	.word	0x08006508
 8002fd0:	20000004 	.word	0x20000004
 8002fd4:	20000008 	.word	0x20000008

08002fd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b08b      	sub	sp, #44	; 0x2c
 8002fdc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	61fb      	str	r3, [r7, #28]
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	61bb      	str	r3, [r7, #24]
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	627b      	str	r3, [r7, #36]	; 0x24
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002ff2:	4b29      	ldr	r3, [pc, #164]	; (8003098 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	f003 030c 	and.w	r3, r3, #12
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d002      	beq.n	8003008 <HAL_RCC_GetSysClockFreq+0x30>
 8003002:	2b08      	cmp	r3, #8
 8003004:	d003      	beq.n	800300e <HAL_RCC_GetSysClockFreq+0x36>
 8003006:	e03c      	b.n	8003082 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003008:	4b24      	ldr	r3, [pc, #144]	; (800309c <HAL_RCC_GetSysClockFreq+0xc4>)
 800300a:	623b      	str	r3, [r7, #32]
      break;
 800300c:	e03c      	b.n	8003088 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003014:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003018:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301a:	68ba      	ldr	r2, [r7, #8]
 800301c:	fa92 f2a2 	rbit	r2, r2
 8003020:	607a      	str	r2, [r7, #4]
  return result;
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	fab2 f282 	clz	r2, r2
 8003028:	b2d2      	uxtb	r2, r2
 800302a:	40d3      	lsrs	r3, r2
 800302c:	4a1c      	ldr	r2, [pc, #112]	; (80030a0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800302e:	5cd3      	ldrb	r3, [r2, r3]
 8003030:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003032:	4b19      	ldr	r3, [pc, #100]	; (8003098 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	220f      	movs	r2, #15
 800303c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	fa92 f2a2 	rbit	r2, r2
 8003044:	60fa      	str	r2, [r7, #12]
  return result;
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	fab2 f282 	clz	r2, r2
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	40d3      	lsrs	r3, r2
 8003050:	4a14      	ldr	r2, [pc, #80]	; (80030a4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003052:	5cd3      	ldrb	r3, [r2, r3]
 8003054:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d008      	beq.n	8003072 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003060:	4a0e      	ldr	r2, [pc, #56]	; (800309c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	fbb2 f2f3 	udiv	r2, r2, r3
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	fb02 f303 	mul.w	r3, r2, r3
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
 8003070:	e004      	b.n	800307c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	4a0c      	ldr	r2, [pc, #48]	; (80030a8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003076:	fb02 f303 	mul.w	r3, r2, r3
 800307a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800307c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307e:	623b      	str	r3, [r7, #32]
      break;
 8003080:	e002      	b.n	8003088 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003082:	4b06      	ldr	r3, [pc, #24]	; (800309c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003084:	623b      	str	r3, [r7, #32]
      break;
 8003086:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003088:	6a3b      	ldr	r3, [r7, #32]
}
 800308a:	4618      	mov	r0, r3
 800308c:	372c      	adds	r7, #44	; 0x2c
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	40021000 	.word	0x40021000
 800309c:	007a1200 	.word	0x007a1200
 80030a0:	08006520 	.word	0x08006520
 80030a4:	08006530 	.word	0x08006530
 80030a8:	003d0900 	.word	0x003d0900

080030ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030b0:	4b03      	ldr	r3, [pc, #12]	; (80030c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80030b2:	681b      	ldr	r3, [r3, #0]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	20000004 	.word	0x20000004

080030c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80030ca:	f7ff ffef 	bl	80030ac <HAL_RCC_GetHCLKFreq>
 80030ce:	4601      	mov	r1, r0
 80030d0:	4b0b      	ldr	r3, [pc, #44]	; (8003100 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80030d8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80030dc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	fa92 f2a2 	rbit	r2, r2
 80030e4:	603a      	str	r2, [r7, #0]
  return result;
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	fab2 f282 	clz	r2, r2
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	40d3      	lsrs	r3, r2
 80030f0:	4a04      	ldr	r2, [pc, #16]	; (8003104 <HAL_RCC_GetPCLK1Freq+0x40>)
 80030f2:	5cd3      	ldrb	r3, [r2, r3]
 80030f4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80030f8:	4618      	mov	r0, r3
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40021000 	.word	0x40021000
 8003104:	08006518 	.word	0x08006518

08003108 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800310e:	f7ff ffcd 	bl	80030ac <HAL_RCC_GetHCLKFreq>
 8003112:	4601      	mov	r1, r0
 8003114:	4b0b      	ldr	r3, [pc, #44]	; (8003144 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800311c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003120:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	fa92 f2a2 	rbit	r2, r2
 8003128:	603a      	str	r2, [r7, #0]
  return result;
 800312a:	683a      	ldr	r2, [r7, #0]
 800312c:	fab2 f282 	clz	r2, r2
 8003130:	b2d2      	uxtb	r2, r2
 8003132:	40d3      	lsrs	r3, r2
 8003134:	4a04      	ldr	r2, [pc, #16]	; (8003148 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003136:	5cd3      	ldrb	r3, [r2, r3]
 8003138:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800313c:	4618      	mov	r0, r3
 800313e:	3708      	adds	r7, #8
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40021000 	.word	0x40021000
 8003148:	08006518 	.word	0x08006518

0800314c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e049      	b.n	80031f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d106      	bne.n	8003178 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7fe f964 	bl	8001440 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2202      	movs	r2, #2
 800317c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	3304      	adds	r3, #4
 8003188:	4619      	mov	r1, r3
 800318a:	4610      	mov	r0, r2
 800318c:	f000 f836 	bl	80031fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031f0:	2300      	movs	r3, #0
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a32      	ldr	r2, [pc, #200]	; (80032d8 <TIM_Base_SetConfig+0xdc>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d007      	beq.n	8003224 <TIM_Base_SetConfig+0x28>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800321a:	d003      	beq.n	8003224 <TIM_Base_SetConfig+0x28>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a2f      	ldr	r2, [pc, #188]	; (80032dc <TIM_Base_SetConfig+0xe0>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d108      	bne.n	8003236 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800322a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	4313      	orrs	r3, r2
 8003234:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a27      	ldr	r2, [pc, #156]	; (80032d8 <TIM_Base_SetConfig+0xdc>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d013      	beq.n	8003266 <TIM_Base_SetConfig+0x6a>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003244:	d00f      	beq.n	8003266 <TIM_Base_SetConfig+0x6a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a24      	ldr	r2, [pc, #144]	; (80032dc <TIM_Base_SetConfig+0xe0>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d00b      	beq.n	8003266 <TIM_Base_SetConfig+0x6a>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a23      	ldr	r2, [pc, #140]	; (80032e0 <TIM_Base_SetConfig+0xe4>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d007      	beq.n	8003266 <TIM_Base_SetConfig+0x6a>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a22      	ldr	r2, [pc, #136]	; (80032e4 <TIM_Base_SetConfig+0xe8>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d003      	beq.n	8003266 <TIM_Base_SetConfig+0x6a>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a21      	ldr	r2, [pc, #132]	; (80032e8 <TIM_Base_SetConfig+0xec>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d108      	bne.n	8003278 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800326c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	4313      	orrs	r3, r2
 8003276:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	4313      	orrs	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a0e      	ldr	r2, [pc, #56]	; (80032d8 <TIM_Base_SetConfig+0xdc>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d00b      	beq.n	80032bc <TIM_Base_SetConfig+0xc0>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a0e      	ldr	r2, [pc, #56]	; (80032e0 <TIM_Base_SetConfig+0xe4>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d007      	beq.n	80032bc <TIM_Base_SetConfig+0xc0>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4a0d      	ldr	r2, [pc, #52]	; (80032e4 <TIM_Base_SetConfig+0xe8>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d003      	beq.n	80032bc <TIM_Base_SetConfig+0xc0>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a0c      	ldr	r2, [pc, #48]	; (80032e8 <TIM_Base_SetConfig+0xec>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d103      	bne.n	80032c4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	691a      	ldr	r2, [r3, #16]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	615a      	str	r2, [r3, #20]
}
 80032ca:	bf00      	nop
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40012c00 	.word	0x40012c00
 80032dc:	40000400 	.word	0x40000400
 80032e0:	40014000 	.word	0x40014000
 80032e4:	40014400 	.word	0x40014400
 80032e8:	40014800 	.word	0x40014800

080032ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d101      	bne.n	8003304 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003300:	2302      	movs	r3, #2
 8003302:	e054      	b.n	80033ae <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a24      	ldr	r2, [pc, #144]	; (80033bc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d108      	bne.n	8003340 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003334:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	4313      	orrs	r3, r2
 800333e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003346:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	4313      	orrs	r3, r2
 8003350:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a17      	ldr	r2, [pc, #92]	; (80033bc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d00e      	beq.n	8003382 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800336c:	d009      	beq.n	8003382 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a13      	ldr	r2, [pc, #76]	; (80033c0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d004      	beq.n	8003382 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a11      	ldr	r2, [pc, #68]	; (80033c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d10c      	bne.n	800339c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003388:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	4313      	orrs	r3, r2
 8003392:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68ba      	ldr	r2, [r7, #8]
 800339a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	40012c00 	.word	0x40012c00
 80033c0:	40000400 	.word	0x40000400
 80033c4:	40014000 	.word	0x40014000

080033c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e040      	b.n	800345c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d106      	bne.n	80033f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7fe f8ac 	bl	8001548 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2224      	movs	r2, #36	; 0x24
 80033f4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0201 	bic.w	r2, r2, #1
 8003404:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f9e8 	bl	80037dc <UART_SetConfig>
 800340c:	4603      	mov	r3, r0
 800340e:	2b01      	cmp	r3, #1
 8003410:	d101      	bne.n	8003416 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e022      	b.n	800345c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341a:	2b00      	cmp	r3, #0
 800341c:	d002      	beq.n	8003424 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 fb12 	bl	8003a48 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	685a      	ldr	r2, [r3, #4]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003432:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003442:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f000 fb99 	bl	8003b8c <UART_CheckIdleState>
 800345a:	4603      	mov	r3, r0
}
 800345c:	4618      	mov	r0, r3
 800345e:	3708      	adds	r7, #8
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e048      	b.n	8003508 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800347a:	2b00      	cmp	r3, #0
 800347c:	d106      	bne.n	800348c <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f7fe f85e 	bl	8001548 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2224      	movs	r2, #36	; 0x24
 8003490:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0201 	bic.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 f99a 	bl	80037dc <UART_SetConfig>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d101      	bne.n	80034b2 <HAL_HalfDuplex_Init+0x4e>
  {
    return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e02a      	b.n	8003508 <HAL_HalfDuplex_Init+0xa4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d002      	beq.n	80034c0 <HAL_HalfDuplex_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 fac4 	bl	8003a48 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	685a      	ldr	r2, [r3, #4]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689a      	ldr	r2, [r3, #8]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80034de:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0208 	orr.w	r2, r2, #8
 80034ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0201 	orr.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 fb43 	bl	8003b8c <UART_CheckIdleState>
 8003506:	4603      	mov	r3, r0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b08a      	sub	sp, #40	; 0x28
 8003514:	af02      	add	r7, sp, #8
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	603b      	str	r3, [r7, #0]
 800351c:	4613      	mov	r3, r2
 800351e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003524:	2b20      	cmp	r3, #32
 8003526:	f040 8082 	bne.w	800362e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d002      	beq.n	8003536 <HAL_UART_Transmit+0x26>
 8003530:	88fb      	ldrh	r3, [r7, #6]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e07a      	b.n	8003630 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003540:	2b01      	cmp	r3, #1
 8003542:	d101      	bne.n	8003548 <HAL_UART_Transmit+0x38>
 8003544:	2302      	movs	r3, #2
 8003546:	e073      	b.n	8003630 <HAL_UART_Transmit+0x120>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2221      	movs	r2, #33	; 0x21
 800355c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800355e:	f7fe fa17 	bl	8001990 <HAL_GetTick>
 8003562:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	88fa      	ldrh	r2, [r7, #6]
 8003568:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	88fa      	ldrh	r2, [r7, #6]
 8003570:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800357c:	d108      	bne.n	8003590 <HAL_UART_Transmit+0x80>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d104      	bne.n	8003590 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003586:	2300      	movs	r3, #0
 8003588:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	61bb      	str	r3, [r7, #24]
 800358e:	e003      	b.n	8003598 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003594:	2300      	movs	r3, #0
 8003596:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80035a0:	e02d      	b.n	80035fe <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	2200      	movs	r2, #0
 80035aa:	2180      	movs	r1, #128	; 0x80
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 fb36 	bl	8003c1e <UART_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e039      	b.n	8003630 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d10b      	bne.n	80035da <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	881a      	ldrh	r2, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035ce:	b292      	uxth	r2, r2
 80035d0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	3302      	adds	r3, #2
 80035d6:	61bb      	str	r3, [r7, #24]
 80035d8:	e008      	b.n	80035ec <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	781a      	ldrb	r2, [r3, #0]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	b292      	uxth	r2, r2
 80035e4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	3301      	adds	r3, #1
 80035ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	3b01      	subs	r3, #1
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003604:	b29b      	uxth	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1cb      	bne.n	80035a2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	9300      	str	r3, [sp, #0]
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	2200      	movs	r2, #0
 8003612:	2140      	movs	r1, #64	; 0x40
 8003614:	68f8      	ldr	r0, [r7, #12]
 8003616:	f000 fb02 	bl	8003c1e <UART_WaitOnFlagUntilTimeout>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e005      	b.n	8003630 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2220      	movs	r2, #32
 8003628:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800362a:	2300      	movs	r3, #0
 800362c:	e000      	b.n	8003630 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800362e:	2302      	movs	r3, #2
  }
}
 8003630:	4618      	mov	r0, r3
 8003632:	3720      	adds	r7, #32
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b08a      	sub	sp, #40	; 0x28
 800363c:	af02      	add	r7, sp, #8
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	603b      	str	r3, [r7, #0]
 8003644:	4613      	mov	r3, r2
 8003646:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800364c:	2b20      	cmp	r3, #32
 800364e:	f040 80bf 	bne.w	80037d0 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d002      	beq.n	800365e <HAL_UART_Receive+0x26>
 8003658:	88fb      	ldrh	r3, [r7, #6]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e0b7      	b.n	80037d2 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <HAL_UART_Receive+0x38>
 800366c:	2302      	movs	r3, #2
 800366e:	e0b0      	b.n	80037d2 <HAL_UART_Receive+0x19a>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2222      	movs	r2, #34	; 0x22
 8003684:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2200      	movs	r2, #0
 800368a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800368c:	f7fe f980 	bl	8001990 <HAL_GetTick>
 8003690:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	88fa      	ldrh	r2, [r7, #6]
 8003696:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	88fa      	ldrh	r2, [r7, #6]
 800369e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036aa:	d10e      	bne.n	80036ca <HAL_UART_Receive+0x92>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d105      	bne.n	80036c0 <HAL_UART_Receive+0x88>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80036ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80036be:	e02d      	b.n	800371c <HAL_UART_Receive+0xe4>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	22ff      	movs	r2, #255	; 0xff
 80036c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80036c8:	e028      	b.n	800371c <HAL_UART_Receive+0xe4>
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10d      	bne.n	80036ee <HAL_UART_Receive+0xb6>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d104      	bne.n	80036e4 <HAL_UART_Receive+0xac>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	22ff      	movs	r2, #255	; 0xff
 80036de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80036e2:	e01b      	b.n	800371c <HAL_UART_Receive+0xe4>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	227f      	movs	r2, #127	; 0x7f
 80036e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80036ec:	e016      	b.n	800371c <HAL_UART_Receive+0xe4>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036f6:	d10d      	bne.n	8003714 <HAL_UART_Receive+0xdc>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d104      	bne.n	800370a <HAL_UART_Receive+0xd2>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	227f      	movs	r2, #127	; 0x7f
 8003704:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003708:	e008      	b.n	800371c <HAL_UART_Receive+0xe4>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	223f      	movs	r2, #63	; 0x3f
 800370e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003712:	e003      	b.n	800371c <HAL_UART_Receive+0xe4>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003722:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800372c:	d108      	bne.n	8003740 <HAL_UART_Receive+0x108>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d104      	bne.n	8003740 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8003736:	2300      	movs	r3, #0
 8003738:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	61bb      	str	r3, [r7, #24]
 800373e:	e003      	b.n	8003748 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003744:	2300      	movs	r3, #0
 8003746:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003750:	e033      	b.n	80037ba <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	9300      	str	r3, [sp, #0]
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	2200      	movs	r2, #0
 800375a:	2120      	movs	r1, #32
 800375c:	68f8      	ldr	r0, [r7, #12]
 800375e:	f000 fa5e 	bl	8003c1e <UART_WaitOnFlagUntilTimeout>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d001      	beq.n	800376c <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e032      	b.n	80037d2 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10c      	bne.n	800378c <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003778:	b29a      	uxth	r2, r3
 800377a:	8a7b      	ldrh	r3, [r7, #18]
 800377c:	4013      	ands	r3, r2
 800377e:	b29a      	uxth	r2, r3
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	3302      	adds	r3, #2
 8003788:	61bb      	str	r3, [r7, #24]
 800378a:	e00d      	b.n	80037a8 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003792:	b29b      	uxth	r3, r3
 8003794:	b2da      	uxtb	r2, r3
 8003796:	8a7b      	ldrh	r3, [r7, #18]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	4013      	ands	r3, r2
 800379c:	b2da      	uxtb	r2, r3
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	3301      	adds	r3, #1
 80037a6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	3b01      	subs	r3, #1
 80037b2:	b29a      	uxth	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1c5      	bne.n	8003752 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2220      	movs	r2, #32
 80037ca:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	e000      	b.n	80037d2 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 80037d0:	2302      	movs	r3, #2
  }
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3720      	adds	r7, #32
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
	...

080037dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b088      	sub	sp, #32
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037e4:	2300      	movs	r3, #0
 80037e6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	431a      	orrs	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	431a      	orrs	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	69db      	ldr	r3, [r3, #28]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	4b8a      	ldr	r3, [pc, #552]	; (8003a30 <UART_SetConfig+0x254>)
 8003808:	4013      	ands	r3, r2
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6812      	ldr	r2, [r2, #0]
 800380e:	6979      	ldr	r1, [r7, #20]
 8003810:	430b      	orrs	r3, r1
 8003812:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68da      	ldr	r2, [r3, #12]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	697a      	ldr	r2, [r7, #20]
 8003836:	4313      	orrs	r3, r2
 8003838:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	697a      	ldr	r2, [r7, #20]
 800384a:	430a      	orrs	r2, r1
 800384c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a78      	ldr	r2, [pc, #480]	; (8003a34 <UART_SetConfig+0x258>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d120      	bne.n	800389a <UART_SetConfig+0xbe>
 8003858:	4b77      	ldr	r3, [pc, #476]	; (8003a38 <UART_SetConfig+0x25c>)
 800385a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800385c:	f003 0303 	and.w	r3, r3, #3
 8003860:	2b03      	cmp	r3, #3
 8003862:	d817      	bhi.n	8003894 <UART_SetConfig+0xb8>
 8003864:	a201      	add	r2, pc, #4	; (adr r2, 800386c <UART_SetConfig+0x90>)
 8003866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800386a:	bf00      	nop
 800386c:	0800387d 	.word	0x0800387d
 8003870:	08003889 	.word	0x08003889
 8003874:	0800388f 	.word	0x0800388f
 8003878:	08003883 	.word	0x08003883
 800387c:	2300      	movs	r3, #0
 800387e:	77fb      	strb	r3, [r7, #31]
 8003880:	e01d      	b.n	80038be <UART_SetConfig+0xe2>
 8003882:	2302      	movs	r3, #2
 8003884:	77fb      	strb	r3, [r7, #31]
 8003886:	e01a      	b.n	80038be <UART_SetConfig+0xe2>
 8003888:	2304      	movs	r3, #4
 800388a:	77fb      	strb	r3, [r7, #31]
 800388c:	e017      	b.n	80038be <UART_SetConfig+0xe2>
 800388e:	2308      	movs	r3, #8
 8003890:	77fb      	strb	r3, [r7, #31]
 8003892:	e014      	b.n	80038be <UART_SetConfig+0xe2>
 8003894:	2310      	movs	r3, #16
 8003896:	77fb      	strb	r3, [r7, #31]
 8003898:	e011      	b.n	80038be <UART_SetConfig+0xe2>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a67      	ldr	r2, [pc, #412]	; (8003a3c <UART_SetConfig+0x260>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d102      	bne.n	80038aa <UART_SetConfig+0xce>
 80038a4:	2300      	movs	r3, #0
 80038a6:	77fb      	strb	r3, [r7, #31]
 80038a8:	e009      	b.n	80038be <UART_SetConfig+0xe2>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a64      	ldr	r2, [pc, #400]	; (8003a40 <UART_SetConfig+0x264>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d102      	bne.n	80038ba <UART_SetConfig+0xde>
 80038b4:	2300      	movs	r3, #0
 80038b6:	77fb      	strb	r3, [r7, #31]
 80038b8:	e001      	b.n	80038be <UART_SetConfig+0xe2>
 80038ba:	2310      	movs	r3, #16
 80038bc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038c6:	d15b      	bne.n	8003980 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 80038c8:	7ffb      	ldrb	r3, [r7, #31]
 80038ca:	2b08      	cmp	r3, #8
 80038cc:	d827      	bhi.n	800391e <UART_SetConfig+0x142>
 80038ce:	a201      	add	r2, pc, #4	; (adr r2, 80038d4 <UART_SetConfig+0xf8>)
 80038d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d4:	080038f9 	.word	0x080038f9
 80038d8:	08003901 	.word	0x08003901
 80038dc:	08003909 	.word	0x08003909
 80038e0:	0800391f 	.word	0x0800391f
 80038e4:	0800390f 	.word	0x0800390f
 80038e8:	0800391f 	.word	0x0800391f
 80038ec:	0800391f 	.word	0x0800391f
 80038f0:	0800391f 	.word	0x0800391f
 80038f4:	08003917 	.word	0x08003917
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038f8:	f7ff fbe4 	bl	80030c4 <HAL_RCC_GetPCLK1Freq>
 80038fc:	61b8      	str	r0, [r7, #24]
        break;
 80038fe:	e013      	b.n	8003928 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003900:	f7ff fc02 	bl	8003108 <HAL_RCC_GetPCLK2Freq>
 8003904:	61b8      	str	r0, [r7, #24]
        break;
 8003906:	e00f      	b.n	8003928 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003908:	4b4e      	ldr	r3, [pc, #312]	; (8003a44 <UART_SetConfig+0x268>)
 800390a:	61bb      	str	r3, [r7, #24]
        break;
 800390c:	e00c      	b.n	8003928 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800390e:	f7ff fb63 	bl	8002fd8 <HAL_RCC_GetSysClockFreq>
 8003912:	61b8      	str	r0, [r7, #24]
        break;
 8003914:	e008      	b.n	8003928 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003916:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800391a:	61bb      	str	r3, [r7, #24]
        break;
 800391c:	e004      	b.n	8003928 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800391e:	2300      	movs	r3, #0
 8003920:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	77bb      	strb	r3, [r7, #30]
        break;
 8003926:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d074      	beq.n	8003a18 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	005a      	lsls	r2, r3, #1
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	085b      	lsrs	r3, r3, #1
 8003938:	441a      	add	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003942:	b29b      	uxth	r3, r3
 8003944:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	2b0f      	cmp	r3, #15
 800394a:	d916      	bls.n	800397a <UART_SetConfig+0x19e>
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003952:	d212      	bcs.n	800397a <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	b29b      	uxth	r3, r3
 8003958:	f023 030f 	bic.w	r3, r3, #15
 800395c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	085b      	lsrs	r3, r3, #1
 8003962:	b29b      	uxth	r3, r3
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	b29a      	uxth	r2, r3
 800396a:	89fb      	ldrh	r3, [r7, #14]
 800396c:	4313      	orrs	r3, r2
 800396e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	89fa      	ldrh	r2, [r7, #14]
 8003976:	60da      	str	r2, [r3, #12]
 8003978:	e04e      	b.n	8003a18 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	77bb      	strb	r3, [r7, #30]
 800397e:	e04b      	b.n	8003a18 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003980:	7ffb      	ldrb	r3, [r7, #31]
 8003982:	2b08      	cmp	r3, #8
 8003984:	d827      	bhi.n	80039d6 <UART_SetConfig+0x1fa>
 8003986:	a201      	add	r2, pc, #4	; (adr r2, 800398c <UART_SetConfig+0x1b0>)
 8003988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800398c:	080039b1 	.word	0x080039b1
 8003990:	080039b9 	.word	0x080039b9
 8003994:	080039c1 	.word	0x080039c1
 8003998:	080039d7 	.word	0x080039d7
 800399c:	080039c7 	.word	0x080039c7
 80039a0:	080039d7 	.word	0x080039d7
 80039a4:	080039d7 	.word	0x080039d7
 80039a8:	080039d7 	.word	0x080039d7
 80039ac:	080039cf 	.word	0x080039cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039b0:	f7ff fb88 	bl	80030c4 <HAL_RCC_GetPCLK1Freq>
 80039b4:	61b8      	str	r0, [r7, #24]
        break;
 80039b6:	e013      	b.n	80039e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039b8:	f7ff fba6 	bl	8003108 <HAL_RCC_GetPCLK2Freq>
 80039bc:	61b8      	str	r0, [r7, #24]
        break;
 80039be:	e00f      	b.n	80039e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039c0:	4b20      	ldr	r3, [pc, #128]	; (8003a44 <UART_SetConfig+0x268>)
 80039c2:	61bb      	str	r3, [r7, #24]
        break;
 80039c4:	e00c      	b.n	80039e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039c6:	f7ff fb07 	bl	8002fd8 <HAL_RCC_GetSysClockFreq>
 80039ca:	61b8      	str	r0, [r7, #24]
        break;
 80039cc:	e008      	b.n	80039e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039d2:	61bb      	str	r3, [r7, #24]
        break;
 80039d4:	e004      	b.n	80039e0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	77bb      	strb	r3, [r7, #30]
        break;
 80039de:	bf00      	nop
    }

    if (pclk != 0U)
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d018      	beq.n	8003a18 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	085a      	lsrs	r2, r3, #1
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	441a      	add	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	2b0f      	cmp	r3, #15
 8003a00:	d908      	bls.n	8003a14 <UART_SetConfig+0x238>
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a08:	d204      	bcs.n	8003a14 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	693a      	ldr	r2, [r7, #16]
 8003a10:	60da      	str	r2, [r3, #12]
 8003a12:	e001      	b.n	8003a18 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003a24:	7fbb      	ldrb	r3, [r7, #30]
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3720      	adds	r7, #32
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	efff69f3 	.word	0xefff69f3
 8003a34:	40013800 	.word	0x40013800
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	40004400 	.word	0x40004400
 8003a40:	40004800 	.word	0x40004800
 8003a44:	007a1200 	.word	0x007a1200

08003a48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00a      	beq.n	8003a72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00a      	beq.n	8003a94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a98:	f003 0304 	and.w	r3, r3, #4
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00a      	beq.n	8003ab6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00a      	beq.n	8003ad8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003adc:	f003 0310 	and.w	r3, r3, #16
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00a      	beq.n	8003afa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afe:	f003 0320 	and.w	r3, r3, #32
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00a      	beq.n	8003b1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d01a      	beq.n	8003b5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b46:	d10a      	bne.n	8003b5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00a      	beq.n	8003b80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	605a      	str	r2, [r3, #4]
  }
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af02      	add	r7, sp, #8
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b9c:	f7fd fef8 	bl	8001990 <HAL_GetTick>
 8003ba0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0308 	and.w	r3, r3, #8
 8003bac:	2b08      	cmp	r3, #8
 8003bae:	d10e      	bne.n	8003bce <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bb4:	9300      	str	r3, [sp, #0]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f82d 	bl	8003c1e <UART_WaitOnFlagUntilTimeout>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e023      	b.n	8003c16 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d10e      	bne.n	8003bfa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bdc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f817 	bl	8003c1e <UART_WaitOnFlagUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e00d      	b.n	8003c16 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2220      	movs	r2, #32
 8003c04:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b09c      	sub	sp, #112	; 0x70
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	60f8      	str	r0, [r7, #12]
 8003c26:	60b9      	str	r1, [r7, #8]
 8003c28:	603b      	str	r3, [r7, #0]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c2e:	e0a5      	b.n	8003d7c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c36:	f000 80a1 	beq.w	8003d7c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c3a:	f7fd fea9 	bl	8001990 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d302      	bcc.n	8003c50 <UART_WaitOnFlagUntilTimeout+0x32>
 8003c4a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d13e      	bne.n	8003cce <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c58:	e853 3f00 	ldrex	r3, [r3]
 8003c5c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003c5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c60:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c64:	667b      	str	r3, [r7, #100]	; 0x64
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003c6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c70:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c72:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003c74:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003c76:	e841 2300 	strex	r3, r2, [r1]
 8003c7a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003c7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1e6      	bne.n	8003c50 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	3308      	adds	r3, #8
 8003c88:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c8c:	e853 3f00 	ldrex	r3, [r3]
 8003c90:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c94:	f023 0301 	bic.w	r3, r3, #1
 8003c98:	663b      	str	r3, [r7, #96]	; 0x60
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	3308      	adds	r3, #8
 8003ca0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003ca2:	64ba      	str	r2, [r7, #72]	; 0x48
 8003ca4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003ca8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003caa:	e841 2300 	strex	r3, r2, [r1]
 8003cae:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003cb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1e5      	bne.n	8003c82 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2220      	movs	r2, #32
 8003cba:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e067      	b.n	8003d9e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d04f      	beq.n	8003d7c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	69db      	ldr	r3, [r3, #28]
 8003ce2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ce6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cea:	d147      	bne.n	8003d7c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cf4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cfe:	e853 3f00 	ldrex	r3, [r3]
 8003d02:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d06:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d0a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	461a      	mov	r2, r3
 8003d12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d14:	637b      	str	r3, [r7, #52]	; 0x34
 8003d16:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d18:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d1c:	e841 2300 	strex	r3, r2, [r1]
 8003d20:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d1e6      	bne.n	8003cf6 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	3308      	adds	r3, #8
 8003d2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	e853 3f00 	ldrex	r3, [r3]
 8003d36:	613b      	str	r3, [r7, #16]
   return(result);
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	f023 0301 	bic.w	r3, r3, #1
 8003d3e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	3308      	adds	r3, #8
 8003d46:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003d48:	623a      	str	r2, [r7, #32]
 8003d4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d4c:	69f9      	ldr	r1, [r7, #28]
 8003d4e:	6a3a      	ldr	r2, [r7, #32]
 8003d50:	e841 2300 	strex	r3, r2, [r1]
 8003d54:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1e5      	bne.n	8003d28 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2220      	movs	r2, #32
 8003d60:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2220      	movs	r2, #32
 8003d66:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e010      	b.n	8003d9e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	69da      	ldr	r2, [r3, #28]
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	4013      	ands	r3, r2
 8003d86:	68ba      	ldr	r2, [r7, #8]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	bf0c      	ite	eq
 8003d8c:	2301      	moveq	r3, #1
 8003d8e:	2300      	movne	r3, #0
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	461a      	mov	r2, r3
 8003d94:	79fb      	ldrb	r3, [r7, #7]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	f43f af4a 	beq.w	8003c30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3770      	adds	r7, #112	; 0x70
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <gcvt>:
 8003da8:	b530      	push	{r4, r5, lr}
 8003daa:	2200      	movs	r2, #0
 8003dac:	b085      	sub	sp, #20
 8003dae:	460c      	mov	r4, r1
 8003db0:	4605      	mov	r5, r0
 8003db2:	2300      	movs	r3, #0
 8003db4:	ec51 0b10 	vmov	r0, r1, d0
 8003db8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003dbc:	f7fc fe86 	bl	8000acc <__aeabi_dcmplt>
 8003dc0:	ed9d 0b02 	vldr	d0, [sp, #8]
 8003dc4:	4622      	mov	r2, r4
 8003dc6:	b118      	cbz	r0, 8003dd0 <gcvt+0x28>
 8003dc8:	232d      	movs	r3, #45	; 0x2d
 8003dca:	f802 3b01 	strb.w	r3, [r2], #1
 8003dce:	3d01      	subs	r5, #1
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	4806      	ldr	r0, [pc, #24]	; (8003dec <gcvt+0x44>)
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	4629      	mov	r1, r5
 8003dd8:	2367      	movs	r3, #103	; 0x67
 8003dda:	6800      	ldr	r0, [r0, #0]
 8003ddc:	f000 f8c8 	bl	8003f70 <_gcvt>
 8003de0:	2800      	cmp	r0, #0
 8003de2:	bf14      	ite	ne
 8003de4:	4620      	movne	r0, r4
 8003de6:	2000      	moveq	r0, #0
 8003de8:	b005      	add	sp, #20
 8003dea:	bd30      	pop	{r4, r5, pc}
 8003dec:	20000010 	.word	0x20000010

08003df0 <__errno>:
 8003df0:	4b01      	ldr	r3, [pc, #4]	; (8003df8 <__errno+0x8>)
 8003df2:	6818      	ldr	r0, [r3, #0]
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	20000010 	.word	0x20000010

08003dfc <__libc_init_array>:
 8003dfc:	b570      	push	{r4, r5, r6, lr}
 8003dfe:	4d0d      	ldr	r5, [pc, #52]	; (8003e34 <__libc_init_array+0x38>)
 8003e00:	4c0d      	ldr	r4, [pc, #52]	; (8003e38 <__libc_init_array+0x3c>)
 8003e02:	1b64      	subs	r4, r4, r5
 8003e04:	10a4      	asrs	r4, r4, #2
 8003e06:	2600      	movs	r6, #0
 8003e08:	42a6      	cmp	r6, r4
 8003e0a:	d109      	bne.n	8003e20 <__libc_init_array+0x24>
 8003e0c:	4d0b      	ldr	r5, [pc, #44]	; (8003e3c <__libc_init_array+0x40>)
 8003e0e:	4c0c      	ldr	r4, [pc, #48]	; (8003e40 <__libc_init_array+0x44>)
 8003e10:	f002 fb62 	bl	80064d8 <_init>
 8003e14:	1b64      	subs	r4, r4, r5
 8003e16:	10a4      	asrs	r4, r4, #2
 8003e18:	2600      	movs	r6, #0
 8003e1a:	42a6      	cmp	r6, r4
 8003e1c:	d105      	bne.n	8003e2a <__libc_init_array+0x2e>
 8003e1e:	bd70      	pop	{r4, r5, r6, pc}
 8003e20:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e24:	4798      	blx	r3
 8003e26:	3601      	adds	r6, #1
 8003e28:	e7ee      	b.n	8003e08 <__libc_init_array+0xc>
 8003e2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e2e:	4798      	blx	r3
 8003e30:	3601      	adds	r6, #1
 8003e32:	e7f2      	b.n	8003e1a <__libc_init_array+0x1e>
 8003e34:	0800680c 	.word	0x0800680c
 8003e38:	0800680c 	.word	0x0800680c
 8003e3c:	0800680c 	.word	0x0800680c
 8003e40:	08006810 	.word	0x08006810

08003e44 <memset>:
 8003e44:	4402      	add	r2, r0
 8003e46:	4603      	mov	r3, r0
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d100      	bne.n	8003e4e <memset+0xa>
 8003e4c:	4770      	bx	lr
 8003e4e:	f803 1b01 	strb.w	r1, [r3], #1
 8003e52:	e7f9      	b.n	8003e48 <memset+0x4>

08003e54 <strcat>:
 8003e54:	b510      	push	{r4, lr}
 8003e56:	4602      	mov	r2, r0
 8003e58:	7814      	ldrb	r4, [r2, #0]
 8003e5a:	4613      	mov	r3, r2
 8003e5c:	3201      	adds	r2, #1
 8003e5e:	2c00      	cmp	r4, #0
 8003e60:	d1fa      	bne.n	8003e58 <strcat+0x4>
 8003e62:	3b01      	subs	r3, #1
 8003e64:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e68:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e6c:	2a00      	cmp	r2, #0
 8003e6e:	d1f9      	bne.n	8003e64 <strcat+0x10>
 8003e70:	bd10      	pop	{r4, pc}

08003e72 <strcpy>:
 8003e72:	4603      	mov	r3, r0
 8003e74:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e78:	f803 2b01 	strb.w	r2, [r3], #1
 8003e7c:	2a00      	cmp	r2, #0
 8003e7e:	d1f9      	bne.n	8003e74 <strcpy+0x2>
 8003e80:	4770      	bx	lr

08003e82 <print_e>:
 8003e82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e84:	b087      	sub	sp, #28
 8003e86:	ec43 2b10 	vmov	d0, r2, r3
 8003e8a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8003e8c:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 8003e90:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003e92:	ab04      	add	r3, sp, #16
 8003e94:	9301      	str	r3, [sp, #4]
 8003e96:	ab03      	add	r3, sp, #12
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	1c62      	adds	r2, r4, #1
 8003e9c:	ab05      	add	r3, sp, #20
 8003e9e:	460f      	mov	r7, r1
 8003ea0:	2102      	movs	r1, #2
 8003ea2:	f000 fde5 	bl	8004a70 <_dtoa_r>
 8003ea6:	9a05      	ldr	r2, [sp, #20]
 8003ea8:	f242 730f 	movw	r3, #9999	; 0x270f
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d105      	bne.n	8003ebc <print_e+0x3a>
 8003eb0:	4601      	mov	r1, r0
 8003eb2:	4638      	mov	r0, r7
 8003eb4:	f7ff ffdd 	bl	8003e72 <strcpy>
 8003eb8:	b007      	add	sp, #28
 8003eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ebc:	463b      	mov	r3, r7
 8003ebe:	7801      	ldrb	r1, [r0, #0]
 8003ec0:	f803 1b01 	strb.w	r1, [r3], #1
 8003ec4:	2c00      	cmp	r4, #0
 8003ec6:	bfc8      	it	gt
 8003ec8:	2501      	movgt	r5, #1
 8003eca:	212e      	movs	r1, #46	; 0x2e
 8003ecc:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 8003ed0:	b10f      	cbz	r7, 8003ed6 <print_e+0x54>
 8003ed2:	2c00      	cmp	r4, #0
 8003ed4:	dc37      	bgt.n	8003f46 <print_e+0xc4>
 8003ed6:	2e67      	cmp	r6, #103	; 0x67
 8003ed8:	d046      	beq.n	8003f68 <print_e+0xe6>
 8003eda:	2e47      	cmp	r6, #71	; 0x47
 8003edc:	d046      	beq.n	8003f6c <print_e+0xea>
 8003ede:	212e      	movs	r1, #46	; 0x2e
 8003ee0:	2030      	movs	r0, #48	; 0x30
 8003ee2:	2c00      	cmp	r4, #0
 8003ee4:	dc38      	bgt.n	8003f58 <print_e+0xd6>
 8003ee6:	1e51      	subs	r1, r2, #1
 8003ee8:	2900      	cmp	r1, #0
 8003eea:	bfb8      	it	lt
 8003eec:	f1c2 0201 	rsblt	r2, r2, #1
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	9105      	str	r1, [sp, #20]
 8003ef4:	bfbc      	itt	lt
 8003ef6:	212d      	movlt	r1, #45	; 0x2d
 8003ef8:	9205      	strlt	r2, [sp, #20]
 8003efa:	f800 6b02 	strb.w	r6, [r0], #2
 8003efe:	bfb8      	it	lt
 8003f00:	7059      	strblt	r1, [r3, #1]
 8003f02:	9905      	ldr	r1, [sp, #20]
 8003f04:	bfa4      	itt	ge
 8003f06:	222b      	movge	r2, #43	; 0x2b
 8003f08:	705a      	strbge	r2, [r3, #1]
 8003f0a:	2963      	cmp	r1, #99	; 0x63
 8003f0c:	dd0b      	ble.n	8003f26 <print_e+0xa4>
 8003f0e:	2264      	movs	r2, #100	; 0x64
 8003f10:	fb91 f2f2 	sdiv	r2, r1, r2
 8003f14:	f102 0430 	add.w	r4, r2, #48	; 0x30
 8003f18:	1cd8      	adds	r0, r3, #3
 8003f1a:	709c      	strb	r4, [r3, #2]
 8003f1c:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8003f20:	fb03 1202 	mla	r2, r3, r2, r1
 8003f24:	9205      	str	r2, [sp, #20]
 8003f26:	9a05      	ldr	r2, [sp, #20]
 8003f28:	230a      	movs	r3, #10
 8003f2a:	fb92 f3f3 	sdiv	r3, r2, r3
 8003f2e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003f32:	7001      	strb	r1, [r0, #0]
 8003f34:	f06f 0109 	mvn.w	r1, #9
 8003f38:	fb01 2303 	mla	r3, r1, r3, r2
 8003f3c:	3330      	adds	r3, #48	; 0x30
 8003f3e:	7043      	strb	r3, [r0, #1]
 8003f40:	2300      	movs	r3, #0
 8003f42:	7083      	strb	r3, [r0, #2]
 8003f44:	e7b8      	b.n	8003eb8 <print_e+0x36>
 8003f46:	b10d      	cbz	r5, 8003f4c <print_e+0xca>
 8003f48:	f803 1b01 	strb.w	r1, [r3], #1
 8003f4c:	7805      	ldrb	r5, [r0, #0]
 8003f4e:	f803 5b01 	strb.w	r5, [r3], #1
 8003f52:	3c01      	subs	r4, #1
 8003f54:	2500      	movs	r5, #0
 8003f56:	e7b9      	b.n	8003ecc <print_e+0x4a>
 8003f58:	b10d      	cbz	r5, 8003f5e <print_e+0xdc>
 8003f5a:	f803 1b01 	strb.w	r1, [r3], #1
 8003f5e:	f803 0b01 	strb.w	r0, [r3], #1
 8003f62:	3c01      	subs	r4, #1
 8003f64:	2500      	movs	r5, #0
 8003f66:	e7bc      	b.n	8003ee2 <print_e+0x60>
 8003f68:	2665      	movs	r6, #101	; 0x65
 8003f6a:	e7bc      	b.n	8003ee6 <print_e+0x64>
 8003f6c:	2645      	movs	r6, #69	; 0x45
 8003f6e:	e7ba      	b.n	8003ee6 <print_e+0x64>

08003f70 <_gcvt>:
 8003f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f74:	ec55 4b10 	vmov	r4, r5, d0
 8003f78:	b088      	sub	sp, #32
 8003f7a:	4681      	mov	r9, r0
 8003f7c:	4688      	mov	r8, r1
 8003f7e:	4616      	mov	r6, r2
 8003f80:	469a      	mov	sl, r3
 8003f82:	ee10 0a10 	vmov	r0, s0
 8003f86:	2200      	movs	r2, #0
 8003f88:	2300      	movs	r3, #0
 8003f8a:	4629      	mov	r1, r5
 8003f8c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8003f8e:	f7fc fd9d 	bl	8000acc <__aeabi_dcmplt>
 8003f92:	b110      	cbz	r0, 8003f9a <_gcvt+0x2a>
 8003f94:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8003f98:	461d      	mov	r5, r3
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	4620      	mov	r0, r4
 8003fa0:	4629      	mov	r1, r5
 8003fa2:	f7fc fd89 	bl	8000ab8 <__aeabi_dcmpeq>
 8003fa6:	b138      	cbz	r0, 8003fb8 <_gcvt+0x48>
 8003fa8:	2330      	movs	r3, #48	; 0x30
 8003faa:	7033      	strb	r3, [r6, #0]
 8003fac:	2300      	movs	r3, #0
 8003fae:	7073      	strb	r3, [r6, #1]
 8003fb0:	4630      	mov	r0, r6
 8003fb2:	b008      	add	sp, #32
 8003fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fb8:	a34b      	add	r3, pc, #300	; (adr r3, 80040e8 <_gcvt+0x178>)
 8003fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fbe:	4620      	mov	r0, r4
 8003fc0:	4629      	mov	r1, r5
 8003fc2:	f7fc fd8d 	bl	8000ae0 <__aeabi_dcmple>
 8003fc6:	b158      	cbz	r0, 8003fe0 <_gcvt+0x70>
 8003fc8:	f108 31ff 	add.w	r1, r8, #4294967295
 8003fcc:	9100      	str	r1, [sp, #0]
 8003fce:	e9cd a701 	strd	sl, r7, [sp, #4]
 8003fd2:	4622      	mov	r2, r4
 8003fd4:	462b      	mov	r3, r5
 8003fd6:	4631      	mov	r1, r6
 8003fd8:	4648      	mov	r0, r9
 8003fda:	f7ff ff52 	bl	8003e82 <print_e>
 8003fde:	e7e7      	b.n	8003fb0 <_gcvt+0x40>
 8003fe0:	4640      	mov	r0, r8
 8003fe2:	f000 fc03 	bl	80047ec <_mprec_log10>
 8003fe6:	4622      	mov	r2, r4
 8003fe8:	ec51 0b10 	vmov	r0, r1, d0
 8003fec:	462b      	mov	r3, r5
 8003fee:	f7fc fd77 	bl	8000ae0 <__aeabi_dcmple>
 8003ff2:	2800      	cmp	r0, #0
 8003ff4:	d1e8      	bne.n	8003fc8 <_gcvt+0x58>
 8003ff6:	ab07      	add	r3, sp, #28
 8003ff8:	9301      	str	r3, [sp, #4]
 8003ffa:	ab06      	add	r3, sp, #24
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	4642      	mov	r2, r8
 8004000:	ab05      	add	r3, sp, #20
 8004002:	ec45 4b10 	vmov	d0, r4, r5
 8004006:	2102      	movs	r1, #2
 8004008:	4648      	mov	r0, r9
 800400a:	f000 fd31 	bl	8004a70 <_dtoa_r>
 800400e:	9a05      	ldr	r2, [sp, #20]
 8004010:	f242 730f 	movw	r3, #9999	; 0x270f
 8004014:	429a      	cmp	r2, r3
 8004016:	d00e      	beq.n	8004036 <_gcvt+0xc6>
 8004018:	4633      	mov	r3, r6
 800401a:	44b0      	add	r8, r6
 800401c:	4604      	mov	r4, r0
 800401e:	f810 5b01 	ldrb.w	r5, [r0], #1
 8004022:	9905      	ldr	r1, [sp, #20]
 8004024:	eba8 0203 	sub.w	r2, r8, r3
 8004028:	b10d      	cbz	r5, 800402e <_gcvt+0xbe>
 800402a:	2900      	cmp	r1, #0
 800402c:	dc08      	bgt.n	8004040 <_gcvt+0xd0>
 800402e:	2000      	movs	r0, #0
 8004030:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8004034:	e00d      	b.n	8004052 <_gcvt+0xe2>
 8004036:	4601      	mov	r1, r0
 8004038:	4630      	mov	r0, r6
 800403a:	f7ff ff1a 	bl	8003e72 <strcpy>
 800403e:	e7b7      	b.n	8003fb0 <_gcvt+0x40>
 8004040:	3901      	subs	r1, #1
 8004042:	f803 5b01 	strb.w	r5, [r3], #1
 8004046:	9105      	str	r1, [sp, #20]
 8004048:	e7e8      	b.n	800401c <_gcvt+0xac>
 800404a:	f803 cb01 	strb.w	ip, [r3], #1
 800404e:	3a01      	subs	r2, #1
 8004050:	2001      	movs	r0, #1
 8004052:	2900      	cmp	r1, #0
 8004054:	460d      	mov	r5, r1
 8004056:	dc2a      	bgt.n	80040ae <_gcvt+0x13e>
 8004058:	b100      	cbz	r0, 800405c <_gcvt+0xec>
 800405a:	9105      	str	r1, [sp, #20]
 800405c:	b90f      	cbnz	r7, 8004062 <_gcvt+0xf2>
 800405e:	7821      	ldrb	r1, [r4, #0]
 8004060:	b311      	cbz	r1, 80040a8 <_gcvt+0x138>
 8004062:	42b3      	cmp	r3, r6
 8004064:	bf04      	itt	eq
 8004066:	2130      	moveq	r1, #48	; 0x30
 8004068:	f803 1b01 	strbeq.w	r1, [r3], #1
 800406c:	212e      	movs	r1, #46	; 0x2e
 800406e:	7019      	strb	r1, [r3, #0]
 8004070:	9905      	ldr	r1, [sp, #20]
 8004072:	4618      	mov	r0, r3
 8004074:	2500      	movs	r5, #0
 8004076:	eba1 0c03 	sub.w	ip, r1, r3
 800407a:	f04f 0e30 	mov.w	lr, #48	; 0x30
 800407e:	eb1c 0f00 	cmn.w	ip, r0
 8004082:	d41c      	bmi.n	80040be <_gcvt+0x14e>
 8004084:	2900      	cmp	r1, #0
 8004086:	f1c1 0000 	rsb	r0, r1, #0
 800408a:	bfc8      	it	gt
 800408c:	2000      	movgt	r0, #0
 800408e:	f100 0c01 	add.w	ip, r0, #1
 8004092:	4463      	add	r3, ip
 8004094:	4401      	add	r1, r0
 8004096:	b105      	cbz	r5, 800409a <_gcvt+0x12a>
 8004098:	9105      	str	r1, [sp, #20]
 800409a:	1e61      	subs	r1, r4, #1
 800409c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80040a0:	b108      	cbz	r0, 80040a6 <_gcvt+0x136>
 80040a2:	2a00      	cmp	r2, #0
 80040a4:	dc0f      	bgt.n	80040c6 <_gcvt+0x156>
 80040a6:	b9df      	cbnz	r7, 80040e0 <_gcvt+0x170>
 80040a8:	2200      	movs	r2, #0
 80040aa:	701a      	strb	r2, [r3, #0]
 80040ac:	e780      	b.n	8003fb0 <_gcvt+0x40>
 80040ae:	2a00      	cmp	r2, #0
 80040b0:	f101 31ff 	add.w	r1, r1, #4294967295
 80040b4:	dcc9      	bgt.n	800404a <_gcvt+0xda>
 80040b6:	2800      	cmp	r0, #0
 80040b8:	d0d0      	beq.n	800405c <_gcvt+0xec>
 80040ba:	9505      	str	r5, [sp, #20]
 80040bc:	e7ce      	b.n	800405c <_gcvt+0xec>
 80040be:	f800 ef01 	strb.w	lr, [r0, #1]!
 80040c2:	2501      	movs	r5, #1
 80040c4:	e7db      	b.n	800407e <_gcvt+0x10e>
 80040c6:	f803 0b01 	strb.w	r0, [r3], #1
 80040ca:	3a01      	subs	r2, #1
 80040cc:	e7e6      	b.n	800409c <_gcvt+0x12c>
 80040ce:	f801 5b01 	strb.w	r5, [r1], #1
 80040d2:	1a60      	subs	r0, r4, r1
 80040d4:	2800      	cmp	r0, #0
 80040d6:	dcfa      	bgt.n	80040ce <_gcvt+0x15e>
 80040d8:	2a00      	cmp	r2, #0
 80040da:	bfa8      	it	ge
 80040dc:	189b      	addge	r3, r3, r2
 80040de:	e7e3      	b.n	80040a8 <_gcvt+0x138>
 80040e0:	4619      	mov	r1, r3
 80040e2:	189c      	adds	r4, r3, r2
 80040e4:	2530      	movs	r5, #48	; 0x30
 80040e6:	e7f4      	b.n	80040d2 <_gcvt+0x162>
 80040e8:	eb1c432d 	.word	0xeb1c432d
 80040ec:	3f1a36e2 	.word	0x3f1a36e2

080040f0 <_Balloc>:
 80040f0:	b570      	push	{r4, r5, r6, lr}
 80040f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80040f4:	4604      	mov	r4, r0
 80040f6:	460d      	mov	r5, r1
 80040f8:	b976      	cbnz	r6, 8004118 <_Balloc+0x28>
 80040fa:	2010      	movs	r0, #16
 80040fc:	f001 fab6 	bl	800566c <malloc>
 8004100:	4602      	mov	r2, r0
 8004102:	6260      	str	r0, [r4, #36]	; 0x24
 8004104:	b920      	cbnz	r0, 8004110 <_Balloc+0x20>
 8004106:	4b18      	ldr	r3, [pc, #96]	; (8004168 <_Balloc+0x78>)
 8004108:	4818      	ldr	r0, [pc, #96]	; (800416c <_Balloc+0x7c>)
 800410a:	2166      	movs	r1, #102	; 0x66
 800410c:	f000 fc06 	bl	800491c <__assert_func>
 8004110:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004114:	6006      	str	r6, [r0, #0]
 8004116:	60c6      	str	r6, [r0, #12]
 8004118:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800411a:	68f3      	ldr	r3, [r6, #12]
 800411c:	b183      	cbz	r3, 8004140 <_Balloc+0x50>
 800411e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004126:	b9b8      	cbnz	r0, 8004158 <_Balloc+0x68>
 8004128:	2101      	movs	r1, #1
 800412a:	fa01 f605 	lsl.w	r6, r1, r5
 800412e:	1d72      	adds	r2, r6, #5
 8004130:	0092      	lsls	r2, r2, #2
 8004132:	4620      	mov	r0, r4
 8004134:	f000 fb78 	bl	8004828 <_calloc_r>
 8004138:	b160      	cbz	r0, 8004154 <_Balloc+0x64>
 800413a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800413e:	e00e      	b.n	800415e <_Balloc+0x6e>
 8004140:	2221      	movs	r2, #33	; 0x21
 8004142:	2104      	movs	r1, #4
 8004144:	4620      	mov	r0, r4
 8004146:	f000 fb6f 	bl	8004828 <_calloc_r>
 800414a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800414c:	60f0      	str	r0, [r6, #12]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1e4      	bne.n	800411e <_Balloc+0x2e>
 8004154:	2000      	movs	r0, #0
 8004156:	bd70      	pop	{r4, r5, r6, pc}
 8004158:	6802      	ldr	r2, [r0, #0]
 800415a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800415e:	2300      	movs	r3, #0
 8004160:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004164:	e7f7      	b.n	8004156 <_Balloc+0x66>
 8004166:	bf00      	nop
 8004168:	08006544 	.word	0x08006544
 800416c:	0800655b 	.word	0x0800655b

08004170 <_Bfree>:
 8004170:	b570      	push	{r4, r5, r6, lr}
 8004172:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004174:	4605      	mov	r5, r0
 8004176:	460c      	mov	r4, r1
 8004178:	b976      	cbnz	r6, 8004198 <_Bfree+0x28>
 800417a:	2010      	movs	r0, #16
 800417c:	f001 fa76 	bl	800566c <malloc>
 8004180:	4602      	mov	r2, r0
 8004182:	6268      	str	r0, [r5, #36]	; 0x24
 8004184:	b920      	cbnz	r0, 8004190 <_Bfree+0x20>
 8004186:	4b09      	ldr	r3, [pc, #36]	; (80041ac <_Bfree+0x3c>)
 8004188:	4809      	ldr	r0, [pc, #36]	; (80041b0 <_Bfree+0x40>)
 800418a:	218a      	movs	r1, #138	; 0x8a
 800418c:	f000 fbc6 	bl	800491c <__assert_func>
 8004190:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004194:	6006      	str	r6, [r0, #0]
 8004196:	60c6      	str	r6, [r0, #12]
 8004198:	b13c      	cbz	r4, 80041aa <_Bfree+0x3a>
 800419a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800419c:	6862      	ldr	r2, [r4, #4]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80041a4:	6021      	str	r1, [r4, #0]
 80041a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80041aa:	bd70      	pop	{r4, r5, r6, pc}
 80041ac:	08006544 	.word	0x08006544
 80041b0:	0800655b 	.word	0x0800655b

080041b4 <__multadd>:
 80041b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041b8:	690e      	ldr	r6, [r1, #16]
 80041ba:	4607      	mov	r7, r0
 80041bc:	4698      	mov	r8, r3
 80041be:	460c      	mov	r4, r1
 80041c0:	f101 0014 	add.w	r0, r1, #20
 80041c4:	2300      	movs	r3, #0
 80041c6:	6805      	ldr	r5, [r0, #0]
 80041c8:	b2a9      	uxth	r1, r5
 80041ca:	fb02 8101 	mla	r1, r2, r1, r8
 80041ce:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80041d2:	0c2d      	lsrs	r5, r5, #16
 80041d4:	fb02 c505 	mla	r5, r2, r5, ip
 80041d8:	b289      	uxth	r1, r1
 80041da:	3301      	adds	r3, #1
 80041dc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80041e0:	429e      	cmp	r6, r3
 80041e2:	f840 1b04 	str.w	r1, [r0], #4
 80041e6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80041ea:	dcec      	bgt.n	80041c6 <__multadd+0x12>
 80041ec:	f1b8 0f00 	cmp.w	r8, #0
 80041f0:	d022      	beq.n	8004238 <__multadd+0x84>
 80041f2:	68a3      	ldr	r3, [r4, #8]
 80041f4:	42b3      	cmp	r3, r6
 80041f6:	dc19      	bgt.n	800422c <__multadd+0x78>
 80041f8:	6861      	ldr	r1, [r4, #4]
 80041fa:	4638      	mov	r0, r7
 80041fc:	3101      	adds	r1, #1
 80041fe:	f7ff ff77 	bl	80040f0 <_Balloc>
 8004202:	4605      	mov	r5, r0
 8004204:	b928      	cbnz	r0, 8004212 <__multadd+0x5e>
 8004206:	4602      	mov	r2, r0
 8004208:	4b0d      	ldr	r3, [pc, #52]	; (8004240 <__multadd+0x8c>)
 800420a:	480e      	ldr	r0, [pc, #56]	; (8004244 <__multadd+0x90>)
 800420c:	21b5      	movs	r1, #181	; 0xb5
 800420e:	f000 fb85 	bl	800491c <__assert_func>
 8004212:	6922      	ldr	r2, [r4, #16]
 8004214:	3202      	adds	r2, #2
 8004216:	f104 010c 	add.w	r1, r4, #12
 800421a:	0092      	lsls	r2, r2, #2
 800421c:	300c      	adds	r0, #12
 800421e:	f001 fa2d 	bl	800567c <memcpy>
 8004222:	4621      	mov	r1, r4
 8004224:	4638      	mov	r0, r7
 8004226:	f7ff ffa3 	bl	8004170 <_Bfree>
 800422a:	462c      	mov	r4, r5
 800422c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004230:	3601      	adds	r6, #1
 8004232:	f8c3 8014 	str.w	r8, [r3, #20]
 8004236:	6126      	str	r6, [r4, #16]
 8004238:	4620      	mov	r0, r4
 800423a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800423e:	bf00      	nop
 8004240:	080065bb 	.word	0x080065bb
 8004244:	0800655b 	.word	0x0800655b

08004248 <__hi0bits>:
 8004248:	0c03      	lsrs	r3, r0, #16
 800424a:	041b      	lsls	r3, r3, #16
 800424c:	b9d3      	cbnz	r3, 8004284 <__hi0bits+0x3c>
 800424e:	0400      	lsls	r0, r0, #16
 8004250:	2310      	movs	r3, #16
 8004252:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004256:	bf04      	itt	eq
 8004258:	0200      	lsleq	r0, r0, #8
 800425a:	3308      	addeq	r3, #8
 800425c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004260:	bf04      	itt	eq
 8004262:	0100      	lsleq	r0, r0, #4
 8004264:	3304      	addeq	r3, #4
 8004266:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800426a:	bf04      	itt	eq
 800426c:	0080      	lsleq	r0, r0, #2
 800426e:	3302      	addeq	r3, #2
 8004270:	2800      	cmp	r0, #0
 8004272:	db05      	blt.n	8004280 <__hi0bits+0x38>
 8004274:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004278:	f103 0301 	add.w	r3, r3, #1
 800427c:	bf08      	it	eq
 800427e:	2320      	moveq	r3, #32
 8004280:	4618      	mov	r0, r3
 8004282:	4770      	bx	lr
 8004284:	2300      	movs	r3, #0
 8004286:	e7e4      	b.n	8004252 <__hi0bits+0xa>

08004288 <__lo0bits>:
 8004288:	6803      	ldr	r3, [r0, #0]
 800428a:	f013 0207 	ands.w	r2, r3, #7
 800428e:	4601      	mov	r1, r0
 8004290:	d00b      	beq.n	80042aa <__lo0bits+0x22>
 8004292:	07da      	lsls	r2, r3, #31
 8004294:	d424      	bmi.n	80042e0 <__lo0bits+0x58>
 8004296:	0798      	lsls	r0, r3, #30
 8004298:	bf49      	itett	mi
 800429a:	085b      	lsrmi	r3, r3, #1
 800429c:	089b      	lsrpl	r3, r3, #2
 800429e:	2001      	movmi	r0, #1
 80042a0:	600b      	strmi	r3, [r1, #0]
 80042a2:	bf5c      	itt	pl
 80042a4:	600b      	strpl	r3, [r1, #0]
 80042a6:	2002      	movpl	r0, #2
 80042a8:	4770      	bx	lr
 80042aa:	b298      	uxth	r0, r3
 80042ac:	b9b0      	cbnz	r0, 80042dc <__lo0bits+0x54>
 80042ae:	0c1b      	lsrs	r3, r3, #16
 80042b0:	2010      	movs	r0, #16
 80042b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80042b6:	bf04      	itt	eq
 80042b8:	0a1b      	lsreq	r3, r3, #8
 80042ba:	3008      	addeq	r0, #8
 80042bc:	071a      	lsls	r2, r3, #28
 80042be:	bf04      	itt	eq
 80042c0:	091b      	lsreq	r3, r3, #4
 80042c2:	3004      	addeq	r0, #4
 80042c4:	079a      	lsls	r2, r3, #30
 80042c6:	bf04      	itt	eq
 80042c8:	089b      	lsreq	r3, r3, #2
 80042ca:	3002      	addeq	r0, #2
 80042cc:	07da      	lsls	r2, r3, #31
 80042ce:	d403      	bmi.n	80042d8 <__lo0bits+0x50>
 80042d0:	085b      	lsrs	r3, r3, #1
 80042d2:	f100 0001 	add.w	r0, r0, #1
 80042d6:	d005      	beq.n	80042e4 <__lo0bits+0x5c>
 80042d8:	600b      	str	r3, [r1, #0]
 80042da:	4770      	bx	lr
 80042dc:	4610      	mov	r0, r2
 80042de:	e7e8      	b.n	80042b2 <__lo0bits+0x2a>
 80042e0:	2000      	movs	r0, #0
 80042e2:	4770      	bx	lr
 80042e4:	2020      	movs	r0, #32
 80042e6:	4770      	bx	lr

080042e8 <__i2b>:
 80042e8:	b510      	push	{r4, lr}
 80042ea:	460c      	mov	r4, r1
 80042ec:	2101      	movs	r1, #1
 80042ee:	f7ff feff 	bl	80040f0 <_Balloc>
 80042f2:	4602      	mov	r2, r0
 80042f4:	b928      	cbnz	r0, 8004302 <__i2b+0x1a>
 80042f6:	4b05      	ldr	r3, [pc, #20]	; (800430c <__i2b+0x24>)
 80042f8:	4805      	ldr	r0, [pc, #20]	; (8004310 <__i2b+0x28>)
 80042fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80042fe:	f000 fb0d 	bl	800491c <__assert_func>
 8004302:	2301      	movs	r3, #1
 8004304:	6144      	str	r4, [r0, #20]
 8004306:	6103      	str	r3, [r0, #16]
 8004308:	bd10      	pop	{r4, pc}
 800430a:	bf00      	nop
 800430c:	080065bb 	.word	0x080065bb
 8004310:	0800655b 	.word	0x0800655b

08004314 <__multiply>:
 8004314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004318:	4614      	mov	r4, r2
 800431a:	690a      	ldr	r2, [r1, #16]
 800431c:	6923      	ldr	r3, [r4, #16]
 800431e:	429a      	cmp	r2, r3
 8004320:	bfb8      	it	lt
 8004322:	460b      	movlt	r3, r1
 8004324:	460d      	mov	r5, r1
 8004326:	bfbc      	itt	lt
 8004328:	4625      	movlt	r5, r4
 800432a:	461c      	movlt	r4, r3
 800432c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004330:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004334:	68ab      	ldr	r3, [r5, #8]
 8004336:	6869      	ldr	r1, [r5, #4]
 8004338:	eb0a 0709 	add.w	r7, sl, r9
 800433c:	42bb      	cmp	r3, r7
 800433e:	b085      	sub	sp, #20
 8004340:	bfb8      	it	lt
 8004342:	3101      	addlt	r1, #1
 8004344:	f7ff fed4 	bl	80040f0 <_Balloc>
 8004348:	b930      	cbnz	r0, 8004358 <__multiply+0x44>
 800434a:	4602      	mov	r2, r0
 800434c:	4b42      	ldr	r3, [pc, #264]	; (8004458 <__multiply+0x144>)
 800434e:	4843      	ldr	r0, [pc, #268]	; (800445c <__multiply+0x148>)
 8004350:	f240 115d 	movw	r1, #349	; 0x15d
 8004354:	f000 fae2 	bl	800491c <__assert_func>
 8004358:	f100 0614 	add.w	r6, r0, #20
 800435c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004360:	4633      	mov	r3, r6
 8004362:	2200      	movs	r2, #0
 8004364:	4543      	cmp	r3, r8
 8004366:	d31e      	bcc.n	80043a6 <__multiply+0x92>
 8004368:	f105 0c14 	add.w	ip, r5, #20
 800436c:	f104 0314 	add.w	r3, r4, #20
 8004370:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004374:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004378:	9202      	str	r2, [sp, #8]
 800437a:	ebac 0205 	sub.w	r2, ip, r5
 800437e:	3a15      	subs	r2, #21
 8004380:	f022 0203 	bic.w	r2, r2, #3
 8004384:	3204      	adds	r2, #4
 8004386:	f105 0115 	add.w	r1, r5, #21
 800438a:	458c      	cmp	ip, r1
 800438c:	bf38      	it	cc
 800438e:	2204      	movcc	r2, #4
 8004390:	9201      	str	r2, [sp, #4]
 8004392:	9a02      	ldr	r2, [sp, #8]
 8004394:	9303      	str	r3, [sp, #12]
 8004396:	429a      	cmp	r2, r3
 8004398:	d808      	bhi.n	80043ac <__multiply+0x98>
 800439a:	2f00      	cmp	r7, #0
 800439c:	dc55      	bgt.n	800444a <__multiply+0x136>
 800439e:	6107      	str	r7, [r0, #16]
 80043a0:	b005      	add	sp, #20
 80043a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043a6:	f843 2b04 	str.w	r2, [r3], #4
 80043aa:	e7db      	b.n	8004364 <__multiply+0x50>
 80043ac:	f8b3 a000 	ldrh.w	sl, [r3]
 80043b0:	f1ba 0f00 	cmp.w	sl, #0
 80043b4:	d020      	beq.n	80043f8 <__multiply+0xe4>
 80043b6:	f105 0e14 	add.w	lr, r5, #20
 80043ba:	46b1      	mov	r9, r6
 80043bc:	2200      	movs	r2, #0
 80043be:	f85e 4b04 	ldr.w	r4, [lr], #4
 80043c2:	f8d9 b000 	ldr.w	fp, [r9]
 80043c6:	b2a1      	uxth	r1, r4
 80043c8:	fa1f fb8b 	uxth.w	fp, fp
 80043cc:	fb0a b101 	mla	r1, sl, r1, fp
 80043d0:	4411      	add	r1, r2
 80043d2:	f8d9 2000 	ldr.w	r2, [r9]
 80043d6:	0c24      	lsrs	r4, r4, #16
 80043d8:	0c12      	lsrs	r2, r2, #16
 80043da:	fb0a 2404 	mla	r4, sl, r4, r2
 80043de:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80043e2:	b289      	uxth	r1, r1
 80043e4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80043e8:	45f4      	cmp	ip, lr
 80043ea:	f849 1b04 	str.w	r1, [r9], #4
 80043ee:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80043f2:	d8e4      	bhi.n	80043be <__multiply+0xaa>
 80043f4:	9901      	ldr	r1, [sp, #4]
 80043f6:	5072      	str	r2, [r6, r1]
 80043f8:	9a03      	ldr	r2, [sp, #12]
 80043fa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80043fe:	3304      	adds	r3, #4
 8004400:	f1b9 0f00 	cmp.w	r9, #0
 8004404:	d01f      	beq.n	8004446 <__multiply+0x132>
 8004406:	6834      	ldr	r4, [r6, #0]
 8004408:	f105 0114 	add.w	r1, r5, #20
 800440c:	46b6      	mov	lr, r6
 800440e:	f04f 0a00 	mov.w	sl, #0
 8004412:	880a      	ldrh	r2, [r1, #0]
 8004414:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004418:	fb09 b202 	mla	r2, r9, r2, fp
 800441c:	4492      	add	sl, r2
 800441e:	b2a4      	uxth	r4, r4
 8004420:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004424:	f84e 4b04 	str.w	r4, [lr], #4
 8004428:	f851 4b04 	ldr.w	r4, [r1], #4
 800442c:	f8be 2000 	ldrh.w	r2, [lr]
 8004430:	0c24      	lsrs	r4, r4, #16
 8004432:	fb09 2404 	mla	r4, r9, r4, r2
 8004436:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800443a:	458c      	cmp	ip, r1
 800443c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004440:	d8e7      	bhi.n	8004412 <__multiply+0xfe>
 8004442:	9a01      	ldr	r2, [sp, #4]
 8004444:	50b4      	str	r4, [r6, r2]
 8004446:	3604      	adds	r6, #4
 8004448:	e7a3      	b.n	8004392 <__multiply+0x7e>
 800444a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1a5      	bne.n	800439e <__multiply+0x8a>
 8004452:	3f01      	subs	r7, #1
 8004454:	e7a1      	b.n	800439a <__multiply+0x86>
 8004456:	bf00      	nop
 8004458:	080065bb 	.word	0x080065bb
 800445c:	0800655b 	.word	0x0800655b

08004460 <__pow5mult>:
 8004460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004464:	4615      	mov	r5, r2
 8004466:	f012 0203 	ands.w	r2, r2, #3
 800446a:	4606      	mov	r6, r0
 800446c:	460f      	mov	r7, r1
 800446e:	d007      	beq.n	8004480 <__pow5mult+0x20>
 8004470:	4c25      	ldr	r4, [pc, #148]	; (8004508 <__pow5mult+0xa8>)
 8004472:	3a01      	subs	r2, #1
 8004474:	2300      	movs	r3, #0
 8004476:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800447a:	f7ff fe9b 	bl	80041b4 <__multadd>
 800447e:	4607      	mov	r7, r0
 8004480:	10ad      	asrs	r5, r5, #2
 8004482:	d03d      	beq.n	8004500 <__pow5mult+0xa0>
 8004484:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004486:	b97c      	cbnz	r4, 80044a8 <__pow5mult+0x48>
 8004488:	2010      	movs	r0, #16
 800448a:	f001 f8ef 	bl	800566c <malloc>
 800448e:	4602      	mov	r2, r0
 8004490:	6270      	str	r0, [r6, #36]	; 0x24
 8004492:	b928      	cbnz	r0, 80044a0 <__pow5mult+0x40>
 8004494:	4b1d      	ldr	r3, [pc, #116]	; (800450c <__pow5mult+0xac>)
 8004496:	481e      	ldr	r0, [pc, #120]	; (8004510 <__pow5mult+0xb0>)
 8004498:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800449c:	f000 fa3e 	bl	800491c <__assert_func>
 80044a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80044a4:	6004      	str	r4, [r0, #0]
 80044a6:	60c4      	str	r4, [r0, #12]
 80044a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80044ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80044b0:	b94c      	cbnz	r4, 80044c6 <__pow5mult+0x66>
 80044b2:	f240 2171 	movw	r1, #625	; 0x271
 80044b6:	4630      	mov	r0, r6
 80044b8:	f7ff ff16 	bl	80042e8 <__i2b>
 80044bc:	2300      	movs	r3, #0
 80044be:	f8c8 0008 	str.w	r0, [r8, #8]
 80044c2:	4604      	mov	r4, r0
 80044c4:	6003      	str	r3, [r0, #0]
 80044c6:	f04f 0900 	mov.w	r9, #0
 80044ca:	07eb      	lsls	r3, r5, #31
 80044cc:	d50a      	bpl.n	80044e4 <__pow5mult+0x84>
 80044ce:	4639      	mov	r1, r7
 80044d0:	4622      	mov	r2, r4
 80044d2:	4630      	mov	r0, r6
 80044d4:	f7ff ff1e 	bl	8004314 <__multiply>
 80044d8:	4639      	mov	r1, r7
 80044da:	4680      	mov	r8, r0
 80044dc:	4630      	mov	r0, r6
 80044de:	f7ff fe47 	bl	8004170 <_Bfree>
 80044e2:	4647      	mov	r7, r8
 80044e4:	106d      	asrs	r5, r5, #1
 80044e6:	d00b      	beq.n	8004500 <__pow5mult+0xa0>
 80044e8:	6820      	ldr	r0, [r4, #0]
 80044ea:	b938      	cbnz	r0, 80044fc <__pow5mult+0x9c>
 80044ec:	4622      	mov	r2, r4
 80044ee:	4621      	mov	r1, r4
 80044f0:	4630      	mov	r0, r6
 80044f2:	f7ff ff0f 	bl	8004314 <__multiply>
 80044f6:	6020      	str	r0, [r4, #0]
 80044f8:	f8c0 9000 	str.w	r9, [r0]
 80044fc:	4604      	mov	r4, r0
 80044fe:	e7e4      	b.n	80044ca <__pow5mult+0x6a>
 8004500:	4638      	mov	r0, r7
 8004502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004506:	bf00      	nop
 8004508:	080066c0 	.word	0x080066c0
 800450c:	08006544 	.word	0x08006544
 8004510:	0800655b 	.word	0x0800655b

08004514 <__lshift>:
 8004514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004518:	460c      	mov	r4, r1
 800451a:	6849      	ldr	r1, [r1, #4]
 800451c:	6923      	ldr	r3, [r4, #16]
 800451e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004522:	68a3      	ldr	r3, [r4, #8]
 8004524:	4607      	mov	r7, r0
 8004526:	4691      	mov	r9, r2
 8004528:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800452c:	f108 0601 	add.w	r6, r8, #1
 8004530:	42b3      	cmp	r3, r6
 8004532:	db0b      	blt.n	800454c <__lshift+0x38>
 8004534:	4638      	mov	r0, r7
 8004536:	f7ff fddb 	bl	80040f0 <_Balloc>
 800453a:	4605      	mov	r5, r0
 800453c:	b948      	cbnz	r0, 8004552 <__lshift+0x3e>
 800453e:	4602      	mov	r2, r0
 8004540:	4b28      	ldr	r3, [pc, #160]	; (80045e4 <__lshift+0xd0>)
 8004542:	4829      	ldr	r0, [pc, #164]	; (80045e8 <__lshift+0xd4>)
 8004544:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004548:	f000 f9e8 	bl	800491c <__assert_func>
 800454c:	3101      	adds	r1, #1
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	e7ee      	b.n	8004530 <__lshift+0x1c>
 8004552:	2300      	movs	r3, #0
 8004554:	f100 0114 	add.w	r1, r0, #20
 8004558:	f100 0210 	add.w	r2, r0, #16
 800455c:	4618      	mov	r0, r3
 800455e:	4553      	cmp	r3, sl
 8004560:	db33      	blt.n	80045ca <__lshift+0xb6>
 8004562:	6920      	ldr	r0, [r4, #16]
 8004564:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004568:	f104 0314 	add.w	r3, r4, #20
 800456c:	f019 091f 	ands.w	r9, r9, #31
 8004570:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004574:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004578:	d02b      	beq.n	80045d2 <__lshift+0xbe>
 800457a:	f1c9 0e20 	rsb	lr, r9, #32
 800457e:	468a      	mov	sl, r1
 8004580:	2200      	movs	r2, #0
 8004582:	6818      	ldr	r0, [r3, #0]
 8004584:	fa00 f009 	lsl.w	r0, r0, r9
 8004588:	4302      	orrs	r2, r0
 800458a:	f84a 2b04 	str.w	r2, [sl], #4
 800458e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004592:	459c      	cmp	ip, r3
 8004594:	fa22 f20e 	lsr.w	r2, r2, lr
 8004598:	d8f3      	bhi.n	8004582 <__lshift+0x6e>
 800459a:	ebac 0304 	sub.w	r3, ip, r4
 800459e:	3b15      	subs	r3, #21
 80045a0:	f023 0303 	bic.w	r3, r3, #3
 80045a4:	3304      	adds	r3, #4
 80045a6:	f104 0015 	add.w	r0, r4, #21
 80045aa:	4584      	cmp	ip, r0
 80045ac:	bf38      	it	cc
 80045ae:	2304      	movcc	r3, #4
 80045b0:	50ca      	str	r2, [r1, r3]
 80045b2:	b10a      	cbz	r2, 80045b8 <__lshift+0xa4>
 80045b4:	f108 0602 	add.w	r6, r8, #2
 80045b8:	3e01      	subs	r6, #1
 80045ba:	4638      	mov	r0, r7
 80045bc:	612e      	str	r6, [r5, #16]
 80045be:	4621      	mov	r1, r4
 80045c0:	f7ff fdd6 	bl	8004170 <_Bfree>
 80045c4:	4628      	mov	r0, r5
 80045c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80045ce:	3301      	adds	r3, #1
 80045d0:	e7c5      	b.n	800455e <__lshift+0x4a>
 80045d2:	3904      	subs	r1, #4
 80045d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80045d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80045dc:	459c      	cmp	ip, r3
 80045de:	d8f9      	bhi.n	80045d4 <__lshift+0xc0>
 80045e0:	e7ea      	b.n	80045b8 <__lshift+0xa4>
 80045e2:	bf00      	nop
 80045e4:	080065bb 	.word	0x080065bb
 80045e8:	0800655b 	.word	0x0800655b

080045ec <__mcmp>:
 80045ec:	b530      	push	{r4, r5, lr}
 80045ee:	6902      	ldr	r2, [r0, #16]
 80045f0:	690c      	ldr	r4, [r1, #16]
 80045f2:	1b12      	subs	r2, r2, r4
 80045f4:	d10e      	bne.n	8004614 <__mcmp+0x28>
 80045f6:	f100 0314 	add.w	r3, r0, #20
 80045fa:	3114      	adds	r1, #20
 80045fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004600:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004604:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004608:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800460c:	42a5      	cmp	r5, r4
 800460e:	d003      	beq.n	8004618 <__mcmp+0x2c>
 8004610:	d305      	bcc.n	800461e <__mcmp+0x32>
 8004612:	2201      	movs	r2, #1
 8004614:	4610      	mov	r0, r2
 8004616:	bd30      	pop	{r4, r5, pc}
 8004618:	4283      	cmp	r3, r0
 800461a:	d3f3      	bcc.n	8004604 <__mcmp+0x18>
 800461c:	e7fa      	b.n	8004614 <__mcmp+0x28>
 800461e:	f04f 32ff 	mov.w	r2, #4294967295
 8004622:	e7f7      	b.n	8004614 <__mcmp+0x28>

08004624 <__mdiff>:
 8004624:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004628:	460c      	mov	r4, r1
 800462a:	4606      	mov	r6, r0
 800462c:	4611      	mov	r1, r2
 800462e:	4620      	mov	r0, r4
 8004630:	4617      	mov	r7, r2
 8004632:	f7ff ffdb 	bl	80045ec <__mcmp>
 8004636:	1e05      	subs	r5, r0, #0
 8004638:	d110      	bne.n	800465c <__mdiff+0x38>
 800463a:	4629      	mov	r1, r5
 800463c:	4630      	mov	r0, r6
 800463e:	f7ff fd57 	bl	80040f0 <_Balloc>
 8004642:	b930      	cbnz	r0, 8004652 <__mdiff+0x2e>
 8004644:	4b39      	ldr	r3, [pc, #228]	; (800472c <__mdiff+0x108>)
 8004646:	4602      	mov	r2, r0
 8004648:	f240 2132 	movw	r1, #562	; 0x232
 800464c:	4838      	ldr	r0, [pc, #224]	; (8004730 <__mdiff+0x10c>)
 800464e:	f000 f965 	bl	800491c <__assert_func>
 8004652:	2301      	movs	r3, #1
 8004654:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004658:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800465c:	bfa4      	itt	ge
 800465e:	463b      	movge	r3, r7
 8004660:	4627      	movge	r7, r4
 8004662:	4630      	mov	r0, r6
 8004664:	6879      	ldr	r1, [r7, #4]
 8004666:	bfa6      	itte	ge
 8004668:	461c      	movge	r4, r3
 800466a:	2500      	movge	r5, #0
 800466c:	2501      	movlt	r5, #1
 800466e:	f7ff fd3f 	bl	80040f0 <_Balloc>
 8004672:	b920      	cbnz	r0, 800467e <__mdiff+0x5a>
 8004674:	4b2d      	ldr	r3, [pc, #180]	; (800472c <__mdiff+0x108>)
 8004676:	4602      	mov	r2, r0
 8004678:	f44f 7110 	mov.w	r1, #576	; 0x240
 800467c:	e7e6      	b.n	800464c <__mdiff+0x28>
 800467e:	693e      	ldr	r6, [r7, #16]
 8004680:	60c5      	str	r5, [r0, #12]
 8004682:	6925      	ldr	r5, [r4, #16]
 8004684:	f107 0114 	add.w	r1, r7, #20
 8004688:	f104 0914 	add.w	r9, r4, #20
 800468c:	f100 0e14 	add.w	lr, r0, #20
 8004690:	f107 0210 	add.w	r2, r7, #16
 8004694:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8004698:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800469c:	46f2      	mov	sl, lr
 800469e:	2700      	movs	r7, #0
 80046a0:	f859 3b04 	ldr.w	r3, [r9], #4
 80046a4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80046a8:	fa1f f883 	uxth.w	r8, r3
 80046ac:	fa17 f78b 	uxtah	r7, r7, fp
 80046b0:	0c1b      	lsrs	r3, r3, #16
 80046b2:	eba7 0808 	sub.w	r8, r7, r8
 80046b6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80046ba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80046be:	fa1f f888 	uxth.w	r8, r8
 80046c2:	141f      	asrs	r7, r3, #16
 80046c4:	454d      	cmp	r5, r9
 80046c6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80046ca:	f84a 3b04 	str.w	r3, [sl], #4
 80046ce:	d8e7      	bhi.n	80046a0 <__mdiff+0x7c>
 80046d0:	1b2b      	subs	r3, r5, r4
 80046d2:	3b15      	subs	r3, #21
 80046d4:	f023 0303 	bic.w	r3, r3, #3
 80046d8:	3304      	adds	r3, #4
 80046da:	3415      	adds	r4, #21
 80046dc:	42a5      	cmp	r5, r4
 80046de:	bf38      	it	cc
 80046e0:	2304      	movcc	r3, #4
 80046e2:	4419      	add	r1, r3
 80046e4:	4473      	add	r3, lr
 80046e6:	469e      	mov	lr, r3
 80046e8:	460d      	mov	r5, r1
 80046ea:	4565      	cmp	r5, ip
 80046ec:	d30e      	bcc.n	800470c <__mdiff+0xe8>
 80046ee:	f10c 0203 	add.w	r2, ip, #3
 80046f2:	1a52      	subs	r2, r2, r1
 80046f4:	f022 0203 	bic.w	r2, r2, #3
 80046f8:	3903      	subs	r1, #3
 80046fa:	458c      	cmp	ip, r1
 80046fc:	bf38      	it	cc
 80046fe:	2200      	movcc	r2, #0
 8004700:	441a      	add	r2, r3
 8004702:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8004706:	b17b      	cbz	r3, 8004728 <__mdiff+0x104>
 8004708:	6106      	str	r6, [r0, #16]
 800470a:	e7a5      	b.n	8004658 <__mdiff+0x34>
 800470c:	f855 8b04 	ldr.w	r8, [r5], #4
 8004710:	fa17 f488 	uxtah	r4, r7, r8
 8004714:	1422      	asrs	r2, r4, #16
 8004716:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800471a:	b2a4      	uxth	r4, r4
 800471c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004720:	f84e 4b04 	str.w	r4, [lr], #4
 8004724:	1417      	asrs	r7, r2, #16
 8004726:	e7e0      	b.n	80046ea <__mdiff+0xc6>
 8004728:	3e01      	subs	r6, #1
 800472a:	e7ea      	b.n	8004702 <__mdiff+0xde>
 800472c:	080065bb 	.word	0x080065bb
 8004730:	0800655b 	.word	0x0800655b

08004734 <__d2b>:
 8004734:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004738:	4689      	mov	r9, r1
 800473a:	2101      	movs	r1, #1
 800473c:	ec57 6b10 	vmov	r6, r7, d0
 8004740:	4690      	mov	r8, r2
 8004742:	f7ff fcd5 	bl	80040f0 <_Balloc>
 8004746:	4604      	mov	r4, r0
 8004748:	b930      	cbnz	r0, 8004758 <__d2b+0x24>
 800474a:	4602      	mov	r2, r0
 800474c:	4b25      	ldr	r3, [pc, #148]	; (80047e4 <__d2b+0xb0>)
 800474e:	4826      	ldr	r0, [pc, #152]	; (80047e8 <__d2b+0xb4>)
 8004750:	f240 310a 	movw	r1, #778	; 0x30a
 8004754:	f000 f8e2 	bl	800491c <__assert_func>
 8004758:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800475c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004760:	bb35      	cbnz	r5, 80047b0 <__d2b+0x7c>
 8004762:	2e00      	cmp	r6, #0
 8004764:	9301      	str	r3, [sp, #4]
 8004766:	d028      	beq.n	80047ba <__d2b+0x86>
 8004768:	4668      	mov	r0, sp
 800476a:	9600      	str	r6, [sp, #0]
 800476c:	f7ff fd8c 	bl	8004288 <__lo0bits>
 8004770:	9900      	ldr	r1, [sp, #0]
 8004772:	b300      	cbz	r0, 80047b6 <__d2b+0x82>
 8004774:	9a01      	ldr	r2, [sp, #4]
 8004776:	f1c0 0320 	rsb	r3, r0, #32
 800477a:	fa02 f303 	lsl.w	r3, r2, r3
 800477e:	430b      	orrs	r3, r1
 8004780:	40c2      	lsrs	r2, r0
 8004782:	6163      	str	r3, [r4, #20]
 8004784:	9201      	str	r2, [sp, #4]
 8004786:	9b01      	ldr	r3, [sp, #4]
 8004788:	61a3      	str	r3, [r4, #24]
 800478a:	2b00      	cmp	r3, #0
 800478c:	bf14      	ite	ne
 800478e:	2202      	movne	r2, #2
 8004790:	2201      	moveq	r2, #1
 8004792:	6122      	str	r2, [r4, #16]
 8004794:	b1d5      	cbz	r5, 80047cc <__d2b+0x98>
 8004796:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800479a:	4405      	add	r5, r0
 800479c:	f8c9 5000 	str.w	r5, [r9]
 80047a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80047a4:	f8c8 0000 	str.w	r0, [r8]
 80047a8:	4620      	mov	r0, r4
 80047aa:	b003      	add	sp, #12
 80047ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80047b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047b4:	e7d5      	b.n	8004762 <__d2b+0x2e>
 80047b6:	6161      	str	r1, [r4, #20]
 80047b8:	e7e5      	b.n	8004786 <__d2b+0x52>
 80047ba:	a801      	add	r0, sp, #4
 80047bc:	f7ff fd64 	bl	8004288 <__lo0bits>
 80047c0:	9b01      	ldr	r3, [sp, #4]
 80047c2:	6163      	str	r3, [r4, #20]
 80047c4:	2201      	movs	r2, #1
 80047c6:	6122      	str	r2, [r4, #16]
 80047c8:	3020      	adds	r0, #32
 80047ca:	e7e3      	b.n	8004794 <__d2b+0x60>
 80047cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80047d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80047d4:	f8c9 0000 	str.w	r0, [r9]
 80047d8:	6918      	ldr	r0, [r3, #16]
 80047da:	f7ff fd35 	bl	8004248 <__hi0bits>
 80047de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80047e2:	e7df      	b.n	80047a4 <__d2b+0x70>
 80047e4:	080065bb 	.word	0x080065bb
 80047e8:	0800655b 	.word	0x0800655b

080047ec <_mprec_log10>:
 80047ec:	2817      	cmp	r0, #23
 80047ee:	b5d0      	push	{r4, r6, r7, lr}
 80047f0:	4604      	mov	r4, r0
 80047f2:	dc07      	bgt.n	8004804 <_mprec_log10+0x18>
 80047f4:	4809      	ldr	r0, [pc, #36]	; (800481c <_mprec_log10+0x30>)
 80047f6:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 80047fa:	e9d4 0100 	ldrd	r0, r1, [r4]
 80047fe:	ec41 0b10 	vmov	d0, r0, r1
 8004802:	bdd0      	pop	{r4, r6, r7, pc}
 8004804:	4906      	ldr	r1, [pc, #24]	; (8004820 <_mprec_log10+0x34>)
 8004806:	4f07      	ldr	r7, [pc, #28]	; (8004824 <_mprec_log10+0x38>)
 8004808:	2000      	movs	r0, #0
 800480a:	2600      	movs	r6, #0
 800480c:	4632      	mov	r2, r6
 800480e:	463b      	mov	r3, r7
 8004810:	f7fb feea 	bl	80005e8 <__aeabi_dmul>
 8004814:	3c01      	subs	r4, #1
 8004816:	d1f9      	bne.n	800480c <_mprec_log10+0x20>
 8004818:	e7f1      	b.n	80047fe <_mprec_log10+0x12>
 800481a:	bf00      	nop
 800481c:	080065f8 	.word	0x080065f8
 8004820:	3ff00000 	.word	0x3ff00000
 8004824:	40240000 	.word	0x40240000

08004828 <_calloc_r>:
 8004828:	b513      	push	{r0, r1, r4, lr}
 800482a:	434a      	muls	r2, r1
 800482c:	4611      	mov	r1, r2
 800482e:	9201      	str	r2, [sp, #4]
 8004830:	f000 f80a 	bl	8004848 <_malloc_r>
 8004834:	4604      	mov	r4, r0
 8004836:	b118      	cbz	r0, 8004840 <_calloc_r+0x18>
 8004838:	9a01      	ldr	r2, [sp, #4]
 800483a:	2100      	movs	r1, #0
 800483c:	f7ff fb02 	bl	8003e44 <memset>
 8004840:	4620      	mov	r0, r4
 8004842:	b002      	add	sp, #8
 8004844:	bd10      	pop	{r4, pc}
	...

08004848 <_malloc_r>:
 8004848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800484a:	1ccd      	adds	r5, r1, #3
 800484c:	f025 0503 	bic.w	r5, r5, #3
 8004850:	3508      	adds	r5, #8
 8004852:	2d0c      	cmp	r5, #12
 8004854:	bf38      	it	cc
 8004856:	250c      	movcc	r5, #12
 8004858:	2d00      	cmp	r5, #0
 800485a:	4606      	mov	r6, r0
 800485c:	db01      	blt.n	8004862 <_malloc_r+0x1a>
 800485e:	42a9      	cmp	r1, r5
 8004860:	d903      	bls.n	800486a <_malloc_r+0x22>
 8004862:	230c      	movs	r3, #12
 8004864:	6033      	str	r3, [r6, #0]
 8004866:	2000      	movs	r0, #0
 8004868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800486a:	f000 ff15 	bl	8005698 <__malloc_lock>
 800486e:	4921      	ldr	r1, [pc, #132]	; (80048f4 <_malloc_r+0xac>)
 8004870:	680a      	ldr	r2, [r1, #0]
 8004872:	4614      	mov	r4, r2
 8004874:	b99c      	cbnz	r4, 800489e <_malloc_r+0x56>
 8004876:	4f20      	ldr	r7, [pc, #128]	; (80048f8 <_malloc_r+0xb0>)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	b923      	cbnz	r3, 8004886 <_malloc_r+0x3e>
 800487c:	4621      	mov	r1, r4
 800487e:	4630      	mov	r0, r6
 8004880:	f000 f83c 	bl	80048fc <_sbrk_r>
 8004884:	6038      	str	r0, [r7, #0]
 8004886:	4629      	mov	r1, r5
 8004888:	4630      	mov	r0, r6
 800488a:	f000 f837 	bl	80048fc <_sbrk_r>
 800488e:	1c43      	adds	r3, r0, #1
 8004890:	d123      	bne.n	80048da <_malloc_r+0x92>
 8004892:	230c      	movs	r3, #12
 8004894:	6033      	str	r3, [r6, #0]
 8004896:	4630      	mov	r0, r6
 8004898:	f000 ff04 	bl	80056a4 <__malloc_unlock>
 800489c:	e7e3      	b.n	8004866 <_malloc_r+0x1e>
 800489e:	6823      	ldr	r3, [r4, #0]
 80048a0:	1b5b      	subs	r3, r3, r5
 80048a2:	d417      	bmi.n	80048d4 <_malloc_r+0x8c>
 80048a4:	2b0b      	cmp	r3, #11
 80048a6:	d903      	bls.n	80048b0 <_malloc_r+0x68>
 80048a8:	6023      	str	r3, [r4, #0]
 80048aa:	441c      	add	r4, r3
 80048ac:	6025      	str	r5, [r4, #0]
 80048ae:	e004      	b.n	80048ba <_malloc_r+0x72>
 80048b0:	6863      	ldr	r3, [r4, #4]
 80048b2:	42a2      	cmp	r2, r4
 80048b4:	bf0c      	ite	eq
 80048b6:	600b      	streq	r3, [r1, #0]
 80048b8:	6053      	strne	r3, [r2, #4]
 80048ba:	4630      	mov	r0, r6
 80048bc:	f000 fef2 	bl	80056a4 <__malloc_unlock>
 80048c0:	f104 000b 	add.w	r0, r4, #11
 80048c4:	1d23      	adds	r3, r4, #4
 80048c6:	f020 0007 	bic.w	r0, r0, #7
 80048ca:	1ac2      	subs	r2, r0, r3
 80048cc:	d0cc      	beq.n	8004868 <_malloc_r+0x20>
 80048ce:	1a1b      	subs	r3, r3, r0
 80048d0:	50a3      	str	r3, [r4, r2]
 80048d2:	e7c9      	b.n	8004868 <_malloc_r+0x20>
 80048d4:	4622      	mov	r2, r4
 80048d6:	6864      	ldr	r4, [r4, #4]
 80048d8:	e7cc      	b.n	8004874 <_malloc_r+0x2c>
 80048da:	1cc4      	adds	r4, r0, #3
 80048dc:	f024 0403 	bic.w	r4, r4, #3
 80048e0:	42a0      	cmp	r0, r4
 80048e2:	d0e3      	beq.n	80048ac <_malloc_r+0x64>
 80048e4:	1a21      	subs	r1, r4, r0
 80048e6:	4630      	mov	r0, r6
 80048e8:	f000 f808 	bl	80048fc <_sbrk_r>
 80048ec:	3001      	adds	r0, #1
 80048ee:	d1dd      	bne.n	80048ac <_malloc_r+0x64>
 80048f0:	e7cf      	b.n	8004892 <_malloc_r+0x4a>
 80048f2:	bf00      	nop
 80048f4:	20000094 	.word	0x20000094
 80048f8:	20000098 	.word	0x20000098

080048fc <_sbrk_r>:
 80048fc:	b538      	push	{r3, r4, r5, lr}
 80048fe:	4d06      	ldr	r5, [pc, #24]	; (8004918 <_sbrk_r+0x1c>)
 8004900:	2300      	movs	r3, #0
 8004902:	4604      	mov	r4, r0
 8004904:	4608      	mov	r0, r1
 8004906:	602b      	str	r3, [r5, #0]
 8004908:	f7fc fd1c 	bl	8001344 <_sbrk>
 800490c:	1c43      	adds	r3, r0, #1
 800490e:	d102      	bne.n	8004916 <_sbrk_r+0x1a>
 8004910:	682b      	ldr	r3, [r5, #0]
 8004912:	b103      	cbz	r3, 8004916 <_sbrk_r+0x1a>
 8004914:	6023      	str	r3, [r4, #0]
 8004916:	bd38      	pop	{r3, r4, r5, pc}
 8004918:	200001f4 	.word	0x200001f4

0800491c <__assert_func>:
 800491c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800491e:	4614      	mov	r4, r2
 8004920:	461a      	mov	r2, r3
 8004922:	4b09      	ldr	r3, [pc, #36]	; (8004948 <__assert_func+0x2c>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4605      	mov	r5, r0
 8004928:	68d8      	ldr	r0, [r3, #12]
 800492a:	b14c      	cbz	r4, 8004940 <__assert_func+0x24>
 800492c:	4b07      	ldr	r3, [pc, #28]	; (800494c <__assert_func+0x30>)
 800492e:	9100      	str	r1, [sp, #0]
 8004930:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004934:	4906      	ldr	r1, [pc, #24]	; (8004950 <__assert_func+0x34>)
 8004936:	462b      	mov	r3, r5
 8004938:	f000 fe86 	bl	8005648 <fiprintf>
 800493c:	f001 fab6 	bl	8005eac <abort>
 8004940:	4b04      	ldr	r3, [pc, #16]	; (8004954 <__assert_func+0x38>)
 8004942:	461c      	mov	r4, r3
 8004944:	e7f3      	b.n	800492e <__assert_func+0x12>
 8004946:	bf00      	nop
 8004948:	20000010 	.word	0x20000010
 800494c:	080066cc 	.word	0x080066cc
 8004950:	080066d9 	.word	0x080066d9
 8004954:	08006707 	.word	0x08006707

08004958 <quorem>:
 8004958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800495c:	6903      	ldr	r3, [r0, #16]
 800495e:	690c      	ldr	r4, [r1, #16]
 8004960:	42a3      	cmp	r3, r4
 8004962:	4607      	mov	r7, r0
 8004964:	f2c0 8081 	blt.w	8004a6a <quorem+0x112>
 8004968:	3c01      	subs	r4, #1
 800496a:	f101 0814 	add.w	r8, r1, #20
 800496e:	f100 0514 	add.w	r5, r0, #20
 8004972:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004976:	9301      	str	r3, [sp, #4]
 8004978:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800497c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004980:	3301      	adds	r3, #1
 8004982:	429a      	cmp	r2, r3
 8004984:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004988:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800498c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004990:	d331      	bcc.n	80049f6 <quorem+0x9e>
 8004992:	f04f 0e00 	mov.w	lr, #0
 8004996:	4640      	mov	r0, r8
 8004998:	46ac      	mov	ip, r5
 800499a:	46f2      	mov	sl, lr
 800499c:	f850 2b04 	ldr.w	r2, [r0], #4
 80049a0:	b293      	uxth	r3, r2
 80049a2:	fb06 e303 	mla	r3, r6, r3, lr
 80049a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	ebaa 0303 	sub.w	r3, sl, r3
 80049b0:	0c12      	lsrs	r2, r2, #16
 80049b2:	f8dc a000 	ldr.w	sl, [ip]
 80049b6:	fb06 e202 	mla	r2, r6, r2, lr
 80049ba:	fa13 f38a 	uxtah	r3, r3, sl
 80049be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80049c2:	fa1f fa82 	uxth.w	sl, r2
 80049c6:	f8dc 2000 	ldr.w	r2, [ip]
 80049ca:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80049ce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049d8:	4581      	cmp	r9, r0
 80049da:	f84c 3b04 	str.w	r3, [ip], #4
 80049de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80049e2:	d2db      	bcs.n	800499c <quorem+0x44>
 80049e4:	f855 300b 	ldr.w	r3, [r5, fp]
 80049e8:	b92b      	cbnz	r3, 80049f6 <quorem+0x9e>
 80049ea:	9b01      	ldr	r3, [sp, #4]
 80049ec:	3b04      	subs	r3, #4
 80049ee:	429d      	cmp	r5, r3
 80049f0:	461a      	mov	r2, r3
 80049f2:	d32e      	bcc.n	8004a52 <quorem+0xfa>
 80049f4:	613c      	str	r4, [r7, #16]
 80049f6:	4638      	mov	r0, r7
 80049f8:	f7ff fdf8 	bl	80045ec <__mcmp>
 80049fc:	2800      	cmp	r0, #0
 80049fe:	db24      	blt.n	8004a4a <quorem+0xf2>
 8004a00:	3601      	adds	r6, #1
 8004a02:	4628      	mov	r0, r5
 8004a04:	f04f 0c00 	mov.w	ip, #0
 8004a08:	f858 2b04 	ldr.w	r2, [r8], #4
 8004a0c:	f8d0 e000 	ldr.w	lr, [r0]
 8004a10:	b293      	uxth	r3, r2
 8004a12:	ebac 0303 	sub.w	r3, ip, r3
 8004a16:	0c12      	lsrs	r2, r2, #16
 8004a18:	fa13 f38e 	uxtah	r3, r3, lr
 8004a1c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004a20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a2a:	45c1      	cmp	r9, r8
 8004a2c:	f840 3b04 	str.w	r3, [r0], #4
 8004a30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004a34:	d2e8      	bcs.n	8004a08 <quorem+0xb0>
 8004a36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a3e:	b922      	cbnz	r2, 8004a4a <quorem+0xf2>
 8004a40:	3b04      	subs	r3, #4
 8004a42:	429d      	cmp	r5, r3
 8004a44:	461a      	mov	r2, r3
 8004a46:	d30a      	bcc.n	8004a5e <quorem+0x106>
 8004a48:	613c      	str	r4, [r7, #16]
 8004a4a:	4630      	mov	r0, r6
 8004a4c:	b003      	add	sp, #12
 8004a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a52:	6812      	ldr	r2, [r2, #0]
 8004a54:	3b04      	subs	r3, #4
 8004a56:	2a00      	cmp	r2, #0
 8004a58:	d1cc      	bne.n	80049f4 <quorem+0x9c>
 8004a5a:	3c01      	subs	r4, #1
 8004a5c:	e7c7      	b.n	80049ee <quorem+0x96>
 8004a5e:	6812      	ldr	r2, [r2, #0]
 8004a60:	3b04      	subs	r3, #4
 8004a62:	2a00      	cmp	r2, #0
 8004a64:	d1f0      	bne.n	8004a48 <quorem+0xf0>
 8004a66:	3c01      	subs	r4, #1
 8004a68:	e7eb      	b.n	8004a42 <quorem+0xea>
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	e7ee      	b.n	8004a4c <quorem+0xf4>
	...

08004a70 <_dtoa_r>:
 8004a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a74:	ed2d 8b02 	vpush	{d8}
 8004a78:	ec57 6b10 	vmov	r6, r7, d0
 8004a7c:	b095      	sub	sp, #84	; 0x54
 8004a7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004a80:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004a84:	9105      	str	r1, [sp, #20]
 8004a86:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004a8a:	4604      	mov	r4, r0
 8004a8c:	9209      	str	r2, [sp, #36]	; 0x24
 8004a8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a90:	b975      	cbnz	r5, 8004ab0 <_dtoa_r+0x40>
 8004a92:	2010      	movs	r0, #16
 8004a94:	f000 fdea 	bl	800566c <malloc>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	6260      	str	r0, [r4, #36]	; 0x24
 8004a9c:	b920      	cbnz	r0, 8004aa8 <_dtoa_r+0x38>
 8004a9e:	4bb2      	ldr	r3, [pc, #712]	; (8004d68 <_dtoa_r+0x2f8>)
 8004aa0:	21ea      	movs	r1, #234	; 0xea
 8004aa2:	48b2      	ldr	r0, [pc, #712]	; (8004d6c <_dtoa_r+0x2fc>)
 8004aa4:	f7ff ff3a 	bl	800491c <__assert_func>
 8004aa8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004aac:	6005      	str	r5, [r0, #0]
 8004aae:	60c5      	str	r5, [r0, #12]
 8004ab0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ab2:	6819      	ldr	r1, [r3, #0]
 8004ab4:	b151      	cbz	r1, 8004acc <_dtoa_r+0x5c>
 8004ab6:	685a      	ldr	r2, [r3, #4]
 8004ab8:	604a      	str	r2, [r1, #4]
 8004aba:	2301      	movs	r3, #1
 8004abc:	4093      	lsls	r3, r2
 8004abe:	608b      	str	r3, [r1, #8]
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	f7ff fb55 	bl	8004170 <_Bfree>
 8004ac6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ac8:	2200      	movs	r2, #0
 8004aca:	601a      	str	r2, [r3, #0]
 8004acc:	1e3b      	subs	r3, r7, #0
 8004ace:	bfb9      	ittee	lt
 8004ad0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004ad4:	9303      	strlt	r3, [sp, #12]
 8004ad6:	2300      	movge	r3, #0
 8004ad8:	f8c8 3000 	strge.w	r3, [r8]
 8004adc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8004ae0:	4ba3      	ldr	r3, [pc, #652]	; (8004d70 <_dtoa_r+0x300>)
 8004ae2:	bfbc      	itt	lt
 8004ae4:	2201      	movlt	r2, #1
 8004ae6:	f8c8 2000 	strlt.w	r2, [r8]
 8004aea:	ea33 0309 	bics.w	r3, r3, r9
 8004aee:	d11b      	bne.n	8004b28 <_dtoa_r+0xb8>
 8004af0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004af2:	f242 730f 	movw	r3, #9999	; 0x270f
 8004af6:	6013      	str	r3, [r2, #0]
 8004af8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004afc:	4333      	orrs	r3, r6
 8004afe:	f000 857a 	beq.w	80055f6 <_dtoa_r+0xb86>
 8004b02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004b04:	b963      	cbnz	r3, 8004b20 <_dtoa_r+0xb0>
 8004b06:	4b9b      	ldr	r3, [pc, #620]	; (8004d74 <_dtoa_r+0x304>)
 8004b08:	e024      	b.n	8004b54 <_dtoa_r+0xe4>
 8004b0a:	4b9b      	ldr	r3, [pc, #620]	; (8004d78 <_dtoa_r+0x308>)
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	3308      	adds	r3, #8
 8004b10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004b12:	6013      	str	r3, [r2, #0]
 8004b14:	9800      	ldr	r0, [sp, #0]
 8004b16:	b015      	add	sp, #84	; 0x54
 8004b18:	ecbd 8b02 	vpop	{d8}
 8004b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b20:	4b94      	ldr	r3, [pc, #592]	; (8004d74 <_dtoa_r+0x304>)
 8004b22:	9300      	str	r3, [sp, #0]
 8004b24:	3303      	adds	r3, #3
 8004b26:	e7f3      	b.n	8004b10 <_dtoa_r+0xa0>
 8004b28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	ec51 0b17 	vmov	r0, r1, d7
 8004b32:	2300      	movs	r3, #0
 8004b34:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004b38:	f7fb ffbe 	bl	8000ab8 <__aeabi_dcmpeq>
 8004b3c:	4680      	mov	r8, r0
 8004b3e:	b158      	cbz	r0, 8004b58 <_dtoa_r+0xe8>
 8004b40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004b42:	2301      	movs	r3, #1
 8004b44:	6013      	str	r3, [r2, #0]
 8004b46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	f000 8551 	beq.w	80055f0 <_dtoa_r+0xb80>
 8004b4e:	488b      	ldr	r0, [pc, #556]	; (8004d7c <_dtoa_r+0x30c>)
 8004b50:	6018      	str	r0, [r3, #0]
 8004b52:	1e43      	subs	r3, r0, #1
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	e7dd      	b.n	8004b14 <_dtoa_r+0xa4>
 8004b58:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004b5c:	aa12      	add	r2, sp, #72	; 0x48
 8004b5e:	a913      	add	r1, sp, #76	; 0x4c
 8004b60:	4620      	mov	r0, r4
 8004b62:	f7ff fde7 	bl	8004734 <__d2b>
 8004b66:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004b6a:	4683      	mov	fp, r0
 8004b6c:	2d00      	cmp	r5, #0
 8004b6e:	d07c      	beq.n	8004c6a <_dtoa_r+0x1fa>
 8004b70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b72:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8004b76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b7a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8004b7e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004b82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004b86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004b8a:	4b7d      	ldr	r3, [pc, #500]	; (8004d80 <_dtoa_r+0x310>)
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	4630      	mov	r0, r6
 8004b90:	4639      	mov	r1, r7
 8004b92:	f7fb fb71 	bl	8000278 <__aeabi_dsub>
 8004b96:	a36e      	add	r3, pc, #440	; (adr r3, 8004d50 <_dtoa_r+0x2e0>)
 8004b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9c:	f7fb fd24 	bl	80005e8 <__aeabi_dmul>
 8004ba0:	a36d      	add	r3, pc, #436	; (adr r3, 8004d58 <_dtoa_r+0x2e8>)
 8004ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba6:	f7fb fb69 	bl	800027c <__adddf3>
 8004baa:	4606      	mov	r6, r0
 8004bac:	4628      	mov	r0, r5
 8004bae:	460f      	mov	r7, r1
 8004bb0:	f7fb fcb0 	bl	8000514 <__aeabi_i2d>
 8004bb4:	a36a      	add	r3, pc, #424	; (adr r3, 8004d60 <_dtoa_r+0x2f0>)
 8004bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bba:	f7fb fd15 	bl	80005e8 <__aeabi_dmul>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4630      	mov	r0, r6
 8004bc4:	4639      	mov	r1, r7
 8004bc6:	f7fb fb59 	bl	800027c <__adddf3>
 8004bca:	4606      	mov	r6, r0
 8004bcc:	460f      	mov	r7, r1
 8004bce:	f7fb ffa5 	bl	8000b1c <__aeabi_d2iz>
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	4682      	mov	sl, r0
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	4630      	mov	r0, r6
 8004bda:	4639      	mov	r1, r7
 8004bdc:	f7fb ff76 	bl	8000acc <__aeabi_dcmplt>
 8004be0:	b148      	cbz	r0, 8004bf6 <_dtoa_r+0x186>
 8004be2:	4650      	mov	r0, sl
 8004be4:	f7fb fc96 	bl	8000514 <__aeabi_i2d>
 8004be8:	4632      	mov	r2, r6
 8004bea:	463b      	mov	r3, r7
 8004bec:	f7fb ff64 	bl	8000ab8 <__aeabi_dcmpeq>
 8004bf0:	b908      	cbnz	r0, 8004bf6 <_dtoa_r+0x186>
 8004bf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004bf6:	f1ba 0f16 	cmp.w	sl, #22
 8004bfa:	d854      	bhi.n	8004ca6 <_dtoa_r+0x236>
 8004bfc:	4b61      	ldr	r3, [pc, #388]	; (8004d84 <_dtoa_r+0x314>)
 8004bfe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004c0a:	f7fb ff5f 	bl	8000acc <__aeabi_dcmplt>
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	d04b      	beq.n	8004caa <_dtoa_r+0x23a>
 8004c12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c16:	2300      	movs	r3, #0
 8004c18:	930e      	str	r3, [sp, #56]	; 0x38
 8004c1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c1c:	1b5d      	subs	r5, r3, r5
 8004c1e:	1e6b      	subs	r3, r5, #1
 8004c20:	9304      	str	r3, [sp, #16]
 8004c22:	bf43      	ittte	mi
 8004c24:	2300      	movmi	r3, #0
 8004c26:	f1c5 0801 	rsbmi	r8, r5, #1
 8004c2a:	9304      	strmi	r3, [sp, #16]
 8004c2c:	f04f 0800 	movpl.w	r8, #0
 8004c30:	f1ba 0f00 	cmp.w	sl, #0
 8004c34:	db3b      	blt.n	8004cae <_dtoa_r+0x23e>
 8004c36:	9b04      	ldr	r3, [sp, #16]
 8004c38:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8004c3c:	4453      	add	r3, sl
 8004c3e:	9304      	str	r3, [sp, #16]
 8004c40:	2300      	movs	r3, #0
 8004c42:	9306      	str	r3, [sp, #24]
 8004c44:	9b05      	ldr	r3, [sp, #20]
 8004c46:	2b09      	cmp	r3, #9
 8004c48:	d869      	bhi.n	8004d1e <_dtoa_r+0x2ae>
 8004c4a:	2b05      	cmp	r3, #5
 8004c4c:	bfc4      	itt	gt
 8004c4e:	3b04      	subgt	r3, #4
 8004c50:	9305      	strgt	r3, [sp, #20]
 8004c52:	9b05      	ldr	r3, [sp, #20]
 8004c54:	f1a3 0302 	sub.w	r3, r3, #2
 8004c58:	bfcc      	ite	gt
 8004c5a:	2500      	movgt	r5, #0
 8004c5c:	2501      	movle	r5, #1
 8004c5e:	2b03      	cmp	r3, #3
 8004c60:	d869      	bhi.n	8004d36 <_dtoa_r+0x2c6>
 8004c62:	e8df f003 	tbb	[pc, r3]
 8004c66:	4e2c      	.short	0x4e2c
 8004c68:	5a4c      	.short	0x5a4c
 8004c6a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8004c6e:	441d      	add	r5, r3
 8004c70:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004c74:	2b20      	cmp	r3, #32
 8004c76:	bfc1      	itttt	gt
 8004c78:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004c7c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004c80:	fa09 f303 	lslgt.w	r3, r9, r3
 8004c84:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004c88:	bfda      	itte	le
 8004c8a:	f1c3 0320 	rsble	r3, r3, #32
 8004c8e:	fa06 f003 	lslle.w	r0, r6, r3
 8004c92:	4318      	orrgt	r0, r3
 8004c94:	f7fb fc2e 	bl	80004f4 <__aeabi_ui2d>
 8004c98:	2301      	movs	r3, #1
 8004c9a:	4606      	mov	r6, r0
 8004c9c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004ca0:	3d01      	subs	r5, #1
 8004ca2:	9310      	str	r3, [sp, #64]	; 0x40
 8004ca4:	e771      	b.n	8004b8a <_dtoa_r+0x11a>
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e7b6      	b.n	8004c18 <_dtoa_r+0x1a8>
 8004caa:	900e      	str	r0, [sp, #56]	; 0x38
 8004cac:	e7b5      	b.n	8004c1a <_dtoa_r+0x1aa>
 8004cae:	f1ca 0300 	rsb	r3, sl, #0
 8004cb2:	9306      	str	r3, [sp, #24]
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	eba8 080a 	sub.w	r8, r8, sl
 8004cba:	930d      	str	r3, [sp, #52]	; 0x34
 8004cbc:	e7c2      	b.n	8004c44 <_dtoa_r+0x1d4>
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	9308      	str	r3, [sp, #32]
 8004cc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	dc39      	bgt.n	8004d3c <_dtoa_r+0x2cc>
 8004cc8:	f04f 0901 	mov.w	r9, #1
 8004ccc:	f8cd 9004 	str.w	r9, [sp, #4]
 8004cd0:	464b      	mov	r3, r9
 8004cd2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004cd6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004cd8:	2200      	movs	r2, #0
 8004cda:	6042      	str	r2, [r0, #4]
 8004cdc:	2204      	movs	r2, #4
 8004cde:	f102 0614 	add.w	r6, r2, #20
 8004ce2:	429e      	cmp	r6, r3
 8004ce4:	6841      	ldr	r1, [r0, #4]
 8004ce6:	d92f      	bls.n	8004d48 <_dtoa_r+0x2d8>
 8004ce8:	4620      	mov	r0, r4
 8004cea:	f7ff fa01 	bl	80040f0 <_Balloc>
 8004cee:	9000      	str	r0, [sp, #0]
 8004cf0:	2800      	cmp	r0, #0
 8004cf2:	d14b      	bne.n	8004d8c <_dtoa_r+0x31c>
 8004cf4:	4b24      	ldr	r3, [pc, #144]	; (8004d88 <_dtoa_r+0x318>)
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004cfc:	e6d1      	b.n	8004aa2 <_dtoa_r+0x32>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e7de      	b.n	8004cc0 <_dtoa_r+0x250>
 8004d02:	2300      	movs	r3, #0
 8004d04:	9308      	str	r3, [sp, #32]
 8004d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d08:	eb0a 0903 	add.w	r9, sl, r3
 8004d0c:	f109 0301 	add.w	r3, r9, #1
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	9301      	str	r3, [sp, #4]
 8004d14:	bfb8      	it	lt
 8004d16:	2301      	movlt	r3, #1
 8004d18:	e7dd      	b.n	8004cd6 <_dtoa_r+0x266>
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e7f2      	b.n	8004d04 <_dtoa_r+0x294>
 8004d1e:	2501      	movs	r5, #1
 8004d20:	2300      	movs	r3, #0
 8004d22:	9305      	str	r3, [sp, #20]
 8004d24:	9508      	str	r5, [sp, #32]
 8004d26:	f04f 39ff 	mov.w	r9, #4294967295
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8004d30:	2312      	movs	r3, #18
 8004d32:	9209      	str	r2, [sp, #36]	; 0x24
 8004d34:	e7cf      	b.n	8004cd6 <_dtoa_r+0x266>
 8004d36:	2301      	movs	r3, #1
 8004d38:	9308      	str	r3, [sp, #32]
 8004d3a:	e7f4      	b.n	8004d26 <_dtoa_r+0x2b6>
 8004d3c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004d40:	f8cd 9004 	str.w	r9, [sp, #4]
 8004d44:	464b      	mov	r3, r9
 8004d46:	e7c6      	b.n	8004cd6 <_dtoa_r+0x266>
 8004d48:	3101      	adds	r1, #1
 8004d4a:	6041      	str	r1, [r0, #4]
 8004d4c:	0052      	lsls	r2, r2, #1
 8004d4e:	e7c6      	b.n	8004cde <_dtoa_r+0x26e>
 8004d50:	636f4361 	.word	0x636f4361
 8004d54:	3fd287a7 	.word	0x3fd287a7
 8004d58:	8b60c8b3 	.word	0x8b60c8b3
 8004d5c:	3fc68a28 	.word	0x3fc68a28
 8004d60:	509f79fb 	.word	0x509f79fb
 8004d64:	3fd34413 	.word	0x3fd34413
 8004d68:	08006544 	.word	0x08006544
 8004d6c:	08006717 	.word	0x08006717
 8004d70:	7ff00000 	.word	0x7ff00000
 8004d74:	08006711 	.word	0x08006711
 8004d78:	08006708 	.word	0x08006708
 8004d7c:	08006716 	.word	0x08006716
 8004d80:	3ff80000 	.word	0x3ff80000
 8004d84:	080065f8 	.word	0x080065f8
 8004d88:	080065bb 	.word	0x080065bb
 8004d8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d8e:	9a00      	ldr	r2, [sp, #0]
 8004d90:	601a      	str	r2, [r3, #0]
 8004d92:	9b01      	ldr	r3, [sp, #4]
 8004d94:	2b0e      	cmp	r3, #14
 8004d96:	f200 80ad 	bhi.w	8004ef4 <_dtoa_r+0x484>
 8004d9a:	2d00      	cmp	r5, #0
 8004d9c:	f000 80aa 	beq.w	8004ef4 <_dtoa_r+0x484>
 8004da0:	f1ba 0f00 	cmp.w	sl, #0
 8004da4:	dd36      	ble.n	8004e14 <_dtoa_r+0x3a4>
 8004da6:	4ac3      	ldr	r2, [pc, #780]	; (80050b4 <_dtoa_r+0x644>)
 8004da8:	f00a 030f 	and.w	r3, sl, #15
 8004dac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004db0:	ed93 7b00 	vldr	d7, [r3]
 8004db4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004db8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8004dbc:	eeb0 8a47 	vmov.f32	s16, s14
 8004dc0:	eef0 8a67 	vmov.f32	s17, s15
 8004dc4:	d016      	beq.n	8004df4 <_dtoa_r+0x384>
 8004dc6:	4bbc      	ldr	r3, [pc, #752]	; (80050b8 <_dtoa_r+0x648>)
 8004dc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004dcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004dd0:	f7fb fd34 	bl	800083c <__aeabi_ddiv>
 8004dd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dd8:	f007 070f 	and.w	r7, r7, #15
 8004ddc:	2503      	movs	r5, #3
 8004dde:	4eb6      	ldr	r6, [pc, #728]	; (80050b8 <_dtoa_r+0x648>)
 8004de0:	b957      	cbnz	r7, 8004df8 <_dtoa_r+0x388>
 8004de2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004de6:	ec53 2b18 	vmov	r2, r3, d8
 8004dea:	f7fb fd27 	bl	800083c <__aeabi_ddiv>
 8004dee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004df2:	e029      	b.n	8004e48 <_dtoa_r+0x3d8>
 8004df4:	2502      	movs	r5, #2
 8004df6:	e7f2      	b.n	8004dde <_dtoa_r+0x36e>
 8004df8:	07f9      	lsls	r1, r7, #31
 8004dfa:	d508      	bpl.n	8004e0e <_dtoa_r+0x39e>
 8004dfc:	ec51 0b18 	vmov	r0, r1, d8
 8004e00:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004e04:	f7fb fbf0 	bl	80005e8 <__aeabi_dmul>
 8004e08:	ec41 0b18 	vmov	d8, r0, r1
 8004e0c:	3501      	adds	r5, #1
 8004e0e:	107f      	asrs	r7, r7, #1
 8004e10:	3608      	adds	r6, #8
 8004e12:	e7e5      	b.n	8004de0 <_dtoa_r+0x370>
 8004e14:	f000 80a6 	beq.w	8004f64 <_dtoa_r+0x4f4>
 8004e18:	f1ca 0600 	rsb	r6, sl, #0
 8004e1c:	4ba5      	ldr	r3, [pc, #660]	; (80050b4 <_dtoa_r+0x644>)
 8004e1e:	4fa6      	ldr	r7, [pc, #664]	; (80050b8 <_dtoa_r+0x648>)
 8004e20:	f006 020f 	and.w	r2, r6, #15
 8004e24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004e30:	f7fb fbda 	bl	80005e8 <__aeabi_dmul>
 8004e34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e38:	1136      	asrs	r6, r6, #4
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	2502      	movs	r5, #2
 8004e3e:	2e00      	cmp	r6, #0
 8004e40:	f040 8085 	bne.w	8004f4e <_dtoa_r+0x4de>
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1d2      	bne.n	8004dee <_dtoa_r+0x37e>
 8004e48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	f000 808c 	beq.w	8004f68 <_dtoa_r+0x4f8>
 8004e50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004e54:	4b99      	ldr	r3, [pc, #612]	; (80050bc <_dtoa_r+0x64c>)
 8004e56:	2200      	movs	r2, #0
 8004e58:	4630      	mov	r0, r6
 8004e5a:	4639      	mov	r1, r7
 8004e5c:	f7fb fe36 	bl	8000acc <__aeabi_dcmplt>
 8004e60:	2800      	cmp	r0, #0
 8004e62:	f000 8081 	beq.w	8004f68 <_dtoa_r+0x4f8>
 8004e66:	9b01      	ldr	r3, [sp, #4]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d07d      	beq.n	8004f68 <_dtoa_r+0x4f8>
 8004e6c:	f1b9 0f00 	cmp.w	r9, #0
 8004e70:	dd3c      	ble.n	8004eec <_dtoa_r+0x47c>
 8004e72:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004e76:	9307      	str	r3, [sp, #28]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	4b91      	ldr	r3, [pc, #580]	; (80050c0 <_dtoa_r+0x650>)
 8004e7c:	4630      	mov	r0, r6
 8004e7e:	4639      	mov	r1, r7
 8004e80:	f7fb fbb2 	bl	80005e8 <__aeabi_dmul>
 8004e84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e88:	3501      	adds	r5, #1
 8004e8a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8004e8e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004e92:	4628      	mov	r0, r5
 8004e94:	f7fb fb3e 	bl	8000514 <__aeabi_i2d>
 8004e98:	4632      	mov	r2, r6
 8004e9a:	463b      	mov	r3, r7
 8004e9c:	f7fb fba4 	bl	80005e8 <__aeabi_dmul>
 8004ea0:	4b88      	ldr	r3, [pc, #544]	; (80050c4 <_dtoa_r+0x654>)
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f7fb f9ea 	bl	800027c <__adddf3>
 8004ea8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004eac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004eb0:	9303      	str	r3, [sp, #12]
 8004eb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d15c      	bne.n	8004f72 <_dtoa_r+0x502>
 8004eb8:	4b83      	ldr	r3, [pc, #524]	; (80050c8 <_dtoa_r+0x658>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	4630      	mov	r0, r6
 8004ebe:	4639      	mov	r1, r7
 8004ec0:	f7fb f9da 	bl	8000278 <__aeabi_dsub>
 8004ec4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ec8:	4606      	mov	r6, r0
 8004eca:	460f      	mov	r7, r1
 8004ecc:	f7fb fe1c 	bl	8000b08 <__aeabi_dcmpgt>
 8004ed0:	2800      	cmp	r0, #0
 8004ed2:	f040 8296 	bne.w	8005402 <_dtoa_r+0x992>
 8004ed6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8004eda:	4630      	mov	r0, r6
 8004edc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004ee0:	4639      	mov	r1, r7
 8004ee2:	f7fb fdf3 	bl	8000acc <__aeabi_dcmplt>
 8004ee6:	2800      	cmp	r0, #0
 8004ee8:	f040 8288 	bne.w	80053fc <_dtoa_r+0x98c>
 8004eec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004ef0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004ef4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f2c0 8158 	blt.w	80051ac <_dtoa_r+0x73c>
 8004efc:	f1ba 0f0e 	cmp.w	sl, #14
 8004f00:	f300 8154 	bgt.w	80051ac <_dtoa_r+0x73c>
 8004f04:	4b6b      	ldr	r3, [pc, #428]	; (80050b4 <_dtoa_r+0x644>)
 8004f06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004f0a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f280 80e3 	bge.w	80050dc <_dtoa_r+0x66c>
 8004f16:	9b01      	ldr	r3, [sp, #4]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f300 80df 	bgt.w	80050dc <_dtoa_r+0x66c>
 8004f1e:	f040 826d 	bne.w	80053fc <_dtoa_r+0x98c>
 8004f22:	4b69      	ldr	r3, [pc, #420]	; (80050c8 <_dtoa_r+0x658>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	4640      	mov	r0, r8
 8004f28:	4649      	mov	r1, r9
 8004f2a:	f7fb fb5d 	bl	80005e8 <__aeabi_dmul>
 8004f2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f32:	f7fb fddf 	bl	8000af4 <__aeabi_dcmpge>
 8004f36:	9e01      	ldr	r6, [sp, #4]
 8004f38:	4637      	mov	r7, r6
 8004f3a:	2800      	cmp	r0, #0
 8004f3c:	f040 8243 	bne.w	80053c6 <_dtoa_r+0x956>
 8004f40:	9d00      	ldr	r5, [sp, #0]
 8004f42:	2331      	movs	r3, #49	; 0x31
 8004f44:	f805 3b01 	strb.w	r3, [r5], #1
 8004f48:	f10a 0a01 	add.w	sl, sl, #1
 8004f4c:	e23f      	b.n	80053ce <_dtoa_r+0x95e>
 8004f4e:	07f2      	lsls	r2, r6, #31
 8004f50:	d505      	bpl.n	8004f5e <_dtoa_r+0x4ee>
 8004f52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f56:	f7fb fb47 	bl	80005e8 <__aeabi_dmul>
 8004f5a:	3501      	adds	r5, #1
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	1076      	asrs	r6, r6, #1
 8004f60:	3708      	adds	r7, #8
 8004f62:	e76c      	b.n	8004e3e <_dtoa_r+0x3ce>
 8004f64:	2502      	movs	r5, #2
 8004f66:	e76f      	b.n	8004e48 <_dtoa_r+0x3d8>
 8004f68:	9b01      	ldr	r3, [sp, #4]
 8004f6a:	f8cd a01c 	str.w	sl, [sp, #28]
 8004f6e:	930c      	str	r3, [sp, #48]	; 0x30
 8004f70:	e78d      	b.n	8004e8e <_dtoa_r+0x41e>
 8004f72:	9900      	ldr	r1, [sp, #0]
 8004f74:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004f76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004f78:	4b4e      	ldr	r3, [pc, #312]	; (80050b4 <_dtoa_r+0x644>)
 8004f7a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004f7e:	4401      	add	r1, r0
 8004f80:	9102      	str	r1, [sp, #8]
 8004f82:	9908      	ldr	r1, [sp, #32]
 8004f84:	eeb0 8a47 	vmov.f32	s16, s14
 8004f88:	eef0 8a67 	vmov.f32	s17, s15
 8004f8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004f94:	2900      	cmp	r1, #0
 8004f96:	d045      	beq.n	8005024 <_dtoa_r+0x5b4>
 8004f98:	494c      	ldr	r1, [pc, #304]	; (80050cc <_dtoa_r+0x65c>)
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	f7fb fc4e 	bl	800083c <__aeabi_ddiv>
 8004fa0:	ec53 2b18 	vmov	r2, r3, d8
 8004fa4:	f7fb f968 	bl	8000278 <__aeabi_dsub>
 8004fa8:	9d00      	ldr	r5, [sp, #0]
 8004faa:	ec41 0b18 	vmov	d8, r0, r1
 8004fae:	4639      	mov	r1, r7
 8004fb0:	4630      	mov	r0, r6
 8004fb2:	f7fb fdb3 	bl	8000b1c <__aeabi_d2iz>
 8004fb6:	900c      	str	r0, [sp, #48]	; 0x30
 8004fb8:	f7fb faac 	bl	8000514 <__aeabi_i2d>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	4630      	mov	r0, r6
 8004fc2:	4639      	mov	r1, r7
 8004fc4:	f7fb f958 	bl	8000278 <__aeabi_dsub>
 8004fc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004fca:	3330      	adds	r3, #48	; 0x30
 8004fcc:	f805 3b01 	strb.w	r3, [r5], #1
 8004fd0:	ec53 2b18 	vmov	r2, r3, d8
 8004fd4:	4606      	mov	r6, r0
 8004fd6:	460f      	mov	r7, r1
 8004fd8:	f7fb fd78 	bl	8000acc <__aeabi_dcmplt>
 8004fdc:	2800      	cmp	r0, #0
 8004fde:	d165      	bne.n	80050ac <_dtoa_r+0x63c>
 8004fe0:	4632      	mov	r2, r6
 8004fe2:	463b      	mov	r3, r7
 8004fe4:	4935      	ldr	r1, [pc, #212]	; (80050bc <_dtoa_r+0x64c>)
 8004fe6:	2000      	movs	r0, #0
 8004fe8:	f7fb f946 	bl	8000278 <__aeabi_dsub>
 8004fec:	ec53 2b18 	vmov	r2, r3, d8
 8004ff0:	f7fb fd6c 	bl	8000acc <__aeabi_dcmplt>
 8004ff4:	2800      	cmp	r0, #0
 8004ff6:	f040 80b9 	bne.w	800516c <_dtoa_r+0x6fc>
 8004ffa:	9b02      	ldr	r3, [sp, #8]
 8004ffc:	429d      	cmp	r5, r3
 8004ffe:	f43f af75 	beq.w	8004eec <_dtoa_r+0x47c>
 8005002:	4b2f      	ldr	r3, [pc, #188]	; (80050c0 <_dtoa_r+0x650>)
 8005004:	ec51 0b18 	vmov	r0, r1, d8
 8005008:	2200      	movs	r2, #0
 800500a:	f7fb faed 	bl	80005e8 <__aeabi_dmul>
 800500e:	4b2c      	ldr	r3, [pc, #176]	; (80050c0 <_dtoa_r+0x650>)
 8005010:	ec41 0b18 	vmov	d8, r0, r1
 8005014:	2200      	movs	r2, #0
 8005016:	4630      	mov	r0, r6
 8005018:	4639      	mov	r1, r7
 800501a:	f7fb fae5 	bl	80005e8 <__aeabi_dmul>
 800501e:	4606      	mov	r6, r0
 8005020:	460f      	mov	r7, r1
 8005022:	e7c4      	b.n	8004fae <_dtoa_r+0x53e>
 8005024:	ec51 0b17 	vmov	r0, r1, d7
 8005028:	f7fb fade 	bl	80005e8 <__aeabi_dmul>
 800502c:	9b02      	ldr	r3, [sp, #8]
 800502e:	9d00      	ldr	r5, [sp, #0]
 8005030:	930c      	str	r3, [sp, #48]	; 0x30
 8005032:	ec41 0b18 	vmov	d8, r0, r1
 8005036:	4639      	mov	r1, r7
 8005038:	4630      	mov	r0, r6
 800503a:	f7fb fd6f 	bl	8000b1c <__aeabi_d2iz>
 800503e:	9011      	str	r0, [sp, #68]	; 0x44
 8005040:	f7fb fa68 	bl	8000514 <__aeabi_i2d>
 8005044:	4602      	mov	r2, r0
 8005046:	460b      	mov	r3, r1
 8005048:	4630      	mov	r0, r6
 800504a:	4639      	mov	r1, r7
 800504c:	f7fb f914 	bl	8000278 <__aeabi_dsub>
 8005050:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005052:	3330      	adds	r3, #48	; 0x30
 8005054:	f805 3b01 	strb.w	r3, [r5], #1
 8005058:	9b02      	ldr	r3, [sp, #8]
 800505a:	429d      	cmp	r5, r3
 800505c:	4606      	mov	r6, r0
 800505e:	460f      	mov	r7, r1
 8005060:	f04f 0200 	mov.w	r2, #0
 8005064:	d134      	bne.n	80050d0 <_dtoa_r+0x660>
 8005066:	4b19      	ldr	r3, [pc, #100]	; (80050cc <_dtoa_r+0x65c>)
 8005068:	ec51 0b18 	vmov	r0, r1, d8
 800506c:	f7fb f906 	bl	800027c <__adddf3>
 8005070:	4602      	mov	r2, r0
 8005072:	460b      	mov	r3, r1
 8005074:	4630      	mov	r0, r6
 8005076:	4639      	mov	r1, r7
 8005078:	f7fb fd46 	bl	8000b08 <__aeabi_dcmpgt>
 800507c:	2800      	cmp	r0, #0
 800507e:	d175      	bne.n	800516c <_dtoa_r+0x6fc>
 8005080:	ec53 2b18 	vmov	r2, r3, d8
 8005084:	4911      	ldr	r1, [pc, #68]	; (80050cc <_dtoa_r+0x65c>)
 8005086:	2000      	movs	r0, #0
 8005088:	f7fb f8f6 	bl	8000278 <__aeabi_dsub>
 800508c:	4602      	mov	r2, r0
 800508e:	460b      	mov	r3, r1
 8005090:	4630      	mov	r0, r6
 8005092:	4639      	mov	r1, r7
 8005094:	f7fb fd1a 	bl	8000acc <__aeabi_dcmplt>
 8005098:	2800      	cmp	r0, #0
 800509a:	f43f af27 	beq.w	8004eec <_dtoa_r+0x47c>
 800509e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80050a0:	1e6b      	subs	r3, r5, #1
 80050a2:	930c      	str	r3, [sp, #48]	; 0x30
 80050a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80050a8:	2b30      	cmp	r3, #48	; 0x30
 80050aa:	d0f8      	beq.n	800509e <_dtoa_r+0x62e>
 80050ac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80050b0:	e04a      	b.n	8005148 <_dtoa_r+0x6d8>
 80050b2:	bf00      	nop
 80050b4:	080065f8 	.word	0x080065f8
 80050b8:	080065d0 	.word	0x080065d0
 80050bc:	3ff00000 	.word	0x3ff00000
 80050c0:	40240000 	.word	0x40240000
 80050c4:	401c0000 	.word	0x401c0000
 80050c8:	40140000 	.word	0x40140000
 80050cc:	3fe00000 	.word	0x3fe00000
 80050d0:	4baf      	ldr	r3, [pc, #700]	; (8005390 <_dtoa_r+0x920>)
 80050d2:	f7fb fa89 	bl	80005e8 <__aeabi_dmul>
 80050d6:	4606      	mov	r6, r0
 80050d8:	460f      	mov	r7, r1
 80050da:	e7ac      	b.n	8005036 <_dtoa_r+0x5c6>
 80050dc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80050e0:	9d00      	ldr	r5, [sp, #0]
 80050e2:	4642      	mov	r2, r8
 80050e4:	464b      	mov	r3, r9
 80050e6:	4630      	mov	r0, r6
 80050e8:	4639      	mov	r1, r7
 80050ea:	f7fb fba7 	bl	800083c <__aeabi_ddiv>
 80050ee:	f7fb fd15 	bl	8000b1c <__aeabi_d2iz>
 80050f2:	9002      	str	r0, [sp, #8]
 80050f4:	f7fb fa0e 	bl	8000514 <__aeabi_i2d>
 80050f8:	4642      	mov	r2, r8
 80050fa:	464b      	mov	r3, r9
 80050fc:	f7fb fa74 	bl	80005e8 <__aeabi_dmul>
 8005100:	4602      	mov	r2, r0
 8005102:	460b      	mov	r3, r1
 8005104:	4630      	mov	r0, r6
 8005106:	4639      	mov	r1, r7
 8005108:	f7fb f8b6 	bl	8000278 <__aeabi_dsub>
 800510c:	9e02      	ldr	r6, [sp, #8]
 800510e:	9f01      	ldr	r7, [sp, #4]
 8005110:	3630      	adds	r6, #48	; 0x30
 8005112:	f805 6b01 	strb.w	r6, [r5], #1
 8005116:	9e00      	ldr	r6, [sp, #0]
 8005118:	1bae      	subs	r6, r5, r6
 800511a:	42b7      	cmp	r7, r6
 800511c:	4602      	mov	r2, r0
 800511e:	460b      	mov	r3, r1
 8005120:	d137      	bne.n	8005192 <_dtoa_r+0x722>
 8005122:	f7fb f8ab 	bl	800027c <__adddf3>
 8005126:	4642      	mov	r2, r8
 8005128:	464b      	mov	r3, r9
 800512a:	4606      	mov	r6, r0
 800512c:	460f      	mov	r7, r1
 800512e:	f7fb fceb 	bl	8000b08 <__aeabi_dcmpgt>
 8005132:	b9c8      	cbnz	r0, 8005168 <_dtoa_r+0x6f8>
 8005134:	4642      	mov	r2, r8
 8005136:	464b      	mov	r3, r9
 8005138:	4630      	mov	r0, r6
 800513a:	4639      	mov	r1, r7
 800513c:	f7fb fcbc 	bl	8000ab8 <__aeabi_dcmpeq>
 8005140:	b110      	cbz	r0, 8005148 <_dtoa_r+0x6d8>
 8005142:	9b02      	ldr	r3, [sp, #8]
 8005144:	07d9      	lsls	r1, r3, #31
 8005146:	d40f      	bmi.n	8005168 <_dtoa_r+0x6f8>
 8005148:	4620      	mov	r0, r4
 800514a:	4659      	mov	r1, fp
 800514c:	f7ff f810 	bl	8004170 <_Bfree>
 8005150:	2300      	movs	r3, #0
 8005152:	702b      	strb	r3, [r5, #0]
 8005154:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005156:	f10a 0001 	add.w	r0, sl, #1
 800515a:	6018      	str	r0, [r3, #0]
 800515c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800515e:	2b00      	cmp	r3, #0
 8005160:	f43f acd8 	beq.w	8004b14 <_dtoa_r+0xa4>
 8005164:	601d      	str	r5, [r3, #0]
 8005166:	e4d5      	b.n	8004b14 <_dtoa_r+0xa4>
 8005168:	f8cd a01c 	str.w	sl, [sp, #28]
 800516c:	462b      	mov	r3, r5
 800516e:	461d      	mov	r5, r3
 8005170:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005174:	2a39      	cmp	r2, #57	; 0x39
 8005176:	d108      	bne.n	800518a <_dtoa_r+0x71a>
 8005178:	9a00      	ldr	r2, [sp, #0]
 800517a:	429a      	cmp	r2, r3
 800517c:	d1f7      	bne.n	800516e <_dtoa_r+0x6fe>
 800517e:	9a07      	ldr	r2, [sp, #28]
 8005180:	9900      	ldr	r1, [sp, #0]
 8005182:	3201      	adds	r2, #1
 8005184:	9207      	str	r2, [sp, #28]
 8005186:	2230      	movs	r2, #48	; 0x30
 8005188:	700a      	strb	r2, [r1, #0]
 800518a:	781a      	ldrb	r2, [r3, #0]
 800518c:	3201      	adds	r2, #1
 800518e:	701a      	strb	r2, [r3, #0]
 8005190:	e78c      	b.n	80050ac <_dtoa_r+0x63c>
 8005192:	4b7f      	ldr	r3, [pc, #508]	; (8005390 <_dtoa_r+0x920>)
 8005194:	2200      	movs	r2, #0
 8005196:	f7fb fa27 	bl	80005e8 <__aeabi_dmul>
 800519a:	2200      	movs	r2, #0
 800519c:	2300      	movs	r3, #0
 800519e:	4606      	mov	r6, r0
 80051a0:	460f      	mov	r7, r1
 80051a2:	f7fb fc89 	bl	8000ab8 <__aeabi_dcmpeq>
 80051a6:	2800      	cmp	r0, #0
 80051a8:	d09b      	beq.n	80050e2 <_dtoa_r+0x672>
 80051aa:	e7cd      	b.n	8005148 <_dtoa_r+0x6d8>
 80051ac:	9a08      	ldr	r2, [sp, #32]
 80051ae:	2a00      	cmp	r2, #0
 80051b0:	f000 80c4 	beq.w	800533c <_dtoa_r+0x8cc>
 80051b4:	9a05      	ldr	r2, [sp, #20]
 80051b6:	2a01      	cmp	r2, #1
 80051b8:	f300 80a8 	bgt.w	800530c <_dtoa_r+0x89c>
 80051bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80051be:	2a00      	cmp	r2, #0
 80051c0:	f000 80a0 	beq.w	8005304 <_dtoa_r+0x894>
 80051c4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80051c8:	9e06      	ldr	r6, [sp, #24]
 80051ca:	4645      	mov	r5, r8
 80051cc:	9a04      	ldr	r2, [sp, #16]
 80051ce:	2101      	movs	r1, #1
 80051d0:	441a      	add	r2, r3
 80051d2:	4620      	mov	r0, r4
 80051d4:	4498      	add	r8, r3
 80051d6:	9204      	str	r2, [sp, #16]
 80051d8:	f7ff f886 	bl	80042e8 <__i2b>
 80051dc:	4607      	mov	r7, r0
 80051de:	2d00      	cmp	r5, #0
 80051e0:	dd0b      	ble.n	80051fa <_dtoa_r+0x78a>
 80051e2:	9b04      	ldr	r3, [sp, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	dd08      	ble.n	80051fa <_dtoa_r+0x78a>
 80051e8:	42ab      	cmp	r3, r5
 80051ea:	9a04      	ldr	r2, [sp, #16]
 80051ec:	bfa8      	it	ge
 80051ee:	462b      	movge	r3, r5
 80051f0:	eba8 0803 	sub.w	r8, r8, r3
 80051f4:	1aed      	subs	r5, r5, r3
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	9304      	str	r3, [sp, #16]
 80051fa:	9b06      	ldr	r3, [sp, #24]
 80051fc:	b1fb      	cbz	r3, 800523e <_dtoa_r+0x7ce>
 80051fe:	9b08      	ldr	r3, [sp, #32]
 8005200:	2b00      	cmp	r3, #0
 8005202:	f000 809f 	beq.w	8005344 <_dtoa_r+0x8d4>
 8005206:	2e00      	cmp	r6, #0
 8005208:	dd11      	ble.n	800522e <_dtoa_r+0x7be>
 800520a:	4639      	mov	r1, r7
 800520c:	4632      	mov	r2, r6
 800520e:	4620      	mov	r0, r4
 8005210:	f7ff f926 	bl	8004460 <__pow5mult>
 8005214:	465a      	mov	r2, fp
 8005216:	4601      	mov	r1, r0
 8005218:	4607      	mov	r7, r0
 800521a:	4620      	mov	r0, r4
 800521c:	f7ff f87a 	bl	8004314 <__multiply>
 8005220:	4659      	mov	r1, fp
 8005222:	9007      	str	r0, [sp, #28]
 8005224:	4620      	mov	r0, r4
 8005226:	f7fe ffa3 	bl	8004170 <_Bfree>
 800522a:	9b07      	ldr	r3, [sp, #28]
 800522c:	469b      	mov	fp, r3
 800522e:	9b06      	ldr	r3, [sp, #24]
 8005230:	1b9a      	subs	r2, r3, r6
 8005232:	d004      	beq.n	800523e <_dtoa_r+0x7ce>
 8005234:	4659      	mov	r1, fp
 8005236:	4620      	mov	r0, r4
 8005238:	f7ff f912 	bl	8004460 <__pow5mult>
 800523c:	4683      	mov	fp, r0
 800523e:	2101      	movs	r1, #1
 8005240:	4620      	mov	r0, r4
 8005242:	f7ff f851 	bl	80042e8 <__i2b>
 8005246:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005248:	2b00      	cmp	r3, #0
 800524a:	4606      	mov	r6, r0
 800524c:	dd7c      	ble.n	8005348 <_dtoa_r+0x8d8>
 800524e:	461a      	mov	r2, r3
 8005250:	4601      	mov	r1, r0
 8005252:	4620      	mov	r0, r4
 8005254:	f7ff f904 	bl	8004460 <__pow5mult>
 8005258:	9b05      	ldr	r3, [sp, #20]
 800525a:	2b01      	cmp	r3, #1
 800525c:	4606      	mov	r6, r0
 800525e:	dd76      	ble.n	800534e <_dtoa_r+0x8de>
 8005260:	2300      	movs	r3, #0
 8005262:	9306      	str	r3, [sp, #24]
 8005264:	6933      	ldr	r3, [r6, #16]
 8005266:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800526a:	6918      	ldr	r0, [r3, #16]
 800526c:	f7fe ffec 	bl	8004248 <__hi0bits>
 8005270:	f1c0 0020 	rsb	r0, r0, #32
 8005274:	9b04      	ldr	r3, [sp, #16]
 8005276:	4418      	add	r0, r3
 8005278:	f010 001f 	ands.w	r0, r0, #31
 800527c:	f000 8086 	beq.w	800538c <_dtoa_r+0x91c>
 8005280:	f1c0 0320 	rsb	r3, r0, #32
 8005284:	2b04      	cmp	r3, #4
 8005286:	dd7f      	ble.n	8005388 <_dtoa_r+0x918>
 8005288:	f1c0 001c 	rsb	r0, r0, #28
 800528c:	9b04      	ldr	r3, [sp, #16]
 800528e:	4403      	add	r3, r0
 8005290:	4480      	add	r8, r0
 8005292:	4405      	add	r5, r0
 8005294:	9304      	str	r3, [sp, #16]
 8005296:	f1b8 0f00 	cmp.w	r8, #0
 800529a:	dd05      	ble.n	80052a8 <_dtoa_r+0x838>
 800529c:	4659      	mov	r1, fp
 800529e:	4642      	mov	r2, r8
 80052a0:	4620      	mov	r0, r4
 80052a2:	f7ff f937 	bl	8004514 <__lshift>
 80052a6:	4683      	mov	fp, r0
 80052a8:	9b04      	ldr	r3, [sp, #16]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	dd05      	ble.n	80052ba <_dtoa_r+0x84a>
 80052ae:	4631      	mov	r1, r6
 80052b0:	461a      	mov	r2, r3
 80052b2:	4620      	mov	r0, r4
 80052b4:	f7ff f92e 	bl	8004514 <__lshift>
 80052b8:	4606      	mov	r6, r0
 80052ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d069      	beq.n	8005394 <_dtoa_r+0x924>
 80052c0:	4631      	mov	r1, r6
 80052c2:	4658      	mov	r0, fp
 80052c4:	f7ff f992 	bl	80045ec <__mcmp>
 80052c8:	2800      	cmp	r0, #0
 80052ca:	da63      	bge.n	8005394 <_dtoa_r+0x924>
 80052cc:	2300      	movs	r3, #0
 80052ce:	4659      	mov	r1, fp
 80052d0:	220a      	movs	r2, #10
 80052d2:	4620      	mov	r0, r4
 80052d4:	f7fe ff6e 	bl	80041b4 <__multadd>
 80052d8:	9b08      	ldr	r3, [sp, #32]
 80052da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052de:	4683      	mov	fp, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 818f 	beq.w	8005604 <_dtoa_r+0xb94>
 80052e6:	4639      	mov	r1, r7
 80052e8:	2300      	movs	r3, #0
 80052ea:	220a      	movs	r2, #10
 80052ec:	4620      	mov	r0, r4
 80052ee:	f7fe ff61 	bl	80041b4 <__multadd>
 80052f2:	f1b9 0f00 	cmp.w	r9, #0
 80052f6:	4607      	mov	r7, r0
 80052f8:	f300 808e 	bgt.w	8005418 <_dtoa_r+0x9a8>
 80052fc:	9b05      	ldr	r3, [sp, #20]
 80052fe:	2b02      	cmp	r3, #2
 8005300:	dc50      	bgt.n	80053a4 <_dtoa_r+0x934>
 8005302:	e089      	b.n	8005418 <_dtoa_r+0x9a8>
 8005304:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005306:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800530a:	e75d      	b.n	80051c8 <_dtoa_r+0x758>
 800530c:	9b01      	ldr	r3, [sp, #4]
 800530e:	1e5e      	subs	r6, r3, #1
 8005310:	9b06      	ldr	r3, [sp, #24]
 8005312:	42b3      	cmp	r3, r6
 8005314:	bfbf      	itttt	lt
 8005316:	9b06      	ldrlt	r3, [sp, #24]
 8005318:	9606      	strlt	r6, [sp, #24]
 800531a:	1af2      	sublt	r2, r6, r3
 800531c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800531e:	bfb6      	itet	lt
 8005320:	189b      	addlt	r3, r3, r2
 8005322:	1b9e      	subge	r6, r3, r6
 8005324:	930d      	strlt	r3, [sp, #52]	; 0x34
 8005326:	9b01      	ldr	r3, [sp, #4]
 8005328:	bfb8      	it	lt
 800532a:	2600      	movlt	r6, #0
 800532c:	2b00      	cmp	r3, #0
 800532e:	bfb5      	itete	lt
 8005330:	eba8 0503 	sublt.w	r5, r8, r3
 8005334:	9b01      	ldrge	r3, [sp, #4]
 8005336:	2300      	movlt	r3, #0
 8005338:	4645      	movge	r5, r8
 800533a:	e747      	b.n	80051cc <_dtoa_r+0x75c>
 800533c:	9e06      	ldr	r6, [sp, #24]
 800533e:	9f08      	ldr	r7, [sp, #32]
 8005340:	4645      	mov	r5, r8
 8005342:	e74c      	b.n	80051de <_dtoa_r+0x76e>
 8005344:	9a06      	ldr	r2, [sp, #24]
 8005346:	e775      	b.n	8005234 <_dtoa_r+0x7c4>
 8005348:	9b05      	ldr	r3, [sp, #20]
 800534a:	2b01      	cmp	r3, #1
 800534c:	dc18      	bgt.n	8005380 <_dtoa_r+0x910>
 800534e:	9b02      	ldr	r3, [sp, #8]
 8005350:	b9b3      	cbnz	r3, 8005380 <_dtoa_r+0x910>
 8005352:	9b03      	ldr	r3, [sp, #12]
 8005354:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005358:	b9a3      	cbnz	r3, 8005384 <_dtoa_r+0x914>
 800535a:	9b03      	ldr	r3, [sp, #12]
 800535c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005360:	0d1b      	lsrs	r3, r3, #20
 8005362:	051b      	lsls	r3, r3, #20
 8005364:	b12b      	cbz	r3, 8005372 <_dtoa_r+0x902>
 8005366:	9b04      	ldr	r3, [sp, #16]
 8005368:	3301      	adds	r3, #1
 800536a:	9304      	str	r3, [sp, #16]
 800536c:	f108 0801 	add.w	r8, r8, #1
 8005370:	2301      	movs	r3, #1
 8005372:	9306      	str	r3, [sp, #24]
 8005374:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005376:	2b00      	cmp	r3, #0
 8005378:	f47f af74 	bne.w	8005264 <_dtoa_r+0x7f4>
 800537c:	2001      	movs	r0, #1
 800537e:	e779      	b.n	8005274 <_dtoa_r+0x804>
 8005380:	2300      	movs	r3, #0
 8005382:	e7f6      	b.n	8005372 <_dtoa_r+0x902>
 8005384:	9b02      	ldr	r3, [sp, #8]
 8005386:	e7f4      	b.n	8005372 <_dtoa_r+0x902>
 8005388:	d085      	beq.n	8005296 <_dtoa_r+0x826>
 800538a:	4618      	mov	r0, r3
 800538c:	301c      	adds	r0, #28
 800538e:	e77d      	b.n	800528c <_dtoa_r+0x81c>
 8005390:	40240000 	.word	0x40240000
 8005394:	9b01      	ldr	r3, [sp, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	dc38      	bgt.n	800540c <_dtoa_r+0x99c>
 800539a:	9b05      	ldr	r3, [sp, #20]
 800539c:	2b02      	cmp	r3, #2
 800539e:	dd35      	ble.n	800540c <_dtoa_r+0x99c>
 80053a0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80053a4:	f1b9 0f00 	cmp.w	r9, #0
 80053a8:	d10d      	bne.n	80053c6 <_dtoa_r+0x956>
 80053aa:	4631      	mov	r1, r6
 80053ac:	464b      	mov	r3, r9
 80053ae:	2205      	movs	r2, #5
 80053b0:	4620      	mov	r0, r4
 80053b2:	f7fe feff 	bl	80041b4 <__multadd>
 80053b6:	4601      	mov	r1, r0
 80053b8:	4606      	mov	r6, r0
 80053ba:	4658      	mov	r0, fp
 80053bc:	f7ff f916 	bl	80045ec <__mcmp>
 80053c0:	2800      	cmp	r0, #0
 80053c2:	f73f adbd 	bgt.w	8004f40 <_dtoa_r+0x4d0>
 80053c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053c8:	9d00      	ldr	r5, [sp, #0]
 80053ca:	ea6f 0a03 	mvn.w	sl, r3
 80053ce:	f04f 0800 	mov.w	r8, #0
 80053d2:	4631      	mov	r1, r6
 80053d4:	4620      	mov	r0, r4
 80053d6:	f7fe fecb 	bl	8004170 <_Bfree>
 80053da:	2f00      	cmp	r7, #0
 80053dc:	f43f aeb4 	beq.w	8005148 <_dtoa_r+0x6d8>
 80053e0:	f1b8 0f00 	cmp.w	r8, #0
 80053e4:	d005      	beq.n	80053f2 <_dtoa_r+0x982>
 80053e6:	45b8      	cmp	r8, r7
 80053e8:	d003      	beq.n	80053f2 <_dtoa_r+0x982>
 80053ea:	4641      	mov	r1, r8
 80053ec:	4620      	mov	r0, r4
 80053ee:	f7fe febf 	bl	8004170 <_Bfree>
 80053f2:	4639      	mov	r1, r7
 80053f4:	4620      	mov	r0, r4
 80053f6:	f7fe febb 	bl	8004170 <_Bfree>
 80053fa:	e6a5      	b.n	8005148 <_dtoa_r+0x6d8>
 80053fc:	2600      	movs	r6, #0
 80053fe:	4637      	mov	r7, r6
 8005400:	e7e1      	b.n	80053c6 <_dtoa_r+0x956>
 8005402:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005404:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005408:	4637      	mov	r7, r6
 800540a:	e599      	b.n	8004f40 <_dtoa_r+0x4d0>
 800540c:	9b08      	ldr	r3, [sp, #32]
 800540e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005412:	2b00      	cmp	r3, #0
 8005414:	f000 80fd 	beq.w	8005612 <_dtoa_r+0xba2>
 8005418:	2d00      	cmp	r5, #0
 800541a:	dd05      	ble.n	8005428 <_dtoa_r+0x9b8>
 800541c:	4639      	mov	r1, r7
 800541e:	462a      	mov	r2, r5
 8005420:	4620      	mov	r0, r4
 8005422:	f7ff f877 	bl	8004514 <__lshift>
 8005426:	4607      	mov	r7, r0
 8005428:	9b06      	ldr	r3, [sp, #24]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d05c      	beq.n	80054e8 <_dtoa_r+0xa78>
 800542e:	6879      	ldr	r1, [r7, #4]
 8005430:	4620      	mov	r0, r4
 8005432:	f7fe fe5d 	bl	80040f0 <_Balloc>
 8005436:	4605      	mov	r5, r0
 8005438:	b928      	cbnz	r0, 8005446 <_dtoa_r+0x9d6>
 800543a:	4b80      	ldr	r3, [pc, #512]	; (800563c <_dtoa_r+0xbcc>)
 800543c:	4602      	mov	r2, r0
 800543e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005442:	f7ff bb2e 	b.w	8004aa2 <_dtoa_r+0x32>
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	3202      	adds	r2, #2
 800544a:	0092      	lsls	r2, r2, #2
 800544c:	f107 010c 	add.w	r1, r7, #12
 8005450:	300c      	adds	r0, #12
 8005452:	f000 f913 	bl	800567c <memcpy>
 8005456:	2201      	movs	r2, #1
 8005458:	4629      	mov	r1, r5
 800545a:	4620      	mov	r0, r4
 800545c:	f7ff f85a 	bl	8004514 <__lshift>
 8005460:	9b00      	ldr	r3, [sp, #0]
 8005462:	3301      	adds	r3, #1
 8005464:	9301      	str	r3, [sp, #4]
 8005466:	9b00      	ldr	r3, [sp, #0]
 8005468:	444b      	add	r3, r9
 800546a:	9307      	str	r3, [sp, #28]
 800546c:	9b02      	ldr	r3, [sp, #8]
 800546e:	f003 0301 	and.w	r3, r3, #1
 8005472:	46b8      	mov	r8, r7
 8005474:	9306      	str	r3, [sp, #24]
 8005476:	4607      	mov	r7, r0
 8005478:	9b01      	ldr	r3, [sp, #4]
 800547a:	4631      	mov	r1, r6
 800547c:	3b01      	subs	r3, #1
 800547e:	4658      	mov	r0, fp
 8005480:	9302      	str	r3, [sp, #8]
 8005482:	f7ff fa69 	bl	8004958 <quorem>
 8005486:	4603      	mov	r3, r0
 8005488:	3330      	adds	r3, #48	; 0x30
 800548a:	9004      	str	r0, [sp, #16]
 800548c:	4641      	mov	r1, r8
 800548e:	4658      	mov	r0, fp
 8005490:	9308      	str	r3, [sp, #32]
 8005492:	f7ff f8ab 	bl	80045ec <__mcmp>
 8005496:	463a      	mov	r2, r7
 8005498:	4681      	mov	r9, r0
 800549a:	4631      	mov	r1, r6
 800549c:	4620      	mov	r0, r4
 800549e:	f7ff f8c1 	bl	8004624 <__mdiff>
 80054a2:	68c2      	ldr	r2, [r0, #12]
 80054a4:	9b08      	ldr	r3, [sp, #32]
 80054a6:	4605      	mov	r5, r0
 80054a8:	bb02      	cbnz	r2, 80054ec <_dtoa_r+0xa7c>
 80054aa:	4601      	mov	r1, r0
 80054ac:	4658      	mov	r0, fp
 80054ae:	f7ff f89d 	bl	80045ec <__mcmp>
 80054b2:	9b08      	ldr	r3, [sp, #32]
 80054b4:	4602      	mov	r2, r0
 80054b6:	4629      	mov	r1, r5
 80054b8:	4620      	mov	r0, r4
 80054ba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80054be:	f7fe fe57 	bl	8004170 <_Bfree>
 80054c2:	9b05      	ldr	r3, [sp, #20]
 80054c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054c6:	9d01      	ldr	r5, [sp, #4]
 80054c8:	ea43 0102 	orr.w	r1, r3, r2
 80054cc:	9b06      	ldr	r3, [sp, #24]
 80054ce:	430b      	orrs	r3, r1
 80054d0:	9b08      	ldr	r3, [sp, #32]
 80054d2:	d10d      	bne.n	80054f0 <_dtoa_r+0xa80>
 80054d4:	2b39      	cmp	r3, #57	; 0x39
 80054d6:	d029      	beq.n	800552c <_dtoa_r+0xabc>
 80054d8:	f1b9 0f00 	cmp.w	r9, #0
 80054dc:	dd01      	ble.n	80054e2 <_dtoa_r+0xa72>
 80054de:	9b04      	ldr	r3, [sp, #16]
 80054e0:	3331      	adds	r3, #49	; 0x31
 80054e2:	9a02      	ldr	r2, [sp, #8]
 80054e4:	7013      	strb	r3, [r2, #0]
 80054e6:	e774      	b.n	80053d2 <_dtoa_r+0x962>
 80054e8:	4638      	mov	r0, r7
 80054ea:	e7b9      	b.n	8005460 <_dtoa_r+0x9f0>
 80054ec:	2201      	movs	r2, #1
 80054ee:	e7e2      	b.n	80054b6 <_dtoa_r+0xa46>
 80054f0:	f1b9 0f00 	cmp.w	r9, #0
 80054f4:	db06      	blt.n	8005504 <_dtoa_r+0xa94>
 80054f6:	9905      	ldr	r1, [sp, #20]
 80054f8:	ea41 0909 	orr.w	r9, r1, r9
 80054fc:	9906      	ldr	r1, [sp, #24]
 80054fe:	ea59 0101 	orrs.w	r1, r9, r1
 8005502:	d120      	bne.n	8005546 <_dtoa_r+0xad6>
 8005504:	2a00      	cmp	r2, #0
 8005506:	ddec      	ble.n	80054e2 <_dtoa_r+0xa72>
 8005508:	4659      	mov	r1, fp
 800550a:	2201      	movs	r2, #1
 800550c:	4620      	mov	r0, r4
 800550e:	9301      	str	r3, [sp, #4]
 8005510:	f7ff f800 	bl	8004514 <__lshift>
 8005514:	4631      	mov	r1, r6
 8005516:	4683      	mov	fp, r0
 8005518:	f7ff f868 	bl	80045ec <__mcmp>
 800551c:	2800      	cmp	r0, #0
 800551e:	9b01      	ldr	r3, [sp, #4]
 8005520:	dc02      	bgt.n	8005528 <_dtoa_r+0xab8>
 8005522:	d1de      	bne.n	80054e2 <_dtoa_r+0xa72>
 8005524:	07da      	lsls	r2, r3, #31
 8005526:	d5dc      	bpl.n	80054e2 <_dtoa_r+0xa72>
 8005528:	2b39      	cmp	r3, #57	; 0x39
 800552a:	d1d8      	bne.n	80054de <_dtoa_r+0xa6e>
 800552c:	9a02      	ldr	r2, [sp, #8]
 800552e:	2339      	movs	r3, #57	; 0x39
 8005530:	7013      	strb	r3, [r2, #0]
 8005532:	462b      	mov	r3, r5
 8005534:	461d      	mov	r5, r3
 8005536:	3b01      	subs	r3, #1
 8005538:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800553c:	2a39      	cmp	r2, #57	; 0x39
 800553e:	d050      	beq.n	80055e2 <_dtoa_r+0xb72>
 8005540:	3201      	adds	r2, #1
 8005542:	701a      	strb	r2, [r3, #0]
 8005544:	e745      	b.n	80053d2 <_dtoa_r+0x962>
 8005546:	2a00      	cmp	r2, #0
 8005548:	dd03      	ble.n	8005552 <_dtoa_r+0xae2>
 800554a:	2b39      	cmp	r3, #57	; 0x39
 800554c:	d0ee      	beq.n	800552c <_dtoa_r+0xabc>
 800554e:	3301      	adds	r3, #1
 8005550:	e7c7      	b.n	80054e2 <_dtoa_r+0xa72>
 8005552:	9a01      	ldr	r2, [sp, #4]
 8005554:	9907      	ldr	r1, [sp, #28]
 8005556:	f802 3c01 	strb.w	r3, [r2, #-1]
 800555a:	428a      	cmp	r2, r1
 800555c:	d02a      	beq.n	80055b4 <_dtoa_r+0xb44>
 800555e:	4659      	mov	r1, fp
 8005560:	2300      	movs	r3, #0
 8005562:	220a      	movs	r2, #10
 8005564:	4620      	mov	r0, r4
 8005566:	f7fe fe25 	bl	80041b4 <__multadd>
 800556a:	45b8      	cmp	r8, r7
 800556c:	4683      	mov	fp, r0
 800556e:	f04f 0300 	mov.w	r3, #0
 8005572:	f04f 020a 	mov.w	r2, #10
 8005576:	4641      	mov	r1, r8
 8005578:	4620      	mov	r0, r4
 800557a:	d107      	bne.n	800558c <_dtoa_r+0xb1c>
 800557c:	f7fe fe1a 	bl	80041b4 <__multadd>
 8005580:	4680      	mov	r8, r0
 8005582:	4607      	mov	r7, r0
 8005584:	9b01      	ldr	r3, [sp, #4]
 8005586:	3301      	adds	r3, #1
 8005588:	9301      	str	r3, [sp, #4]
 800558a:	e775      	b.n	8005478 <_dtoa_r+0xa08>
 800558c:	f7fe fe12 	bl	80041b4 <__multadd>
 8005590:	4639      	mov	r1, r7
 8005592:	4680      	mov	r8, r0
 8005594:	2300      	movs	r3, #0
 8005596:	220a      	movs	r2, #10
 8005598:	4620      	mov	r0, r4
 800559a:	f7fe fe0b 	bl	80041b4 <__multadd>
 800559e:	4607      	mov	r7, r0
 80055a0:	e7f0      	b.n	8005584 <_dtoa_r+0xb14>
 80055a2:	f1b9 0f00 	cmp.w	r9, #0
 80055a6:	9a00      	ldr	r2, [sp, #0]
 80055a8:	bfcc      	ite	gt
 80055aa:	464d      	movgt	r5, r9
 80055ac:	2501      	movle	r5, #1
 80055ae:	4415      	add	r5, r2
 80055b0:	f04f 0800 	mov.w	r8, #0
 80055b4:	4659      	mov	r1, fp
 80055b6:	2201      	movs	r2, #1
 80055b8:	4620      	mov	r0, r4
 80055ba:	9301      	str	r3, [sp, #4]
 80055bc:	f7fe ffaa 	bl	8004514 <__lshift>
 80055c0:	4631      	mov	r1, r6
 80055c2:	4683      	mov	fp, r0
 80055c4:	f7ff f812 	bl	80045ec <__mcmp>
 80055c8:	2800      	cmp	r0, #0
 80055ca:	dcb2      	bgt.n	8005532 <_dtoa_r+0xac2>
 80055cc:	d102      	bne.n	80055d4 <_dtoa_r+0xb64>
 80055ce:	9b01      	ldr	r3, [sp, #4]
 80055d0:	07db      	lsls	r3, r3, #31
 80055d2:	d4ae      	bmi.n	8005532 <_dtoa_r+0xac2>
 80055d4:	462b      	mov	r3, r5
 80055d6:	461d      	mov	r5, r3
 80055d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80055dc:	2a30      	cmp	r2, #48	; 0x30
 80055de:	d0fa      	beq.n	80055d6 <_dtoa_r+0xb66>
 80055e0:	e6f7      	b.n	80053d2 <_dtoa_r+0x962>
 80055e2:	9a00      	ldr	r2, [sp, #0]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d1a5      	bne.n	8005534 <_dtoa_r+0xac4>
 80055e8:	f10a 0a01 	add.w	sl, sl, #1
 80055ec:	2331      	movs	r3, #49	; 0x31
 80055ee:	e779      	b.n	80054e4 <_dtoa_r+0xa74>
 80055f0:	4b13      	ldr	r3, [pc, #76]	; (8005640 <_dtoa_r+0xbd0>)
 80055f2:	f7ff baaf 	b.w	8004b54 <_dtoa_r+0xe4>
 80055f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f47f aa86 	bne.w	8004b0a <_dtoa_r+0x9a>
 80055fe:	4b11      	ldr	r3, [pc, #68]	; (8005644 <_dtoa_r+0xbd4>)
 8005600:	f7ff baa8 	b.w	8004b54 <_dtoa_r+0xe4>
 8005604:	f1b9 0f00 	cmp.w	r9, #0
 8005608:	dc03      	bgt.n	8005612 <_dtoa_r+0xba2>
 800560a:	9b05      	ldr	r3, [sp, #20]
 800560c:	2b02      	cmp	r3, #2
 800560e:	f73f aec9 	bgt.w	80053a4 <_dtoa_r+0x934>
 8005612:	9d00      	ldr	r5, [sp, #0]
 8005614:	4631      	mov	r1, r6
 8005616:	4658      	mov	r0, fp
 8005618:	f7ff f99e 	bl	8004958 <quorem>
 800561c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005620:	f805 3b01 	strb.w	r3, [r5], #1
 8005624:	9a00      	ldr	r2, [sp, #0]
 8005626:	1aaa      	subs	r2, r5, r2
 8005628:	4591      	cmp	r9, r2
 800562a:	ddba      	ble.n	80055a2 <_dtoa_r+0xb32>
 800562c:	4659      	mov	r1, fp
 800562e:	2300      	movs	r3, #0
 8005630:	220a      	movs	r2, #10
 8005632:	4620      	mov	r0, r4
 8005634:	f7fe fdbe 	bl	80041b4 <__multadd>
 8005638:	4683      	mov	fp, r0
 800563a:	e7eb      	b.n	8005614 <_dtoa_r+0xba4>
 800563c:	080065bb 	.word	0x080065bb
 8005640:	08006715 	.word	0x08006715
 8005644:	08006708 	.word	0x08006708

08005648 <fiprintf>:
 8005648:	b40e      	push	{r1, r2, r3}
 800564a:	b503      	push	{r0, r1, lr}
 800564c:	4601      	mov	r1, r0
 800564e:	ab03      	add	r3, sp, #12
 8005650:	4805      	ldr	r0, [pc, #20]	; (8005668 <fiprintf+0x20>)
 8005652:	f853 2b04 	ldr.w	r2, [r3], #4
 8005656:	6800      	ldr	r0, [r0, #0]
 8005658:	9301      	str	r3, [sp, #4]
 800565a:	f000 f8a3 	bl	80057a4 <_vfiprintf_r>
 800565e:	b002      	add	sp, #8
 8005660:	f85d eb04 	ldr.w	lr, [sp], #4
 8005664:	b003      	add	sp, #12
 8005666:	4770      	bx	lr
 8005668:	20000010 	.word	0x20000010

0800566c <malloc>:
 800566c:	4b02      	ldr	r3, [pc, #8]	; (8005678 <malloc+0xc>)
 800566e:	4601      	mov	r1, r0
 8005670:	6818      	ldr	r0, [r3, #0]
 8005672:	f7ff b8e9 	b.w	8004848 <_malloc_r>
 8005676:	bf00      	nop
 8005678:	20000010 	.word	0x20000010

0800567c <memcpy>:
 800567c:	440a      	add	r2, r1
 800567e:	4291      	cmp	r1, r2
 8005680:	f100 33ff 	add.w	r3, r0, #4294967295
 8005684:	d100      	bne.n	8005688 <memcpy+0xc>
 8005686:	4770      	bx	lr
 8005688:	b510      	push	{r4, lr}
 800568a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800568e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005692:	4291      	cmp	r1, r2
 8005694:	d1f9      	bne.n	800568a <memcpy+0xe>
 8005696:	bd10      	pop	{r4, pc}

08005698 <__malloc_lock>:
 8005698:	4801      	ldr	r0, [pc, #4]	; (80056a0 <__malloc_lock+0x8>)
 800569a:	f000 bdc7 	b.w	800622c <__retarget_lock_acquire_recursive>
 800569e:	bf00      	nop
 80056a0:	200001fc 	.word	0x200001fc

080056a4 <__malloc_unlock>:
 80056a4:	4801      	ldr	r0, [pc, #4]	; (80056ac <__malloc_unlock+0x8>)
 80056a6:	f000 bdc2 	b.w	800622e <__retarget_lock_release_recursive>
 80056aa:	bf00      	nop
 80056ac:	200001fc 	.word	0x200001fc

080056b0 <_free_r>:
 80056b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80056b2:	2900      	cmp	r1, #0
 80056b4:	d048      	beq.n	8005748 <_free_r+0x98>
 80056b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056ba:	9001      	str	r0, [sp, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f1a1 0404 	sub.w	r4, r1, #4
 80056c2:	bfb8      	it	lt
 80056c4:	18e4      	addlt	r4, r4, r3
 80056c6:	f7ff ffe7 	bl	8005698 <__malloc_lock>
 80056ca:	4a20      	ldr	r2, [pc, #128]	; (800574c <_free_r+0x9c>)
 80056cc:	9801      	ldr	r0, [sp, #4]
 80056ce:	6813      	ldr	r3, [r2, #0]
 80056d0:	4615      	mov	r5, r2
 80056d2:	b933      	cbnz	r3, 80056e2 <_free_r+0x32>
 80056d4:	6063      	str	r3, [r4, #4]
 80056d6:	6014      	str	r4, [r2, #0]
 80056d8:	b003      	add	sp, #12
 80056da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80056de:	f7ff bfe1 	b.w	80056a4 <__malloc_unlock>
 80056e2:	42a3      	cmp	r3, r4
 80056e4:	d90b      	bls.n	80056fe <_free_r+0x4e>
 80056e6:	6821      	ldr	r1, [r4, #0]
 80056e8:	1862      	adds	r2, r4, r1
 80056ea:	4293      	cmp	r3, r2
 80056ec:	bf04      	itt	eq
 80056ee:	681a      	ldreq	r2, [r3, #0]
 80056f0:	685b      	ldreq	r3, [r3, #4]
 80056f2:	6063      	str	r3, [r4, #4]
 80056f4:	bf04      	itt	eq
 80056f6:	1852      	addeq	r2, r2, r1
 80056f8:	6022      	streq	r2, [r4, #0]
 80056fa:	602c      	str	r4, [r5, #0]
 80056fc:	e7ec      	b.n	80056d8 <_free_r+0x28>
 80056fe:	461a      	mov	r2, r3
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	b10b      	cbz	r3, 8005708 <_free_r+0x58>
 8005704:	42a3      	cmp	r3, r4
 8005706:	d9fa      	bls.n	80056fe <_free_r+0x4e>
 8005708:	6811      	ldr	r1, [r2, #0]
 800570a:	1855      	adds	r5, r2, r1
 800570c:	42a5      	cmp	r5, r4
 800570e:	d10b      	bne.n	8005728 <_free_r+0x78>
 8005710:	6824      	ldr	r4, [r4, #0]
 8005712:	4421      	add	r1, r4
 8005714:	1854      	adds	r4, r2, r1
 8005716:	42a3      	cmp	r3, r4
 8005718:	6011      	str	r1, [r2, #0]
 800571a:	d1dd      	bne.n	80056d8 <_free_r+0x28>
 800571c:	681c      	ldr	r4, [r3, #0]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	6053      	str	r3, [r2, #4]
 8005722:	4421      	add	r1, r4
 8005724:	6011      	str	r1, [r2, #0]
 8005726:	e7d7      	b.n	80056d8 <_free_r+0x28>
 8005728:	d902      	bls.n	8005730 <_free_r+0x80>
 800572a:	230c      	movs	r3, #12
 800572c:	6003      	str	r3, [r0, #0]
 800572e:	e7d3      	b.n	80056d8 <_free_r+0x28>
 8005730:	6825      	ldr	r5, [r4, #0]
 8005732:	1961      	adds	r1, r4, r5
 8005734:	428b      	cmp	r3, r1
 8005736:	bf04      	itt	eq
 8005738:	6819      	ldreq	r1, [r3, #0]
 800573a:	685b      	ldreq	r3, [r3, #4]
 800573c:	6063      	str	r3, [r4, #4]
 800573e:	bf04      	itt	eq
 8005740:	1949      	addeq	r1, r1, r5
 8005742:	6021      	streq	r1, [r4, #0]
 8005744:	6054      	str	r4, [r2, #4]
 8005746:	e7c7      	b.n	80056d8 <_free_r+0x28>
 8005748:	b003      	add	sp, #12
 800574a:	bd30      	pop	{r4, r5, pc}
 800574c:	20000094 	.word	0x20000094

08005750 <__sfputc_r>:
 8005750:	6893      	ldr	r3, [r2, #8]
 8005752:	3b01      	subs	r3, #1
 8005754:	2b00      	cmp	r3, #0
 8005756:	b410      	push	{r4}
 8005758:	6093      	str	r3, [r2, #8]
 800575a:	da08      	bge.n	800576e <__sfputc_r+0x1e>
 800575c:	6994      	ldr	r4, [r2, #24]
 800575e:	42a3      	cmp	r3, r4
 8005760:	db01      	blt.n	8005766 <__sfputc_r+0x16>
 8005762:	290a      	cmp	r1, #10
 8005764:	d103      	bne.n	800576e <__sfputc_r+0x1e>
 8005766:	f85d 4b04 	ldr.w	r4, [sp], #4
 800576a:	f000 badf 	b.w	8005d2c <__swbuf_r>
 800576e:	6813      	ldr	r3, [r2, #0]
 8005770:	1c58      	adds	r0, r3, #1
 8005772:	6010      	str	r0, [r2, #0]
 8005774:	7019      	strb	r1, [r3, #0]
 8005776:	4608      	mov	r0, r1
 8005778:	f85d 4b04 	ldr.w	r4, [sp], #4
 800577c:	4770      	bx	lr

0800577e <__sfputs_r>:
 800577e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005780:	4606      	mov	r6, r0
 8005782:	460f      	mov	r7, r1
 8005784:	4614      	mov	r4, r2
 8005786:	18d5      	adds	r5, r2, r3
 8005788:	42ac      	cmp	r4, r5
 800578a:	d101      	bne.n	8005790 <__sfputs_r+0x12>
 800578c:	2000      	movs	r0, #0
 800578e:	e007      	b.n	80057a0 <__sfputs_r+0x22>
 8005790:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005794:	463a      	mov	r2, r7
 8005796:	4630      	mov	r0, r6
 8005798:	f7ff ffda 	bl	8005750 <__sfputc_r>
 800579c:	1c43      	adds	r3, r0, #1
 800579e:	d1f3      	bne.n	8005788 <__sfputs_r+0xa>
 80057a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057a4 <_vfiprintf_r>:
 80057a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a8:	460d      	mov	r5, r1
 80057aa:	b09d      	sub	sp, #116	; 0x74
 80057ac:	4614      	mov	r4, r2
 80057ae:	4698      	mov	r8, r3
 80057b0:	4606      	mov	r6, r0
 80057b2:	b118      	cbz	r0, 80057bc <_vfiprintf_r+0x18>
 80057b4:	6983      	ldr	r3, [r0, #24]
 80057b6:	b90b      	cbnz	r3, 80057bc <_vfiprintf_r+0x18>
 80057b8:	f000 fc9a 	bl	80060f0 <__sinit>
 80057bc:	4b89      	ldr	r3, [pc, #548]	; (80059e4 <_vfiprintf_r+0x240>)
 80057be:	429d      	cmp	r5, r3
 80057c0:	d11b      	bne.n	80057fa <_vfiprintf_r+0x56>
 80057c2:	6875      	ldr	r5, [r6, #4]
 80057c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057c6:	07d9      	lsls	r1, r3, #31
 80057c8:	d405      	bmi.n	80057d6 <_vfiprintf_r+0x32>
 80057ca:	89ab      	ldrh	r3, [r5, #12]
 80057cc:	059a      	lsls	r2, r3, #22
 80057ce:	d402      	bmi.n	80057d6 <_vfiprintf_r+0x32>
 80057d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057d2:	f000 fd2b 	bl	800622c <__retarget_lock_acquire_recursive>
 80057d6:	89ab      	ldrh	r3, [r5, #12]
 80057d8:	071b      	lsls	r3, r3, #28
 80057da:	d501      	bpl.n	80057e0 <_vfiprintf_r+0x3c>
 80057dc:	692b      	ldr	r3, [r5, #16]
 80057de:	b9eb      	cbnz	r3, 800581c <_vfiprintf_r+0x78>
 80057e0:	4629      	mov	r1, r5
 80057e2:	4630      	mov	r0, r6
 80057e4:	f000 faf4 	bl	8005dd0 <__swsetup_r>
 80057e8:	b1c0      	cbz	r0, 800581c <_vfiprintf_r+0x78>
 80057ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057ec:	07dc      	lsls	r4, r3, #31
 80057ee:	d50e      	bpl.n	800580e <_vfiprintf_r+0x6a>
 80057f0:	f04f 30ff 	mov.w	r0, #4294967295
 80057f4:	b01d      	add	sp, #116	; 0x74
 80057f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057fa:	4b7b      	ldr	r3, [pc, #492]	; (80059e8 <_vfiprintf_r+0x244>)
 80057fc:	429d      	cmp	r5, r3
 80057fe:	d101      	bne.n	8005804 <_vfiprintf_r+0x60>
 8005800:	68b5      	ldr	r5, [r6, #8]
 8005802:	e7df      	b.n	80057c4 <_vfiprintf_r+0x20>
 8005804:	4b79      	ldr	r3, [pc, #484]	; (80059ec <_vfiprintf_r+0x248>)
 8005806:	429d      	cmp	r5, r3
 8005808:	bf08      	it	eq
 800580a:	68f5      	ldreq	r5, [r6, #12]
 800580c:	e7da      	b.n	80057c4 <_vfiprintf_r+0x20>
 800580e:	89ab      	ldrh	r3, [r5, #12]
 8005810:	0598      	lsls	r0, r3, #22
 8005812:	d4ed      	bmi.n	80057f0 <_vfiprintf_r+0x4c>
 8005814:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005816:	f000 fd0a 	bl	800622e <__retarget_lock_release_recursive>
 800581a:	e7e9      	b.n	80057f0 <_vfiprintf_r+0x4c>
 800581c:	2300      	movs	r3, #0
 800581e:	9309      	str	r3, [sp, #36]	; 0x24
 8005820:	2320      	movs	r3, #32
 8005822:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005826:	f8cd 800c 	str.w	r8, [sp, #12]
 800582a:	2330      	movs	r3, #48	; 0x30
 800582c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80059f0 <_vfiprintf_r+0x24c>
 8005830:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005834:	f04f 0901 	mov.w	r9, #1
 8005838:	4623      	mov	r3, r4
 800583a:	469a      	mov	sl, r3
 800583c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005840:	b10a      	cbz	r2, 8005846 <_vfiprintf_r+0xa2>
 8005842:	2a25      	cmp	r2, #37	; 0x25
 8005844:	d1f9      	bne.n	800583a <_vfiprintf_r+0x96>
 8005846:	ebba 0b04 	subs.w	fp, sl, r4
 800584a:	d00b      	beq.n	8005864 <_vfiprintf_r+0xc0>
 800584c:	465b      	mov	r3, fp
 800584e:	4622      	mov	r2, r4
 8005850:	4629      	mov	r1, r5
 8005852:	4630      	mov	r0, r6
 8005854:	f7ff ff93 	bl	800577e <__sfputs_r>
 8005858:	3001      	adds	r0, #1
 800585a:	f000 80aa 	beq.w	80059b2 <_vfiprintf_r+0x20e>
 800585e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005860:	445a      	add	r2, fp
 8005862:	9209      	str	r2, [sp, #36]	; 0x24
 8005864:	f89a 3000 	ldrb.w	r3, [sl]
 8005868:	2b00      	cmp	r3, #0
 800586a:	f000 80a2 	beq.w	80059b2 <_vfiprintf_r+0x20e>
 800586e:	2300      	movs	r3, #0
 8005870:	f04f 32ff 	mov.w	r2, #4294967295
 8005874:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005878:	f10a 0a01 	add.w	sl, sl, #1
 800587c:	9304      	str	r3, [sp, #16]
 800587e:	9307      	str	r3, [sp, #28]
 8005880:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005884:	931a      	str	r3, [sp, #104]	; 0x68
 8005886:	4654      	mov	r4, sl
 8005888:	2205      	movs	r2, #5
 800588a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800588e:	4858      	ldr	r0, [pc, #352]	; (80059f0 <_vfiprintf_r+0x24c>)
 8005890:	f7fa fc9e 	bl	80001d0 <memchr>
 8005894:	9a04      	ldr	r2, [sp, #16]
 8005896:	b9d8      	cbnz	r0, 80058d0 <_vfiprintf_r+0x12c>
 8005898:	06d1      	lsls	r1, r2, #27
 800589a:	bf44      	itt	mi
 800589c:	2320      	movmi	r3, #32
 800589e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058a2:	0713      	lsls	r3, r2, #28
 80058a4:	bf44      	itt	mi
 80058a6:	232b      	movmi	r3, #43	; 0x2b
 80058a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058ac:	f89a 3000 	ldrb.w	r3, [sl]
 80058b0:	2b2a      	cmp	r3, #42	; 0x2a
 80058b2:	d015      	beq.n	80058e0 <_vfiprintf_r+0x13c>
 80058b4:	9a07      	ldr	r2, [sp, #28]
 80058b6:	4654      	mov	r4, sl
 80058b8:	2000      	movs	r0, #0
 80058ba:	f04f 0c0a 	mov.w	ip, #10
 80058be:	4621      	mov	r1, r4
 80058c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058c4:	3b30      	subs	r3, #48	; 0x30
 80058c6:	2b09      	cmp	r3, #9
 80058c8:	d94e      	bls.n	8005968 <_vfiprintf_r+0x1c4>
 80058ca:	b1b0      	cbz	r0, 80058fa <_vfiprintf_r+0x156>
 80058cc:	9207      	str	r2, [sp, #28]
 80058ce:	e014      	b.n	80058fa <_vfiprintf_r+0x156>
 80058d0:	eba0 0308 	sub.w	r3, r0, r8
 80058d4:	fa09 f303 	lsl.w	r3, r9, r3
 80058d8:	4313      	orrs	r3, r2
 80058da:	9304      	str	r3, [sp, #16]
 80058dc:	46a2      	mov	sl, r4
 80058de:	e7d2      	b.n	8005886 <_vfiprintf_r+0xe2>
 80058e0:	9b03      	ldr	r3, [sp, #12]
 80058e2:	1d19      	adds	r1, r3, #4
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	9103      	str	r1, [sp, #12]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	bfbb      	ittet	lt
 80058ec:	425b      	neglt	r3, r3
 80058ee:	f042 0202 	orrlt.w	r2, r2, #2
 80058f2:	9307      	strge	r3, [sp, #28]
 80058f4:	9307      	strlt	r3, [sp, #28]
 80058f6:	bfb8      	it	lt
 80058f8:	9204      	strlt	r2, [sp, #16]
 80058fa:	7823      	ldrb	r3, [r4, #0]
 80058fc:	2b2e      	cmp	r3, #46	; 0x2e
 80058fe:	d10c      	bne.n	800591a <_vfiprintf_r+0x176>
 8005900:	7863      	ldrb	r3, [r4, #1]
 8005902:	2b2a      	cmp	r3, #42	; 0x2a
 8005904:	d135      	bne.n	8005972 <_vfiprintf_r+0x1ce>
 8005906:	9b03      	ldr	r3, [sp, #12]
 8005908:	1d1a      	adds	r2, r3, #4
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	9203      	str	r2, [sp, #12]
 800590e:	2b00      	cmp	r3, #0
 8005910:	bfb8      	it	lt
 8005912:	f04f 33ff 	movlt.w	r3, #4294967295
 8005916:	3402      	adds	r4, #2
 8005918:	9305      	str	r3, [sp, #20]
 800591a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005a00 <_vfiprintf_r+0x25c>
 800591e:	7821      	ldrb	r1, [r4, #0]
 8005920:	2203      	movs	r2, #3
 8005922:	4650      	mov	r0, sl
 8005924:	f7fa fc54 	bl	80001d0 <memchr>
 8005928:	b140      	cbz	r0, 800593c <_vfiprintf_r+0x198>
 800592a:	2340      	movs	r3, #64	; 0x40
 800592c:	eba0 000a 	sub.w	r0, r0, sl
 8005930:	fa03 f000 	lsl.w	r0, r3, r0
 8005934:	9b04      	ldr	r3, [sp, #16]
 8005936:	4303      	orrs	r3, r0
 8005938:	3401      	adds	r4, #1
 800593a:	9304      	str	r3, [sp, #16]
 800593c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005940:	482c      	ldr	r0, [pc, #176]	; (80059f4 <_vfiprintf_r+0x250>)
 8005942:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005946:	2206      	movs	r2, #6
 8005948:	f7fa fc42 	bl	80001d0 <memchr>
 800594c:	2800      	cmp	r0, #0
 800594e:	d03f      	beq.n	80059d0 <_vfiprintf_r+0x22c>
 8005950:	4b29      	ldr	r3, [pc, #164]	; (80059f8 <_vfiprintf_r+0x254>)
 8005952:	bb1b      	cbnz	r3, 800599c <_vfiprintf_r+0x1f8>
 8005954:	9b03      	ldr	r3, [sp, #12]
 8005956:	3307      	adds	r3, #7
 8005958:	f023 0307 	bic.w	r3, r3, #7
 800595c:	3308      	adds	r3, #8
 800595e:	9303      	str	r3, [sp, #12]
 8005960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005962:	443b      	add	r3, r7
 8005964:	9309      	str	r3, [sp, #36]	; 0x24
 8005966:	e767      	b.n	8005838 <_vfiprintf_r+0x94>
 8005968:	fb0c 3202 	mla	r2, ip, r2, r3
 800596c:	460c      	mov	r4, r1
 800596e:	2001      	movs	r0, #1
 8005970:	e7a5      	b.n	80058be <_vfiprintf_r+0x11a>
 8005972:	2300      	movs	r3, #0
 8005974:	3401      	adds	r4, #1
 8005976:	9305      	str	r3, [sp, #20]
 8005978:	4619      	mov	r1, r3
 800597a:	f04f 0c0a 	mov.w	ip, #10
 800597e:	4620      	mov	r0, r4
 8005980:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005984:	3a30      	subs	r2, #48	; 0x30
 8005986:	2a09      	cmp	r2, #9
 8005988:	d903      	bls.n	8005992 <_vfiprintf_r+0x1ee>
 800598a:	2b00      	cmp	r3, #0
 800598c:	d0c5      	beq.n	800591a <_vfiprintf_r+0x176>
 800598e:	9105      	str	r1, [sp, #20]
 8005990:	e7c3      	b.n	800591a <_vfiprintf_r+0x176>
 8005992:	fb0c 2101 	mla	r1, ip, r1, r2
 8005996:	4604      	mov	r4, r0
 8005998:	2301      	movs	r3, #1
 800599a:	e7f0      	b.n	800597e <_vfiprintf_r+0x1da>
 800599c:	ab03      	add	r3, sp, #12
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	462a      	mov	r2, r5
 80059a2:	4b16      	ldr	r3, [pc, #88]	; (80059fc <_vfiprintf_r+0x258>)
 80059a4:	a904      	add	r1, sp, #16
 80059a6:	4630      	mov	r0, r6
 80059a8:	f3af 8000 	nop.w
 80059ac:	4607      	mov	r7, r0
 80059ae:	1c78      	adds	r0, r7, #1
 80059b0:	d1d6      	bne.n	8005960 <_vfiprintf_r+0x1bc>
 80059b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059b4:	07d9      	lsls	r1, r3, #31
 80059b6:	d405      	bmi.n	80059c4 <_vfiprintf_r+0x220>
 80059b8:	89ab      	ldrh	r3, [r5, #12]
 80059ba:	059a      	lsls	r2, r3, #22
 80059bc:	d402      	bmi.n	80059c4 <_vfiprintf_r+0x220>
 80059be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059c0:	f000 fc35 	bl	800622e <__retarget_lock_release_recursive>
 80059c4:	89ab      	ldrh	r3, [r5, #12]
 80059c6:	065b      	lsls	r3, r3, #25
 80059c8:	f53f af12 	bmi.w	80057f0 <_vfiprintf_r+0x4c>
 80059cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059ce:	e711      	b.n	80057f4 <_vfiprintf_r+0x50>
 80059d0:	ab03      	add	r3, sp, #12
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	462a      	mov	r2, r5
 80059d6:	4b09      	ldr	r3, [pc, #36]	; (80059fc <_vfiprintf_r+0x258>)
 80059d8:	a904      	add	r1, sp, #16
 80059da:	4630      	mov	r0, r6
 80059dc:	f000 f880 	bl	8005ae0 <_printf_i>
 80059e0:	e7e4      	b.n	80059ac <_vfiprintf_r+0x208>
 80059e2:	bf00      	nop
 80059e4:	080067cc 	.word	0x080067cc
 80059e8:	080067ec 	.word	0x080067ec
 80059ec:	080067ac 	.word	0x080067ac
 80059f0:	08006776 	.word	0x08006776
 80059f4:	08006780 	.word	0x08006780
 80059f8:	00000000 	.word	0x00000000
 80059fc:	0800577f 	.word	0x0800577f
 8005a00:	0800677c 	.word	0x0800677c

08005a04 <_printf_common>:
 8005a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a08:	4616      	mov	r6, r2
 8005a0a:	4699      	mov	r9, r3
 8005a0c:	688a      	ldr	r2, [r1, #8]
 8005a0e:	690b      	ldr	r3, [r1, #16]
 8005a10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a14:	4293      	cmp	r3, r2
 8005a16:	bfb8      	it	lt
 8005a18:	4613      	movlt	r3, r2
 8005a1a:	6033      	str	r3, [r6, #0]
 8005a1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a20:	4607      	mov	r7, r0
 8005a22:	460c      	mov	r4, r1
 8005a24:	b10a      	cbz	r2, 8005a2a <_printf_common+0x26>
 8005a26:	3301      	adds	r3, #1
 8005a28:	6033      	str	r3, [r6, #0]
 8005a2a:	6823      	ldr	r3, [r4, #0]
 8005a2c:	0699      	lsls	r1, r3, #26
 8005a2e:	bf42      	ittt	mi
 8005a30:	6833      	ldrmi	r3, [r6, #0]
 8005a32:	3302      	addmi	r3, #2
 8005a34:	6033      	strmi	r3, [r6, #0]
 8005a36:	6825      	ldr	r5, [r4, #0]
 8005a38:	f015 0506 	ands.w	r5, r5, #6
 8005a3c:	d106      	bne.n	8005a4c <_printf_common+0x48>
 8005a3e:	f104 0a19 	add.w	sl, r4, #25
 8005a42:	68e3      	ldr	r3, [r4, #12]
 8005a44:	6832      	ldr	r2, [r6, #0]
 8005a46:	1a9b      	subs	r3, r3, r2
 8005a48:	42ab      	cmp	r3, r5
 8005a4a:	dc26      	bgt.n	8005a9a <_printf_common+0x96>
 8005a4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a50:	1e13      	subs	r3, r2, #0
 8005a52:	6822      	ldr	r2, [r4, #0]
 8005a54:	bf18      	it	ne
 8005a56:	2301      	movne	r3, #1
 8005a58:	0692      	lsls	r2, r2, #26
 8005a5a:	d42b      	bmi.n	8005ab4 <_printf_common+0xb0>
 8005a5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a60:	4649      	mov	r1, r9
 8005a62:	4638      	mov	r0, r7
 8005a64:	47c0      	blx	r8
 8005a66:	3001      	adds	r0, #1
 8005a68:	d01e      	beq.n	8005aa8 <_printf_common+0xa4>
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	68e5      	ldr	r5, [r4, #12]
 8005a6e:	6832      	ldr	r2, [r6, #0]
 8005a70:	f003 0306 	and.w	r3, r3, #6
 8005a74:	2b04      	cmp	r3, #4
 8005a76:	bf08      	it	eq
 8005a78:	1aad      	subeq	r5, r5, r2
 8005a7a:	68a3      	ldr	r3, [r4, #8]
 8005a7c:	6922      	ldr	r2, [r4, #16]
 8005a7e:	bf0c      	ite	eq
 8005a80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a84:	2500      	movne	r5, #0
 8005a86:	4293      	cmp	r3, r2
 8005a88:	bfc4      	itt	gt
 8005a8a:	1a9b      	subgt	r3, r3, r2
 8005a8c:	18ed      	addgt	r5, r5, r3
 8005a8e:	2600      	movs	r6, #0
 8005a90:	341a      	adds	r4, #26
 8005a92:	42b5      	cmp	r5, r6
 8005a94:	d11a      	bne.n	8005acc <_printf_common+0xc8>
 8005a96:	2000      	movs	r0, #0
 8005a98:	e008      	b.n	8005aac <_printf_common+0xa8>
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	4652      	mov	r2, sl
 8005a9e:	4649      	mov	r1, r9
 8005aa0:	4638      	mov	r0, r7
 8005aa2:	47c0      	blx	r8
 8005aa4:	3001      	adds	r0, #1
 8005aa6:	d103      	bne.n	8005ab0 <_printf_common+0xac>
 8005aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ab0:	3501      	adds	r5, #1
 8005ab2:	e7c6      	b.n	8005a42 <_printf_common+0x3e>
 8005ab4:	18e1      	adds	r1, r4, r3
 8005ab6:	1c5a      	adds	r2, r3, #1
 8005ab8:	2030      	movs	r0, #48	; 0x30
 8005aba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005abe:	4422      	add	r2, r4
 8005ac0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ac4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ac8:	3302      	adds	r3, #2
 8005aca:	e7c7      	b.n	8005a5c <_printf_common+0x58>
 8005acc:	2301      	movs	r3, #1
 8005ace:	4622      	mov	r2, r4
 8005ad0:	4649      	mov	r1, r9
 8005ad2:	4638      	mov	r0, r7
 8005ad4:	47c0      	blx	r8
 8005ad6:	3001      	adds	r0, #1
 8005ad8:	d0e6      	beq.n	8005aa8 <_printf_common+0xa4>
 8005ada:	3601      	adds	r6, #1
 8005adc:	e7d9      	b.n	8005a92 <_printf_common+0x8e>
	...

08005ae0 <_printf_i>:
 8005ae0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ae4:	460c      	mov	r4, r1
 8005ae6:	4691      	mov	r9, r2
 8005ae8:	7e27      	ldrb	r7, [r4, #24]
 8005aea:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005aec:	2f78      	cmp	r7, #120	; 0x78
 8005aee:	4680      	mov	r8, r0
 8005af0:	469a      	mov	sl, r3
 8005af2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005af6:	d807      	bhi.n	8005b08 <_printf_i+0x28>
 8005af8:	2f62      	cmp	r7, #98	; 0x62
 8005afa:	d80a      	bhi.n	8005b12 <_printf_i+0x32>
 8005afc:	2f00      	cmp	r7, #0
 8005afe:	f000 80d8 	beq.w	8005cb2 <_printf_i+0x1d2>
 8005b02:	2f58      	cmp	r7, #88	; 0x58
 8005b04:	f000 80a3 	beq.w	8005c4e <_printf_i+0x16e>
 8005b08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b10:	e03a      	b.n	8005b88 <_printf_i+0xa8>
 8005b12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b16:	2b15      	cmp	r3, #21
 8005b18:	d8f6      	bhi.n	8005b08 <_printf_i+0x28>
 8005b1a:	a001      	add	r0, pc, #4	; (adr r0, 8005b20 <_printf_i+0x40>)
 8005b1c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005b20:	08005b79 	.word	0x08005b79
 8005b24:	08005b8d 	.word	0x08005b8d
 8005b28:	08005b09 	.word	0x08005b09
 8005b2c:	08005b09 	.word	0x08005b09
 8005b30:	08005b09 	.word	0x08005b09
 8005b34:	08005b09 	.word	0x08005b09
 8005b38:	08005b8d 	.word	0x08005b8d
 8005b3c:	08005b09 	.word	0x08005b09
 8005b40:	08005b09 	.word	0x08005b09
 8005b44:	08005b09 	.word	0x08005b09
 8005b48:	08005b09 	.word	0x08005b09
 8005b4c:	08005c99 	.word	0x08005c99
 8005b50:	08005bbd 	.word	0x08005bbd
 8005b54:	08005c7b 	.word	0x08005c7b
 8005b58:	08005b09 	.word	0x08005b09
 8005b5c:	08005b09 	.word	0x08005b09
 8005b60:	08005cbb 	.word	0x08005cbb
 8005b64:	08005b09 	.word	0x08005b09
 8005b68:	08005bbd 	.word	0x08005bbd
 8005b6c:	08005b09 	.word	0x08005b09
 8005b70:	08005b09 	.word	0x08005b09
 8005b74:	08005c83 	.word	0x08005c83
 8005b78:	680b      	ldr	r3, [r1, #0]
 8005b7a:	1d1a      	adds	r2, r3, #4
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	600a      	str	r2, [r1, #0]
 8005b80:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e0a3      	b.n	8005cd4 <_printf_i+0x1f4>
 8005b8c:	6825      	ldr	r5, [r4, #0]
 8005b8e:	6808      	ldr	r0, [r1, #0]
 8005b90:	062e      	lsls	r6, r5, #24
 8005b92:	f100 0304 	add.w	r3, r0, #4
 8005b96:	d50a      	bpl.n	8005bae <_printf_i+0xce>
 8005b98:	6805      	ldr	r5, [r0, #0]
 8005b9a:	600b      	str	r3, [r1, #0]
 8005b9c:	2d00      	cmp	r5, #0
 8005b9e:	da03      	bge.n	8005ba8 <_printf_i+0xc8>
 8005ba0:	232d      	movs	r3, #45	; 0x2d
 8005ba2:	426d      	negs	r5, r5
 8005ba4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ba8:	485e      	ldr	r0, [pc, #376]	; (8005d24 <_printf_i+0x244>)
 8005baa:	230a      	movs	r3, #10
 8005bac:	e019      	b.n	8005be2 <_printf_i+0x102>
 8005bae:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005bb2:	6805      	ldr	r5, [r0, #0]
 8005bb4:	600b      	str	r3, [r1, #0]
 8005bb6:	bf18      	it	ne
 8005bb8:	b22d      	sxthne	r5, r5
 8005bba:	e7ef      	b.n	8005b9c <_printf_i+0xbc>
 8005bbc:	680b      	ldr	r3, [r1, #0]
 8005bbe:	6825      	ldr	r5, [r4, #0]
 8005bc0:	1d18      	adds	r0, r3, #4
 8005bc2:	6008      	str	r0, [r1, #0]
 8005bc4:	0628      	lsls	r0, r5, #24
 8005bc6:	d501      	bpl.n	8005bcc <_printf_i+0xec>
 8005bc8:	681d      	ldr	r5, [r3, #0]
 8005bca:	e002      	b.n	8005bd2 <_printf_i+0xf2>
 8005bcc:	0669      	lsls	r1, r5, #25
 8005bce:	d5fb      	bpl.n	8005bc8 <_printf_i+0xe8>
 8005bd0:	881d      	ldrh	r5, [r3, #0]
 8005bd2:	4854      	ldr	r0, [pc, #336]	; (8005d24 <_printf_i+0x244>)
 8005bd4:	2f6f      	cmp	r7, #111	; 0x6f
 8005bd6:	bf0c      	ite	eq
 8005bd8:	2308      	moveq	r3, #8
 8005bda:	230a      	movne	r3, #10
 8005bdc:	2100      	movs	r1, #0
 8005bde:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005be2:	6866      	ldr	r6, [r4, #4]
 8005be4:	60a6      	str	r6, [r4, #8]
 8005be6:	2e00      	cmp	r6, #0
 8005be8:	bfa2      	ittt	ge
 8005bea:	6821      	ldrge	r1, [r4, #0]
 8005bec:	f021 0104 	bicge.w	r1, r1, #4
 8005bf0:	6021      	strge	r1, [r4, #0]
 8005bf2:	b90d      	cbnz	r5, 8005bf8 <_printf_i+0x118>
 8005bf4:	2e00      	cmp	r6, #0
 8005bf6:	d04d      	beq.n	8005c94 <_printf_i+0x1b4>
 8005bf8:	4616      	mov	r6, r2
 8005bfa:	fbb5 f1f3 	udiv	r1, r5, r3
 8005bfe:	fb03 5711 	mls	r7, r3, r1, r5
 8005c02:	5dc7      	ldrb	r7, [r0, r7]
 8005c04:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c08:	462f      	mov	r7, r5
 8005c0a:	42bb      	cmp	r3, r7
 8005c0c:	460d      	mov	r5, r1
 8005c0e:	d9f4      	bls.n	8005bfa <_printf_i+0x11a>
 8005c10:	2b08      	cmp	r3, #8
 8005c12:	d10b      	bne.n	8005c2c <_printf_i+0x14c>
 8005c14:	6823      	ldr	r3, [r4, #0]
 8005c16:	07df      	lsls	r7, r3, #31
 8005c18:	d508      	bpl.n	8005c2c <_printf_i+0x14c>
 8005c1a:	6923      	ldr	r3, [r4, #16]
 8005c1c:	6861      	ldr	r1, [r4, #4]
 8005c1e:	4299      	cmp	r1, r3
 8005c20:	bfde      	ittt	le
 8005c22:	2330      	movle	r3, #48	; 0x30
 8005c24:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c28:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c2c:	1b92      	subs	r2, r2, r6
 8005c2e:	6122      	str	r2, [r4, #16]
 8005c30:	f8cd a000 	str.w	sl, [sp]
 8005c34:	464b      	mov	r3, r9
 8005c36:	aa03      	add	r2, sp, #12
 8005c38:	4621      	mov	r1, r4
 8005c3a:	4640      	mov	r0, r8
 8005c3c:	f7ff fee2 	bl	8005a04 <_printf_common>
 8005c40:	3001      	adds	r0, #1
 8005c42:	d14c      	bne.n	8005cde <_printf_i+0x1fe>
 8005c44:	f04f 30ff 	mov.w	r0, #4294967295
 8005c48:	b004      	add	sp, #16
 8005c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c4e:	4835      	ldr	r0, [pc, #212]	; (8005d24 <_printf_i+0x244>)
 8005c50:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c54:	6823      	ldr	r3, [r4, #0]
 8005c56:	680e      	ldr	r6, [r1, #0]
 8005c58:	061f      	lsls	r7, r3, #24
 8005c5a:	f856 5b04 	ldr.w	r5, [r6], #4
 8005c5e:	600e      	str	r6, [r1, #0]
 8005c60:	d514      	bpl.n	8005c8c <_printf_i+0x1ac>
 8005c62:	07d9      	lsls	r1, r3, #31
 8005c64:	bf44      	itt	mi
 8005c66:	f043 0320 	orrmi.w	r3, r3, #32
 8005c6a:	6023      	strmi	r3, [r4, #0]
 8005c6c:	b91d      	cbnz	r5, 8005c76 <_printf_i+0x196>
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	f023 0320 	bic.w	r3, r3, #32
 8005c74:	6023      	str	r3, [r4, #0]
 8005c76:	2310      	movs	r3, #16
 8005c78:	e7b0      	b.n	8005bdc <_printf_i+0xfc>
 8005c7a:	6823      	ldr	r3, [r4, #0]
 8005c7c:	f043 0320 	orr.w	r3, r3, #32
 8005c80:	6023      	str	r3, [r4, #0]
 8005c82:	2378      	movs	r3, #120	; 0x78
 8005c84:	4828      	ldr	r0, [pc, #160]	; (8005d28 <_printf_i+0x248>)
 8005c86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c8a:	e7e3      	b.n	8005c54 <_printf_i+0x174>
 8005c8c:	065e      	lsls	r6, r3, #25
 8005c8e:	bf48      	it	mi
 8005c90:	b2ad      	uxthmi	r5, r5
 8005c92:	e7e6      	b.n	8005c62 <_printf_i+0x182>
 8005c94:	4616      	mov	r6, r2
 8005c96:	e7bb      	b.n	8005c10 <_printf_i+0x130>
 8005c98:	680b      	ldr	r3, [r1, #0]
 8005c9a:	6826      	ldr	r6, [r4, #0]
 8005c9c:	6960      	ldr	r0, [r4, #20]
 8005c9e:	1d1d      	adds	r5, r3, #4
 8005ca0:	600d      	str	r5, [r1, #0]
 8005ca2:	0635      	lsls	r5, r6, #24
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	d501      	bpl.n	8005cac <_printf_i+0x1cc>
 8005ca8:	6018      	str	r0, [r3, #0]
 8005caa:	e002      	b.n	8005cb2 <_printf_i+0x1d2>
 8005cac:	0671      	lsls	r1, r6, #25
 8005cae:	d5fb      	bpl.n	8005ca8 <_printf_i+0x1c8>
 8005cb0:	8018      	strh	r0, [r3, #0]
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	6123      	str	r3, [r4, #16]
 8005cb6:	4616      	mov	r6, r2
 8005cb8:	e7ba      	b.n	8005c30 <_printf_i+0x150>
 8005cba:	680b      	ldr	r3, [r1, #0]
 8005cbc:	1d1a      	adds	r2, r3, #4
 8005cbe:	600a      	str	r2, [r1, #0]
 8005cc0:	681e      	ldr	r6, [r3, #0]
 8005cc2:	6862      	ldr	r2, [r4, #4]
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	4630      	mov	r0, r6
 8005cc8:	f7fa fa82 	bl	80001d0 <memchr>
 8005ccc:	b108      	cbz	r0, 8005cd2 <_printf_i+0x1f2>
 8005cce:	1b80      	subs	r0, r0, r6
 8005cd0:	6060      	str	r0, [r4, #4]
 8005cd2:	6863      	ldr	r3, [r4, #4]
 8005cd4:	6123      	str	r3, [r4, #16]
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cdc:	e7a8      	b.n	8005c30 <_printf_i+0x150>
 8005cde:	6923      	ldr	r3, [r4, #16]
 8005ce0:	4632      	mov	r2, r6
 8005ce2:	4649      	mov	r1, r9
 8005ce4:	4640      	mov	r0, r8
 8005ce6:	47d0      	blx	sl
 8005ce8:	3001      	adds	r0, #1
 8005cea:	d0ab      	beq.n	8005c44 <_printf_i+0x164>
 8005cec:	6823      	ldr	r3, [r4, #0]
 8005cee:	079b      	lsls	r3, r3, #30
 8005cf0:	d413      	bmi.n	8005d1a <_printf_i+0x23a>
 8005cf2:	68e0      	ldr	r0, [r4, #12]
 8005cf4:	9b03      	ldr	r3, [sp, #12]
 8005cf6:	4298      	cmp	r0, r3
 8005cf8:	bfb8      	it	lt
 8005cfa:	4618      	movlt	r0, r3
 8005cfc:	e7a4      	b.n	8005c48 <_printf_i+0x168>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	4632      	mov	r2, r6
 8005d02:	4649      	mov	r1, r9
 8005d04:	4640      	mov	r0, r8
 8005d06:	47d0      	blx	sl
 8005d08:	3001      	adds	r0, #1
 8005d0a:	d09b      	beq.n	8005c44 <_printf_i+0x164>
 8005d0c:	3501      	adds	r5, #1
 8005d0e:	68e3      	ldr	r3, [r4, #12]
 8005d10:	9903      	ldr	r1, [sp, #12]
 8005d12:	1a5b      	subs	r3, r3, r1
 8005d14:	42ab      	cmp	r3, r5
 8005d16:	dcf2      	bgt.n	8005cfe <_printf_i+0x21e>
 8005d18:	e7eb      	b.n	8005cf2 <_printf_i+0x212>
 8005d1a:	2500      	movs	r5, #0
 8005d1c:	f104 0619 	add.w	r6, r4, #25
 8005d20:	e7f5      	b.n	8005d0e <_printf_i+0x22e>
 8005d22:	bf00      	nop
 8005d24:	08006787 	.word	0x08006787
 8005d28:	08006798 	.word	0x08006798

08005d2c <__swbuf_r>:
 8005d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d2e:	460e      	mov	r6, r1
 8005d30:	4614      	mov	r4, r2
 8005d32:	4605      	mov	r5, r0
 8005d34:	b118      	cbz	r0, 8005d3e <__swbuf_r+0x12>
 8005d36:	6983      	ldr	r3, [r0, #24]
 8005d38:	b90b      	cbnz	r3, 8005d3e <__swbuf_r+0x12>
 8005d3a:	f000 f9d9 	bl	80060f0 <__sinit>
 8005d3e:	4b21      	ldr	r3, [pc, #132]	; (8005dc4 <__swbuf_r+0x98>)
 8005d40:	429c      	cmp	r4, r3
 8005d42:	d12b      	bne.n	8005d9c <__swbuf_r+0x70>
 8005d44:	686c      	ldr	r4, [r5, #4]
 8005d46:	69a3      	ldr	r3, [r4, #24]
 8005d48:	60a3      	str	r3, [r4, #8]
 8005d4a:	89a3      	ldrh	r3, [r4, #12]
 8005d4c:	071a      	lsls	r2, r3, #28
 8005d4e:	d52f      	bpl.n	8005db0 <__swbuf_r+0x84>
 8005d50:	6923      	ldr	r3, [r4, #16]
 8005d52:	b36b      	cbz	r3, 8005db0 <__swbuf_r+0x84>
 8005d54:	6923      	ldr	r3, [r4, #16]
 8005d56:	6820      	ldr	r0, [r4, #0]
 8005d58:	1ac0      	subs	r0, r0, r3
 8005d5a:	6963      	ldr	r3, [r4, #20]
 8005d5c:	b2f6      	uxtb	r6, r6
 8005d5e:	4283      	cmp	r3, r0
 8005d60:	4637      	mov	r7, r6
 8005d62:	dc04      	bgt.n	8005d6e <__swbuf_r+0x42>
 8005d64:	4621      	mov	r1, r4
 8005d66:	4628      	mov	r0, r5
 8005d68:	f000 f92e 	bl	8005fc8 <_fflush_r>
 8005d6c:	bb30      	cbnz	r0, 8005dbc <__swbuf_r+0x90>
 8005d6e:	68a3      	ldr	r3, [r4, #8]
 8005d70:	3b01      	subs	r3, #1
 8005d72:	60a3      	str	r3, [r4, #8]
 8005d74:	6823      	ldr	r3, [r4, #0]
 8005d76:	1c5a      	adds	r2, r3, #1
 8005d78:	6022      	str	r2, [r4, #0]
 8005d7a:	701e      	strb	r6, [r3, #0]
 8005d7c:	6963      	ldr	r3, [r4, #20]
 8005d7e:	3001      	adds	r0, #1
 8005d80:	4283      	cmp	r3, r0
 8005d82:	d004      	beq.n	8005d8e <__swbuf_r+0x62>
 8005d84:	89a3      	ldrh	r3, [r4, #12]
 8005d86:	07db      	lsls	r3, r3, #31
 8005d88:	d506      	bpl.n	8005d98 <__swbuf_r+0x6c>
 8005d8a:	2e0a      	cmp	r6, #10
 8005d8c:	d104      	bne.n	8005d98 <__swbuf_r+0x6c>
 8005d8e:	4621      	mov	r1, r4
 8005d90:	4628      	mov	r0, r5
 8005d92:	f000 f919 	bl	8005fc8 <_fflush_r>
 8005d96:	b988      	cbnz	r0, 8005dbc <__swbuf_r+0x90>
 8005d98:	4638      	mov	r0, r7
 8005d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d9c:	4b0a      	ldr	r3, [pc, #40]	; (8005dc8 <__swbuf_r+0x9c>)
 8005d9e:	429c      	cmp	r4, r3
 8005da0:	d101      	bne.n	8005da6 <__swbuf_r+0x7a>
 8005da2:	68ac      	ldr	r4, [r5, #8]
 8005da4:	e7cf      	b.n	8005d46 <__swbuf_r+0x1a>
 8005da6:	4b09      	ldr	r3, [pc, #36]	; (8005dcc <__swbuf_r+0xa0>)
 8005da8:	429c      	cmp	r4, r3
 8005daa:	bf08      	it	eq
 8005dac:	68ec      	ldreq	r4, [r5, #12]
 8005dae:	e7ca      	b.n	8005d46 <__swbuf_r+0x1a>
 8005db0:	4621      	mov	r1, r4
 8005db2:	4628      	mov	r0, r5
 8005db4:	f000 f80c 	bl	8005dd0 <__swsetup_r>
 8005db8:	2800      	cmp	r0, #0
 8005dba:	d0cb      	beq.n	8005d54 <__swbuf_r+0x28>
 8005dbc:	f04f 37ff 	mov.w	r7, #4294967295
 8005dc0:	e7ea      	b.n	8005d98 <__swbuf_r+0x6c>
 8005dc2:	bf00      	nop
 8005dc4:	080067cc 	.word	0x080067cc
 8005dc8:	080067ec 	.word	0x080067ec
 8005dcc:	080067ac 	.word	0x080067ac

08005dd0 <__swsetup_r>:
 8005dd0:	4b32      	ldr	r3, [pc, #200]	; (8005e9c <__swsetup_r+0xcc>)
 8005dd2:	b570      	push	{r4, r5, r6, lr}
 8005dd4:	681d      	ldr	r5, [r3, #0]
 8005dd6:	4606      	mov	r6, r0
 8005dd8:	460c      	mov	r4, r1
 8005dda:	b125      	cbz	r5, 8005de6 <__swsetup_r+0x16>
 8005ddc:	69ab      	ldr	r3, [r5, #24]
 8005dde:	b913      	cbnz	r3, 8005de6 <__swsetup_r+0x16>
 8005de0:	4628      	mov	r0, r5
 8005de2:	f000 f985 	bl	80060f0 <__sinit>
 8005de6:	4b2e      	ldr	r3, [pc, #184]	; (8005ea0 <__swsetup_r+0xd0>)
 8005de8:	429c      	cmp	r4, r3
 8005dea:	d10f      	bne.n	8005e0c <__swsetup_r+0x3c>
 8005dec:	686c      	ldr	r4, [r5, #4]
 8005dee:	89a3      	ldrh	r3, [r4, #12]
 8005df0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005df4:	0719      	lsls	r1, r3, #28
 8005df6:	d42c      	bmi.n	8005e52 <__swsetup_r+0x82>
 8005df8:	06dd      	lsls	r5, r3, #27
 8005dfa:	d411      	bmi.n	8005e20 <__swsetup_r+0x50>
 8005dfc:	2309      	movs	r3, #9
 8005dfe:	6033      	str	r3, [r6, #0]
 8005e00:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e04:	81a3      	strh	r3, [r4, #12]
 8005e06:	f04f 30ff 	mov.w	r0, #4294967295
 8005e0a:	e03e      	b.n	8005e8a <__swsetup_r+0xba>
 8005e0c:	4b25      	ldr	r3, [pc, #148]	; (8005ea4 <__swsetup_r+0xd4>)
 8005e0e:	429c      	cmp	r4, r3
 8005e10:	d101      	bne.n	8005e16 <__swsetup_r+0x46>
 8005e12:	68ac      	ldr	r4, [r5, #8]
 8005e14:	e7eb      	b.n	8005dee <__swsetup_r+0x1e>
 8005e16:	4b24      	ldr	r3, [pc, #144]	; (8005ea8 <__swsetup_r+0xd8>)
 8005e18:	429c      	cmp	r4, r3
 8005e1a:	bf08      	it	eq
 8005e1c:	68ec      	ldreq	r4, [r5, #12]
 8005e1e:	e7e6      	b.n	8005dee <__swsetup_r+0x1e>
 8005e20:	0758      	lsls	r0, r3, #29
 8005e22:	d512      	bpl.n	8005e4a <__swsetup_r+0x7a>
 8005e24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e26:	b141      	cbz	r1, 8005e3a <__swsetup_r+0x6a>
 8005e28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e2c:	4299      	cmp	r1, r3
 8005e2e:	d002      	beq.n	8005e36 <__swsetup_r+0x66>
 8005e30:	4630      	mov	r0, r6
 8005e32:	f7ff fc3d 	bl	80056b0 <_free_r>
 8005e36:	2300      	movs	r3, #0
 8005e38:	6363      	str	r3, [r4, #52]	; 0x34
 8005e3a:	89a3      	ldrh	r3, [r4, #12]
 8005e3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005e40:	81a3      	strh	r3, [r4, #12]
 8005e42:	2300      	movs	r3, #0
 8005e44:	6063      	str	r3, [r4, #4]
 8005e46:	6923      	ldr	r3, [r4, #16]
 8005e48:	6023      	str	r3, [r4, #0]
 8005e4a:	89a3      	ldrh	r3, [r4, #12]
 8005e4c:	f043 0308 	orr.w	r3, r3, #8
 8005e50:	81a3      	strh	r3, [r4, #12]
 8005e52:	6923      	ldr	r3, [r4, #16]
 8005e54:	b94b      	cbnz	r3, 8005e6a <__swsetup_r+0x9a>
 8005e56:	89a3      	ldrh	r3, [r4, #12]
 8005e58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005e5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e60:	d003      	beq.n	8005e6a <__swsetup_r+0x9a>
 8005e62:	4621      	mov	r1, r4
 8005e64:	4630      	mov	r0, r6
 8005e66:	f000 fa07 	bl	8006278 <__smakebuf_r>
 8005e6a:	89a0      	ldrh	r0, [r4, #12]
 8005e6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e70:	f010 0301 	ands.w	r3, r0, #1
 8005e74:	d00a      	beq.n	8005e8c <__swsetup_r+0xbc>
 8005e76:	2300      	movs	r3, #0
 8005e78:	60a3      	str	r3, [r4, #8]
 8005e7a:	6963      	ldr	r3, [r4, #20]
 8005e7c:	425b      	negs	r3, r3
 8005e7e:	61a3      	str	r3, [r4, #24]
 8005e80:	6923      	ldr	r3, [r4, #16]
 8005e82:	b943      	cbnz	r3, 8005e96 <__swsetup_r+0xc6>
 8005e84:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005e88:	d1ba      	bne.n	8005e00 <__swsetup_r+0x30>
 8005e8a:	bd70      	pop	{r4, r5, r6, pc}
 8005e8c:	0781      	lsls	r1, r0, #30
 8005e8e:	bf58      	it	pl
 8005e90:	6963      	ldrpl	r3, [r4, #20]
 8005e92:	60a3      	str	r3, [r4, #8]
 8005e94:	e7f4      	b.n	8005e80 <__swsetup_r+0xb0>
 8005e96:	2000      	movs	r0, #0
 8005e98:	e7f7      	b.n	8005e8a <__swsetup_r+0xba>
 8005e9a:	bf00      	nop
 8005e9c:	20000010 	.word	0x20000010
 8005ea0:	080067cc 	.word	0x080067cc
 8005ea4:	080067ec 	.word	0x080067ec
 8005ea8:	080067ac 	.word	0x080067ac

08005eac <abort>:
 8005eac:	b508      	push	{r3, lr}
 8005eae:	2006      	movs	r0, #6
 8005eb0:	f000 fa4a 	bl	8006348 <raise>
 8005eb4:	2001      	movs	r0, #1
 8005eb6:	f7fb f9cd 	bl	8001254 <_exit>
	...

08005ebc <__sflush_r>:
 8005ebc:	898a      	ldrh	r2, [r1, #12]
 8005ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ec2:	4605      	mov	r5, r0
 8005ec4:	0710      	lsls	r0, r2, #28
 8005ec6:	460c      	mov	r4, r1
 8005ec8:	d458      	bmi.n	8005f7c <__sflush_r+0xc0>
 8005eca:	684b      	ldr	r3, [r1, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	dc05      	bgt.n	8005edc <__sflush_r+0x20>
 8005ed0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	dc02      	bgt.n	8005edc <__sflush_r+0x20>
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005edc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ede:	2e00      	cmp	r6, #0
 8005ee0:	d0f9      	beq.n	8005ed6 <__sflush_r+0x1a>
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005ee8:	682f      	ldr	r7, [r5, #0]
 8005eea:	602b      	str	r3, [r5, #0]
 8005eec:	d032      	beq.n	8005f54 <__sflush_r+0x98>
 8005eee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005ef0:	89a3      	ldrh	r3, [r4, #12]
 8005ef2:	075a      	lsls	r2, r3, #29
 8005ef4:	d505      	bpl.n	8005f02 <__sflush_r+0x46>
 8005ef6:	6863      	ldr	r3, [r4, #4]
 8005ef8:	1ac0      	subs	r0, r0, r3
 8005efa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005efc:	b10b      	cbz	r3, 8005f02 <__sflush_r+0x46>
 8005efe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f00:	1ac0      	subs	r0, r0, r3
 8005f02:	2300      	movs	r3, #0
 8005f04:	4602      	mov	r2, r0
 8005f06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f08:	6a21      	ldr	r1, [r4, #32]
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	47b0      	blx	r6
 8005f0e:	1c43      	adds	r3, r0, #1
 8005f10:	89a3      	ldrh	r3, [r4, #12]
 8005f12:	d106      	bne.n	8005f22 <__sflush_r+0x66>
 8005f14:	6829      	ldr	r1, [r5, #0]
 8005f16:	291d      	cmp	r1, #29
 8005f18:	d82c      	bhi.n	8005f74 <__sflush_r+0xb8>
 8005f1a:	4a2a      	ldr	r2, [pc, #168]	; (8005fc4 <__sflush_r+0x108>)
 8005f1c:	40ca      	lsrs	r2, r1
 8005f1e:	07d6      	lsls	r6, r2, #31
 8005f20:	d528      	bpl.n	8005f74 <__sflush_r+0xb8>
 8005f22:	2200      	movs	r2, #0
 8005f24:	6062      	str	r2, [r4, #4]
 8005f26:	04d9      	lsls	r1, r3, #19
 8005f28:	6922      	ldr	r2, [r4, #16]
 8005f2a:	6022      	str	r2, [r4, #0]
 8005f2c:	d504      	bpl.n	8005f38 <__sflush_r+0x7c>
 8005f2e:	1c42      	adds	r2, r0, #1
 8005f30:	d101      	bne.n	8005f36 <__sflush_r+0x7a>
 8005f32:	682b      	ldr	r3, [r5, #0]
 8005f34:	b903      	cbnz	r3, 8005f38 <__sflush_r+0x7c>
 8005f36:	6560      	str	r0, [r4, #84]	; 0x54
 8005f38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f3a:	602f      	str	r7, [r5, #0]
 8005f3c:	2900      	cmp	r1, #0
 8005f3e:	d0ca      	beq.n	8005ed6 <__sflush_r+0x1a>
 8005f40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f44:	4299      	cmp	r1, r3
 8005f46:	d002      	beq.n	8005f4e <__sflush_r+0x92>
 8005f48:	4628      	mov	r0, r5
 8005f4a:	f7ff fbb1 	bl	80056b0 <_free_r>
 8005f4e:	2000      	movs	r0, #0
 8005f50:	6360      	str	r0, [r4, #52]	; 0x34
 8005f52:	e7c1      	b.n	8005ed8 <__sflush_r+0x1c>
 8005f54:	6a21      	ldr	r1, [r4, #32]
 8005f56:	2301      	movs	r3, #1
 8005f58:	4628      	mov	r0, r5
 8005f5a:	47b0      	blx	r6
 8005f5c:	1c41      	adds	r1, r0, #1
 8005f5e:	d1c7      	bne.n	8005ef0 <__sflush_r+0x34>
 8005f60:	682b      	ldr	r3, [r5, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d0c4      	beq.n	8005ef0 <__sflush_r+0x34>
 8005f66:	2b1d      	cmp	r3, #29
 8005f68:	d001      	beq.n	8005f6e <__sflush_r+0xb2>
 8005f6a:	2b16      	cmp	r3, #22
 8005f6c:	d101      	bne.n	8005f72 <__sflush_r+0xb6>
 8005f6e:	602f      	str	r7, [r5, #0]
 8005f70:	e7b1      	b.n	8005ed6 <__sflush_r+0x1a>
 8005f72:	89a3      	ldrh	r3, [r4, #12]
 8005f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f78:	81a3      	strh	r3, [r4, #12]
 8005f7a:	e7ad      	b.n	8005ed8 <__sflush_r+0x1c>
 8005f7c:	690f      	ldr	r7, [r1, #16]
 8005f7e:	2f00      	cmp	r7, #0
 8005f80:	d0a9      	beq.n	8005ed6 <__sflush_r+0x1a>
 8005f82:	0793      	lsls	r3, r2, #30
 8005f84:	680e      	ldr	r6, [r1, #0]
 8005f86:	bf08      	it	eq
 8005f88:	694b      	ldreq	r3, [r1, #20]
 8005f8a:	600f      	str	r7, [r1, #0]
 8005f8c:	bf18      	it	ne
 8005f8e:	2300      	movne	r3, #0
 8005f90:	eba6 0807 	sub.w	r8, r6, r7
 8005f94:	608b      	str	r3, [r1, #8]
 8005f96:	f1b8 0f00 	cmp.w	r8, #0
 8005f9a:	dd9c      	ble.n	8005ed6 <__sflush_r+0x1a>
 8005f9c:	6a21      	ldr	r1, [r4, #32]
 8005f9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005fa0:	4643      	mov	r3, r8
 8005fa2:	463a      	mov	r2, r7
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	47b0      	blx	r6
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	dc06      	bgt.n	8005fba <__sflush_r+0xfe>
 8005fac:	89a3      	ldrh	r3, [r4, #12]
 8005fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fb2:	81a3      	strh	r3, [r4, #12]
 8005fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fb8:	e78e      	b.n	8005ed8 <__sflush_r+0x1c>
 8005fba:	4407      	add	r7, r0
 8005fbc:	eba8 0800 	sub.w	r8, r8, r0
 8005fc0:	e7e9      	b.n	8005f96 <__sflush_r+0xda>
 8005fc2:	bf00      	nop
 8005fc4:	20400001 	.word	0x20400001

08005fc8 <_fflush_r>:
 8005fc8:	b538      	push	{r3, r4, r5, lr}
 8005fca:	690b      	ldr	r3, [r1, #16]
 8005fcc:	4605      	mov	r5, r0
 8005fce:	460c      	mov	r4, r1
 8005fd0:	b913      	cbnz	r3, 8005fd8 <_fflush_r+0x10>
 8005fd2:	2500      	movs	r5, #0
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	bd38      	pop	{r3, r4, r5, pc}
 8005fd8:	b118      	cbz	r0, 8005fe2 <_fflush_r+0x1a>
 8005fda:	6983      	ldr	r3, [r0, #24]
 8005fdc:	b90b      	cbnz	r3, 8005fe2 <_fflush_r+0x1a>
 8005fde:	f000 f887 	bl	80060f0 <__sinit>
 8005fe2:	4b14      	ldr	r3, [pc, #80]	; (8006034 <_fflush_r+0x6c>)
 8005fe4:	429c      	cmp	r4, r3
 8005fe6:	d11b      	bne.n	8006020 <_fflush_r+0x58>
 8005fe8:	686c      	ldr	r4, [r5, #4]
 8005fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d0ef      	beq.n	8005fd2 <_fflush_r+0xa>
 8005ff2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005ff4:	07d0      	lsls	r0, r2, #31
 8005ff6:	d404      	bmi.n	8006002 <_fflush_r+0x3a>
 8005ff8:	0599      	lsls	r1, r3, #22
 8005ffa:	d402      	bmi.n	8006002 <_fflush_r+0x3a>
 8005ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ffe:	f000 f915 	bl	800622c <__retarget_lock_acquire_recursive>
 8006002:	4628      	mov	r0, r5
 8006004:	4621      	mov	r1, r4
 8006006:	f7ff ff59 	bl	8005ebc <__sflush_r>
 800600a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800600c:	07da      	lsls	r2, r3, #31
 800600e:	4605      	mov	r5, r0
 8006010:	d4e0      	bmi.n	8005fd4 <_fflush_r+0xc>
 8006012:	89a3      	ldrh	r3, [r4, #12]
 8006014:	059b      	lsls	r3, r3, #22
 8006016:	d4dd      	bmi.n	8005fd4 <_fflush_r+0xc>
 8006018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800601a:	f000 f908 	bl	800622e <__retarget_lock_release_recursive>
 800601e:	e7d9      	b.n	8005fd4 <_fflush_r+0xc>
 8006020:	4b05      	ldr	r3, [pc, #20]	; (8006038 <_fflush_r+0x70>)
 8006022:	429c      	cmp	r4, r3
 8006024:	d101      	bne.n	800602a <_fflush_r+0x62>
 8006026:	68ac      	ldr	r4, [r5, #8]
 8006028:	e7df      	b.n	8005fea <_fflush_r+0x22>
 800602a:	4b04      	ldr	r3, [pc, #16]	; (800603c <_fflush_r+0x74>)
 800602c:	429c      	cmp	r4, r3
 800602e:	bf08      	it	eq
 8006030:	68ec      	ldreq	r4, [r5, #12]
 8006032:	e7da      	b.n	8005fea <_fflush_r+0x22>
 8006034:	080067cc 	.word	0x080067cc
 8006038:	080067ec 	.word	0x080067ec
 800603c:	080067ac 	.word	0x080067ac

08006040 <std>:
 8006040:	2300      	movs	r3, #0
 8006042:	b510      	push	{r4, lr}
 8006044:	4604      	mov	r4, r0
 8006046:	e9c0 3300 	strd	r3, r3, [r0]
 800604a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800604e:	6083      	str	r3, [r0, #8]
 8006050:	8181      	strh	r1, [r0, #12]
 8006052:	6643      	str	r3, [r0, #100]	; 0x64
 8006054:	81c2      	strh	r2, [r0, #14]
 8006056:	6183      	str	r3, [r0, #24]
 8006058:	4619      	mov	r1, r3
 800605a:	2208      	movs	r2, #8
 800605c:	305c      	adds	r0, #92	; 0x5c
 800605e:	f7fd fef1 	bl	8003e44 <memset>
 8006062:	4b05      	ldr	r3, [pc, #20]	; (8006078 <std+0x38>)
 8006064:	6263      	str	r3, [r4, #36]	; 0x24
 8006066:	4b05      	ldr	r3, [pc, #20]	; (800607c <std+0x3c>)
 8006068:	62a3      	str	r3, [r4, #40]	; 0x28
 800606a:	4b05      	ldr	r3, [pc, #20]	; (8006080 <std+0x40>)
 800606c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800606e:	4b05      	ldr	r3, [pc, #20]	; (8006084 <std+0x44>)
 8006070:	6224      	str	r4, [r4, #32]
 8006072:	6323      	str	r3, [r4, #48]	; 0x30
 8006074:	bd10      	pop	{r4, pc}
 8006076:	bf00      	nop
 8006078:	08006381 	.word	0x08006381
 800607c:	080063a3 	.word	0x080063a3
 8006080:	080063db 	.word	0x080063db
 8006084:	080063ff 	.word	0x080063ff

08006088 <_cleanup_r>:
 8006088:	4901      	ldr	r1, [pc, #4]	; (8006090 <_cleanup_r+0x8>)
 800608a:	f000 b8af 	b.w	80061ec <_fwalk_reent>
 800608e:	bf00      	nop
 8006090:	08005fc9 	.word	0x08005fc9

08006094 <__sfmoreglue>:
 8006094:	b570      	push	{r4, r5, r6, lr}
 8006096:	1e4a      	subs	r2, r1, #1
 8006098:	2568      	movs	r5, #104	; 0x68
 800609a:	4355      	muls	r5, r2
 800609c:	460e      	mov	r6, r1
 800609e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80060a2:	f7fe fbd1 	bl	8004848 <_malloc_r>
 80060a6:	4604      	mov	r4, r0
 80060a8:	b140      	cbz	r0, 80060bc <__sfmoreglue+0x28>
 80060aa:	2100      	movs	r1, #0
 80060ac:	e9c0 1600 	strd	r1, r6, [r0]
 80060b0:	300c      	adds	r0, #12
 80060b2:	60a0      	str	r0, [r4, #8]
 80060b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80060b8:	f7fd fec4 	bl	8003e44 <memset>
 80060bc:	4620      	mov	r0, r4
 80060be:	bd70      	pop	{r4, r5, r6, pc}

080060c0 <__sfp_lock_acquire>:
 80060c0:	4801      	ldr	r0, [pc, #4]	; (80060c8 <__sfp_lock_acquire+0x8>)
 80060c2:	f000 b8b3 	b.w	800622c <__retarget_lock_acquire_recursive>
 80060c6:	bf00      	nop
 80060c8:	20000200 	.word	0x20000200

080060cc <__sfp_lock_release>:
 80060cc:	4801      	ldr	r0, [pc, #4]	; (80060d4 <__sfp_lock_release+0x8>)
 80060ce:	f000 b8ae 	b.w	800622e <__retarget_lock_release_recursive>
 80060d2:	bf00      	nop
 80060d4:	20000200 	.word	0x20000200

080060d8 <__sinit_lock_acquire>:
 80060d8:	4801      	ldr	r0, [pc, #4]	; (80060e0 <__sinit_lock_acquire+0x8>)
 80060da:	f000 b8a7 	b.w	800622c <__retarget_lock_acquire_recursive>
 80060de:	bf00      	nop
 80060e0:	200001fb 	.word	0x200001fb

080060e4 <__sinit_lock_release>:
 80060e4:	4801      	ldr	r0, [pc, #4]	; (80060ec <__sinit_lock_release+0x8>)
 80060e6:	f000 b8a2 	b.w	800622e <__retarget_lock_release_recursive>
 80060ea:	bf00      	nop
 80060ec:	200001fb 	.word	0x200001fb

080060f0 <__sinit>:
 80060f0:	b510      	push	{r4, lr}
 80060f2:	4604      	mov	r4, r0
 80060f4:	f7ff fff0 	bl	80060d8 <__sinit_lock_acquire>
 80060f8:	69a3      	ldr	r3, [r4, #24]
 80060fa:	b11b      	cbz	r3, 8006104 <__sinit+0x14>
 80060fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006100:	f7ff bff0 	b.w	80060e4 <__sinit_lock_release>
 8006104:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006108:	6523      	str	r3, [r4, #80]	; 0x50
 800610a:	4b13      	ldr	r3, [pc, #76]	; (8006158 <__sinit+0x68>)
 800610c:	4a13      	ldr	r2, [pc, #76]	; (800615c <__sinit+0x6c>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	62a2      	str	r2, [r4, #40]	; 0x28
 8006112:	42a3      	cmp	r3, r4
 8006114:	bf04      	itt	eq
 8006116:	2301      	moveq	r3, #1
 8006118:	61a3      	streq	r3, [r4, #24]
 800611a:	4620      	mov	r0, r4
 800611c:	f000 f820 	bl	8006160 <__sfp>
 8006120:	6060      	str	r0, [r4, #4]
 8006122:	4620      	mov	r0, r4
 8006124:	f000 f81c 	bl	8006160 <__sfp>
 8006128:	60a0      	str	r0, [r4, #8]
 800612a:	4620      	mov	r0, r4
 800612c:	f000 f818 	bl	8006160 <__sfp>
 8006130:	2200      	movs	r2, #0
 8006132:	60e0      	str	r0, [r4, #12]
 8006134:	2104      	movs	r1, #4
 8006136:	6860      	ldr	r0, [r4, #4]
 8006138:	f7ff ff82 	bl	8006040 <std>
 800613c:	68a0      	ldr	r0, [r4, #8]
 800613e:	2201      	movs	r2, #1
 8006140:	2109      	movs	r1, #9
 8006142:	f7ff ff7d 	bl	8006040 <std>
 8006146:	68e0      	ldr	r0, [r4, #12]
 8006148:	2202      	movs	r2, #2
 800614a:	2112      	movs	r1, #18
 800614c:	f7ff ff78 	bl	8006040 <std>
 8006150:	2301      	movs	r3, #1
 8006152:	61a3      	str	r3, [r4, #24]
 8006154:	e7d2      	b.n	80060fc <__sinit+0xc>
 8006156:	bf00      	nop
 8006158:	08006540 	.word	0x08006540
 800615c:	08006089 	.word	0x08006089

08006160 <__sfp>:
 8006160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006162:	4607      	mov	r7, r0
 8006164:	f7ff ffac 	bl	80060c0 <__sfp_lock_acquire>
 8006168:	4b1e      	ldr	r3, [pc, #120]	; (80061e4 <__sfp+0x84>)
 800616a:	681e      	ldr	r6, [r3, #0]
 800616c:	69b3      	ldr	r3, [r6, #24]
 800616e:	b913      	cbnz	r3, 8006176 <__sfp+0x16>
 8006170:	4630      	mov	r0, r6
 8006172:	f7ff ffbd 	bl	80060f0 <__sinit>
 8006176:	3648      	adds	r6, #72	; 0x48
 8006178:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800617c:	3b01      	subs	r3, #1
 800617e:	d503      	bpl.n	8006188 <__sfp+0x28>
 8006180:	6833      	ldr	r3, [r6, #0]
 8006182:	b30b      	cbz	r3, 80061c8 <__sfp+0x68>
 8006184:	6836      	ldr	r6, [r6, #0]
 8006186:	e7f7      	b.n	8006178 <__sfp+0x18>
 8006188:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800618c:	b9d5      	cbnz	r5, 80061c4 <__sfp+0x64>
 800618e:	4b16      	ldr	r3, [pc, #88]	; (80061e8 <__sfp+0x88>)
 8006190:	60e3      	str	r3, [r4, #12]
 8006192:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006196:	6665      	str	r5, [r4, #100]	; 0x64
 8006198:	f000 f847 	bl	800622a <__retarget_lock_init_recursive>
 800619c:	f7ff ff96 	bl	80060cc <__sfp_lock_release>
 80061a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80061a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80061a8:	6025      	str	r5, [r4, #0]
 80061aa:	61a5      	str	r5, [r4, #24]
 80061ac:	2208      	movs	r2, #8
 80061ae:	4629      	mov	r1, r5
 80061b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80061b4:	f7fd fe46 	bl	8003e44 <memset>
 80061b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80061bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80061c0:	4620      	mov	r0, r4
 80061c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061c4:	3468      	adds	r4, #104	; 0x68
 80061c6:	e7d9      	b.n	800617c <__sfp+0x1c>
 80061c8:	2104      	movs	r1, #4
 80061ca:	4638      	mov	r0, r7
 80061cc:	f7ff ff62 	bl	8006094 <__sfmoreglue>
 80061d0:	4604      	mov	r4, r0
 80061d2:	6030      	str	r0, [r6, #0]
 80061d4:	2800      	cmp	r0, #0
 80061d6:	d1d5      	bne.n	8006184 <__sfp+0x24>
 80061d8:	f7ff ff78 	bl	80060cc <__sfp_lock_release>
 80061dc:	230c      	movs	r3, #12
 80061de:	603b      	str	r3, [r7, #0]
 80061e0:	e7ee      	b.n	80061c0 <__sfp+0x60>
 80061e2:	bf00      	nop
 80061e4:	08006540 	.word	0x08006540
 80061e8:	ffff0001 	.word	0xffff0001

080061ec <_fwalk_reent>:
 80061ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061f0:	4606      	mov	r6, r0
 80061f2:	4688      	mov	r8, r1
 80061f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80061f8:	2700      	movs	r7, #0
 80061fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80061fe:	f1b9 0901 	subs.w	r9, r9, #1
 8006202:	d505      	bpl.n	8006210 <_fwalk_reent+0x24>
 8006204:	6824      	ldr	r4, [r4, #0]
 8006206:	2c00      	cmp	r4, #0
 8006208:	d1f7      	bne.n	80061fa <_fwalk_reent+0xe>
 800620a:	4638      	mov	r0, r7
 800620c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006210:	89ab      	ldrh	r3, [r5, #12]
 8006212:	2b01      	cmp	r3, #1
 8006214:	d907      	bls.n	8006226 <_fwalk_reent+0x3a>
 8006216:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800621a:	3301      	adds	r3, #1
 800621c:	d003      	beq.n	8006226 <_fwalk_reent+0x3a>
 800621e:	4629      	mov	r1, r5
 8006220:	4630      	mov	r0, r6
 8006222:	47c0      	blx	r8
 8006224:	4307      	orrs	r7, r0
 8006226:	3568      	adds	r5, #104	; 0x68
 8006228:	e7e9      	b.n	80061fe <_fwalk_reent+0x12>

0800622a <__retarget_lock_init_recursive>:
 800622a:	4770      	bx	lr

0800622c <__retarget_lock_acquire_recursive>:
 800622c:	4770      	bx	lr

0800622e <__retarget_lock_release_recursive>:
 800622e:	4770      	bx	lr

08006230 <__swhatbuf_r>:
 8006230:	b570      	push	{r4, r5, r6, lr}
 8006232:	460e      	mov	r6, r1
 8006234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006238:	2900      	cmp	r1, #0
 800623a:	b096      	sub	sp, #88	; 0x58
 800623c:	4614      	mov	r4, r2
 800623e:	461d      	mov	r5, r3
 8006240:	da07      	bge.n	8006252 <__swhatbuf_r+0x22>
 8006242:	2300      	movs	r3, #0
 8006244:	602b      	str	r3, [r5, #0]
 8006246:	89b3      	ldrh	r3, [r6, #12]
 8006248:	061a      	lsls	r2, r3, #24
 800624a:	d410      	bmi.n	800626e <__swhatbuf_r+0x3e>
 800624c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006250:	e00e      	b.n	8006270 <__swhatbuf_r+0x40>
 8006252:	466a      	mov	r2, sp
 8006254:	f000 f8fa 	bl	800644c <_fstat_r>
 8006258:	2800      	cmp	r0, #0
 800625a:	dbf2      	blt.n	8006242 <__swhatbuf_r+0x12>
 800625c:	9a01      	ldr	r2, [sp, #4]
 800625e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006262:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006266:	425a      	negs	r2, r3
 8006268:	415a      	adcs	r2, r3
 800626a:	602a      	str	r2, [r5, #0]
 800626c:	e7ee      	b.n	800624c <__swhatbuf_r+0x1c>
 800626e:	2340      	movs	r3, #64	; 0x40
 8006270:	2000      	movs	r0, #0
 8006272:	6023      	str	r3, [r4, #0]
 8006274:	b016      	add	sp, #88	; 0x58
 8006276:	bd70      	pop	{r4, r5, r6, pc}

08006278 <__smakebuf_r>:
 8006278:	898b      	ldrh	r3, [r1, #12]
 800627a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800627c:	079d      	lsls	r5, r3, #30
 800627e:	4606      	mov	r6, r0
 8006280:	460c      	mov	r4, r1
 8006282:	d507      	bpl.n	8006294 <__smakebuf_r+0x1c>
 8006284:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006288:	6023      	str	r3, [r4, #0]
 800628a:	6123      	str	r3, [r4, #16]
 800628c:	2301      	movs	r3, #1
 800628e:	6163      	str	r3, [r4, #20]
 8006290:	b002      	add	sp, #8
 8006292:	bd70      	pop	{r4, r5, r6, pc}
 8006294:	ab01      	add	r3, sp, #4
 8006296:	466a      	mov	r2, sp
 8006298:	f7ff ffca 	bl	8006230 <__swhatbuf_r>
 800629c:	9900      	ldr	r1, [sp, #0]
 800629e:	4605      	mov	r5, r0
 80062a0:	4630      	mov	r0, r6
 80062a2:	f7fe fad1 	bl	8004848 <_malloc_r>
 80062a6:	b948      	cbnz	r0, 80062bc <__smakebuf_r+0x44>
 80062a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062ac:	059a      	lsls	r2, r3, #22
 80062ae:	d4ef      	bmi.n	8006290 <__smakebuf_r+0x18>
 80062b0:	f023 0303 	bic.w	r3, r3, #3
 80062b4:	f043 0302 	orr.w	r3, r3, #2
 80062b8:	81a3      	strh	r3, [r4, #12]
 80062ba:	e7e3      	b.n	8006284 <__smakebuf_r+0xc>
 80062bc:	4b0d      	ldr	r3, [pc, #52]	; (80062f4 <__smakebuf_r+0x7c>)
 80062be:	62b3      	str	r3, [r6, #40]	; 0x28
 80062c0:	89a3      	ldrh	r3, [r4, #12]
 80062c2:	6020      	str	r0, [r4, #0]
 80062c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062c8:	81a3      	strh	r3, [r4, #12]
 80062ca:	9b00      	ldr	r3, [sp, #0]
 80062cc:	6163      	str	r3, [r4, #20]
 80062ce:	9b01      	ldr	r3, [sp, #4]
 80062d0:	6120      	str	r0, [r4, #16]
 80062d2:	b15b      	cbz	r3, 80062ec <__smakebuf_r+0x74>
 80062d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062d8:	4630      	mov	r0, r6
 80062da:	f000 f8c9 	bl	8006470 <_isatty_r>
 80062de:	b128      	cbz	r0, 80062ec <__smakebuf_r+0x74>
 80062e0:	89a3      	ldrh	r3, [r4, #12]
 80062e2:	f023 0303 	bic.w	r3, r3, #3
 80062e6:	f043 0301 	orr.w	r3, r3, #1
 80062ea:	81a3      	strh	r3, [r4, #12]
 80062ec:	89a0      	ldrh	r0, [r4, #12]
 80062ee:	4305      	orrs	r5, r0
 80062f0:	81a5      	strh	r5, [r4, #12]
 80062f2:	e7cd      	b.n	8006290 <__smakebuf_r+0x18>
 80062f4:	08006089 	.word	0x08006089

080062f8 <_raise_r>:
 80062f8:	291f      	cmp	r1, #31
 80062fa:	b538      	push	{r3, r4, r5, lr}
 80062fc:	4604      	mov	r4, r0
 80062fe:	460d      	mov	r5, r1
 8006300:	d904      	bls.n	800630c <_raise_r+0x14>
 8006302:	2316      	movs	r3, #22
 8006304:	6003      	str	r3, [r0, #0]
 8006306:	f04f 30ff 	mov.w	r0, #4294967295
 800630a:	bd38      	pop	{r3, r4, r5, pc}
 800630c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800630e:	b112      	cbz	r2, 8006316 <_raise_r+0x1e>
 8006310:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006314:	b94b      	cbnz	r3, 800632a <_raise_r+0x32>
 8006316:	4620      	mov	r0, r4
 8006318:	f000 f830 	bl	800637c <_getpid_r>
 800631c:	462a      	mov	r2, r5
 800631e:	4601      	mov	r1, r0
 8006320:	4620      	mov	r0, r4
 8006322:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006326:	f000 b817 	b.w	8006358 <_kill_r>
 800632a:	2b01      	cmp	r3, #1
 800632c:	d00a      	beq.n	8006344 <_raise_r+0x4c>
 800632e:	1c59      	adds	r1, r3, #1
 8006330:	d103      	bne.n	800633a <_raise_r+0x42>
 8006332:	2316      	movs	r3, #22
 8006334:	6003      	str	r3, [r0, #0]
 8006336:	2001      	movs	r0, #1
 8006338:	e7e7      	b.n	800630a <_raise_r+0x12>
 800633a:	2400      	movs	r4, #0
 800633c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006340:	4628      	mov	r0, r5
 8006342:	4798      	blx	r3
 8006344:	2000      	movs	r0, #0
 8006346:	e7e0      	b.n	800630a <_raise_r+0x12>

08006348 <raise>:
 8006348:	4b02      	ldr	r3, [pc, #8]	; (8006354 <raise+0xc>)
 800634a:	4601      	mov	r1, r0
 800634c:	6818      	ldr	r0, [r3, #0]
 800634e:	f7ff bfd3 	b.w	80062f8 <_raise_r>
 8006352:	bf00      	nop
 8006354:	20000010 	.word	0x20000010

08006358 <_kill_r>:
 8006358:	b538      	push	{r3, r4, r5, lr}
 800635a:	4d07      	ldr	r5, [pc, #28]	; (8006378 <_kill_r+0x20>)
 800635c:	2300      	movs	r3, #0
 800635e:	4604      	mov	r4, r0
 8006360:	4608      	mov	r0, r1
 8006362:	4611      	mov	r1, r2
 8006364:	602b      	str	r3, [r5, #0]
 8006366:	f7fa ff65 	bl	8001234 <_kill>
 800636a:	1c43      	adds	r3, r0, #1
 800636c:	d102      	bne.n	8006374 <_kill_r+0x1c>
 800636e:	682b      	ldr	r3, [r5, #0]
 8006370:	b103      	cbz	r3, 8006374 <_kill_r+0x1c>
 8006372:	6023      	str	r3, [r4, #0]
 8006374:	bd38      	pop	{r3, r4, r5, pc}
 8006376:	bf00      	nop
 8006378:	200001f4 	.word	0x200001f4

0800637c <_getpid_r>:
 800637c:	f7fa bf52 	b.w	8001224 <_getpid>

08006380 <__sread>:
 8006380:	b510      	push	{r4, lr}
 8006382:	460c      	mov	r4, r1
 8006384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006388:	f000 f894 	bl	80064b4 <_read_r>
 800638c:	2800      	cmp	r0, #0
 800638e:	bfab      	itete	ge
 8006390:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006392:	89a3      	ldrhlt	r3, [r4, #12]
 8006394:	181b      	addge	r3, r3, r0
 8006396:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800639a:	bfac      	ite	ge
 800639c:	6563      	strge	r3, [r4, #84]	; 0x54
 800639e:	81a3      	strhlt	r3, [r4, #12]
 80063a0:	bd10      	pop	{r4, pc}

080063a2 <__swrite>:
 80063a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063a6:	461f      	mov	r7, r3
 80063a8:	898b      	ldrh	r3, [r1, #12]
 80063aa:	05db      	lsls	r3, r3, #23
 80063ac:	4605      	mov	r5, r0
 80063ae:	460c      	mov	r4, r1
 80063b0:	4616      	mov	r6, r2
 80063b2:	d505      	bpl.n	80063c0 <__swrite+0x1e>
 80063b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b8:	2302      	movs	r3, #2
 80063ba:	2200      	movs	r2, #0
 80063bc:	f000 f868 	bl	8006490 <_lseek_r>
 80063c0:	89a3      	ldrh	r3, [r4, #12]
 80063c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063ca:	81a3      	strh	r3, [r4, #12]
 80063cc:	4632      	mov	r2, r6
 80063ce:	463b      	mov	r3, r7
 80063d0:	4628      	mov	r0, r5
 80063d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063d6:	f000 b817 	b.w	8006408 <_write_r>

080063da <__sseek>:
 80063da:	b510      	push	{r4, lr}
 80063dc:	460c      	mov	r4, r1
 80063de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e2:	f000 f855 	bl	8006490 <_lseek_r>
 80063e6:	1c43      	adds	r3, r0, #1
 80063e8:	89a3      	ldrh	r3, [r4, #12]
 80063ea:	bf15      	itete	ne
 80063ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80063ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063f6:	81a3      	strheq	r3, [r4, #12]
 80063f8:	bf18      	it	ne
 80063fa:	81a3      	strhne	r3, [r4, #12]
 80063fc:	bd10      	pop	{r4, pc}

080063fe <__sclose>:
 80063fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006402:	f000 b813 	b.w	800642c <_close_r>
	...

08006408 <_write_r>:
 8006408:	b538      	push	{r3, r4, r5, lr}
 800640a:	4d07      	ldr	r5, [pc, #28]	; (8006428 <_write_r+0x20>)
 800640c:	4604      	mov	r4, r0
 800640e:	4608      	mov	r0, r1
 8006410:	4611      	mov	r1, r2
 8006412:	2200      	movs	r2, #0
 8006414:	602a      	str	r2, [r5, #0]
 8006416:	461a      	mov	r2, r3
 8006418:	f7fa ff43 	bl	80012a2 <_write>
 800641c:	1c43      	adds	r3, r0, #1
 800641e:	d102      	bne.n	8006426 <_write_r+0x1e>
 8006420:	682b      	ldr	r3, [r5, #0]
 8006422:	b103      	cbz	r3, 8006426 <_write_r+0x1e>
 8006424:	6023      	str	r3, [r4, #0]
 8006426:	bd38      	pop	{r3, r4, r5, pc}
 8006428:	200001f4 	.word	0x200001f4

0800642c <_close_r>:
 800642c:	b538      	push	{r3, r4, r5, lr}
 800642e:	4d06      	ldr	r5, [pc, #24]	; (8006448 <_close_r+0x1c>)
 8006430:	2300      	movs	r3, #0
 8006432:	4604      	mov	r4, r0
 8006434:	4608      	mov	r0, r1
 8006436:	602b      	str	r3, [r5, #0]
 8006438:	f7fa ff4f 	bl	80012da <_close>
 800643c:	1c43      	adds	r3, r0, #1
 800643e:	d102      	bne.n	8006446 <_close_r+0x1a>
 8006440:	682b      	ldr	r3, [r5, #0]
 8006442:	b103      	cbz	r3, 8006446 <_close_r+0x1a>
 8006444:	6023      	str	r3, [r4, #0]
 8006446:	bd38      	pop	{r3, r4, r5, pc}
 8006448:	200001f4 	.word	0x200001f4

0800644c <_fstat_r>:
 800644c:	b538      	push	{r3, r4, r5, lr}
 800644e:	4d07      	ldr	r5, [pc, #28]	; (800646c <_fstat_r+0x20>)
 8006450:	2300      	movs	r3, #0
 8006452:	4604      	mov	r4, r0
 8006454:	4608      	mov	r0, r1
 8006456:	4611      	mov	r1, r2
 8006458:	602b      	str	r3, [r5, #0]
 800645a:	f7fa ff4a 	bl	80012f2 <_fstat>
 800645e:	1c43      	adds	r3, r0, #1
 8006460:	d102      	bne.n	8006468 <_fstat_r+0x1c>
 8006462:	682b      	ldr	r3, [r5, #0]
 8006464:	b103      	cbz	r3, 8006468 <_fstat_r+0x1c>
 8006466:	6023      	str	r3, [r4, #0]
 8006468:	bd38      	pop	{r3, r4, r5, pc}
 800646a:	bf00      	nop
 800646c:	200001f4 	.word	0x200001f4

08006470 <_isatty_r>:
 8006470:	b538      	push	{r3, r4, r5, lr}
 8006472:	4d06      	ldr	r5, [pc, #24]	; (800648c <_isatty_r+0x1c>)
 8006474:	2300      	movs	r3, #0
 8006476:	4604      	mov	r4, r0
 8006478:	4608      	mov	r0, r1
 800647a:	602b      	str	r3, [r5, #0]
 800647c:	f7fa ff49 	bl	8001312 <_isatty>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d102      	bne.n	800648a <_isatty_r+0x1a>
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	b103      	cbz	r3, 800648a <_isatty_r+0x1a>
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	200001f4 	.word	0x200001f4

08006490 <_lseek_r>:
 8006490:	b538      	push	{r3, r4, r5, lr}
 8006492:	4d07      	ldr	r5, [pc, #28]	; (80064b0 <_lseek_r+0x20>)
 8006494:	4604      	mov	r4, r0
 8006496:	4608      	mov	r0, r1
 8006498:	4611      	mov	r1, r2
 800649a:	2200      	movs	r2, #0
 800649c:	602a      	str	r2, [r5, #0]
 800649e:	461a      	mov	r2, r3
 80064a0:	f7fa ff42 	bl	8001328 <_lseek>
 80064a4:	1c43      	adds	r3, r0, #1
 80064a6:	d102      	bne.n	80064ae <_lseek_r+0x1e>
 80064a8:	682b      	ldr	r3, [r5, #0]
 80064aa:	b103      	cbz	r3, 80064ae <_lseek_r+0x1e>
 80064ac:	6023      	str	r3, [r4, #0]
 80064ae:	bd38      	pop	{r3, r4, r5, pc}
 80064b0:	200001f4 	.word	0x200001f4

080064b4 <_read_r>:
 80064b4:	b538      	push	{r3, r4, r5, lr}
 80064b6:	4d07      	ldr	r5, [pc, #28]	; (80064d4 <_read_r+0x20>)
 80064b8:	4604      	mov	r4, r0
 80064ba:	4608      	mov	r0, r1
 80064bc:	4611      	mov	r1, r2
 80064be:	2200      	movs	r2, #0
 80064c0:	602a      	str	r2, [r5, #0]
 80064c2:	461a      	mov	r2, r3
 80064c4:	f7fa fed0 	bl	8001268 <_read>
 80064c8:	1c43      	adds	r3, r0, #1
 80064ca:	d102      	bne.n	80064d2 <_read_r+0x1e>
 80064cc:	682b      	ldr	r3, [r5, #0]
 80064ce:	b103      	cbz	r3, 80064d2 <_read_r+0x1e>
 80064d0:	6023      	str	r3, [r4, #0]
 80064d2:	bd38      	pop	{r3, r4, r5, pc}
 80064d4:	200001f4 	.word	0x200001f4

080064d8 <_init>:
 80064d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064da:	bf00      	nop
 80064dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064de:	bc08      	pop	{r3}
 80064e0:	469e      	mov	lr, r3
 80064e2:	4770      	bx	lr

080064e4 <_fini>:
 80064e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064e6:	bf00      	nop
 80064e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ea:	bc08      	pop	{r3}
 80064ec:	469e      	mov	lr, r3
 80064ee:	4770      	bx	lr
