module fulladd4bit_test1;

    reg [3:0] a, b;
    reg Cin;

    wire Error, Gt, Ls;

    fulladd4bit2 fa4(Gt, Ls, Error, a, b, Cin);
    
    initial begin

        a = 4'b1010;
        b = 4'b1010;
        Cin = 1;
        #10

        a = 4'b0000;
        b = 4'b0010;
        Cin = 1;
        #10

        a = 4'b0111;
        b = 4'b1010;
        Cin = 1;
        #10

        $finish;

    end

endmodule