#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Dec  4 18:43:48 2017
# Process ID: 2280
# Current directory: C:/Users/User/Desktop/Final_Project/Final_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2236 C:\Users\User\Desktop\Final_Project\Final_Project\Final_Project.xpr
# Log file: C:/Users/User/Desktop/Final_Project/Final_Project/vivado.log
# Journal file: C:/Users/User/Desktop/Final_Project/Final_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/user/Desktop/Final_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 745.156 ; gain = 71.734
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Dec  4 19:07:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-3
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1073.109 ; gain = 289.113
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: counter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1520.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'D_ff' [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_ff' (1#1) [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:23]
WARNING: [Synth 8-350] instance 'd0' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/counter.v:52]
WARNING: [Synth 8-350] instance 'd1' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/counter.v:54]
WARNING: [Synth 8-350] instance 'd2' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/counter.v:56]
WARNING: [Synth 8-350] instance 'd3' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/counter.v:58]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/counter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1520.508 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1520.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1601.430 ; gain = 80.922
7 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1601.430 ; gain = 80.922
close [ open C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/final.v w ]
add_files C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/final.v
update_compile_order -fileset sources_1
close [ open C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.h w ]
add_files C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.h
set_property file_type {Memory File} [get_files  C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.h]
update_files -from_files C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.mem -to_files C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.h -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.h' with file 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.mem'.
set_property top ram16x8s [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1601.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram16x8s' [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:23]
INFO: [Synth 8-3876] $readmem data file 'ram.mem' is read successfully [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:42]
INFO: [Synth 8-256] done synthesizing module 'ram16x8s' (1#1) [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1608.598 ; gain = 7.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1608.598 ; gain = 7.168
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1611.652 ; gain = 10.223
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg8_bit' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg8_bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/reg8_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg8_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg8_bit_behav xil_defaultlib.reg8_bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff
Compiling module xil_defaultlib.reg8_bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg8_bit_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/reg8_bit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  4 19:59:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg8_bit_behav -key {Behavioral:sim_1:Functional:reg8_bit} -tclbatch {reg8_bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source reg8_bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg8_bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1611.652 ; gain = 0.000
remove_files  C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/reg8_bit.v
file mkdir C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
config_webtalk -user on
set_property top ram16x8s [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Dec  4 20:06:08 2017] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/reg8_bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram16x8s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ram16x8s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram16x8s_behav xil_defaultlib.ram16x8s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram16x8s
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram16x8s_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/ram16x8s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  4 20:06:41 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram16x8s_behav -key {Behavioral:sim_1:Functional:ram16x8s} -tclbatch {ram16x8s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ram16x8s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram16x8s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/reg8_bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram16x8s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ram16x8s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram16x8s_behav xil_defaultlib.ram16x8s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram16x8s
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram16x8s_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/ram16x8s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  4 20:11:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram16x8s_behav -key {Behavioral:sim_1:Functional:ram16x8s} -tclbatch {ram16x8s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ram16x8s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram16x8s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/reg8_bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram16x8s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ram16x8s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram16x8s_behav xil_defaultlib.ram16x8s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram16x8s
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram16x8s_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/ram16x8s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  4 20:13:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram16x8s_behav -key {Behavioral:sim_1:Functional:ram16x8s} -tclbatch {ram16x8s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ram16x8s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram16x8s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/reg8_bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram16x8s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ram16x8s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram16x8s_behav xil_defaultlib.ram16x8s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram16x8s
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram16x8s_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/ram16x8s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  4 20:14:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram16x8s_behav -key {Behavioral:sim_1:Functional:ram16x8s} -tclbatch {ram16x8s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ram16x8s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram16x8s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/reg8_bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram16x8s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ram16x8s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram16x8s_behav xil_defaultlib.ram16x8s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram16x8s
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram16x8s_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/ram16x8s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  4 20:18:46 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram16x8s_behav -key {Behavioral:sim_1:Functional:ram16x8s} -tclbatch {ram16x8s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ram16x8s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram16x8s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/reg8_bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram16x8s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ram16x8s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram16x8s_behav xil_defaultlib.ram16x8s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram16x8s
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram16x8s_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/ram16x8s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  4 20:22:10 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram16x8s_behav -key {Behavioral:sim_1:Functional:ram16x8s} -tclbatch {ram16x8s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ram16x8s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram16x8s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/ram16x8s/ADDR} -radix bin {0001 0ns}
add_force {/ram16x8s/WE} -radix hex {0 0ns}
add_force {/ram16x8s/CLK} -radix hex {0 0ns}
add_force {/ram16x8s/D} -radix hex {0 0ns}
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram16x8s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ram16x8s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8s
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram16x8s_behav xil_defaultlib.ram16x8s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram16x8s
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram16x8s_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/ram16x8s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  4 20:37:57 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram16x8s_behav -key {Behavioral:sim_1:Functional:ram16x8s} -tclbatch {ram16x8s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ram16x8s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1753.828 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.828 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.828 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram16x8s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ram16x8s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram16x8s_behav xil_defaultlib.ram16x8s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram16x8s
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram16x8s_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/ram16x8s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  4 20:43:04 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram16x8s_behav -key {Behavioral:sim_1:Functional:ram16x8s} -tclbatch {ram16x8s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ram16x8s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram16x8s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1753.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram16x8s' [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:33]
WARNING: [Synth 8-3848] Net ram[0] in module/entity ram16x8s does not have driver. [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:30]
INFO: [Synth 8-256] done synthesizing module 'ram16x8s' (1#1) [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:23]
WARNING: [Synth 8-3330] design ram16x8s has an empty top module
WARNING: [Synth 8-3331] design ram16x8s has unconnected port O[7]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port O[6]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port O[5]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port O[4]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port O[3]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port O[2]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port O[1]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port O[0]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port D[7]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port D[6]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port D[5]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port D[4]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port D[3]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port D[2]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port D[1]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port D[0]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port ADDR[3]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port ADDR[2]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design ram16x8s has unconnected port WE
WARNING: [Synth 8-3331] design ram16x8s has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1753.828 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1753.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1753.828 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram16x8s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ram16x8s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram16x8s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram16x8s_behav xil_defaultlib.ram16x8s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram16x8s
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram16x8s_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/ram16x8s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  4 20:44:38 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram16x8s_behav -key {Behavioral:sim_1:Functional:ram16x8s} -tclbatch {ram16x8s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ram16x8s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram16x8s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1753.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram16x8s' [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:33]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[1] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[2] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[3] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[4] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[5] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[6] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[7] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[8] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[9] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[10] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[11] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[12] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[13] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[14] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
WARNING: [Synth 8-6014] Unused sequential element ram_reg[15] was removed.  [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:41]
INFO: [Synth 8-256] done synthesizing module 'ram16x8s' (1#1) [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1753.828 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1753.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.613 ; gain = 36.785
close [ open C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/sequencer.v w ]
add_files C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/sequencer.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 22:07:20 2017...
