// Seed: 2288874550
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  wor   id_4,
    output uwire id_5,
    input  tri   id_6
);
endmodule
module module_1 (
    input wor id_0,
    input wand id_1
    , id_16,
    output wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input wand id_6,
    output uwire id_7,
    output wire id_8,
    input tri0 id_9,
    input tri id_10,
    input wor id_11,
    input wire id_12,
    output wor id_13,
    input wand id_14
);
  wire id_17 = 1'b0 <-> id_1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_6,
      id_2,
      id_1,
      id_13,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
