// Seed: 3848079290
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input supply0 id_2,
    output uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    output tri1 id_8,
    input supply0 id_9,
    output wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13,
    input wand id_14,
    input tri0 id_15,
    output wor id_16,
    input uwire id_17,
    output supply0 id_18,
    output uwire id_19,
    input supply0 id_20,
    input wand id_21,
    output tri id_22,
    output wand id_23,
    output tri1 id_24
);
  assign id_16 = 1;
  assign id_4  = 1;
  always @(posedge 1) begin
    if (1) assume (id_7);
  end
  assign id_23 = id_21 == 1;
  wire id_26;
  assign id_8 = 1 == id_20;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  tri   id_4,
    input  wand  id_5,
    output uwire id_6,
    input  wire  id_7,
    input  tri0  id_8
);
  wor id_10 = 1;
  always @(id_8) begin
    $display;
  end
  module_0(
      id_6,
      id_6,
      id_4,
      id_6,
      id_3,
      id_5,
      id_1,
      id_1,
      id_6,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_8,
      id_2,
      id_3,
      id_2,
      id_3,
      id_6,
      id_5,
      id_0,
      id_6,
      id_3,
      id_3
  );
endmodule
