"%s: clock_divide %d, clock_rate %d, ssp_clk %d, rate_actual %d, rate_requested %d\n"	,	L_2
clock_rate	,	V_7
DIV_ROUND_UP	,	F_3
BM_SSP_TIMING_CLOCK_RATE	,	V_14
dev_dbg	,	F_9
HW_SSP_TIMING	,	F_6
BM_SSP_TIMING_CLOCK_DIVIDE	,	V_13
dev_err	,	F_4
ssp	,	V_2
BF_SSP	,	F_7
dev	,	V_10
rate	,	V_3
u32	,	T_1
val	,	V_8
TIMING_CLOCK_RATE	,	V_16
clk	,	V_9
readl	,	F_5
clock_divide	,	V_6
writel	,	F_8
clk_rate	,	V_17
mxs_ssp_set_clk_rate	,	F_1
ssp_sck	,	V_5
"%s: cannot set clock to %d\n"	,	L_1
clk_get_rate	,	F_2
ssp_clk	,	V_4
__func__	,	V_11
mxs_ssp	,	V_1
TIMING_CLOCK_DIVIDE	,	V_15
base	,	V_12
