// Seed: 623986002
module module_0 (
    output tri   id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  tri   id_3
);
  logic id_5;
  assign id_1 = id_5;
  assign module_1.id_24 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    input tri1 id_5,
    input wor id_6,
    input uwire id_7,
    input wor id_8,
    input wand id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wor id_12,
    output supply0 id_13,
    input supply0 id_14,
    input supply0 id_15,
    input wor id_16,
    output wire id_17,
    input wire id_18,
    output wor id_19,
    output wor id_20,
    inout supply0 id_21,
    input supply1 id_22,
    input supply0 id_23,
    output supply0 id_24,
    output wor id_25,
    output wand id_26
);
  logic [1 : -1] id_28;
  module_0 modCall_1 (
      id_19,
      id_25,
      id_16,
      id_1
  );
endmodule
