

================================================================
== Vitis HLS Report for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1'
================================================================
* Date:           Wed Jul  5 23:25:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2058|     2058|  20.580 us|  20.580 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1  |     2056|     2056|        10|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     234|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     234|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_92_p2   |         +|   0|  0|  12|          12|           1|
    |icmp_ln69_fu_86_p2  |      icmp|   0|  0|  12|          12|          13|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          25|          16|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_14    |   9|          2|   12|         24|
    |i_fu_38                  |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_14_cast_i_reg_144               |  12|   0|   64|         52|
    |i_fu_38                           |  12|   0|   12|          0|
    |sorted_list_R_i_load_reg_154      |  64|   0|   64|          0|
    |trunc_ln368_reg_159               |  63|   0|   63|          0|
    |i_14_cast_i_reg_144               |  64|  32|   64|         52|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 234|  32|  286|        104|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|grp_fu_258_p_din0          |  out|   64|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|grp_fu_258_p_din1          |  out|   64|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|grp_fu_258_p_opcode        |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|grp_fu_258_p_dout0         |   in|   64|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|grp_fu_258_p_ce            |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|sorted_list_R_i_address0   |  out|   11|   ap_memory|                                   sorted_list_R_i|         array|
|sorted_list_R_i_ce0        |  out|    1|   ap_memory|                                   sorted_list_R_i|         array|
|sorted_list_R_i_q0         |   in|   64|   ap_memory|                                   sorted_list_R_i|         array|
|median_R                   |   in|   64|     ap_none|                                          median_R|        scalar|
|deviation_list_R_address0  |  out|   11|   ap_memory|                                  deviation_list_R|         array|
|deviation_list_R_ce0       |  out|    1|   ap_memory|                                  deviation_list_R|         array|
|deviation_list_R_we0       |  out|    1|   ap_memory|                                  deviation_list_R|         array|
|deviation_list_R_d0        |  out|   64|   ap_memory|                                  deviation_list_R|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+

