// Seed: 2797472607
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  specify
    (id_4 => id_5) = 1;
  endspecify module_0();
endmodule
module module_2 (
    input  tri  id_0,
    input  wand id_1,
    input  tri0 id_2,
    output wire id_3
);
endmodule
module module_3 (
    input tri1 id_0,
    input tri1 id_1,
    output supply0 id_2
);
  logic [7:0] id_4;
  module_2(
      id_1, id_0, id_0, id_2
  );
  wire id_5;
  wor  id_6 = id_0;
  assign id_4[1'b0] = 1'b0;
endmodule
