OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      47585.5 u
average displacement        0.8 u
max displacement            9.6 u
original HPWL          446191.0 u
legalized HPWL         484736.1 u
delta HPWL                    9 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 56185 cells, 47 terminals, 71767 edges and 184074 pins.
[INFO DPO-0109] Network stats: inst 56232, edges 71767, pins 184074
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1215 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 55017 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2280, 2800) - (935560, 935200)
[INFO DPO-0310] Assigned 55017 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 9.765596e+08.
[INFO DPO-0302] End of matching; objective is 9.749751e+08, improvement is 0.16 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 9.567690e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 9.535111e+08.
[INFO DPO-0307] End of global swaps; objective is 9.535111e+08, improvement is 2.20 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 9.498496e+08.
[INFO DPO-0309] End of vertical swaps; objective is 9.498496e+08, improvement is 0.38 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 9.476875e+08.
[INFO DPO-0305] End of reordering; objective is 9.476875e+08, improvement is 0.23 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 1100340 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1100340, swaps 146390, moves 329178 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 9.201670e+08, Scratch cost 9.109506e+08, Incremental cost 9.109506e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 9.109506e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.00 percent.
[INFO DPO-0332] End of pass, Generator displacement called 1100340 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 2200680, swaps 287787, moves 658714 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 9.109506e+08, Scratch cost 9.074408e+08, Incremental cost 9.074408e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 9.074408e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.39 percent.
[INFO DPO-0328] End of random improver; improvement is 1.383027 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 27531 cell orientations for row compatibility.
[INFO DPO-0383] Performed 17050 cell flips.
[INFO DPO-0384] End of flipping; objective is 9.283592e+08, improvement is 0.70 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           484736.1 u
Final HPWL              456803.1 u
Delta HPWL                  -5.8 %

[INFO DPL-0020] Mirrored 3986 instances
[INFO DPL-0021] HPWL before          456803.1 u
[INFO DPL-0022] HPWL after           456260.2 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.01

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _125784_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.34    0.34 ^ input external delay
     1   26.95    0.00    0.00    0.34 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.34 ^ input19/A (BUF_X32)
     4   48.83    0.01    0.02    0.36 ^ input19/Z (BUF_X32)
                                         net19 (net)
                  0.01    0.01    0.36 ^ max_length213/A (BUF_X16)
    39  123.26    0.01    0.02    0.39 ^ max_length213/Z (BUF_X16)
                                         net213 (net)
                  0.10    0.08    0.47 ^ _125784_/RN (DFFR_X1)
                                  0.47   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _125784_/CK (DFFR_X1)
                          0.30    0.30   library removal time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: _121575_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _125946_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _121575_/CK (DFF_X1)
     2    4.36    0.01    0.08    0.08 v _121575_/Q (DFF_X1)
                                         rle.dstrb (net)
                  0.01    0.00    0.08 v _125946_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _125946_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _122367_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.34    0.34 ^ input external delay
     1   26.95    0.00    0.00    0.34 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.34 ^ input19/A (BUF_X32)
     4   48.83    0.01    0.02    0.36 ^ input19/Z (BUF_X32)
                                         net19 (net)
                  0.02    0.02    0.37 ^ wire212/A (BUF_X16)
    24  116.40    0.01    0.02    0.40 ^ wire212/Z (BUF_X16)
                                         net212 (net)
                  0.09    0.07    0.47 ^ _122367_/SN (DFFS_X2)
                                  0.47   data arrival time

                  0.00    1.70    1.70   clock clk (rise edge)
                          0.00    1.70   clock network delay (ideal)
                          0.00    1.70   clock reconvergence pessimism
                                  1.70 ^ _122367_/CK (DFFS_X2)
                          0.04    1.74   library recovery time
                                  1.74   data required time
-----------------------------------------------------------------------------
                                  1.74   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  1.26   slack (MET)


Startpoint: _122371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _122656_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _122371_/CK (DFFR_X2)
    25  138.97    0.14    0.25    0.25 ^ _122371_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[3] (net)
                  0.14    0.00    0.25 ^ max_length125/A (BUF_X32)
    37  142.59    0.01    0.03    0.28 ^ max_length125/Z (BUF_X32)
                                         net125 (net)
                  0.03    0.02    0.30 ^ max_length124/A (BUF_X32)
    41  114.50    0.01    0.02    0.32 ^ max_length124/Z (BUF_X32)
                                         net124 (net)
                  0.05    0.04    0.36 ^ max_cap122/A (BUF_X16)
    33  128.68    0.01    0.04    0.40 ^ max_cap122/Z (BUF_X16)
                                         net122 (net)
                  0.04    0.03    0.42 ^ max_cap119/A (BUF_X16)
    48  113.48    0.01    0.03    0.45 ^ max_cap119/Z (BUF_X16)
                                         net119 (net)
                  0.04    0.03    0.48 ^ _072065_/A1 (NAND2_X1)
     1    1.59    0.01    0.02    0.50 v _072065_/ZN (NAND2_X1)
                                         _005677_ (net)
                  0.01    0.00    0.50 v _072066_/A (INV_X1)
     2    9.67    0.02    0.03    0.53 ^ _072066_/ZN (INV_X1)
                                         _043093_ (net)
                  0.02    0.00    0.53 ^ _112359_/CI (FA_X1)
     6   17.39    0.03    0.12    0.66 v _112359_/S (FA_X1)
                                         _043095_ (net)
                  0.03    0.00    0.66 v _112360_/CI (FA_X1)
     1    1.87    0.01    0.12    0.78 ^ _112360_/S (FA_X1)
                                         _043097_ (net)
                  0.01    0.00    0.78 ^ _087571_/A (INV_X1)
     1    2.84    0.01    0.01    0.79 v _087571_/ZN (INV_X1)
                                         _043100_ (net)
                  0.01    0.00    0.79 v _112361_/CI (FA_X1)
     1    1.82    0.01    0.11    0.90 ^ _112361_/S (FA_X1)
                                         _043102_ (net)
                  0.01    0.00    0.90 ^ _078638_/A (INV_X1)
     1    3.65    0.01    0.01    0.91 v _078638_/ZN (INV_X1)
                                         _043104_ (net)
                  0.01    0.00    0.91 v _112362_/B (FA_X1)
     1    2.20    0.01    0.12    1.02 ^ _112362_/S (FA_X1)
                                         _043107_ (net)
                  0.01    0.00    1.02 ^ _087572_/A (INV_X1)
     1    3.75    0.01    0.01    1.04 v _087572_/ZN (INV_X1)
                                         _043109_ (net)
                  0.01    0.00    1.04 v _112363_/B (FA_X1)
     1    4.00    0.02    0.12    1.16 ^ _112363_/S (FA_X1)
                                         _043112_ (net)
                  0.02    0.00    1.16 ^ _112364_/A (FA_X1)
     1    2.00    0.02    0.09    1.25 v _112364_/S (FA_X1)
                                         _043115_ (net)
                  0.02    0.00    1.25 v _078639_/A (INV_X1)
     1    3.59    0.01    0.02    1.27 ^ _078639_/ZN (INV_X1)
                                         _063975_ (net)
                  0.01    0.00    1.27 ^ _119133_/B (HA_X1)
     3    6.32    0.04    0.07    1.34 ^ _119133_/S (HA_X1)
                                         _063977_ (net)
                  0.04    0.00    1.34 ^ _083550_/A1 (NAND2_X1)
     2    3.34    0.02    0.02    1.36 v _083550_/ZN (NAND2_X1)
                                         _010136_ (net)
                  0.02    0.00    1.36 v _083554_/A1 (NOR3_X1)
     2    3.73    0.04    0.05    1.41 ^ _083554_/ZN (NOR3_X1)
                                         _010140_ (net)
                  0.04    0.00    1.41 ^ _083555_/A (INV_X1)
     1    1.59    0.01    0.01    1.42 v _083555_/ZN (INV_X1)
                                         _010141_ (net)
                  0.01    0.00    1.42 v _083556_/B2 (OAI21_X1)
     2    5.96    0.04    0.05    1.48 ^ _083556_/ZN (OAI21_X1)
                                         _043156_ (net)
                  0.04    0.00    1.48 ^ _083562_/B1 (AOI21_X1)
     1    1.62    0.01    0.02    1.49 v _083562_/ZN (AOI21_X1)
                                         _010143_ (net)
                  0.01    0.00    1.49 v _083564_/B1 (OAI21_X1)
     1    3.32    0.03    0.04    1.53 ^ _083564_/ZN (OAI21_X1)
                                         _043237_ (net)
                  0.03    0.00    1.53 ^ _112396_/CI (FA_X1)
     1    2.11    0.02    0.10    1.63 v _112396_/S (FA_X1)
                                         _043239_ (net)
                  0.02    0.00    1.63 v _095354_/B2 (OAI21_X1)
     1    1.32    0.03    0.03    1.66 ^ _095354_/ZN (OAI21_X1)
                                         _001199_ (net)
                  0.03    0.00    1.66 ^ _122656_/D (DFF_X2)
                                  1.66   data arrival time

                  0.00    1.70    1.70   clock clk (rise edge)
                          0.00    1.70   clock network delay (ideal)
                          0.00    1.70   clock reconvergence pessimism
                                  1.70 ^ _122656_/CK (DFF_X2)
                         -0.04    1.66   library setup time
                                  1.66   data required time
-----------------------------------------------------------------------------
                                  1.66   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _122367_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.34    0.34 ^ input external delay
     1   26.95    0.00    0.00    0.34 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.34 ^ input19/A (BUF_X32)
     4   48.83    0.01    0.02    0.36 ^ input19/Z (BUF_X32)
                                         net19 (net)
                  0.02    0.02    0.37 ^ wire212/A (BUF_X16)
    24  116.40    0.01    0.02    0.40 ^ wire212/Z (BUF_X16)
                                         net212 (net)
                  0.09    0.07    0.47 ^ _122367_/SN (DFFS_X2)
                                  0.47   data arrival time

                  0.00    1.70    1.70   clock clk (rise edge)
                          0.00    1.70   clock network delay (ideal)
                          0.00    1.70   clock reconvergence pessimism
                                  1.70 ^ _122367_/CK (DFFS_X2)
                          0.04    1.74   library recovery time
                                  1.74   data required time
-----------------------------------------------------------------------------
                                  1.74   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  1.26   slack (MET)


Startpoint: _122371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _122656_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _122371_/CK (DFFR_X2)
    25  138.97    0.14    0.25    0.25 ^ _122371_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[3] (net)
                  0.14    0.00    0.25 ^ max_length125/A (BUF_X32)
    37  142.59    0.01    0.03    0.28 ^ max_length125/Z (BUF_X32)
                                         net125 (net)
                  0.03    0.02    0.30 ^ max_length124/A (BUF_X32)
    41  114.50    0.01    0.02    0.32 ^ max_length124/Z (BUF_X32)
                                         net124 (net)
                  0.05    0.04    0.36 ^ max_cap122/A (BUF_X16)
    33  128.68    0.01    0.04    0.40 ^ max_cap122/Z (BUF_X16)
                                         net122 (net)
                  0.04    0.03    0.42 ^ max_cap119/A (BUF_X16)
    48  113.48    0.01    0.03    0.45 ^ max_cap119/Z (BUF_X16)
                                         net119 (net)
                  0.04    0.03    0.48 ^ _072065_/A1 (NAND2_X1)
     1    1.59    0.01    0.02    0.50 v _072065_/ZN (NAND2_X1)
                                         _005677_ (net)
                  0.01    0.00    0.50 v _072066_/A (INV_X1)
     2    9.67    0.02    0.03    0.53 ^ _072066_/ZN (INV_X1)
                                         _043093_ (net)
                  0.02    0.00    0.53 ^ _112359_/CI (FA_X1)
     6   17.39    0.03    0.12    0.66 v _112359_/S (FA_X1)
                                         _043095_ (net)
                  0.03    0.00    0.66 v _112360_/CI (FA_X1)
     1    1.87    0.01    0.12    0.78 ^ _112360_/S (FA_X1)
                                         _043097_ (net)
                  0.01    0.00    0.78 ^ _087571_/A (INV_X1)
     1    2.84    0.01    0.01    0.79 v _087571_/ZN (INV_X1)
                                         _043100_ (net)
                  0.01    0.00    0.79 v _112361_/CI (FA_X1)
     1    1.82    0.01    0.11    0.90 ^ _112361_/S (FA_X1)
                                         _043102_ (net)
                  0.01    0.00    0.90 ^ _078638_/A (INV_X1)
     1    3.65    0.01    0.01    0.91 v _078638_/ZN (INV_X1)
                                         _043104_ (net)
                  0.01    0.00    0.91 v _112362_/B (FA_X1)
     1    2.20    0.01    0.12    1.02 ^ _112362_/S (FA_X1)
                                         _043107_ (net)
                  0.01    0.00    1.02 ^ _087572_/A (INV_X1)
     1    3.75    0.01    0.01    1.04 v _087572_/ZN (INV_X1)
                                         _043109_ (net)
                  0.01    0.00    1.04 v _112363_/B (FA_X1)
     1    4.00    0.02    0.12    1.16 ^ _112363_/S (FA_X1)
                                         _043112_ (net)
                  0.02    0.00    1.16 ^ _112364_/A (FA_X1)
     1    2.00    0.02    0.09    1.25 v _112364_/S (FA_X1)
                                         _043115_ (net)
                  0.02    0.00    1.25 v _078639_/A (INV_X1)
     1    3.59    0.01    0.02    1.27 ^ _078639_/ZN (INV_X1)
                                         _063975_ (net)
                  0.01    0.00    1.27 ^ _119133_/B (HA_X1)
     3    6.32    0.04    0.07    1.34 ^ _119133_/S (HA_X1)
                                         _063977_ (net)
                  0.04    0.00    1.34 ^ _083550_/A1 (NAND2_X1)
     2    3.34    0.02    0.02    1.36 v _083550_/ZN (NAND2_X1)
                                         _010136_ (net)
                  0.02    0.00    1.36 v _083554_/A1 (NOR3_X1)
     2    3.73    0.04    0.05    1.41 ^ _083554_/ZN (NOR3_X1)
                                         _010140_ (net)
                  0.04    0.00    1.41 ^ _083555_/A (INV_X1)
     1    1.59    0.01    0.01    1.42 v _083555_/ZN (INV_X1)
                                         _010141_ (net)
                  0.01    0.00    1.42 v _083556_/B2 (OAI21_X1)
     2    5.96    0.04    0.05    1.48 ^ _083556_/ZN (OAI21_X1)
                                         _043156_ (net)
                  0.04    0.00    1.48 ^ _083562_/B1 (AOI21_X1)
     1    1.62    0.01    0.02    1.49 v _083562_/ZN (AOI21_X1)
                                         _010143_ (net)
                  0.01    0.00    1.49 v _083564_/B1 (OAI21_X1)
     1    3.32    0.03    0.04    1.53 ^ _083564_/ZN (OAI21_X1)
                                         _043237_ (net)
                  0.03    0.00    1.53 ^ _112396_/CI (FA_X1)
     1    2.11    0.02    0.10    1.63 v _112396_/S (FA_X1)
                                         _043239_ (net)
                  0.02    0.00    1.63 v _095354_/B2 (OAI21_X1)
     1    1.32    0.03    0.03    1.66 ^ _095354_/ZN (OAI21_X1)
                                         _001199_ (net)
                  0.03    0.00    1.66 ^ _122656_/D (DFF_X2)
                                  1.66   data arrival time

                  0.00    1.70    1.70   clock clk (rise edge)
                          0.00    1.70   clock network delay (ideal)
                          0.00    1.70   clock reconvergence pessimism
                                  1.70 ^ _122656_/CK (DFF_X2)
                         -0.04    1.66   library setup time
                                  1.66   data required time
-----------------------------------------------------------------------------
                                  1.66   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_122371_/Q                            120.85  138.97  -18.12 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06116626784205437

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3081

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-18.11609649658203

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1499

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.6589

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0056

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.337573

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.93e-02   1.16e-02   4.05e-04   5.13e-02   9.3%
Combinational          2.85e-01   2.16e-01   1.75e-03   5.02e-01  90.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.24e-01   2.27e-01   2.16e-03   5.53e-01 100.0%
                          58.6%      41.1%       0.4%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 100517 u^2 46% utilization.

Elapsed time: 0:21.59[h:]min:sec. CPU time: user 21.51 sys 0.08 (99%). Peak memory: 349900KB.
