m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/mux_using_case
vfouristoOneMuxUsingConditionalStatement
!s110 1598337360
!i10b 1
!s100 `6OD=c[5DD3on_7@AOec?2
IJV^3ZInT`UV69G6KDY?WA0
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/fouristoOneMuxUsingConditionalStatement
w1598337358
8/home/sriram/Documents/Verilog/fouristoOneMuxUsingConditionalStatement/fouristoOneMuxUsingConditionalStatement.v
F/home/sriram/Documents/Verilog/fouristoOneMuxUsingConditionalStatement/fouristoOneMuxUsingConditionalStatement.v
L0 3
OV;L;10.5b;63
r1
!s85 0
31
!s108 1598337360.000000
!s107 /home/sriram/Documents/Verilog/fouristoOneMuxUsingConditionalStatement/fouristoOneMuxUsingConditionalStatement.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/fouristoOneMuxUsingConditionalStatement/fouristoOneMuxUsingConditionalStatement.v|
!i113 1
o-work work
tCvgOpt 0
nfouristo@one@mux@using@conditional@statement
