|proj2
alusrc <= regfilepipe:inst26.alusrc
clock => regfilepipe:inst26.CLK
clock => Mem_WB:inst5.clock
clock => ID_Ex:inst3.clock
clock => inst16.IN0
clock => fetchstore:inst1.clock
clock => fetchpipe:inst.clock
reset => regfilepipe:inst26.RESET
reset => fetchpipe:inst.reset
memtoreg <= Mem_WB:inst5.4memtoreg
fwRs <= forwardunit:inst27.fwRs
fwRt <= forwardunit:inst27.fwRt
wren <= ID_Ex:inst3.2memwr
jrsel <= regfilepipe:inst26.jrsel
jsel <= regfilepipe:inst26.jsel
bsel <= regfilepipe:inst26.bsel
regwr <= ID_Ex:inst3.2regwr
EN_C <= Mem_WB:inst5.4regwr
diff <= regfilepipe:inst26.diff
jal <= Mem_WB:inst5.2jal
A_out[0] <= regfilepipe:inst26.A_out[0]
A_out[1] <= regfilepipe:inst26.A_out[1]
A_out[2] <= regfilepipe:inst26.A_out[2]
A_out[3] <= regfilepipe:inst26.A_out[3]
A_out[4] <= regfilepipe:inst26.A_out[4]
A_out[5] <= regfilepipe:inst26.A_out[5]
A_out[6] <= regfilepipe:inst26.A_out[6]
A_out[7] <= regfilepipe:inst26.A_out[7]
aluout[0] <= alupipe:inst2.aluout[0]
aluout[1] <= alupipe:inst2.aluout[1]
aluout[2] <= alupipe:inst2.aluout[2]
aluout[3] <= alupipe:inst2.aluout[3]
aluout[4] <= alupipe:inst2.aluout[4]
aluout[5] <= alupipe:inst2.aluout[5]
aluout[6] <= alupipe:inst2.aluout[6]
aluout[7] <= alupipe:inst2.aluout[7]
aout[0] <= regfilepipe:inst26.a[0]
aout[1] <= regfilepipe:inst26.a[1]
aout[2] <= regfilepipe:inst26.a[2]
aout[3] <= regfilepipe:inst26.a[3]
aout[4] <= regfilepipe:inst26.a[4]
B_out[0] <= regfilepipe:inst26.B_out[0]
B_out[1] <= regfilepipe:inst26.B_out[1]
B_out[2] <= regfilepipe:inst26.B_out[2]
B_out[3] <= regfilepipe:inst26.B_out[3]
B_out[4] <= regfilepipe:inst26.B_out[4]
B_out[5] <= regfilepipe:inst26.B_out[5]
B_out[6] <= regfilepipe:inst26.B_out[6]
B_out[7] <= regfilepipe:inst26.B_out[7]
borc[0] <= alupipe:inst2.borc[0]
borc[1] <= alupipe:inst2.borc[1]
borc[2] <= alupipe:inst2.borc[2]
borc[3] <= alupipe:inst2.borc[3]
borc[4] <= alupipe:inst2.borc[4]
bout[0] <= regfilepipe:inst26.b[0]
bout[1] <= regfilepipe:inst26.b[1]
bout[2] <= regfilepipe:inst26.b[2]
bout[3] <= regfilepipe:inst26.b[3]
bout[4] <= regfilepipe:inst26.b[4]
data11[0] <= regfilepipe:inst26.data11[0]
data11[1] <= regfilepipe:inst26.data11[1]
data11[2] <= regfilepipe:inst26.data11[2]
data11[3] <= regfilepipe:inst26.data11[3]
data11[4] <= regfilepipe:inst26.data11[4]
data11[5] <= regfilepipe:inst26.data11[5]
data11[6] <= regfilepipe:inst26.data11[6]
data11[7] <= regfilepipe:inst26.data11[7]
data22[0] <= regfilepipe:inst26.data22[0]
data22[1] <= regfilepipe:inst26.data22[1]
data22[2] <= regfilepipe:inst26.data22[2]
data22[3] <= regfilepipe:inst26.data22[3]
data22[4] <= regfilepipe:inst26.data22[4]
data22[5] <= regfilepipe:inst26.data22[5]
data22[6] <= regfilepipe:inst26.data22[6]
data22[7] <= regfilepipe:inst26.data22[7]
hazardop[0] <= regfilepipe:inst26.op[0]
hazardop[1] <= regfilepipe:inst26.op[1]
hazardop[2] <= regfilepipe:inst26.op[2]
hazardop[3] <= regfilepipe:inst26.op[3]
hazardop[4] <= regfilepipe:inst26.op[4]
hazardop[5] <= regfilepipe:inst26.op[5]
instr[0] <= fetchstore:inst1.instrout[0]
instr[1] <= fetchstore:inst1.instrout[1]
instr[2] <= fetchstore:inst1.instrout[2]
instr[3] <= fetchstore:inst1.instrout[3]
instr[4] <= fetchstore:inst1.instrout[4]
instr[5] <= fetchstore:inst1.instrout[5]
instr[6] <= fetchstore:inst1.instrout[6]
instr[7] <= fetchstore:inst1.instrout[7]
instr[8] <= fetchstore:inst1.instrout[8]
instr[9] <= fetchstore:inst1.instrout[9]
instr[10] <= fetchstore:inst1.instrout[10]
instr[11] <= fetchstore:inst1.instrout[11]
instr[12] <= fetchstore:inst1.instrout[12]
instr[13] <= fetchstore:inst1.instrout[13]
instr[14] <= fetchstore:inst1.instrout[14]
instr[15] <= fetchstore:inst1.instrout[15]
instr[16] <= fetchstore:inst1.instrout[16]
instr[17] <= fetchstore:inst1.instrout[17]
instr[18] <= fetchstore:inst1.instrout[18]
instr[19] <= fetchstore:inst1.instrout[19]
instr[20] <= fetchstore:inst1.instrout[20]
instr[21] <= fetchstore:inst1.instrout[21]
instr[22] <= fetchstore:inst1.instrout[22]
instr[23] <= fetchstore:inst1.instrout[23]
instr[24] <= fetchstore:inst1.instrout[24]
instr[25] <= fetchstore:inst1.instrout[25]
instr[26] <= fetchstore:inst1.instrout[26]
instr[27] <= fetchstore:inst1.instrout[27]
instr[28] <= fetchstore:inst1.instrout[28]
instr[29] <= fetchstore:inst1.instrout[29]
instr[30] <= fetchstore:inst1.instrout[30]
instr[31] <= fetchstore:inst1.instrout[31]
op[0] <= Mem_WB:inst5.pevOp[0]
op[1] <= Mem_WB:inst5.pevOp[1]
op[2] <= Mem_WB:inst5.pevOp[2]
op[3] <= Mem_WB:inst5.pevOp[3]
op[4] <= Mem_WB:inst5.pevOp[4]
op[5] <= Mem_WB:inst5.pevOp[5]
op2[0] <= ID_Ex:inst3.op2[0]
op2[1] <= ID_Ex:inst3.op2[1]
op2[2] <= ID_Ex:inst3.op2[2]
op2[3] <= ID_Ex:inst3.op2[3]
op2[4] <= ID_Ex:inst3.op2[4]
op2[5] <= ID_Ex:inst3.op2[5]
pcplus4[0] <= fetchstore:inst1.pcout[0]
pcplus4[1] <= fetchstore:inst1.pcout[1]
pcplus4[2] <= fetchstore:inst1.pcout[2]
pcplus4[3] <= fetchstore:inst1.pcout[3]
pcplus4[4] <= fetchstore:inst1.pcout[4]
pcplus4[5] <= fetchstore:inst1.pcout[5]
pcplus4[6] <= fetchstore:inst1.pcout[6]
pcplus4[7] <= fetchstore:inst1.pcout[7]
rd1[0] <= Mem_WB:inst5.rd2[0]
rd1[1] <= Mem_WB:inst5.rd2[1]
rd1[2] <= Mem_WB:inst5.rd2[2]
rd1[3] <= Mem_WB:inst5.rd2[3]
rd1[4] <= Mem_WB:inst5.rd2[4]
result[0] <= lpm_mux0:inst10.result[0]
result[1] <= lpm_mux0:inst10.result[1]
result[2] <= lpm_mux0:inst10.result[2]
result[3] <= lpm_mux0:inst10.result[3]
result[4] <= lpm_mux0:inst10.result[4]
result[5] <= lpm_mux0:inst10.result[5]
result[6] <= lpm_mux0:inst10.result[6]
result[7] <= lpm_mux0:inst10.result[7]
result2[0] <= Mem_WB:inst5.4addr[0]
result2[1] <= Mem_WB:inst5.4addr[1]
result2[2] <= Mem_WB:inst5.4addr[2]
result2[3] <= Mem_WB:inst5.4addr[3]
result2[4] <= Mem_WB:inst5.4addr[4]
result2[5] <= Mem_WB:inst5.4addr[5]
result2[6] <= Mem_WB:inst5.4addr[6]
result2[7] <= Mem_WB:inst5.4addr[7]
resultFromMem[0] <= lpm_ram_dq1:inst13.q[0]
resultFromMem[1] <= lpm_ram_dq1:inst13.q[1]
resultFromMem[2] <= lpm_ram_dq1:inst13.q[2]
resultFromMem[3] <= lpm_ram_dq1:inst13.q[3]
resultFromMem[4] <= lpm_ram_dq1:inst13.q[4]
resultFromMem[5] <= lpm_ram_dq1:inst13.q[5]
resultFromMem[6] <= lpm_ram_dq1:inst13.q[6]
resultFromMem[7] <= lpm_ram_dq1:inst13.q[7]
rs2[0] <= ID_Ex:inst3.a[0]
rs2[1] <= ID_Ex:inst3.a[1]
rs2[2] <= ID_Ex:inst3.a[2]
rs2[3] <= ID_Ex:inst3.a[3]
rs2[4] <= ID_Ex:inst3.a[4]
rt1[0] <= Mem_WB:inst5.rt2[0]
rt1[1] <= Mem_WB:inst5.rt2[1]
rt1[2] <= Mem_WB:inst5.rt2[2]
rt1[3] <= Mem_WB:inst5.rt2[3]
rt1[4] <= Mem_WB:inst5.rt2[4]
rt2[0] <= ID_Ex:inst3.2b[0]
rt2[1] <= ID_Ex:inst3.2b[1]
rt2[2] <= ID_Ex:inst3.2b[2]
rt2[3] <= ID_Ex:inst3.2b[3]
rt2[4] <= ID_Ex:inst3.2b[4]
truncate[0] <= regfilepipe:inst26.truncate[0]
truncate[1] <= regfilepipe:inst26.truncate[1]
truncate[2] <= regfilepipe:inst26.truncate[2]
truncate[3] <= regfilepipe:inst26.truncate[3]
truncate[4] <= regfilepipe:inst26.truncate[4]
truncate[5] <= regfilepipe:inst26.truncate[5]
truncate[6] <= regfilepipe:inst26.truncate[6]
truncate[7] <= regfilepipe:inst26.truncate[7]


|proj2|regfilepipe:inst26
memwr <= decoder:inst.memwr
RESET => decoder:inst.reset
RESET => regfile:inst5.RESET
regwr => prehazard:inst7.regwr
instr[0] => splitter:inst1.instr[0]
instr[1] => splitter:inst1.instr[1]
instr[2] => splitter:inst1.instr[2]
instr[3] => splitter:inst1.instr[3]
instr[4] => splitter:inst1.instr[4]
instr[5] => splitter:inst1.instr[5]
instr[6] => splitter:inst1.instr[6]
instr[7] => splitter:inst1.instr[7]
instr[8] => splitter:inst1.instr[8]
instr[9] => splitter:inst1.instr[9]
instr[10] => splitter:inst1.instr[10]
instr[11] => splitter:inst1.instr[11]
instr[12] => splitter:inst1.instr[12]
instr[13] => splitter:inst1.instr[13]
instr[14] => splitter:inst1.instr[14]
instr[15] => splitter:inst1.instr[15]
instr[16] => splitter:inst1.instr[16]
instr[17] => splitter:inst1.instr[17]
instr[18] => splitter:inst1.instr[18]
instr[19] => splitter:inst1.instr[19]
instr[20] => splitter:inst1.instr[20]
instr[21] => splitter:inst1.instr[21]
instr[22] => splitter:inst1.instr[22]
instr[23] => splitter:inst1.instr[23]
instr[24] => splitter:inst1.instr[24]
instr[25] => splitter:inst1.instr[25]
instr[26] => splitter:inst1.instr[26]
instr[27] => splitter:inst1.instr[27]
instr[28] => splitter:inst1.instr[28]
instr[29] => splitter:inst1.instr[29]
instr[30] => splitter:inst1.instr[30]
instr[31] => splitter:inst1.instr[31]
ALUresult[0] => prehazard:inst7.aluResult[0]
ALUresult[1] => prehazard:inst7.aluResult[1]
ALUresult[2] => prehazard:inst7.aluResult[2]
ALUresult[3] => prehazard:inst7.aluResult[3]
ALUresult[4] => prehazard:inst7.aluResult[4]
ALUresult[5] => prehazard:inst7.aluResult[5]
ALUresult[6] => prehazard:inst7.aluResult[6]
ALUresult[7] => prehazard:inst7.aluResult[7]
borc[0] => prehazard:inst7.borc[0]
borc[1] => prehazard:inst7.borc[1]
borc[2] => prehazard:inst7.borc[2]
borc[3] => prehazard:inst7.borc[3]
borc[4] => prehazard:inst7.borc[4]
EN_C => regfile:inst5.EN_C
CLK => inst2.IN0
CLK => lpm_dff4:inst11.clock
C_addr[0] => regfile:inst5.C_addr[0]
C_addr[1] => regfile:inst5.C_addr[1]
C_addr[2] => regfile:inst5.C_addr[2]
C_addr[3] => regfile:inst5.C_addr[3]
C_addr[4] => regfile:inst5.C_addr[4]
C_in[0] => regfile:inst5.C_in[0]
C_in[1] => regfile:inst5.C_in[1]
C_in[2] => regfile:inst5.C_in[2]
C_in[3] => regfile:inst5.C_in[3]
C_in[4] => regfile:inst5.C_in[4]
C_in[5] => regfile:inst5.C_in[5]
C_in[6] => regfile:inst5.C_in[6]
C_in[7] => regfile:inst5.C_in[7]
memtoreg <= decoder:inst.memtoreg
memrd <= decoder:inst.memrd
alusrc <= decoder:inst.alusrc
regdst <= decoder:inst.regdst
clock <= inst2.DB_MAX_OUTPUT_PORT_TYPE
jal <= decoder:inst.jal
jsel <= hazard:inst19.jsel
bsel <= hazard:inst19.bsel
jrsel <= hazard:inst19.jrsel
regwr1 <= decoder:inst.regwr
diff <= hazard:inst19.diff
a[0] <= splitter:inst1.a[0]
a[1] <= splitter:inst1.a[1]
a[2] <= splitter:inst1.a[2]
a[3] <= splitter:inst1.a[3]
a[4] <= splitter:inst1.a[4]
A_out[0] <= regfile:inst5.A_out[0]
A_out[1] <= regfile:inst5.A_out[1]
A_out[2] <= regfile:inst5.A_out[2]
A_out[3] <= regfile:inst5.A_out[3]
A_out[4] <= regfile:inst5.A_out[4]
A_out[5] <= regfile:inst5.A_out[5]
A_out[6] <= regfile:inst5.A_out[6]
A_out[7] <= regfile:inst5.A_out[7]
aluop[0] <= decoder:inst.aluop[0]
aluop[1] <= decoder:inst.aluop[1]
aluop[2] <= decoder:inst.aluop[2]
b[0] <= splitter:inst1.b[0]
b[1] <= splitter:inst1.b[1]
b[2] <= splitter:inst1.b[2]
b[3] <= splitter:inst1.b[3]
b[4] <= splitter:inst1.b[4]
B_out[0] <= regfile:inst5.B_out[0]
B_out[1] <= regfile:inst5.B_out[1]
B_out[2] <= regfile:inst5.B_out[2]
B_out[3] <= regfile:inst5.B_out[3]
B_out[4] <= regfile:inst5.B_out[4]
B_out[5] <= regfile:inst5.B_out[5]
B_out[6] <= regfile:inst5.B_out[6]
B_out[7] <= regfile:inst5.B_out[7]
branchadd[0] <= lpm_add_sub1:inst3.result[0]
branchadd[1] <= lpm_add_sub1:inst3.result[1]
branchadd[2] <= lpm_add_sub1:inst3.result[2]
branchadd[3] <= lpm_add_sub1:inst3.result[3]
branchadd[4] <= lpm_add_sub1:inst3.result[4]
branchadd[5] <= lpm_add_sub1:inst3.result[5]
branchadd[6] <= lpm_add_sub1:inst3.result[6]
branchadd[7] <= lpm_add_sub1:inst3.result[7]
PCplus4in[0] => lpm_add_sub1:inst3.dataa[0]
PCplus4in[0] => PCplus4out[0].DATAIN
PCplus4in[1] => lpm_add_sub1:inst3.dataa[1]
PCplus4in[1] => PCplus4out[1].DATAIN
PCplus4in[2] => lpm_add_sub1:inst3.dataa[2]
PCplus4in[2] => PCplus4out[2].DATAIN
PCplus4in[3] => lpm_add_sub1:inst3.dataa[3]
PCplus4in[3] => PCplus4out[3].DATAIN
PCplus4in[4] => lpm_add_sub1:inst3.dataa[4]
PCplus4in[4] => PCplus4out[4].DATAIN
PCplus4in[5] => lpm_add_sub1:inst3.dataa[5]
PCplus4in[5] => PCplus4out[5].DATAIN
PCplus4in[6] => lpm_add_sub1:inst3.dataa[6]
PCplus4in[6] => PCplus4out[6].DATAIN
PCplus4in[7] => lpm_add_sub1:inst3.dataa[7]
PCplus4in[7] => PCplus4out[7].DATAIN
btype[0] <= decoder:inst.btype[0]
btype[1] <= decoder:inst.btype[1]
c[0] <= splitter:inst1.c[0]
c[1] <= splitter:inst1.c[1]
c[2] <= splitter:inst1.c[2]
c[3] <= splitter:inst1.c[3]
c[4] <= splitter:inst1.c[4]
data11[0] <= prehazard:inst7.data1[0]
data11[1] <= prehazard:inst7.data1[1]
data11[2] <= prehazard:inst7.data1[2]
data11[3] <= prehazard:inst7.data1[3]
data11[4] <= prehazard:inst7.data1[4]
data11[5] <= prehazard:inst7.data1[5]
data11[6] <= prehazard:inst7.data1[6]
data11[7] <= prehazard:inst7.data1[7]
data22[0] <= prehazard:inst7.data2[0]
data22[1] <= prehazard:inst7.data2[1]
data22[2] <= prehazard:inst7.data2[2]
data22[3] <= prehazard:inst7.data2[3]
data22[4] <= prehazard:inst7.data2[4]
data22[5] <= prehazard:inst7.data2[5]
data22[6] <= prehazard:inst7.data2[6]
data22[7] <= prehazard:inst7.data2[7]
jadd[0] <= lpm_clshift0:inst4.result[0]
jadd[1] <= lpm_clshift0:inst4.result[1]
jadd[2] <= lpm_clshift0:inst4.result[2]
jadd[3] <= lpm_clshift0:inst4.result[3]
jadd[4] <= lpm_clshift0:inst4.result[4]
jadd[5] <= lpm_clshift0:inst4.result[5]
jadd[6] <= lpm_clshift0:inst4.result[6]
jadd[7] <= lpm_clshift0:inst4.result[7]
op[0] <= splitter:inst1.op[0]
op[1] <= splitter:inst1.op[1]
op[2] <= splitter:inst1.op[2]
op[3] <= splitter:inst1.op[3]
op[4] <= splitter:inst1.op[4]
op[5] <= splitter:inst1.op[5]
PCplus4out[0] <= PCplus4in[0].DB_MAX_OUTPUT_PORT_TYPE
PCplus4out[1] <= PCplus4in[1].DB_MAX_OUTPUT_PORT_TYPE
PCplus4out[2] <= PCplus4in[2].DB_MAX_OUTPUT_PORT_TYPE
PCplus4out[3] <= PCplus4in[3].DB_MAX_OUTPUT_PORT_TYPE
PCplus4out[4] <= PCplus4in[4].DB_MAX_OUTPUT_PORT_TYPE
PCplus4out[5] <= PCplus4in[5].DB_MAX_OUTPUT_PORT_TYPE
PCplus4out[6] <= PCplus4in[6].DB_MAX_OUTPUT_PORT_TYPE
PCplus4out[7] <= PCplus4in[7].DB_MAX_OUTPUT_PORT_TYPE
truncate[0] <= truncate:inst16.out[0]
truncate[1] <= truncate:inst16.out[1]
truncate[2] <= truncate:inst16.out[2]
truncate[3] <= truncate:inst16.out[3]
truncate[4] <= truncate:inst16.out[4]
truncate[5] <= truncate:inst16.out[5]
truncate[6] <= truncate:inst16.out[6]
truncate[7] <= truncate:inst16.out[7]


|proj2|regfilepipe:inst26|decoder:inst
reset => always0~0.IN1
op[0] => Equal3.IN17
op[0] => WideNor4.IN5
op[0] => WideNor3.IN5
op[0] => WideNor2.IN5
op[0] => Equal2.IN17
op[0] => Equal1.IN17
op[0] => WideNor0.IN5
op[0] => Equal0.IN17
op[0] => WideNor6.IN5
op[0] => WideNor5.IN5
op[0] => WideNor1.IN5
op[1] => Equal3.IN16
op[1] => WideNor6.IN4
op[1] => WideNor5.IN4
op[1] => WideNor4.IN4
op[1] => WideNor2.IN4
op[1] => Equal2.IN16
op[1] => Equal1.IN16
op[1] => WideNor0.IN4
op[1] => Equal0.IN16
op[1] => WideNor3.IN4
op[1] => WideNor1.IN4
op[2] => Equal3.IN15
op[2] => WideNor5.IN3
op[2] => WideNor3.IN3
op[2] => WideNor2.IN3
op[2] => Equal2.IN15
op[2] => Equal1.IN15
op[2] => WideNor0.IN3
op[2] => Equal0.IN15
op[2] => WideNor6.IN3
op[2] => WideNor4.IN3
op[2] => WideNor1.IN3
op[3] => Equal3.IN14
op[3] => WideNor5.IN2
op[3] => WideNor1.IN2
op[3] => Equal2.IN14
op[3] => Equal1.IN14
op[3] => WideNor0.IN2
op[3] => Equal0.IN14
op[3] => WideNor6.IN2
op[3] => WideNor4.IN2
op[3] => WideNor3.IN2
op[3] => WideNor2.IN2
op[4] => Equal3.IN13
op[4] => WideNor4.IN1
op[4] => WideNor3.IN1
op[4] => WideNor2.IN1
op[4] => WideNor1.IN1
op[4] => Equal2.IN13
op[4] => Equal1.IN13
op[4] => WideNor0.IN1
op[4] => Equal0.IN13
op[4] => WideNor6.IN1
op[4] => WideNor5.IN1
op[5] => Equal3.IN12
op[5] => WideNor4.IN0
op[5] => WideNor3.IN0
op[5] => WideNor2.IN0
op[5] => Equal2.IN12
op[5] => Equal1.IN12
op[5] => Equal0.IN12
op[5] => WideNor6.IN0
op[5] => WideNor5.IN0
op[5] => WideNor1.IN0
op[5] => WideNor0.IN0
func[0] => Equal3.IN23
func[0] => Equal2.IN23
func[0] => Equal1.IN23
func[0] => Equal0.IN23
func[1] => Equal3.IN22
func[1] => Equal2.IN22
func[1] => Equal1.IN22
func[1] => Equal0.IN22
func[2] => Equal3.IN21
func[2] => Equal2.IN21
func[2] => Equal1.IN21
func[2] => Equal0.IN21
func[3] => Equal3.IN20
func[3] => Equal2.IN20
func[3] => Equal1.IN20
func[3] => Equal0.IN20
func[4] => Equal3.IN19
func[4] => Equal2.IN19
func[4] => Equal1.IN19
func[4] => Equal0.IN19
func[5] => Equal3.IN18
func[5] => Equal2.IN18
func[5] => Equal1.IN18
func[5] => Equal0.IN18
aluop[0] <= aluop[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= aluop[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluop[2] <= <GND>
memwr <= memwr$latch.DB_MAX_OUTPUT_PORT_TYPE
memtoreg <= memtoreg$latch.DB_MAX_OUTPUT_PORT_TYPE
memrd <= memrd$latch.DB_MAX_OUTPUT_PORT_TYPE
alusrc <= alusrc$latch.DB_MAX_OUTPUT_PORT_TYPE
btype[0] <= btype[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
btype[1] <= btype[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
regdst <= regdst$latch.DB_MAX_OUTPUT_PORT_TYPE
regwr <= regwr$latch.DB_MAX_OUTPUT_PORT_TYPE
jal <= jal$latch.DB_MAX_OUTPUT_PORT_TYPE
stall => always0~0.IN0


|proj2|regfilepipe:inst26|lpm_dff4:inst11
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|regfilepipe:inst26|lpm_dff4:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|hazard:inst19
data1[0] => Add0.IN16
data1[1] => Add0.IN15
data1[2] => Add0.IN14
data1[3] => Add0.IN13
data1[4] => Add0.IN12
data1[5] => Add0.IN11
data1[6] => Add0.IN10
data1[7] => Add0.IN9
data2[0] => Add0.IN8
data2[1] => Add0.IN7
data2[2] => Add0.IN6
data2[3] => Add0.IN5
data2[4] => Add0.IN4
data2[5] => Add0.IN3
data2[6] => Add0.IN2
data2[7] => Add0.IN1
jsel <= jsel~1.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Decoder0.IN5
op[1] => Decoder0.IN4
op[2] => Decoder0.IN3
op[3] => Decoder0.IN2
op[4] => Decoder0.IN1
op[5] => Decoder0.IN0
func[0] => Equal1.IN1
func[1] => Equal1.IN2
func[2] => Equal1.IN3
func[3] => Equal1.IN0
func[4] => Equal1.IN4
func[5] => Equal1.IN5
bsel <= bsel~1.DB_MAX_OUTPUT_PORT_TYPE
jrsel <= jrsel~1.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall~0.DB_MAX_OUTPUT_PORT_TYPE
diff <= diff$latch.DB_MAX_OUTPUT_PORT_TYPE
stallin => jsel~1.OUTPUTSELECT
stallin => jrsel~1.OUTPUTSELECT
stallin => stall~0.OUTPUTSELECT
stallin => bsel~1.OUTPUTSELECT
stallin => diff~0.IN1


|proj2|regfilepipe:inst26|prehazard:inst7
regwr => data2~15.OUTPUTSELECT
regwr => data2~14.OUTPUTSELECT
regwr => data2~13.OUTPUTSELECT
regwr => data2~12.OUTPUTSELECT
regwr => data2~11.OUTPUTSELECT
regwr => data2~10.OUTPUTSELECT
regwr => data2~9.OUTPUTSELECT
regwr => data2~8.OUTPUTSELECT
regwr => data1~15.OUTPUTSELECT
regwr => data1~14.OUTPUTSELECT
regwr => data1~13.OUTPUTSELECT
regwr => data1~12.OUTPUTSELECT
regwr => data1~11.OUTPUTSELECT
regwr => data1~10.OUTPUTSELECT
regwr => data1~9.OUTPUTSELECT
regwr => data1~8.OUTPUTSELECT
borc[0] => Equal1.IN4
borc[0] => Equal0.IN4
borc[1] => Equal1.IN3
borc[1] => Equal0.IN3
borc[2] => Equal1.IN2
borc[2] => Equal0.IN2
borc[3] => Equal1.IN1
borc[3] => Equal0.IN1
borc[4] => Equal1.IN0
borc[4] => Equal0.IN0
aluResult[0] => data2~7.DATAB
aluResult[0] => data1~7.DATAB
aluResult[1] => data2~6.DATAB
aluResult[1] => data1~6.DATAB
aluResult[2] => data2~5.DATAB
aluResult[2] => data1~5.DATAB
aluResult[3] => data2~4.DATAB
aluResult[3] => data1~4.DATAB
aluResult[4] => data2~3.DATAB
aluResult[4] => data1~3.DATAB
aluResult[5] => data2~2.DATAB
aluResult[5] => data1~2.DATAB
aluResult[6] => data2~1.DATAB
aluResult[6] => data1~1.DATAB
aluResult[7] => data2~0.DATAB
aluResult[7] => data1~0.DATAB
rs[0] => data1~15.DATAA
rs[0] => data2~7.DATAA
rs[0] => data1~7.DATAA
rs[1] => data1~14.DATAA
rs[1] => data2~6.DATAA
rs[1] => data1~6.DATAA
rs[2] => data1~13.DATAA
rs[2] => data2~5.DATAA
rs[2] => data1~5.DATAA
rs[3] => data1~12.DATAA
rs[3] => data2~4.DATAA
rs[3] => data1~4.DATAA
rs[4] => data1~11.DATAA
rs[4] => data2~3.DATAA
rs[4] => data1~3.DATAA
rs[5] => data1~10.DATAA
rs[5] => data2~2.DATAA
rs[5] => data1~2.DATAA
rs[6] => data1~9.DATAA
rs[6] => data2~1.DATAA
rs[6] => data1~1.DATAA
rs[7] => data1~8.DATAA
rs[7] => data2~0.DATAA
rs[7] => data1~0.DATAA
rt[0] => data2~15.DATAA
rt[1] => data2~14.DATAA
rt[2] => data2~13.DATAA
rt[3] => data2~12.DATAA
rt[4] => data2~11.DATAA
rt[5] => data2~10.DATAA
rt[6] => data2~9.DATAA
rt[7] => data2~8.DATAA
a[0] => Equal0.IN9
a[1] => Equal0.IN8
a[2] => Equal0.IN7
a[3] => Equal0.IN6
a[4] => Equal0.IN5
b[0] => Equal1.IN9
b[1] => Equal1.IN8
b[2] => Equal1.IN7
b[3] => Equal1.IN6
b[4] => Equal1.IN5
data1[0] <= data1~15.DB_MAX_OUTPUT_PORT_TYPE
data1[1] <= data1~14.DB_MAX_OUTPUT_PORT_TYPE
data1[2] <= data1~13.DB_MAX_OUTPUT_PORT_TYPE
data1[3] <= data1~12.DB_MAX_OUTPUT_PORT_TYPE
data1[4] <= data1~11.DB_MAX_OUTPUT_PORT_TYPE
data1[5] <= data1~10.DB_MAX_OUTPUT_PORT_TYPE
data1[6] <= data1~9.DB_MAX_OUTPUT_PORT_TYPE
data1[7] <= data1~8.DB_MAX_OUTPUT_PORT_TYPE
data2[0] <= data2~15.DB_MAX_OUTPUT_PORT_TYPE
data2[1] <= data2~14.DB_MAX_OUTPUT_PORT_TYPE
data2[2] <= data2~13.DB_MAX_OUTPUT_PORT_TYPE
data2[3] <= data2~12.DB_MAX_OUTPUT_PORT_TYPE
data2[4] <= data2~11.DB_MAX_OUTPUT_PORT_TYPE
data2[5] <= data2~10.DB_MAX_OUTPUT_PORT_TYPE
data2[6] <= data2~9.DB_MAX_OUTPUT_PORT_TYPE
data2[7] <= data2~8.DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|splitter:inst1
op[0] <= instr[26].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= instr[27].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= instr[28].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= instr[29].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= instr[30].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= instr[31].DB_MAX_OUTPUT_PORT_TYPE
a[0] <= instr[21].DB_MAX_OUTPUT_PORT_TYPE
a[1] <= instr[22].DB_MAX_OUTPUT_PORT_TYPE
a[2] <= instr[23].DB_MAX_OUTPUT_PORT_TYPE
a[3] <= instr[24].DB_MAX_OUTPUT_PORT_TYPE
a[4] <= instr[25].DB_MAX_OUTPUT_PORT_TYPE
b[0] <= instr[16].DB_MAX_OUTPUT_PORT_TYPE
b[1] <= instr[17].DB_MAX_OUTPUT_PORT_TYPE
b[2] <= instr[18].DB_MAX_OUTPUT_PORT_TYPE
b[3] <= instr[19].DB_MAX_OUTPUT_PORT_TYPE
b[4] <= instr[20].DB_MAX_OUTPUT_PORT_TYPE
c[0] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
c[1] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
c[4] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
d[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
func[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
func[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
func[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
func[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
func[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
func[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
instr[0] => func[0].DATAIN
instr[0] => d[0].DATAIN
instr[1] => func[1].DATAIN
instr[1] => d[1].DATAIN
instr[2] => func[2].DATAIN
instr[2] => d[2].DATAIN
instr[3] => func[3].DATAIN
instr[3] => d[3].DATAIN
instr[4] => func[4].DATAIN
instr[4] => d[4].DATAIN
instr[5] => func[5].DATAIN
instr[5] => d[5].DATAIN
instr[6] => d[6].DATAIN
instr[7] => d[7].DATAIN
instr[8] => d[8].DATAIN
instr[9] => d[9].DATAIN
instr[10] => d[10].DATAIN
instr[11] => c[0].DATAIN
instr[11] => d[11].DATAIN
instr[12] => c[1].DATAIN
instr[12] => d[12].DATAIN
instr[13] => c[2].DATAIN
instr[13] => d[13].DATAIN
instr[14] => c[3].DATAIN
instr[14] => d[14].DATAIN
instr[15] => c[4].DATAIN
instr[15] => d[15].DATAIN
instr[16] => b[0].DATAIN
instr[17] => b[1].DATAIN
instr[18] => b[2].DATAIN
instr[19] => b[3].DATAIN
instr[20] => b[4].DATAIN
instr[21] => a[0].DATAIN
instr[22] => a[1].DATAIN
instr[23] => a[2].DATAIN
instr[24] => a[3].DATAIN
instr[25] => a[4].DATAIN
instr[26] => op[0].DATAIN
instr[27] => op[1].DATAIN
instr[28] => op[2].DATAIN
instr[29] => op[3].DATAIN
instr[30] => op[4].DATAIN
instr[31] => op[5].DATAIN


|proj2|regfilepipe:inst26|regfile:inst5
A_out[0] <= lpm_mux2:inst27.result[0]
A_out[1] <= lpm_mux2:inst27.result[1]
A_out[2] <= lpm_mux2:inst27.result[2]
A_out[3] <= lpm_mux2:inst27.result[3]
A_out[4] <= lpm_mux2:inst27.result[4]
A_out[5] <= lpm_mux2:inst27.result[5]
A_out[6] <= lpm_mux2:inst27.result[6]
A_out[7] <= lpm_mux2:inst27.result[7]
CLK => lpm_dff3:zero.clock
CLK => lpm_dff3:t2.clock
CLK => lpm_dff3:t3.clock
CLK => lpm_dff3:t4.clock
CLK => lpm_dff3:t5.clock
CLK => lpm_dff3:t6.clock
CLK => lpm_dff3:t7.clock
CLK => lpm_dff3:s0.clock
CLK => lpm_dff3:s1.clock
CLK => lpm_dff3:s2.clock
CLK => lpm_dff3:s3.clock
CLK => lpm_dff3:at.clock
CLK => lpm_dff3:s4.clock
CLK => lpm_dff3:s5.clock
CLK => lpm_dff3:s6.clock
CLK => lpm_dff3:s7.clock
CLK => lpm_dff3:t8.clock
CLK => lpm_dff3:t9.clock
CLK => lpm_dff3:k0.clock
CLK => lpm_dff3:k1.clock
CLK => lpm_dff3:gp.clock
CLK => lpm_dff3:sp.clock
CLK => lpm_dff3:v0.clock
CLK => lpm_dff3:fp.clock
CLK => lpm_dff3:ra.clock
CLK => lpm_dff3:v1.clock
CLK => lpm_dff3:a0.clock
CLK => lpm_dff3:a1.clock
CLK => lpm_dff3:a2.clock
CLK => lpm_dff3:a3.clock
CLK => lpm_dff3:t0.clock
CLK => lpm_dff3:t1.clock
EN_C => lpm_decode1:inst.enable
C_addr[0] => lpm_decode1:inst.data[0]
C_addr[1] => lpm_decode1:inst.data[1]
C_addr[2] => lpm_decode1:inst.data[2]
C_addr[3] => lpm_decode1:inst.data[3]
C_addr[4] => lpm_decode1:inst.data[4]
RESET => lpm_dff3:zero.aload
RESET => lpm_dff3:t2.aload
RESET => lpm_mux3:inst25.sel
RESET => lpm_dff3:t3.aload
RESET => lpm_dff3:t4.aload
RESET => lpm_dff3:t5.aload
RESET => lpm_dff3:t6.aload
RESET => lpm_dff3:t7.aload
RESET => lpm_dff3:s0.aload
RESET => lpm_dff3:s1.aload
RESET => lpm_dff3:s2.aload
RESET => lpm_dff3:s3.aload
RESET => lpm_dff3:at.aload
RESET => lpm_dff3:s4.aload
RESET => lpm_dff3:s5.aload
RESET => lpm_dff3:s6.aload
RESET => lpm_dff3:s7.aload
RESET => lpm_dff3:t8.aload
RESET => lpm_dff3:t9.aload
RESET => lpm_dff3:k0.aload
RESET => lpm_dff3:k1.aload
RESET => lpm_dff3:gp.aload
RESET => lpm_dff3:sp.aload
RESET => lpm_dff3:v0.aload
RESET => lpm_dff3:fp.aload
RESET => lpm_dff3:ra.aload
RESET => lpm_dff3:v1.aload
RESET => lpm_dff3:a0.aload
RESET => lpm_dff3:a1.aload
RESET => lpm_dff3:a2.aload
RESET => lpm_dff3:a3.aload
RESET => lpm_dff3:t0.aload
RESET => lpm_dff3:t1.aload
C_in[0] => lpm_mux3:inst25.data0x[0]
C_in[1] => lpm_mux3:inst25.data0x[1]
C_in[2] => lpm_mux3:inst25.data0x[2]
C_in[3] => lpm_mux3:inst25.data0x[3]
C_in[4] => lpm_mux3:inst25.data0x[4]
C_in[5] => lpm_mux3:inst25.data0x[5]
C_in[6] => lpm_mux3:inst25.data0x[6]
C_in[7] => lpm_mux3:inst25.data0x[7]
A_addr[0] => lpm_mux2:inst27.sel[0]
A_addr[1] => lpm_mux2:inst27.sel[1]
A_addr[2] => lpm_mux2:inst27.sel[2]
A_addr[3] => lpm_mux2:inst27.sel[3]
A_addr[4] => lpm_mux2:inst27.sel[4]
B_out[0] <= lpm_mux2:inst28.result[0]
B_out[1] <= lpm_mux2:inst28.result[1]
B_out[2] <= lpm_mux2:inst28.result[2]
B_out[3] <= lpm_mux2:inst28.result[3]
B_out[4] <= lpm_mux2:inst28.result[4]
B_out[5] <= lpm_mux2:inst28.result[5]
B_out[6] <= lpm_mux2:inst28.result[6]
B_out[7] <= lpm_mux2:inst28.result[7]
B_addr[0] => lpm_mux2:inst28.sel[0]
B_addr[1] => lpm_mux2:inst28.sel[1]
B_addr[2] => lpm_mux2:inst28.sel[2]
B_addr[3] => lpm_mux2:inst28.sel[3]
B_addr[4] => lpm_mux2:inst28.sel[4]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_mux2:inst27
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data10x[0] => lpm_mux:lpm_mux_component.data[10][0]
data10x[1] => lpm_mux:lpm_mux_component.data[10][1]
data10x[2] => lpm_mux:lpm_mux_component.data[10][2]
data10x[3] => lpm_mux:lpm_mux_component.data[10][3]
data10x[4] => lpm_mux:lpm_mux_component.data[10][4]
data10x[5] => lpm_mux:lpm_mux_component.data[10][5]
data10x[6] => lpm_mux:lpm_mux_component.data[10][6]
data10x[7] => lpm_mux:lpm_mux_component.data[10][7]
data11x[0] => lpm_mux:lpm_mux_component.data[11][0]
data11x[1] => lpm_mux:lpm_mux_component.data[11][1]
data11x[2] => lpm_mux:lpm_mux_component.data[11][2]
data11x[3] => lpm_mux:lpm_mux_component.data[11][3]
data11x[4] => lpm_mux:lpm_mux_component.data[11][4]
data11x[5] => lpm_mux:lpm_mux_component.data[11][5]
data11x[6] => lpm_mux:lpm_mux_component.data[11][6]
data11x[7] => lpm_mux:lpm_mux_component.data[11][7]
data12x[0] => lpm_mux:lpm_mux_component.data[12][0]
data12x[1] => lpm_mux:lpm_mux_component.data[12][1]
data12x[2] => lpm_mux:lpm_mux_component.data[12][2]
data12x[3] => lpm_mux:lpm_mux_component.data[12][3]
data12x[4] => lpm_mux:lpm_mux_component.data[12][4]
data12x[5] => lpm_mux:lpm_mux_component.data[12][5]
data12x[6] => lpm_mux:lpm_mux_component.data[12][6]
data12x[7] => lpm_mux:lpm_mux_component.data[12][7]
data13x[0] => lpm_mux:lpm_mux_component.data[13][0]
data13x[1] => lpm_mux:lpm_mux_component.data[13][1]
data13x[2] => lpm_mux:lpm_mux_component.data[13][2]
data13x[3] => lpm_mux:lpm_mux_component.data[13][3]
data13x[4] => lpm_mux:lpm_mux_component.data[13][4]
data13x[5] => lpm_mux:lpm_mux_component.data[13][5]
data13x[6] => lpm_mux:lpm_mux_component.data[13][6]
data13x[7] => lpm_mux:lpm_mux_component.data[13][7]
data14x[0] => lpm_mux:lpm_mux_component.data[14][0]
data14x[1] => lpm_mux:lpm_mux_component.data[14][1]
data14x[2] => lpm_mux:lpm_mux_component.data[14][2]
data14x[3] => lpm_mux:lpm_mux_component.data[14][3]
data14x[4] => lpm_mux:lpm_mux_component.data[14][4]
data14x[5] => lpm_mux:lpm_mux_component.data[14][5]
data14x[6] => lpm_mux:lpm_mux_component.data[14][6]
data14x[7] => lpm_mux:lpm_mux_component.data[14][7]
data15x[0] => lpm_mux:lpm_mux_component.data[15][0]
data15x[1] => lpm_mux:lpm_mux_component.data[15][1]
data15x[2] => lpm_mux:lpm_mux_component.data[15][2]
data15x[3] => lpm_mux:lpm_mux_component.data[15][3]
data15x[4] => lpm_mux:lpm_mux_component.data[15][4]
data15x[5] => lpm_mux:lpm_mux_component.data[15][5]
data15x[6] => lpm_mux:lpm_mux_component.data[15][6]
data15x[7] => lpm_mux:lpm_mux_component.data[15][7]
data16x[0] => lpm_mux:lpm_mux_component.data[16][0]
data16x[1] => lpm_mux:lpm_mux_component.data[16][1]
data16x[2] => lpm_mux:lpm_mux_component.data[16][2]
data16x[3] => lpm_mux:lpm_mux_component.data[16][3]
data16x[4] => lpm_mux:lpm_mux_component.data[16][4]
data16x[5] => lpm_mux:lpm_mux_component.data[16][5]
data16x[6] => lpm_mux:lpm_mux_component.data[16][6]
data16x[7] => lpm_mux:lpm_mux_component.data[16][7]
data17x[0] => lpm_mux:lpm_mux_component.data[17][0]
data17x[1] => lpm_mux:lpm_mux_component.data[17][1]
data17x[2] => lpm_mux:lpm_mux_component.data[17][2]
data17x[3] => lpm_mux:lpm_mux_component.data[17][3]
data17x[4] => lpm_mux:lpm_mux_component.data[17][4]
data17x[5] => lpm_mux:lpm_mux_component.data[17][5]
data17x[6] => lpm_mux:lpm_mux_component.data[17][6]
data17x[7] => lpm_mux:lpm_mux_component.data[17][7]
data18x[0] => lpm_mux:lpm_mux_component.data[18][0]
data18x[1] => lpm_mux:lpm_mux_component.data[18][1]
data18x[2] => lpm_mux:lpm_mux_component.data[18][2]
data18x[3] => lpm_mux:lpm_mux_component.data[18][3]
data18x[4] => lpm_mux:lpm_mux_component.data[18][4]
data18x[5] => lpm_mux:lpm_mux_component.data[18][5]
data18x[6] => lpm_mux:lpm_mux_component.data[18][6]
data18x[7] => lpm_mux:lpm_mux_component.data[18][7]
data19x[0] => lpm_mux:lpm_mux_component.data[19][0]
data19x[1] => lpm_mux:lpm_mux_component.data[19][1]
data19x[2] => lpm_mux:lpm_mux_component.data[19][2]
data19x[3] => lpm_mux:lpm_mux_component.data[19][3]
data19x[4] => lpm_mux:lpm_mux_component.data[19][4]
data19x[5] => lpm_mux:lpm_mux_component.data[19][5]
data19x[6] => lpm_mux:lpm_mux_component.data[19][6]
data19x[7] => lpm_mux:lpm_mux_component.data[19][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data20x[0] => lpm_mux:lpm_mux_component.data[20][0]
data20x[1] => lpm_mux:lpm_mux_component.data[20][1]
data20x[2] => lpm_mux:lpm_mux_component.data[20][2]
data20x[3] => lpm_mux:lpm_mux_component.data[20][3]
data20x[4] => lpm_mux:lpm_mux_component.data[20][4]
data20x[5] => lpm_mux:lpm_mux_component.data[20][5]
data20x[6] => lpm_mux:lpm_mux_component.data[20][6]
data20x[7] => lpm_mux:lpm_mux_component.data[20][7]
data21x[0] => lpm_mux:lpm_mux_component.data[21][0]
data21x[1] => lpm_mux:lpm_mux_component.data[21][1]
data21x[2] => lpm_mux:lpm_mux_component.data[21][2]
data21x[3] => lpm_mux:lpm_mux_component.data[21][3]
data21x[4] => lpm_mux:lpm_mux_component.data[21][4]
data21x[5] => lpm_mux:lpm_mux_component.data[21][5]
data21x[6] => lpm_mux:lpm_mux_component.data[21][6]
data21x[7] => lpm_mux:lpm_mux_component.data[21][7]
data22x[0] => lpm_mux:lpm_mux_component.data[22][0]
data22x[1] => lpm_mux:lpm_mux_component.data[22][1]
data22x[2] => lpm_mux:lpm_mux_component.data[22][2]
data22x[3] => lpm_mux:lpm_mux_component.data[22][3]
data22x[4] => lpm_mux:lpm_mux_component.data[22][4]
data22x[5] => lpm_mux:lpm_mux_component.data[22][5]
data22x[6] => lpm_mux:lpm_mux_component.data[22][6]
data22x[7] => lpm_mux:lpm_mux_component.data[22][7]
data23x[0] => lpm_mux:lpm_mux_component.data[23][0]
data23x[1] => lpm_mux:lpm_mux_component.data[23][1]
data23x[2] => lpm_mux:lpm_mux_component.data[23][2]
data23x[3] => lpm_mux:lpm_mux_component.data[23][3]
data23x[4] => lpm_mux:lpm_mux_component.data[23][4]
data23x[5] => lpm_mux:lpm_mux_component.data[23][5]
data23x[6] => lpm_mux:lpm_mux_component.data[23][6]
data23x[7] => lpm_mux:lpm_mux_component.data[23][7]
data24x[0] => lpm_mux:lpm_mux_component.data[24][0]
data24x[1] => lpm_mux:lpm_mux_component.data[24][1]
data24x[2] => lpm_mux:lpm_mux_component.data[24][2]
data24x[3] => lpm_mux:lpm_mux_component.data[24][3]
data24x[4] => lpm_mux:lpm_mux_component.data[24][4]
data24x[5] => lpm_mux:lpm_mux_component.data[24][5]
data24x[6] => lpm_mux:lpm_mux_component.data[24][6]
data24x[7] => lpm_mux:lpm_mux_component.data[24][7]
data25x[0] => lpm_mux:lpm_mux_component.data[25][0]
data25x[1] => lpm_mux:lpm_mux_component.data[25][1]
data25x[2] => lpm_mux:lpm_mux_component.data[25][2]
data25x[3] => lpm_mux:lpm_mux_component.data[25][3]
data25x[4] => lpm_mux:lpm_mux_component.data[25][4]
data25x[5] => lpm_mux:lpm_mux_component.data[25][5]
data25x[6] => lpm_mux:lpm_mux_component.data[25][6]
data25x[7] => lpm_mux:lpm_mux_component.data[25][7]
data26x[0] => lpm_mux:lpm_mux_component.data[26][0]
data26x[1] => lpm_mux:lpm_mux_component.data[26][1]
data26x[2] => lpm_mux:lpm_mux_component.data[26][2]
data26x[3] => lpm_mux:lpm_mux_component.data[26][3]
data26x[4] => lpm_mux:lpm_mux_component.data[26][4]
data26x[5] => lpm_mux:lpm_mux_component.data[26][5]
data26x[6] => lpm_mux:lpm_mux_component.data[26][6]
data26x[7] => lpm_mux:lpm_mux_component.data[26][7]
data27x[0] => lpm_mux:lpm_mux_component.data[27][0]
data27x[1] => lpm_mux:lpm_mux_component.data[27][1]
data27x[2] => lpm_mux:lpm_mux_component.data[27][2]
data27x[3] => lpm_mux:lpm_mux_component.data[27][3]
data27x[4] => lpm_mux:lpm_mux_component.data[27][4]
data27x[5] => lpm_mux:lpm_mux_component.data[27][5]
data27x[6] => lpm_mux:lpm_mux_component.data[27][6]
data27x[7] => lpm_mux:lpm_mux_component.data[27][7]
data28x[0] => lpm_mux:lpm_mux_component.data[28][0]
data28x[1] => lpm_mux:lpm_mux_component.data[28][1]
data28x[2] => lpm_mux:lpm_mux_component.data[28][2]
data28x[3] => lpm_mux:lpm_mux_component.data[28][3]
data28x[4] => lpm_mux:lpm_mux_component.data[28][4]
data28x[5] => lpm_mux:lpm_mux_component.data[28][5]
data28x[6] => lpm_mux:lpm_mux_component.data[28][6]
data28x[7] => lpm_mux:lpm_mux_component.data[28][7]
data29x[0] => lpm_mux:lpm_mux_component.data[29][0]
data29x[1] => lpm_mux:lpm_mux_component.data[29][1]
data29x[2] => lpm_mux:lpm_mux_component.data[29][2]
data29x[3] => lpm_mux:lpm_mux_component.data[29][3]
data29x[4] => lpm_mux:lpm_mux_component.data[29][4]
data29x[5] => lpm_mux:lpm_mux_component.data[29][5]
data29x[6] => lpm_mux:lpm_mux_component.data[29][6]
data29x[7] => lpm_mux:lpm_mux_component.data[29][7]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data30x[0] => lpm_mux:lpm_mux_component.data[30][0]
data30x[1] => lpm_mux:lpm_mux_component.data[30][1]
data30x[2] => lpm_mux:lpm_mux_component.data[30][2]
data30x[3] => lpm_mux:lpm_mux_component.data[30][3]
data30x[4] => lpm_mux:lpm_mux_component.data[30][4]
data30x[5] => lpm_mux:lpm_mux_component.data[30][5]
data30x[6] => lpm_mux:lpm_mux_component.data[30][6]
data30x[7] => lpm_mux:lpm_mux_component.data[30][7]
data31x[0] => lpm_mux:lpm_mux_component.data[31][0]
data31x[1] => lpm_mux:lpm_mux_component.data[31][1]
data31x[2] => lpm_mux:lpm_mux_component.data[31][2]
data31x[3] => lpm_mux:lpm_mux_component.data[31][3]
data31x[4] => lpm_mux:lpm_mux_component.data[31][4]
data31x[5] => lpm_mux:lpm_mux_component.data[31][5]
data31x[6] => lpm_mux:lpm_mux_component.data[31][6]
data31x[7] => lpm_mux:lpm_mux_component.data[31][7]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data4x[0] => lpm_mux:lpm_mux_component.data[4][0]
data4x[1] => lpm_mux:lpm_mux_component.data[4][1]
data4x[2] => lpm_mux:lpm_mux_component.data[4][2]
data4x[3] => lpm_mux:lpm_mux_component.data[4][3]
data4x[4] => lpm_mux:lpm_mux_component.data[4][4]
data4x[5] => lpm_mux:lpm_mux_component.data[4][5]
data4x[6] => lpm_mux:lpm_mux_component.data[4][6]
data4x[7] => lpm_mux:lpm_mux_component.data[4][7]
data5x[0] => lpm_mux:lpm_mux_component.data[5][0]
data5x[1] => lpm_mux:lpm_mux_component.data[5][1]
data5x[2] => lpm_mux:lpm_mux_component.data[5][2]
data5x[3] => lpm_mux:lpm_mux_component.data[5][3]
data5x[4] => lpm_mux:lpm_mux_component.data[5][4]
data5x[5] => lpm_mux:lpm_mux_component.data[5][5]
data5x[6] => lpm_mux:lpm_mux_component.data[5][6]
data5x[7] => lpm_mux:lpm_mux_component.data[5][7]
data6x[0] => lpm_mux:lpm_mux_component.data[6][0]
data6x[1] => lpm_mux:lpm_mux_component.data[6][1]
data6x[2] => lpm_mux:lpm_mux_component.data[6][2]
data6x[3] => lpm_mux:lpm_mux_component.data[6][3]
data6x[4] => lpm_mux:lpm_mux_component.data[6][4]
data6x[5] => lpm_mux:lpm_mux_component.data[6][5]
data6x[6] => lpm_mux:lpm_mux_component.data[6][6]
data6x[7] => lpm_mux:lpm_mux_component.data[6][7]
data7x[0] => lpm_mux:lpm_mux_component.data[7][0]
data7x[1] => lpm_mux:lpm_mux_component.data[7][1]
data7x[2] => lpm_mux:lpm_mux_component.data[7][2]
data7x[3] => lpm_mux:lpm_mux_component.data[7][3]
data7x[4] => lpm_mux:lpm_mux_component.data[7][4]
data7x[5] => lpm_mux:lpm_mux_component.data[7][5]
data7x[6] => lpm_mux:lpm_mux_component.data[7][6]
data7x[7] => lpm_mux:lpm_mux_component.data[7][7]
data8x[0] => lpm_mux:lpm_mux_component.data[8][0]
data8x[1] => lpm_mux:lpm_mux_component.data[8][1]
data8x[2] => lpm_mux:lpm_mux_component.data[8][2]
data8x[3] => lpm_mux:lpm_mux_component.data[8][3]
data8x[4] => lpm_mux:lpm_mux_component.data[8][4]
data8x[5] => lpm_mux:lpm_mux_component.data[8][5]
data8x[6] => lpm_mux:lpm_mux_component.data[8][6]
data8x[7] => lpm_mux:lpm_mux_component.data[8][7]
data9x[0] => lpm_mux:lpm_mux_component.data[9][0]
data9x[1] => lpm_mux:lpm_mux_component.data[9][1]
data9x[2] => lpm_mux:lpm_mux_component.data[9][2]
data9x[3] => lpm_mux:lpm_mux_component.data[9][3]
data9x[4] => lpm_mux:lpm_mux_component.data[9][4]
data9x[5] => lpm_mux:lpm_mux_component.data[9][5]
data9x[6] => lpm_mux:lpm_mux_component.data[9][6]
data9x[7] => lpm_mux:lpm_mux_component.data[9][7]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
sel[2] => lpm_mux:lpm_mux_component.sel[2]
sel[3] => lpm_mux:lpm_mux_component.sel[3]
sel[4] => lpm_mux:lpm_mux_component.sel[4]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_mux2:inst27|lpm_mux:lpm_mux_component
data[0][0] => mux_lpc:auto_generated.data[0]
data[0][1] => mux_lpc:auto_generated.data[1]
data[0][2] => mux_lpc:auto_generated.data[2]
data[0][3] => mux_lpc:auto_generated.data[3]
data[0][4] => mux_lpc:auto_generated.data[4]
data[0][5] => mux_lpc:auto_generated.data[5]
data[0][6] => mux_lpc:auto_generated.data[6]
data[0][7] => mux_lpc:auto_generated.data[7]
data[1][0] => mux_lpc:auto_generated.data[8]
data[1][1] => mux_lpc:auto_generated.data[9]
data[1][2] => mux_lpc:auto_generated.data[10]
data[1][3] => mux_lpc:auto_generated.data[11]
data[1][4] => mux_lpc:auto_generated.data[12]
data[1][5] => mux_lpc:auto_generated.data[13]
data[1][6] => mux_lpc:auto_generated.data[14]
data[1][7] => mux_lpc:auto_generated.data[15]
data[2][0] => mux_lpc:auto_generated.data[16]
data[2][1] => mux_lpc:auto_generated.data[17]
data[2][2] => mux_lpc:auto_generated.data[18]
data[2][3] => mux_lpc:auto_generated.data[19]
data[2][4] => mux_lpc:auto_generated.data[20]
data[2][5] => mux_lpc:auto_generated.data[21]
data[2][6] => mux_lpc:auto_generated.data[22]
data[2][7] => mux_lpc:auto_generated.data[23]
data[3][0] => mux_lpc:auto_generated.data[24]
data[3][1] => mux_lpc:auto_generated.data[25]
data[3][2] => mux_lpc:auto_generated.data[26]
data[3][3] => mux_lpc:auto_generated.data[27]
data[3][4] => mux_lpc:auto_generated.data[28]
data[3][5] => mux_lpc:auto_generated.data[29]
data[3][6] => mux_lpc:auto_generated.data[30]
data[3][7] => mux_lpc:auto_generated.data[31]
data[4][0] => mux_lpc:auto_generated.data[32]
data[4][1] => mux_lpc:auto_generated.data[33]
data[4][2] => mux_lpc:auto_generated.data[34]
data[4][3] => mux_lpc:auto_generated.data[35]
data[4][4] => mux_lpc:auto_generated.data[36]
data[4][5] => mux_lpc:auto_generated.data[37]
data[4][6] => mux_lpc:auto_generated.data[38]
data[4][7] => mux_lpc:auto_generated.data[39]
data[5][0] => mux_lpc:auto_generated.data[40]
data[5][1] => mux_lpc:auto_generated.data[41]
data[5][2] => mux_lpc:auto_generated.data[42]
data[5][3] => mux_lpc:auto_generated.data[43]
data[5][4] => mux_lpc:auto_generated.data[44]
data[5][5] => mux_lpc:auto_generated.data[45]
data[5][6] => mux_lpc:auto_generated.data[46]
data[5][7] => mux_lpc:auto_generated.data[47]
data[6][0] => mux_lpc:auto_generated.data[48]
data[6][1] => mux_lpc:auto_generated.data[49]
data[6][2] => mux_lpc:auto_generated.data[50]
data[6][3] => mux_lpc:auto_generated.data[51]
data[6][4] => mux_lpc:auto_generated.data[52]
data[6][5] => mux_lpc:auto_generated.data[53]
data[6][6] => mux_lpc:auto_generated.data[54]
data[6][7] => mux_lpc:auto_generated.data[55]
data[7][0] => mux_lpc:auto_generated.data[56]
data[7][1] => mux_lpc:auto_generated.data[57]
data[7][2] => mux_lpc:auto_generated.data[58]
data[7][3] => mux_lpc:auto_generated.data[59]
data[7][4] => mux_lpc:auto_generated.data[60]
data[7][5] => mux_lpc:auto_generated.data[61]
data[7][6] => mux_lpc:auto_generated.data[62]
data[7][7] => mux_lpc:auto_generated.data[63]
data[8][0] => mux_lpc:auto_generated.data[64]
data[8][1] => mux_lpc:auto_generated.data[65]
data[8][2] => mux_lpc:auto_generated.data[66]
data[8][3] => mux_lpc:auto_generated.data[67]
data[8][4] => mux_lpc:auto_generated.data[68]
data[8][5] => mux_lpc:auto_generated.data[69]
data[8][6] => mux_lpc:auto_generated.data[70]
data[8][7] => mux_lpc:auto_generated.data[71]
data[9][0] => mux_lpc:auto_generated.data[72]
data[9][1] => mux_lpc:auto_generated.data[73]
data[9][2] => mux_lpc:auto_generated.data[74]
data[9][3] => mux_lpc:auto_generated.data[75]
data[9][4] => mux_lpc:auto_generated.data[76]
data[9][5] => mux_lpc:auto_generated.data[77]
data[9][6] => mux_lpc:auto_generated.data[78]
data[9][7] => mux_lpc:auto_generated.data[79]
data[10][0] => mux_lpc:auto_generated.data[80]
data[10][1] => mux_lpc:auto_generated.data[81]
data[10][2] => mux_lpc:auto_generated.data[82]
data[10][3] => mux_lpc:auto_generated.data[83]
data[10][4] => mux_lpc:auto_generated.data[84]
data[10][5] => mux_lpc:auto_generated.data[85]
data[10][6] => mux_lpc:auto_generated.data[86]
data[10][7] => mux_lpc:auto_generated.data[87]
data[11][0] => mux_lpc:auto_generated.data[88]
data[11][1] => mux_lpc:auto_generated.data[89]
data[11][2] => mux_lpc:auto_generated.data[90]
data[11][3] => mux_lpc:auto_generated.data[91]
data[11][4] => mux_lpc:auto_generated.data[92]
data[11][5] => mux_lpc:auto_generated.data[93]
data[11][6] => mux_lpc:auto_generated.data[94]
data[11][7] => mux_lpc:auto_generated.data[95]
data[12][0] => mux_lpc:auto_generated.data[96]
data[12][1] => mux_lpc:auto_generated.data[97]
data[12][2] => mux_lpc:auto_generated.data[98]
data[12][3] => mux_lpc:auto_generated.data[99]
data[12][4] => mux_lpc:auto_generated.data[100]
data[12][5] => mux_lpc:auto_generated.data[101]
data[12][6] => mux_lpc:auto_generated.data[102]
data[12][7] => mux_lpc:auto_generated.data[103]
data[13][0] => mux_lpc:auto_generated.data[104]
data[13][1] => mux_lpc:auto_generated.data[105]
data[13][2] => mux_lpc:auto_generated.data[106]
data[13][3] => mux_lpc:auto_generated.data[107]
data[13][4] => mux_lpc:auto_generated.data[108]
data[13][5] => mux_lpc:auto_generated.data[109]
data[13][6] => mux_lpc:auto_generated.data[110]
data[13][7] => mux_lpc:auto_generated.data[111]
data[14][0] => mux_lpc:auto_generated.data[112]
data[14][1] => mux_lpc:auto_generated.data[113]
data[14][2] => mux_lpc:auto_generated.data[114]
data[14][3] => mux_lpc:auto_generated.data[115]
data[14][4] => mux_lpc:auto_generated.data[116]
data[14][5] => mux_lpc:auto_generated.data[117]
data[14][6] => mux_lpc:auto_generated.data[118]
data[14][7] => mux_lpc:auto_generated.data[119]
data[15][0] => mux_lpc:auto_generated.data[120]
data[15][1] => mux_lpc:auto_generated.data[121]
data[15][2] => mux_lpc:auto_generated.data[122]
data[15][3] => mux_lpc:auto_generated.data[123]
data[15][4] => mux_lpc:auto_generated.data[124]
data[15][5] => mux_lpc:auto_generated.data[125]
data[15][6] => mux_lpc:auto_generated.data[126]
data[15][7] => mux_lpc:auto_generated.data[127]
data[16][0] => mux_lpc:auto_generated.data[128]
data[16][1] => mux_lpc:auto_generated.data[129]
data[16][2] => mux_lpc:auto_generated.data[130]
data[16][3] => mux_lpc:auto_generated.data[131]
data[16][4] => mux_lpc:auto_generated.data[132]
data[16][5] => mux_lpc:auto_generated.data[133]
data[16][6] => mux_lpc:auto_generated.data[134]
data[16][7] => mux_lpc:auto_generated.data[135]
data[17][0] => mux_lpc:auto_generated.data[136]
data[17][1] => mux_lpc:auto_generated.data[137]
data[17][2] => mux_lpc:auto_generated.data[138]
data[17][3] => mux_lpc:auto_generated.data[139]
data[17][4] => mux_lpc:auto_generated.data[140]
data[17][5] => mux_lpc:auto_generated.data[141]
data[17][6] => mux_lpc:auto_generated.data[142]
data[17][7] => mux_lpc:auto_generated.data[143]
data[18][0] => mux_lpc:auto_generated.data[144]
data[18][1] => mux_lpc:auto_generated.data[145]
data[18][2] => mux_lpc:auto_generated.data[146]
data[18][3] => mux_lpc:auto_generated.data[147]
data[18][4] => mux_lpc:auto_generated.data[148]
data[18][5] => mux_lpc:auto_generated.data[149]
data[18][6] => mux_lpc:auto_generated.data[150]
data[18][7] => mux_lpc:auto_generated.data[151]
data[19][0] => mux_lpc:auto_generated.data[152]
data[19][1] => mux_lpc:auto_generated.data[153]
data[19][2] => mux_lpc:auto_generated.data[154]
data[19][3] => mux_lpc:auto_generated.data[155]
data[19][4] => mux_lpc:auto_generated.data[156]
data[19][5] => mux_lpc:auto_generated.data[157]
data[19][6] => mux_lpc:auto_generated.data[158]
data[19][7] => mux_lpc:auto_generated.data[159]
data[20][0] => mux_lpc:auto_generated.data[160]
data[20][1] => mux_lpc:auto_generated.data[161]
data[20][2] => mux_lpc:auto_generated.data[162]
data[20][3] => mux_lpc:auto_generated.data[163]
data[20][4] => mux_lpc:auto_generated.data[164]
data[20][5] => mux_lpc:auto_generated.data[165]
data[20][6] => mux_lpc:auto_generated.data[166]
data[20][7] => mux_lpc:auto_generated.data[167]
data[21][0] => mux_lpc:auto_generated.data[168]
data[21][1] => mux_lpc:auto_generated.data[169]
data[21][2] => mux_lpc:auto_generated.data[170]
data[21][3] => mux_lpc:auto_generated.data[171]
data[21][4] => mux_lpc:auto_generated.data[172]
data[21][5] => mux_lpc:auto_generated.data[173]
data[21][6] => mux_lpc:auto_generated.data[174]
data[21][7] => mux_lpc:auto_generated.data[175]
data[22][0] => mux_lpc:auto_generated.data[176]
data[22][1] => mux_lpc:auto_generated.data[177]
data[22][2] => mux_lpc:auto_generated.data[178]
data[22][3] => mux_lpc:auto_generated.data[179]
data[22][4] => mux_lpc:auto_generated.data[180]
data[22][5] => mux_lpc:auto_generated.data[181]
data[22][6] => mux_lpc:auto_generated.data[182]
data[22][7] => mux_lpc:auto_generated.data[183]
data[23][0] => mux_lpc:auto_generated.data[184]
data[23][1] => mux_lpc:auto_generated.data[185]
data[23][2] => mux_lpc:auto_generated.data[186]
data[23][3] => mux_lpc:auto_generated.data[187]
data[23][4] => mux_lpc:auto_generated.data[188]
data[23][5] => mux_lpc:auto_generated.data[189]
data[23][6] => mux_lpc:auto_generated.data[190]
data[23][7] => mux_lpc:auto_generated.data[191]
data[24][0] => mux_lpc:auto_generated.data[192]
data[24][1] => mux_lpc:auto_generated.data[193]
data[24][2] => mux_lpc:auto_generated.data[194]
data[24][3] => mux_lpc:auto_generated.data[195]
data[24][4] => mux_lpc:auto_generated.data[196]
data[24][5] => mux_lpc:auto_generated.data[197]
data[24][6] => mux_lpc:auto_generated.data[198]
data[24][7] => mux_lpc:auto_generated.data[199]
data[25][0] => mux_lpc:auto_generated.data[200]
data[25][1] => mux_lpc:auto_generated.data[201]
data[25][2] => mux_lpc:auto_generated.data[202]
data[25][3] => mux_lpc:auto_generated.data[203]
data[25][4] => mux_lpc:auto_generated.data[204]
data[25][5] => mux_lpc:auto_generated.data[205]
data[25][6] => mux_lpc:auto_generated.data[206]
data[25][7] => mux_lpc:auto_generated.data[207]
data[26][0] => mux_lpc:auto_generated.data[208]
data[26][1] => mux_lpc:auto_generated.data[209]
data[26][2] => mux_lpc:auto_generated.data[210]
data[26][3] => mux_lpc:auto_generated.data[211]
data[26][4] => mux_lpc:auto_generated.data[212]
data[26][5] => mux_lpc:auto_generated.data[213]
data[26][6] => mux_lpc:auto_generated.data[214]
data[26][7] => mux_lpc:auto_generated.data[215]
data[27][0] => mux_lpc:auto_generated.data[216]
data[27][1] => mux_lpc:auto_generated.data[217]
data[27][2] => mux_lpc:auto_generated.data[218]
data[27][3] => mux_lpc:auto_generated.data[219]
data[27][4] => mux_lpc:auto_generated.data[220]
data[27][5] => mux_lpc:auto_generated.data[221]
data[27][6] => mux_lpc:auto_generated.data[222]
data[27][7] => mux_lpc:auto_generated.data[223]
data[28][0] => mux_lpc:auto_generated.data[224]
data[28][1] => mux_lpc:auto_generated.data[225]
data[28][2] => mux_lpc:auto_generated.data[226]
data[28][3] => mux_lpc:auto_generated.data[227]
data[28][4] => mux_lpc:auto_generated.data[228]
data[28][5] => mux_lpc:auto_generated.data[229]
data[28][6] => mux_lpc:auto_generated.data[230]
data[28][7] => mux_lpc:auto_generated.data[231]
data[29][0] => mux_lpc:auto_generated.data[232]
data[29][1] => mux_lpc:auto_generated.data[233]
data[29][2] => mux_lpc:auto_generated.data[234]
data[29][3] => mux_lpc:auto_generated.data[235]
data[29][4] => mux_lpc:auto_generated.data[236]
data[29][5] => mux_lpc:auto_generated.data[237]
data[29][6] => mux_lpc:auto_generated.data[238]
data[29][7] => mux_lpc:auto_generated.data[239]
data[30][0] => mux_lpc:auto_generated.data[240]
data[30][1] => mux_lpc:auto_generated.data[241]
data[30][2] => mux_lpc:auto_generated.data[242]
data[30][3] => mux_lpc:auto_generated.data[243]
data[30][4] => mux_lpc:auto_generated.data[244]
data[30][5] => mux_lpc:auto_generated.data[245]
data[30][6] => mux_lpc:auto_generated.data[246]
data[30][7] => mux_lpc:auto_generated.data[247]
data[31][0] => mux_lpc:auto_generated.data[248]
data[31][1] => mux_lpc:auto_generated.data[249]
data[31][2] => mux_lpc:auto_generated.data[250]
data[31][3] => mux_lpc:auto_generated.data[251]
data[31][4] => mux_lpc:auto_generated.data[252]
data[31][5] => mux_lpc:auto_generated.data[253]
data[31][6] => mux_lpc:auto_generated.data[254]
data[31][7] => mux_lpc:auto_generated.data[255]
sel[0] => mux_lpc:auto_generated.sel[0]
sel[1] => mux_lpc:auto_generated.sel[1]
sel[2] => mux_lpc:auto_generated.sel[2]
sel[3] => mux_lpc:auto_generated.sel[3]
sel[4] => mux_lpc:auto_generated.sel[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lpc:auto_generated.result[0]
result[1] <= mux_lpc:auto_generated.result[1]
result[2] <= mux_lpc:auto_generated.result[2]
result[3] <= mux_lpc:auto_generated.result[3]
result[4] <= mux_lpc:auto_generated.result[4]
result[5] <= mux_lpc:auto_generated.result[5]
result[6] <= mux_lpc:auto_generated.result[6]
result[7] <= mux_lpc:auto_generated.result[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_mux2:inst27|lpm_mux:lpm_mux_component|mux_lpc:auto_generated
result[0] <= l5_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l5_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l5_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l5_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l5_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l5_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l5_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l5_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:zero
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:zero|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_decode1:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq16 <= lpm_decode:lpm_decode_component.eq[16]
eq17 <= lpm_decode:lpm_decode_component.eq[17]
eq18 <= lpm_decode:lpm_decode_component.eq[18]
eq19 <= lpm_decode:lpm_decode_component.eq[19]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq20 <= lpm_decode:lpm_decode_component.eq[20]
eq21 <= lpm_decode:lpm_decode_component.eq[21]
eq22 <= lpm_decode:lpm_decode_component.eq[22]
eq23 <= lpm_decode:lpm_decode_component.eq[23]
eq24 <= lpm_decode:lpm_decode_component.eq[24]
eq25 <= lpm_decode:lpm_decode_component.eq[25]
eq26 <= lpm_decode:lpm_decode_component.eq[26]
eq27 <= lpm_decode:lpm_decode_component.eq[27]
eq28 <= lpm_decode:lpm_decode_component.eq[28]
eq29 <= lpm_decode:lpm_decode_component.eq[29]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq30 <= lpm_decode:lpm_decode_component.eq[30]
eq31 <= lpm_decode:lpm_decode_component.eq[31]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component
data[0] => decode_ktf:auto_generated.data[0]
data[1] => decode_ktf:auto_generated.data[1]
data[2] => decode_ktf:auto_generated.data[2]
data[3] => decode_ktf:auto_generated.data[3]
data[4] => decode_ktf:auto_generated.data[4]
enable => decode_ktf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ktf:auto_generated.eq[0]
eq[1] <= decode_ktf:auto_generated.eq[1]
eq[2] <= decode_ktf:auto_generated.eq[2]
eq[3] <= decode_ktf:auto_generated.eq[3]
eq[4] <= decode_ktf:auto_generated.eq[4]
eq[5] <= decode_ktf:auto_generated.eq[5]
eq[6] <= decode_ktf:auto_generated.eq[6]
eq[7] <= decode_ktf:auto_generated.eq[7]
eq[8] <= decode_ktf:auto_generated.eq[8]
eq[9] <= decode_ktf:auto_generated.eq[9]
eq[10] <= decode_ktf:auto_generated.eq[10]
eq[11] <= decode_ktf:auto_generated.eq[11]
eq[12] <= decode_ktf:auto_generated.eq[12]
eq[13] <= decode_ktf:auto_generated.eq[13]
eq[14] <= decode_ktf:auto_generated.eq[14]
eq[15] <= decode_ktf:auto_generated.eq[15]
eq[16] <= decode_ktf:auto_generated.eq[16]
eq[17] <= decode_ktf:auto_generated.eq[17]
eq[18] <= decode_ktf:auto_generated.eq[18]
eq[19] <= decode_ktf:auto_generated.eq[19]
eq[20] <= decode_ktf:auto_generated.eq[20]
eq[21] <= decode_ktf:auto_generated.eq[21]
eq[22] <= decode_ktf:auto_generated.eq[22]
eq[23] <= decode_ktf:auto_generated.eq[23]
eq[24] <= decode_ktf:auto_generated.eq[24]
eq[25] <= decode_ktf:auto_generated.eq[25]
eq[26] <= decode_ktf:auto_generated.eq[26]
eq[27] <= decode_ktf:auto_generated.eq[27]
eq[28] <= decode_ktf:auto_generated.eq[28]
eq[29] <= decode_ktf:auto_generated.eq[29]
eq[30] <= decode_ktf:auto_generated.eq[30]
eq[31] <= decode_ktf:auto_generated.eq[31]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated
data[0] => w_anode125w[1].IN1
data[0] => w_anode145w[1].IN1
data[0] => w_anode165w[1].IN1
data[0] => w_anode185w[1].IN1
data[0] => w_anode216w[1].IN1
data[0] => w_anode236w[1].IN1
data[0] => w_anode256w[1].IN1
data[0] => w_anode276w[1].IN1
data[0] => w_anode307w[1].IN1
data[0] => w_anode327w[1].IN1
data[0] => w_anode33w[1].IN1
data[0] => w_anode347w[1].IN1
data[0] => w_anode367w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode73w[1].IN1
data[0] => w_anode93w[1].IN1
data[1] => w_anode135w[2].IN1
data[1] => w_anode145w[2].IN1
data[1] => w_anode175w[2].IN1
data[1] => w_anode185w[2].IN1
data[1] => w_anode226w[2].IN1
data[1] => w_anode236w[2].IN1
data[1] => w_anode266w[2].IN1
data[1] => w_anode276w[2].IN1
data[1] => w_anode317w[2].IN1
data[1] => w_anode327w[2].IN1
data[1] => w_anode357w[2].IN1
data[1] => w_anode367w[2].IN1
data[1] => w_anode43w[2].IN1
data[1] => w_anode53w[2].IN1
data[1] => w_anode83w[2].IN1
data[1] => w_anode93w[2].IN1
data[2] => w_anode155w[3].IN1
data[2] => w_anode165w[3].IN1
data[2] => w_anode175w[3].IN1
data[2] => w_anode185w[3].IN1
data[2] => w_anode246w[3].IN1
data[2] => w_anode256w[3].IN1
data[2] => w_anode266w[3].IN1
data[2] => w_anode276w[3].IN1
data[2] => w_anode337w[3].IN1
data[2] => w_anode347w[3].IN1
data[2] => w_anode357w[3].IN1
data[2] => w_anode367w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode73w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[3] => w_anode105w[1].IN1
data[3] => w_anode287w[1].IN1
data[4] => w_anode196w[2].IN1
data[4] => w_anode287w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode196w[1].IN0
enable => w_anode287w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode16w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode33w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode43w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode114w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode125w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode135w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode145w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode155w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode165w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode175w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode185w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode216w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode226w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode236w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode246w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode256w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode266w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode276w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode296w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode307w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode317w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode327w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode337w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_constant3:z
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_constant3:z|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t2
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_constant0:inst24
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_constant0:inst24|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t3
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t4
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t5
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t6
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t7
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s0
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s1
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s2
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s3
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:at
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:at|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s4
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s5
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s6
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s7
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:s7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t8
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t9
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:k0
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:k0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:k1
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:k1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:gp
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:sp
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:sp|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:v0
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:v0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:fp
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:fp|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:ra
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:ra|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:v1
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:a0
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:a0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:a1
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:a1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:a2
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:a2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:a3
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:a3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t0
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t1
aload => lpm_ff:lpm_ff_component.aload
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_dff3:t1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|regfile:inst5|lpm_mux2:inst28
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data10x[0] => lpm_mux:lpm_mux_component.data[10][0]
data10x[1] => lpm_mux:lpm_mux_component.data[10][1]
data10x[2] => lpm_mux:lpm_mux_component.data[10][2]
data10x[3] => lpm_mux:lpm_mux_component.data[10][3]
data10x[4] => lpm_mux:lpm_mux_component.data[10][4]
data10x[5] => lpm_mux:lpm_mux_component.data[10][5]
data10x[6] => lpm_mux:lpm_mux_component.data[10][6]
data10x[7] => lpm_mux:lpm_mux_component.data[10][7]
data11x[0] => lpm_mux:lpm_mux_component.data[11][0]
data11x[1] => lpm_mux:lpm_mux_component.data[11][1]
data11x[2] => lpm_mux:lpm_mux_component.data[11][2]
data11x[3] => lpm_mux:lpm_mux_component.data[11][3]
data11x[4] => lpm_mux:lpm_mux_component.data[11][4]
data11x[5] => lpm_mux:lpm_mux_component.data[11][5]
data11x[6] => lpm_mux:lpm_mux_component.data[11][6]
data11x[7] => lpm_mux:lpm_mux_component.data[11][7]
data12x[0] => lpm_mux:lpm_mux_component.data[12][0]
data12x[1] => lpm_mux:lpm_mux_component.data[12][1]
data12x[2] => lpm_mux:lpm_mux_component.data[12][2]
data12x[3] => lpm_mux:lpm_mux_component.data[12][3]
data12x[4] => lpm_mux:lpm_mux_component.data[12][4]
data12x[5] => lpm_mux:lpm_mux_component.data[12][5]
data12x[6] => lpm_mux:lpm_mux_component.data[12][6]
data12x[7] => lpm_mux:lpm_mux_component.data[12][7]
data13x[0] => lpm_mux:lpm_mux_component.data[13][0]
data13x[1] => lpm_mux:lpm_mux_component.data[13][1]
data13x[2] => lpm_mux:lpm_mux_component.data[13][2]
data13x[3] => lpm_mux:lpm_mux_component.data[13][3]
data13x[4] => lpm_mux:lpm_mux_component.data[13][4]
data13x[5] => lpm_mux:lpm_mux_component.data[13][5]
data13x[6] => lpm_mux:lpm_mux_component.data[13][6]
data13x[7] => lpm_mux:lpm_mux_component.data[13][7]
data14x[0] => lpm_mux:lpm_mux_component.data[14][0]
data14x[1] => lpm_mux:lpm_mux_component.data[14][1]
data14x[2] => lpm_mux:lpm_mux_component.data[14][2]
data14x[3] => lpm_mux:lpm_mux_component.data[14][3]
data14x[4] => lpm_mux:lpm_mux_component.data[14][4]
data14x[5] => lpm_mux:lpm_mux_component.data[14][5]
data14x[6] => lpm_mux:lpm_mux_component.data[14][6]
data14x[7] => lpm_mux:lpm_mux_component.data[14][7]
data15x[0] => lpm_mux:lpm_mux_component.data[15][0]
data15x[1] => lpm_mux:lpm_mux_component.data[15][1]
data15x[2] => lpm_mux:lpm_mux_component.data[15][2]
data15x[3] => lpm_mux:lpm_mux_component.data[15][3]
data15x[4] => lpm_mux:lpm_mux_component.data[15][4]
data15x[5] => lpm_mux:lpm_mux_component.data[15][5]
data15x[6] => lpm_mux:lpm_mux_component.data[15][6]
data15x[7] => lpm_mux:lpm_mux_component.data[15][7]
data16x[0] => lpm_mux:lpm_mux_component.data[16][0]
data16x[1] => lpm_mux:lpm_mux_component.data[16][1]
data16x[2] => lpm_mux:lpm_mux_component.data[16][2]
data16x[3] => lpm_mux:lpm_mux_component.data[16][3]
data16x[4] => lpm_mux:lpm_mux_component.data[16][4]
data16x[5] => lpm_mux:lpm_mux_component.data[16][5]
data16x[6] => lpm_mux:lpm_mux_component.data[16][6]
data16x[7] => lpm_mux:lpm_mux_component.data[16][7]
data17x[0] => lpm_mux:lpm_mux_component.data[17][0]
data17x[1] => lpm_mux:lpm_mux_component.data[17][1]
data17x[2] => lpm_mux:lpm_mux_component.data[17][2]
data17x[3] => lpm_mux:lpm_mux_component.data[17][3]
data17x[4] => lpm_mux:lpm_mux_component.data[17][4]
data17x[5] => lpm_mux:lpm_mux_component.data[17][5]
data17x[6] => lpm_mux:lpm_mux_component.data[17][6]
data17x[7] => lpm_mux:lpm_mux_component.data[17][7]
data18x[0] => lpm_mux:lpm_mux_component.data[18][0]
data18x[1] => lpm_mux:lpm_mux_component.data[18][1]
data18x[2] => lpm_mux:lpm_mux_component.data[18][2]
data18x[3] => lpm_mux:lpm_mux_component.data[18][3]
data18x[4] => lpm_mux:lpm_mux_component.data[18][4]
data18x[5] => lpm_mux:lpm_mux_component.data[18][5]
data18x[6] => lpm_mux:lpm_mux_component.data[18][6]
data18x[7] => lpm_mux:lpm_mux_component.data[18][7]
data19x[0] => lpm_mux:lpm_mux_component.data[19][0]
data19x[1] => lpm_mux:lpm_mux_component.data[19][1]
data19x[2] => lpm_mux:lpm_mux_component.data[19][2]
data19x[3] => lpm_mux:lpm_mux_component.data[19][3]
data19x[4] => lpm_mux:lpm_mux_component.data[19][4]
data19x[5] => lpm_mux:lpm_mux_component.data[19][5]
data19x[6] => lpm_mux:lpm_mux_component.data[19][6]
data19x[7] => lpm_mux:lpm_mux_component.data[19][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data20x[0] => lpm_mux:lpm_mux_component.data[20][0]
data20x[1] => lpm_mux:lpm_mux_component.data[20][1]
data20x[2] => lpm_mux:lpm_mux_component.data[20][2]
data20x[3] => lpm_mux:lpm_mux_component.data[20][3]
data20x[4] => lpm_mux:lpm_mux_component.data[20][4]
data20x[5] => lpm_mux:lpm_mux_component.data[20][5]
data20x[6] => lpm_mux:lpm_mux_component.data[20][6]
data20x[7] => lpm_mux:lpm_mux_component.data[20][7]
data21x[0] => lpm_mux:lpm_mux_component.data[21][0]
data21x[1] => lpm_mux:lpm_mux_component.data[21][1]
data21x[2] => lpm_mux:lpm_mux_component.data[21][2]
data21x[3] => lpm_mux:lpm_mux_component.data[21][3]
data21x[4] => lpm_mux:lpm_mux_component.data[21][4]
data21x[5] => lpm_mux:lpm_mux_component.data[21][5]
data21x[6] => lpm_mux:lpm_mux_component.data[21][6]
data21x[7] => lpm_mux:lpm_mux_component.data[21][7]
data22x[0] => lpm_mux:lpm_mux_component.data[22][0]
data22x[1] => lpm_mux:lpm_mux_component.data[22][1]
data22x[2] => lpm_mux:lpm_mux_component.data[22][2]
data22x[3] => lpm_mux:lpm_mux_component.data[22][3]
data22x[4] => lpm_mux:lpm_mux_component.data[22][4]
data22x[5] => lpm_mux:lpm_mux_component.data[22][5]
data22x[6] => lpm_mux:lpm_mux_component.data[22][6]
data22x[7] => lpm_mux:lpm_mux_component.data[22][7]
data23x[0] => lpm_mux:lpm_mux_component.data[23][0]
data23x[1] => lpm_mux:lpm_mux_component.data[23][1]
data23x[2] => lpm_mux:lpm_mux_component.data[23][2]
data23x[3] => lpm_mux:lpm_mux_component.data[23][3]
data23x[4] => lpm_mux:lpm_mux_component.data[23][4]
data23x[5] => lpm_mux:lpm_mux_component.data[23][5]
data23x[6] => lpm_mux:lpm_mux_component.data[23][6]
data23x[7] => lpm_mux:lpm_mux_component.data[23][7]
data24x[0] => lpm_mux:lpm_mux_component.data[24][0]
data24x[1] => lpm_mux:lpm_mux_component.data[24][1]
data24x[2] => lpm_mux:lpm_mux_component.data[24][2]
data24x[3] => lpm_mux:lpm_mux_component.data[24][3]
data24x[4] => lpm_mux:lpm_mux_component.data[24][4]
data24x[5] => lpm_mux:lpm_mux_component.data[24][5]
data24x[6] => lpm_mux:lpm_mux_component.data[24][6]
data24x[7] => lpm_mux:lpm_mux_component.data[24][7]
data25x[0] => lpm_mux:lpm_mux_component.data[25][0]
data25x[1] => lpm_mux:lpm_mux_component.data[25][1]
data25x[2] => lpm_mux:lpm_mux_component.data[25][2]
data25x[3] => lpm_mux:lpm_mux_component.data[25][3]
data25x[4] => lpm_mux:lpm_mux_component.data[25][4]
data25x[5] => lpm_mux:lpm_mux_component.data[25][5]
data25x[6] => lpm_mux:lpm_mux_component.data[25][6]
data25x[7] => lpm_mux:lpm_mux_component.data[25][7]
data26x[0] => lpm_mux:lpm_mux_component.data[26][0]
data26x[1] => lpm_mux:lpm_mux_component.data[26][1]
data26x[2] => lpm_mux:lpm_mux_component.data[26][2]
data26x[3] => lpm_mux:lpm_mux_component.data[26][3]
data26x[4] => lpm_mux:lpm_mux_component.data[26][4]
data26x[5] => lpm_mux:lpm_mux_component.data[26][5]
data26x[6] => lpm_mux:lpm_mux_component.data[26][6]
data26x[7] => lpm_mux:lpm_mux_component.data[26][7]
data27x[0] => lpm_mux:lpm_mux_component.data[27][0]
data27x[1] => lpm_mux:lpm_mux_component.data[27][1]
data27x[2] => lpm_mux:lpm_mux_component.data[27][2]
data27x[3] => lpm_mux:lpm_mux_component.data[27][3]
data27x[4] => lpm_mux:lpm_mux_component.data[27][4]
data27x[5] => lpm_mux:lpm_mux_component.data[27][5]
data27x[6] => lpm_mux:lpm_mux_component.data[27][6]
data27x[7] => lpm_mux:lpm_mux_component.data[27][7]
data28x[0] => lpm_mux:lpm_mux_component.data[28][0]
data28x[1] => lpm_mux:lpm_mux_component.data[28][1]
data28x[2] => lpm_mux:lpm_mux_component.data[28][2]
data28x[3] => lpm_mux:lpm_mux_component.data[28][3]
data28x[4] => lpm_mux:lpm_mux_component.data[28][4]
data28x[5] => lpm_mux:lpm_mux_component.data[28][5]
data28x[6] => lpm_mux:lpm_mux_component.data[28][6]
data28x[7] => lpm_mux:lpm_mux_component.data[28][7]
data29x[0] => lpm_mux:lpm_mux_component.data[29][0]
data29x[1] => lpm_mux:lpm_mux_component.data[29][1]
data29x[2] => lpm_mux:lpm_mux_component.data[29][2]
data29x[3] => lpm_mux:lpm_mux_component.data[29][3]
data29x[4] => lpm_mux:lpm_mux_component.data[29][4]
data29x[5] => lpm_mux:lpm_mux_component.data[29][5]
data29x[6] => lpm_mux:lpm_mux_component.data[29][6]
data29x[7] => lpm_mux:lpm_mux_component.data[29][7]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data30x[0] => lpm_mux:lpm_mux_component.data[30][0]
data30x[1] => lpm_mux:lpm_mux_component.data[30][1]
data30x[2] => lpm_mux:lpm_mux_component.data[30][2]
data30x[3] => lpm_mux:lpm_mux_component.data[30][3]
data30x[4] => lpm_mux:lpm_mux_component.data[30][4]
data30x[5] => lpm_mux:lpm_mux_component.data[30][5]
data30x[6] => lpm_mux:lpm_mux_component.data[30][6]
data30x[7] => lpm_mux:lpm_mux_component.data[30][7]
data31x[0] => lpm_mux:lpm_mux_component.data[31][0]
data31x[1] => lpm_mux:lpm_mux_component.data[31][1]
data31x[2] => lpm_mux:lpm_mux_component.data[31][2]
data31x[3] => lpm_mux:lpm_mux_component.data[31][3]
data31x[4] => lpm_mux:lpm_mux_component.data[31][4]
data31x[5] => lpm_mux:lpm_mux_component.data[31][5]
data31x[6] => lpm_mux:lpm_mux_component.data[31][6]
data31x[7] => lpm_mux:lpm_mux_component.data[31][7]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data4x[0] => lpm_mux:lpm_mux_component.data[4][0]
data4x[1] => lpm_mux:lpm_mux_component.data[4][1]
data4x[2] => lpm_mux:lpm_mux_component.data[4][2]
data4x[3] => lpm_mux:lpm_mux_component.data[4][3]
data4x[4] => lpm_mux:lpm_mux_component.data[4][4]
data4x[5] => lpm_mux:lpm_mux_component.data[4][5]
data4x[6] => lpm_mux:lpm_mux_component.data[4][6]
data4x[7] => lpm_mux:lpm_mux_component.data[4][7]
data5x[0] => lpm_mux:lpm_mux_component.data[5][0]
data5x[1] => lpm_mux:lpm_mux_component.data[5][1]
data5x[2] => lpm_mux:lpm_mux_component.data[5][2]
data5x[3] => lpm_mux:lpm_mux_component.data[5][3]
data5x[4] => lpm_mux:lpm_mux_component.data[5][4]
data5x[5] => lpm_mux:lpm_mux_component.data[5][5]
data5x[6] => lpm_mux:lpm_mux_component.data[5][6]
data5x[7] => lpm_mux:lpm_mux_component.data[5][7]
data6x[0] => lpm_mux:lpm_mux_component.data[6][0]
data6x[1] => lpm_mux:lpm_mux_component.data[6][1]
data6x[2] => lpm_mux:lpm_mux_component.data[6][2]
data6x[3] => lpm_mux:lpm_mux_component.data[6][3]
data6x[4] => lpm_mux:lpm_mux_component.data[6][4]
data6x[5] => lpm_mux:lpm_mux_component.data[6][5]
data6x[6] => lpm_mux:lpm_mux_component.data[6][6]
data6x[7] => lpm_mux:lpm_mux_component.data[6][7]
data7x[0] => lpm_mux:lpm_mux_component.data[7][0]
data7x[1] => lpm_mux:lpm_mux_component.data[7][1]
data7x[2] => lpm_mux:lpm_mux_component.data[7][2]
data7x[3] => lpm_mux:lpm_mux_component.data[7][3]
data7x[4] => lpm_mux:lpm_mux_component.data[7][4]
data7x[5] => lpm_mux:lpm_mux_component.data[7][5]
data7x[6] => lpm_mux:lpm_mux_component.data[7][6]
data7x[7] => lpm_mux:lpm_mux_component.data[7][7]
data8x[0] => lpm_mux:lpm_mux_component.data[8][0]
data8x[1] => lpm_mux:lpm_mux_component.data[8][1]
data8x[2] => lpm_mux:lpm_mux_component.data[8][2]
data8x[3] => lpm_mux:lpm_mux_component.data[8][3]
data8x[4] => lpm_mux:lpm_mux_component.data[8][4]
data8x[5] => lpm_mux:lpm_mux_component.data[8][5]
data8x[6] => lpm_mux:lpm_mux_component.data[8][6]
data8x[7] => lpm_mux:lpm_mux_component.data[8][7]
data9x[0] => lpm_mux:lpm_mux_component.data[9][0]
data9x[1] => lpm_mux:lpm_mux_component.data[9][1]
data9x[2] => lpm_mux:lpm_mux_component.data[9][2]
data9x[3] => lpm_mux:lpm_mux_component.data[9][3]
data9x[4] => lpm_mux:lpm_mux_component.data[9][4]
data9x[5] => lpm_mux:lpm_mux_component.data[9][5]
data9x[6] => lpm_mux:lpm_mux_component.data[9][6]
data9x[7] => lpm_mux:lpm_mux_component.data[9][7]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
sel[2] => lpm_mux:lpm_mux_component.sel[2]
sel[3] => lpm_mux:lpm_mux_component.sel[3]
sel[4] => lpm_mux:lpm_mux_component.sel[4]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_mux2:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_lpc:auto_generated.data[0]
data[0][1] => mux_lpc:auto_generated.data[1]
data[0][2] => mux_lpc:auto_generated.data[2]
data[0][3] => mux_lpc:auto_generated.data[3]
data[0][4] => mux_lpc:auto_generated.data[4]
data[0][5] => mux_lpc:auto_generated.data[5]
data[0][6] => mux_lpc:auto_generated.data[6]
data[0][7] => mux_lpc:auto_generated.data[7]
data[1][0] => mux_lpc:auto_generated.data[8]
data[1][1] => mux_lpc:auto_generated.data[9]
data[1][2] => mux_lpc:auto_generated.data[10]
data[1][3] => mux_lpc:auto_generated.data[11]
data[1][4] => mux_lpc:auto_generated.data[12]
data[1][5] => mux_lpc:auto_generated.data[13]
data[1][6] => mux_lpc:auto_generated.data[14]
data[1][7] => mux_lpc:auto_generated.data[15]
data[2][0] => mux_lpc:auto_generated.data[16]
data[2][1] => mux_lpc:auto_generated.data[17]
data[2][2] => mux_lpc:auto_generated.data[18]
data[2][3] => mux_lpc:auto_generated.data[19]
data[2][4] => mux_lpc:auto_generated.data[20]
data[2][5] => mux_lpc:auto_generated.data[21]
data[2][6] => mux_lpc:auto_generated.data[22]
data[2][7] => mux_lpc:auto_generated.data[23]
data[3][0] => mux_lpc:auto_generated.data[24]
data[3][1] => mux_lpc:auto_generated.data[25]
data[3][2] => mux_lpc:auto_generated.data[26]
data[3][3] => mux_lpc:auto_generated.data[27]
data[3][4] => mux_lpc:auto_generated.data[28]
data[3][5] => mux_lpc:auto_generated.data[29]
data[3][6] => mux_lpc:auto_generated.data[30]
data[3][7] => mux_lpc:auto_generated.data[31]
data[4][0] => mux_lpc:auto_generated.data[32]
data[4][1] => mux_lpc:auto_generated.data[33]
data[4][2] => mux_lpc:auto_generated.data[34]
data[4][3] => mux_lpc:auto_generated.data[35]
data[4][4] => mux_lpc:auto_generated.data[36]
data[4][5] => mux_lpc:auto_generated.data[37]
data[4][6] => mux_lpc:auto_generated.data[38]
data[4][7] => mux_lpc:auto_generated.data[39]
data[5][0] => mux_lpc:auto_generated.data[40]
data[5][1] => mux_lpc:auto_generated.data[41]
data[5][2] => mux_lpc:auto_generated.data[42]
data[5][3] => mux_lpc:auto_generated.data[43]
data[5][4] => mux_lpc:auto_generated.data[44]
data[5][5] => mux_lpc:auto_generated.data[45]
data[5][6] => mux_lpc:auto_generated.data[46]
data[5][7] => mux_lpc:auto_generated.data[47]
data[6][0] => mux_lpc:auto_generated.data[48]
data[6][1] => mux_lpc:auto_generated.data[49]
data[6][2] => mux_lpc:auto_generated.data[50]
data[6][3] => mux_lpc:auto_generated.data[51]
data[6][4] => mux_lpc:auto_generated.data[52]
data[6][5] => mux_lpc:auto_generated.data[53]
data[6][6] => mux_lpc:auto_generated.data[54]
data[6][7] => mux_lpc:auto_generated.data[55]
data[7][0] => mux_lpc:auto_generated.data[56]
data[7][1] => mux_lpc:auto_generated.data[57]
data[7][2] => mux_lpc:auto_generated.data[58]
data[7][3] => mux_lpc:auto_generated.data[59]
data[7][4] => mux_lpc:auto_generated.data[60]
data[7][5] => mux_lpc:auto_generated.data[61]
data[7][6] => mux_lpc:auto_generated.data[62]
data[7][7] => mux_lpc:auto_generated.data[63]
data[8][0] => mux_lpc:auto_generated.data[64]
data[8][1] => mux_lpc:auto_generated.data[65]
data[8][2] => mux_lpc:auto_generated.data[66]
data[8][3] => mux_lpc:auto_generated.data[67]
data[8][4] => mux_lpc:auto_generated.data[68]
data[8][5] => mux_lpc:auto_generated.data[69]
data[8][6] => mux_lpc:auto_generated.data[70]
data[8][7] => mux_lpc:auto_generated.data[71]
data[9][0] => mux_lpc:auto_generated.data[72]
data[9][1] => mux_lpc:auto_generated.data[73]
data[9][2] => mux_lpc:auto_generated.data[74]
data[9][3] => mux_lpc:auto_generated.data[75]
data[9][4] => mux_lpc:auto_generated.data[76]
data[9][5] => mux_lpc:auto_generated.data[77]
data[9][6] => mux_lpc:auto_generated.data[78]
data[9][7] => mux_lpc:auto_generated.data[79]
data[10][0] => mux_lpc:auto_generated.data[80]
data[10][1] => mux_lpc:auto_generated.data[81]
data[10][2] => mux_lpc:auto_generated.data[82]
data[10][3] => mux_lpc:auto_generated.data[83]
data[10][4] => mux_lpc:auto_generated.data[84]
data[10][5] => mux_lpc:auto_generated.data[85]
data[10][6] => mux_lpc:auto_generated.data[86]
data[10][7] => mux_lpc:auto_generated.data[87]
data[11][0] => mux_lpc:auto_generated.data[88]
data[11][1] => mux_lpc:auto_generated.data[89]
data[11][2] => mux_lpc:auto_generated.data[90]
data[11][3] => mux_lpc:auto_generated.data[91]
data[11][4] => mux_lpc:auto_generated.data[92]
data[11][5] => mux_lpc:auto_generated.data[93]
data[11][6] => mux_lpc:auto_generated.data[94]
data[11][7] => mux_lpc:auto_generated.data[95]
data[12][0] => mux_lpc:auto_generated.data[96]
data[12][1] => mux_lpc:auto_generated.data[97]
data[12][2] => mux_lpc:auto_generated.data[98]
data[12][3] => mux_lpc:auto_generated.data[99]
data[12][4] => mux_lpc:auto_generated.data[100]
data[12][5] => mux_lpc:auto_generated.data[101]
data[12][6] => mux_lpc:auto_generated.data[102]
data[12][7] => mux_lpc:auto_generated.data[103]
data[13][0] => mux_lpc:auto_generated.data[104]
data[13][1] => mux_lpc:auto_generated.data[105]
data[13][2] => mux_lpc:auto_generated.data[106]
data[13][3] => mux_lpc:auto_generated.data[107]
data[13][4] => mux_lpc:auto_generated.data[108]
data[13][5] => mux_lpc:auto_generated.data[109]
data[13][6] => mux_lpc:auto_generated.data[110]
data[13][7] => mux_lpc:auto_generated.data[111]
data[14][0] => mux_lpc:auto_generated.data[112]
data[14][1] => mux_lpc:auto_generated.data[113]
data[14][2] => mux_lpc:auto_generated.data[114]
data[14][3] => mux_lpc:auto_generated.data[115]
data[14][4] => mux_lpc:auto_generated.data[116]
data[14][5] => mux_lpc:auto_generated.data[117]
data[14][6] => mux_lpc:auto_generated.data[118]
data[14][7] => mux_lpc:auto_generated.data[119]
data[15][0] => mux_lpc:auto_generated.data[120]
data[15][1] => mux_lpc:auto_generated.data[121]
data[15][2] => mux_lpc:auto_generated.data[122]
data[15][3] => mux_lpc:auto_generated.data[123]
data[15][4] => mux_lpc:auto_generated.data[124]
data[15][5] => mux_lpc:auto_generated.data[125]
data[15][6] => mux_lpc:auto_generated.data[126]
data[15][7] => mux_lpc:auto_generated.data[127]
data[16][0] => mux_lpc:auto_generated.data[128]
data[16][1] => mux_lpc:auto_generated.data[129]
data[16][2] => mux_lpc:auto_generated.data[130]
data[16][3] => mux_lpc:auto_generated.data[131]
data[16][4] => mux_lpc:auto_generated.data[132]
data[16][5] => mux_lpc:auto_generated.data[133]
data[16][6] => mux_lpc:auto_generated.data[134]
data[16][7] => mux_lpc:auto_generated.data[135]
data[17][0] => mux_lpc:auto_generated.data[136]
data[17][1] => mux_lpc:auto_generated.data[137]
data[17][2] => mux_lpc:auto_generated.data[138]
data[17][3] => mux_lpc:auto_generated.data[139]
data[17][4] => mux_lpc:auto_generated.data[140]
data[17][5] => mux_lpc:auto_generated.data[141]
data[17][6] => mux_lpc:auto_generated.data[142]
data[17][7] => mux_lpc:auto_generated.data[143]
data[18][0] => mux_lpc:auto_generated.data[144]
data[18][1] => mux_lpc:auto_generated.data[145]
data[18][2] => mux_lpc:auto_generated.data[146]
data[18][3] => mux_lpc:auto_generated.data[147]
data[18][4] => mux_lpc:auto_generated.data[148]
data[18][5] => mux_lpc:auto_generated.data[149]
data[18][6] => mux_lpc:auto_generated.data[150]
data[18][7] => mux_lpc:auto_generated.data[151]
data[19][0] => mux_lpc:auto_generated.data[152]
data[19][1] => mux_lpc:auto_generated.data[153]
data[19][2] => mux_lpc:auto_generated.data[154]
data[19][3] => mux_lpc:auto_generated.data[155]
data[19][4] => mux_lpc:auto_generated.data[156]
data[19][5] => mux_lpc:auto_generated.data[157]
data[19][6] => mux_lpc:auto_generated.data[158]
data[19][7] => mux_lpc:auto_generated.data[159]
data[20][0] => mux_lpc:auto_generated.data[160]
data[20][1] => mux_lpc:auto_generated.data[161]
data[20][2] => mux_lpc:auto_generated.data[162]
data[20][3] => mux_lpc:auto_generated.data[163]
data[20][4] => mux_lpc:auto_generated.data[164]
data[20][5] => mux_lpc:auto_generated.data[165]
data[20][6] => mux_lpc:auto_generated.data[166]
data[20][7] => mux_lpc:auto_generated.data[167]
data[21][0] => mux_lpc:auto_generated.data[168]
data[21][1] => mux_lpc:auto_generated.data[169]
data[21][2] => mux_lpc:auto_generated.data[170]
data[21][3] => mux_lpc:auto_generated.data[171]
data[21][4] => mux_lpc:auto_generated.data[172]
data[21][5] => mux_lpc:auto_generated.data[173]
data[21][6] => mux_lpc:auto_generated.data[174]
data[21][7] => mux_lpc:auto_generated.data[175]
data[22][0] => mux_lpc:auto_generated.data[176]
data[22][1] => mux_lpc:auto_generated.data[177]
data[22][2] => mux_lpc:auto_generated.data[178]
data[22][3] => mux_lpc:auto_generated.data[179]
data[22][4] => mux_lpc:auto_generated.data[180]
data[22][5] => mux_lpc:auto_generated.data[181]
data[22][6] => mux_lpc:auto_generated.data[182]
data[22][7] => mux_lpc:auto_generated.data[183]
data[23][0] => mux_lpc:auto_generated.data[184]
data[23][1] => mux_lpc:auto_generated.data[185]
data[23][2] => mux_lpc:auto_generated.data[186]
data[23][3] => mux_lpc:auto_generated.data[187]
data[23][4] => mux_lpc:auto_generated.data[188]
data[23][5] => mux_lpc:auto_generated.data[189]
data[23][6] => mux_lpc:auto_generated.data[190]
data[23][7] => mux_lpc:auto_generated.data[191]
data[24][0] => mux_lpc:auto_generated.data[192]
data[24][1] => mux_lpc:auto_generated.data[193]
data[24][2] => mux_lpc:auto_generated.data[194]
data[24][3] => mux_lpc:auto_generated.data[195]
data[24][4] => mux_lpc:auto_generated.data[196]
data[24][5] => mux_lpc:auto_generated.data[197]
data[24][6] => mux_lpc:auto_generated.data[198]
data[24][7] => mux_lpc:auto_generated.data[199]
data[25][0] => mux_lpc:auto_generated.data[200]
data[25][1] => mux_lpc:auto_generated.data[201]
data[25][2] => mux_lpc:auto_generated.data[202]
data[25][3] => mux_lpc:auto_generated.data[203]
data[25][4] => mux_lpc:auto_generated.data[204]
data[25][5] => mux_lpc:auto_generated.data[205]
data[25][6] => mux_lpc:auto_generated.data[206]
data[25][7] => mux_lpc:auto_generated.data[207]
data[26][0] => mux_lpc:auto_generated.data[208]
data[26][1] => mux_lpc:auto_generated.data[209]
data[26][2] => mux_lpc:auto_generated.data[210]
data[26][3] => mux_lpc:auto_generated.data[211]
data[26][4] => mux_lpc:auto_generated.data[212]
data[26][5] => mux_lpc:auto_generated.data[213]
data[26][6] => mux_lpc:auto_generated.data[214]
data[26][7] => mux_lpc:auto_generated.data[215]
data[27][0] => mux_lpc:auto_generated.data[216]
data[27][1] => mux_lpc:auto_generated.data[217]
data[27][2] => mux_lpc:auto_generated.data[218]
data[27][3] => mux_lpc:auto_generated.data[219]
data[27][4] => mux_lpc:auto_generated.data[220]
data[27][5] => mux_lpc:auto_generated.data[221]
data[27][6] => mux_lpc:auto_generated.data[222]
data[27][7] => mux_lpc:auto_generated.data[223]
data[28][0] => mux_lpc:auto_generated.data[224]
data[28][1] => mux_lpc:auto_generated.data[225]
data[28][2] => mux_lpc:auto_generated.data[226]
data[28][3] => mux_lpc:auto_generated.data[227]
data[28][4] => mux_lpc:auto_generated.data[228]
data[28][5] => mux_lpc:auto_generated.data[229]
data[28][6] => mux_lpc:auto_generated.data[230]
data[28][7] => mux_lpc:auto_generated.data[231]
data[29][0] => mux_lpc:auto_generated.data[232]
data[29][1] => mux_lpc:auto_generated.data[233]
data[29][2] => mux_lpc:auto_generated.data[234]
data[29][3] => mux_lpc:auto_generated.data[235]
data[29][4] => mux_lpc:auto_generated.data[236]
data[29][5] => mux_lpc:auto_generated.data[237]
data[29][6] => mux_lpc:auto_generated.data[238]
data[29][7] => mux_lpc:auto_generated.data[239]
data[30][0] => mux_lpc:auto_generated.data[240]
data[30][1] => mux_lpc:auto_generated.data[241]
data[30][2] => mux_lpc:auto_generated.data[242]
data[30][3] => mux_lpc:auto_generated.data[243]
data[30][4] => mux_lpc:auto_generated.data[244]
data[30][5] => mux_lpc:auto_generated.data[245]
data[30][6] => mux_lpc:auto_generated.data[246]
data[30][7] => mux_lpc:auto_generated.data[247]
data[31][0] => mux_lpc:auto_generated.data[248]
data[31][1] => mux_lpc:auto_generated.data[249]
data[31][2] => mux_lpc:auto_generated.data[250]
data[31][3] => mux_lpc:auto_generated.data[251]
data[31][4] => mux_lpc:auto_generated.data[252]
data[31][5] => mux_lpc:auto_generated.data[253]
data[31][6] => mux_lpc:auto_generated.data[254]
data[31][7] => mux_lpc:auto_generated.data[255]
sel[0] => mux_lpc:auto_generated.sel[0]
sel[1] => mux_lpc:auto_generated.sel[1]
sel[2] => mux_lpc:auto_generated.sel[2]
sel[3] => mux_lpc:auto_generated.sel[3]
sel[4] => mux_lpc:auto_generated.sel[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lpc:auto_generated.result[0]
result[1] <= mux_lpc:auto_generated.result[1]
result[2] <= mux_lpc:auto_generated.result[2]
result[3] <= mux_lpc:auto_generated.result[3]
result[4] <= mux_lpc:auto_generated.result[4]
result[5] <= mux_lpc:auto_generated.result[5]
result[6] <= mux_lpc:auto_generated.result[6]
result[7] <= mux_lpc:auto_generated.result[7]


|proj2|regfilepipe:inst26|regfile:inst5|lpm_mux2:inst28|lpm_mux:lpm_mux_component|mux_lpc:auto_generated
result[0] <= l5_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l5_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l5_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l5_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l5_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l5_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l5_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l5_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|lpm_add_sub1:inst3
dataa[0] => dataa[0]~7.IN1
dataa[1] => dataa[1]~6.IN1
dataa[2] => dataa[2]~5.IN1
dataa[3] => dataa[3]~4.IN1
dataa[4] => dataa[4]~3.IN1
dataa[5] => dataa[5]~2.IN1
dataa[6] => dataa[6]~1.IN1
dataa[7] => dataa[7]~0.IN1
datab[0] => datab[0]~7.IN1
datab[1] => datab[1]~6.IN1
datab[2] => datab[2]~5.IN1
datab[3] => datab[3]~4.IN1
datab[4] => datab[4]~3.IN1
datab[5] => datab[5]~2.IN1
datab[6] => datab[6]~1.IN1
datab[7] => datab[7]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result


|proj2|regfilepipe:inst26|lpm_add_sub1:inst3|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_elh:auto_generated.dataa[0]
dataa[1] => add_sub_elh:auto_generated.dataa[1]
dataa[2] => add_sub_elh:auto_generated.dataa[2]
dataa[3] => add_sub_elh:auto_generated.dataa[3]
dataa[4] => add_sub_elh:auto_generated.dataa[4]
dataa[5] => add_sub_elh:auto_generated.dataa[5]
dataa[6] => add_sub_elh:auto_generated.dataa[6]
dataa[7] => add_sub_elh:auto_generated.dataa[7]
datab[0] => add_sub_elh:auto_generated.datab[0]
datab[1] => add_sub_elh:auto_generated.datab[1]
datab[2] => add_sub_elh:auto_generated.datab[2]
datab[3] => add_sub_elh:auto_generated.datab[3]
datab[4] => add_sub_elh:auto_generated.datab[4]
datab[5] => add_sub_elh:auto_generated.datab[5]
datab[6] => add_sub_elh:auto_generated.datab[6]
datab[7] => add_sub_elh:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_elh:auto_generated.result[0]
result[1] <= add_sub_elh:auto_generated.result[1]
result[2] <= add_sub_elh:auto_generated.result[2]
result[3] <= add_sub_elh:auto_generated.result[3]
result[4] <= add_sub_elh:auto_generated.result[4]
result[5] <= add_sub_elh:auto_generated.result[5]
result[6] <= add_sub_elh:auto_generated.result[6]
result[7] <= add_sub_elh:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|proj2|regfilepipe:inst26|lpm_add_sub1:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|lpm_clshift0:inst4
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
distance[0] => distance[0]~1.IN1
distance[1] => distance[1]~0.IN1
result[0] <= lpm_clshift:lpm_clshift_component.result
result[1] <= lpm_clshift:lpm_clshift_component.result
result[2] <= lpm_clshift:lpm_clshift_component.result
result[3] <= lpm_clshift:lpm_clshift_component.result
result[4] <= lpm_clshift:lpm_clshift_component.result
result[5] <= lpm_clshift:lpm_clshift_component.result
result[6] <= lpm_clshift:lpm_clshift_component.result
result[7] <= lpm_clshift:lpm_clshift_component.result


|proj2|regfilepipe:inst26|lpm_clshift0:inst4|lpm_clshift:lpm_clshift_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_ejb:auto_generated.data[0]
data[1] => lpm_clshift_ejb:auto_generated.data[1]
data[2] => lpm_clshift_ejb:auto_generated.data[2]
data[3] => lpm_clshift_ejb:auto_generated.data[3]
data[4] => lpm_clshift_ejb:auto_generated.data[4]
data[5] => lpm_clshift_ejb:auto_generated.data[5]
data[6] => lpm_clshift_ejb:auto_generated.data[6]
data[7] => lpm_clshift_ejb:auto_generated.data[7]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_ejb:auto_generated.distance[0]
distance[1] => lpm_clshift_ejb:auto_generated.distance[1]
overflow <= <GND>
result[0] <= lpm_clshift_ejb:auto_generated.result[0]
result[1] <= lpm_clshift_ejb:auto_generated.result[1]
result[2] <= lpm_clshift_ejb:auto_generated.result[2]
result[3] <= lpm_clshift_ejb:auto_generated.result[3]
result[4] <= lpm_clshift_ejb:auto_generated.result[4]
result[5] <= lpm_clshift_ejb:auto_generated.result[5]
result[6] <= lpm_clshift_ejb:auto_generated.result[6]
result[7] <= lpm_clshift_ejb:auto_generated.result[7]
underflow <= <GND>


|proj2|regfilepipe:inst26|lpm_clshift0:inst4|lpm_clshift:lpm_clshift_component|lpm_clshift_ejb:auto_generated
result[0] <= sbit_w[16].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[17].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[18].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[19].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[20].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[21].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[22].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[23].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|truncate:inst16
instr[0] => out[0].DATAIN
instr[1] => out[1].DATAIN
instr[2] => out[2].DATAIN
instr[3] => out[3].DATAIN
instr[4] => out[4].DATAIN
instr[5] => out[5].DATAIN
instr[6] => out[6].DATAIN
instr[7] => out[7].DATAIN
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => ~NO_FANOUT~
instr[12] => ~NO_FANOUT~
instr[13] => ~NO_FANOUT~
instr[14] => ~NO_FANOUT~
instr[15] => ~NO_FANOUT~
out[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|regfilepipe:inst26|lpm_constant1:inst9
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result


|proj2|regfilepipe:inst26|lpm_constant1:inst9|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|proj2|Mem_WB:inst5
4memtoreg <= lpm_dff4:inst.q
memtoreg => lpm_dff4:inst.data
clock => lpm_dff4:inst.clock
clock => lpm_dff4:inst22.clock
clock => lpm_dff4:inst2.clock
clock => lpm_dff0:inst1.clock
clock => lpm_dff0:inst25.clock
clock => lpm_dff7:inst26.clock
clock => lpm_dff0:inst24.clock
clock => lpm_dff2:inst5.clock
clock => lpm_dff7:inst27.clock
clock => lpm_dff7:inst28.clock
4regwr <= lpm_dff4:inst22.q
regwr => lpm_dff4:inst22.data
2jal <= lpm_dff4:inst2.q
jal => lpm_dff4:inst2.data
2pcplus4[0] <= lpm_dff0:inst1.q[0]
2pcplus4[1] <= lpm_dff0:inst1.q[1]
2pcplus4[2] <= lpm_dff0:inst1.q[2]
2pcplus4[3] <= lpm_dff0:inst1.q[3]
2pcplus4[4] <= lpm_dff0:inst1.q[4]
2pcplus4[5] <= lpm_dff0:inst1.q[5]
2pcplus4[6] <= lpm_dff0:inst1.q[6]
2pcplus4[7] <= lpm_dff0:inst1.q[7]
pcPlus4[0] => lpm_dff0:inst1.data[0]
pcPlus4[1] => lpm_dff0:inst1.data[1]
pcPlus4[2] => lpm_dff0:inst1.data[2]
pcPlus4[3] => lpm_dff0:inst1.data[3]
pcPlus4[4] => lpm_dff0:inst1.data[4]
pcPlus4[5] => lpm_dff0:inst1.data[5]
pcPlus4[6] => lpm_dff0:inst1.data[6]
pcPlus4[7] => lpm_dff0:inst1.data[7]
4addr[0] <= lpm_dff0:inst25.q[0]
4addr[1] <= lpm_dff0:inst25.q[1]
4addr[2] <= lpm_dff0:inst25.q[2]
4addr[3] <= lpm_dff0:inst25.q[3]
4addr[4] <= lpm_dff0:inst25.q[4]
4addr[5] <= lpm_dff0:inst25.q[5]
4addr[6] <= lpm_dff0:inst25.q[6]
4addr[7] <= lpm_dff0:inst25.q[7]
addr[0] => lpm_dff0:inst25.data[0]
addr[1] => lpm_dff0:inst25.data[1]
addr[2] => lpm_dff0:inst25.data[2]
addr[3] => lpm_dff0:inst25.data[3]
addr[4] => lpm_dff0:inst25.data[4]
addr[5] => lpm_dff0:inst25.data[5]
addr[6] => lpm_dff0:inst25.data[6]
addr[7] => lpm_dff0:inst25.data[7]
4borc[0] <= lpm_dff7:inst26.q[0]
4borc[1] <= lpm_dff7:inst26.q[1]
4borc[2] <= lpm_dff7:inst26.q[2]
4borc[3] <= lpm_dff7:inst26.q[3]
4borc[4] <= lpm_dff7:inst26.q[4]
borc[0] => lpm_dff7:inst26.data[0]
borc[1] => lpm_dff7:inst26.data[1]
borc[2] => lpm_dff7:inst26.data[2]
borc[3] => lpm_dff7:inst26.data[3]
borc[4] => lpm_dff7:inst26.data[4]
4Rdata[0] <= lpm_dff0:inst24.q[0]
4Rdata[1] <= lpm_dff0:inst24.q[1]
4Rdata[2] <= lpm_dff0:inst24.q[2]
4Rdata[3] <= lpm_dff0:inst24.q[3]
4Rdata[4] <= lpm_dff0:inst24.q[4]
4Rdata[5] <= lpm_dff0:inst24.q[5]
4Rdata[6] <= lpm_dff0:inst24.q[6]
4Rdata[7] <= lpm_dff0:inst24.q[7]
Rdata[0] => lpm_dff0:inst24.data[0]
Rdata[1] => lpm_dff0:inst24.data[1]
Rdata[2] => lpm_dff0:inst24.data[2]
Rdata[3] => lpm_dff0:inst24.data[3]
Rdata[4] => lpm_dff0:inst24.data[4]
Rdata[5] => lpm_dff0:inst24.data[5]
Rdata[6] => lpm_dff0:inst24.data[6]
Rdata[7] => lpm_dff0:inst24.data[7]
pevOp[0] <= lpm_dff2:inst5.q[0]
pevOp[1] <= lpm_dff2:inst5.q[1]
pevOp[2] <= lpm_dff2:inst5.q[2]
pevOp[3] <= lpm_dff2:inst5.q[3]
pevOp[4] <= lpm_dff2:inst5.q[4]
pevOp[5] <= lpm_dff2:inst5.q[5]
op[0] => lpm_dff2:inst5.data[0]
op[1] => lpm_dff2:inst5.data[1]
op[2] => lpm_dff2:inst5.data[2]
op[3] => lpm_dff2:inst5.data[3]
op[4] => lpm_dff2:inst5.data[4]
op[5] => lpm_dff2:inst5.data[5]
rd2[0] <= lpm_dff7:inst27.q[0]
rd2[1] <= lpm_dff7:inst27.q[1]
rd2[2] <= lpm_dff7:inst27.q[2]
rd2[3] <= lpm_dff7:inst27.q[3]
rd2[4] <= lpm_dff7:inst27.q[4]
rd[0] => lpm_dff7:inst27.data[0]
rd[1] => lpm_dff7:inst27.data[1]
rd[2] => lpm_dff7:inst27.data[2]
rd[3] => lpm_dff7:inst27.data[3]
rd[4] => lpm_dff7:inst27.data[4]
rt2[0] <= lpm_dff7:inst28.q[0]
rt2[1] <= lpm_dff7:inst28.q[1]
rt2[2] <= lpm_dff7:inst28.q[2]
rt2[3] <= lpm_dff7:inst28.q[3]
rt2[4] <= lpm_dff7:inst28.q[4]
rt[0] => lpm_dff7:inst28.data[0]
rt[1] => lpm_dff7:inst28.data[1]
rt[2] => lpm_dff7:inst28.data[2]
rt[3] => lpm_dff7:inst28.data[3]
rt[4] => lpm_dff7:inst28.data[4]


|proj2|Mem_WB:inst5|lpm_dff4:inst
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|Mem_WB:inst5|lpm_dff4:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|Mem_WB:inst5|lpm_dff4:inst22
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|Mem_WB:inst5|lpm_dff4:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|Mem_WB:inst5|lpm_dff4:inst2
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|Mem_WB:inst5|lpm_dff4:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|Mem_WB:inst5|lpm_dff0:inst1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|proj2|Mem_WB:inst5|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|Mem_WB:inst5|lpm_dff0:inst25
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|proj2|Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|Mem_WB:inst5|lpm_dff7:inst26
clock => clock~0.IN1
data[0] => data[0]~4.IN1
data[1] => data[1]~3.IN1
data[2] => data[2]~2.IN1
data[3] => data[3]~1.IN1
data[4] => data[4]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q


|proj2|Mem_WB:inst5|lpm_dff7:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|proj2|Mem_WB:inst5|lpm_dff0:inst24
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|proj2|Mem_WB:inst5|lpm_dff0:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|Mem_WB:inst5|lpm_dff2:inst5
clock => clock~0.IN1
data[0] => data[0]~5.IN1
data[1] => data[1]~4.IN1
data[2] => data[2]~3.IN1
data[3] => data[3]~2.IN1
data[4] => data[4]~1.IN1
data[5] => data[5]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q


|proj2|Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|proj2|Mem_WB:inst5|lpm_dff7:inst27
clock => clock~0.IN1
data[0] => data[0]~4.IN1
data[1] => data[1]~3.IN1
data[2] => data[2]~2.IN1
data[3] => data[3]~1.IN1
data[4] => data[4]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q


|proj2|Mem_WB:inst5|lpm_dff7:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|proj2|Mem_WB:inst5|lpm_dff7:inst28
clock => clock~0.IN1
data[0] => data[0]~4.IN1
data[1] => data[1]~3.IN1
data[2] => data[2]~2.IN1
data[3] => data[3]~1.IN1
data[4] => data[4]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q


|proj2|Mem_WB:inst5|lpm_dff7:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3
2memwr <= lpm_dff4:inst32.q
memwr => lpm_dff4:inst32.data
clock => lpm_dff4:inst32.clock
clock => lpm_dff4:inst33.clock
clock => lpm_dff4:inst34.clock
clock => lpm_dff4:inst35.clock
clock => lpm_dff4:inst37.clock
clock => lpm_dff4:inst39.clock
clock => lpm_dff4:inst1.clock
clock => lpm_dff5:inst31.clock
clock => lpm_dff7:inst48.clock
clock => lpm_dff6:inst36.clock
clock => lpm_dff7:inst49.clock
clock => lpm_dff0:inst50.clock
clock => lpm_dff0:inst51.clock
clock => lpm_dff0:inst6.clock
clock => lpm_dff0:inst.clock
clock => lpm_dff7:inst52.clock
clock => lpm_dff2:inst3.clock
2memtoreg <= lpm_dff4:inst33.q
memtoreg => lpm_dff4:inst33.data
2memrd <= lpm_dff4:inst34.q
memrd => lpm_dff4:inst34.data
2alusrc <= lpm_dff4:inst35.q
alusrc => lpm_dff4:inst35.data
2regdst <= lpm_dff4:inst37.q
regdst => lpm_dff4:inst37.data
2regwr <= lpm_dff4:inst39.q
regwr => lpm_dff4:inst39.data
2jal <= lpm_dff4:inst1.q
jal => lpm_dff4:inst1.data
2aluop[0] <= lpm_dff5:inst31.q[0]
2aluop[1] <= lpm_dff5:inst31.q[1]
2aluop[2] <= lpm_dff5:inst31.q[2]
aluop[0] => lpm_dff5:inst31.data[0]
aluop[1] => lpm_dff5:inst31.data[1]
aluop[2] => lpm_dff5:inst31.data[2]
2b[0] <= lpm_dff7:inst48.q[0]
2b[1] <= lpm_dff7:inst48.q[1]
2b[2] <= lpm_dff7:inst48.q[2]
2b[3] <= lpm_dff7:inst48.q[3]
2b[4] <= lpm_dff7:inst48.q[4]
b[0] => lpm_dff7:inst48.data[0]
b[1] => lpm_dff7:inst48.data[1]
b[2] => lpm_dff7:inst48.data[2]
b[3] => lpm_dff7:inst48.data[3]
b[4] => lpm_dff7:inst48.data[4]
2btype[0] <= lpm_dff6:inst36.q[0]
2btype[1] <= lpm_dff6:inst36.q[1]
btype[0] => lpm_dff6:inst36.data[0]
btype[1] => lpm_dff6:inst36.data[1]
2c[0] <= lpm_dff7:inst49.q[0]
2c[1] <= lpm_dff7:inst49.q[1]
2c[2] <= lpm_dff7:inst49.q[2]
2c[3] <= lpm_dff7:inst49.q[3]
2c[4] <= lpm_dff7:inst49.q[4]
c[0] => lpm_dff7:inst49.data[0]
c[1] => lpm_dff7:inst49.data[1]
c[2] => lpm_dff7:inst49.data[2]
c[3] => lpm_dff7:inst49.data[3]
c[4] => lpm_dff7:inst49.data[4]
2data1[0] <= lpm_dff0:inst50.q[0]
2data1[1] <= lpm_dff0:inst50.q[1]
2data1[2] <= lpm_dff0:inst50.q[2]
2data1[3] <= lpm_dff0:inst50.q[3]
2data1[4] <= lpm_dff0:inst50.q[4]
2data1[5] <= lpm_dff0:inst50.q[5]
2data1[6] <= lpm_dff0:inst50.q[6]
2data1[7] <= lpm_dff0:inst50.q[7]
data1[0] => lpm_dff0:inst50.data[0]
data1[1] => lpm_dff0:inst50.data[1]
data1[2] => lpm_dff0:inst50.data[2]
data1[3] => lpm_dff0:inst50.data[3]
data1[4] => lpm_dff0:inst50.data[4]
data1[5] => lpm_dff0:inst50.data[5]
data1[6] => lpm_dff0:inst50.data[6]
data1[7] => lpm_dff0:inst50.data[7]
2data2[0] <= lpm_dff0:inst51.q[0]
2data2[1] <= lpm_dff0:inst51.q[1]
2data2[2] <= lpm_dff0:inst51.q[2]
2data2[3] <= lpm_dff0:inst51.q[3]
2data2[4] <= lpm_dff0:inst51.q[4]
2data2[5] <= lpm_dff0:inst51.q[5]
2data2[6] <= lpm_dff0:inst51.q[6]
2data2[7] <= lpm_dff0:inst51.q[7]
data2[0] => lpm_dff0:inst51.data[0]
data2[1] => lpm_dff0:inst51.data[1]
data2[2] => lpm_dff0:inst51.data[2]
data2[3] => lpm_dff0:inst51.data[3]
data2[4] => lpm_dff0:inst51.data[4]
data2[5] => lpm_dff0:inst51.data[5]
data2[6] => lpm_dff0:inst51.data[6]
data2[7] => lpm_dff0:inst51.data[7]
2PCin[0] <= lpm_dff0:inst6.q[0]
2PCin[1] <= lpm_dff0:inst6.q[1]
2PCin[2] <= lpm_dff0:inst6.q[2]
2PCin[3] <= lpm_dff0:inst6.q[3]
2PCin[4] <= lpm_dff0:inst6.q[4]
2PCin[5] <= lpm_dff0:inst6.q[5]
2PCin[6] <= lpm_dff0:inst6.q[6]
2PCin[7] <= lpm_dff0:inst6.q[7]
PCin[0] => lpm_dff0:inst6.data[0]
PCin[1] => lpm_dff0:inst6.data[1]
PCin[2] => lpm_dff0:inst6.data[2]
PCin[3] => lpm_dff0:inst6.data[3]
PCin[4] => lpm_dff0:inst6.data[4]
PCin[5] => lpm_dff0:inst6.data[5]
PCin[6] => lpm_dff0:inst6.data[6]
PCin[7] => lpm_dff0:inst6.data[7]
2SignEx[0] <= lpm_dff0:inst.q[0]
2SignEx[1] <= lpm_dff0:inst.q[1]
2SignEx[2] <= lpm_dff0:inst.q[2]
2SignEx[3] <= lpm_dff0:inst.q[3]
2SignEx[4] <= lpm_dff0:inst.q[4]
2SignEx[5] <= lpm_dff0:inst.q[5]
2SignEx[6] <= lpm_dff0:inst.q[6]
2SignEx[7] <= lpm_dff0:inst.q[7]
SignEx[0] => lpm_dff0:inst.data[0]
SignEx[1] => lpm_dff0:inst.data[1]
SignEx[2] => lpm_dff0:inst.data[2]
SignEx[3] => lpm_dff0:inst.data[3]
SignEx[4] => lpm_dff0:inst.data[4]
SignEx[5] => lpm_dff0:inst.data[5]
SignEx[6] => lpm_dff0:inst.data[6]
SignEx[7] => lpm_dff0:inst.data[7]
a[0] <= lpm_dff7:inst52.q[0]
a[1] <= lpm_dff7:inst52.q[1]
a[2] <= lpm_dff7:inst52.q[2]
a[3] <= lpm_dff7:inst52.q[3]
a[4] <= lpm_dff7:inst52.q[4]
a2[0] => lpm_dff7:inst52.data[0]
a2[1] => lpm_dff7:inst52.data[1]
a2[2] => lpm_dff7:inst52.data[2]
a2[3] => lpm_dff7:inst52.data[3]
a2[4] => lpm_dff7:inst52.data[4]
op2[0] <= lpm_dff2:inst3.q[0]
op2[1] <= lpm_dff2:inst3.q[1]
op2[2] <= lpm_dff2:inst3.q[2]
op2[3] <= lpm_dff2:inst3.q[3]
op2[4] <= lpm_dff2:inst3.q[4]
op2[5] <= lpm_dff2:inst3.q[5]
op[0] => lpm_dff2:inst3.data[0]
op[1] => lpm_dff2:inst3.data[1]
op[2] => lpm_dff2:inst3.data[2]
op[3] => lpm_dff2:inst3.data[3]
op[4] => lpm_dff2:inst3.data[4]
op[5] => lpm_dff2:inst3.data[5]


|proj2|ID_Ex:inst3|lpm_dff4:inst32
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff4:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff4:inst33
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff4:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff4:inst34
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff4:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff4:inst35
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff4:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff4:inst37
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff4:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff4:inst39
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff4:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff4:inst1
clock => clock~0.IN1
data => sub_wire3.IN1
q <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff4:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff5:inst31
clock => clock~0.IN1
data[0] => data[0]~2.IN1
data[1] => data[1]~1.IN1
data[2] => data[2]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff5:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff7:inst48
clock => clock~0.IN1
data[0] => data[0]~4.IN1
data[1] => data[1]~3.IN1
data[2] => data[2]~2.IN1
data[3] => data[3]~1.IN1
data[4] => data[4]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff7:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff6:inst36
clock => clock~0.IN1
data[0] => data[0]~1.IN1
data[1] => data[1]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff6:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff7:inst49
clock => clock~0.IN1
data[0] => data[0]~4.IN1
data[1] => data[1]~3.IN1
data[2] => data[2]~2.IN1
data[3] => data[3]~1.IN1
data[4] => data[4]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff7:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff0:inst50
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff0:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff0:inst51
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff0:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff0:inst6
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff0:inst
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff7:inst52
clock => clock~0.IN1
data[0] => data[0]~4.IN1
data[1] => data[1]~3.IN1
data[2] => data[2]~2.IN1
data[3] => data[3]~1.IN1
data[4] => data[4]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff7:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|proj2|ID_Ex:inst3|lpm_dff2:inst3
clock => clock~0.IN1
data[0] => data[0]~5.IN1
data[1] => data[1]~4.IN1
data[2] => data[2]~3.IN1
data[3] => data[3]~2.IN1
data[4] => data[4]~1.IN1
data[5] => data[5]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q


|proj2|ID_Ex:inst3|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|proj2|alupipe:inst2
zero <= alu:inst8.zero
aluop[0] => alu:inst8.control[0]
aluop[1] => alu:inst8.control[1]
aluop[2] => alu:inst8.control[2]
fwdRs => lpm_mux4:inst.sel
read1[0] => lpm_mux4:inst.data0x[0]
read1[1] => lpm_mux4:inst.data0x[1]
read1[2] => lpm_mux4:inst.data0x[2]
read1[3] => lpm_mux4:inst.data0x[3]
read1[4] => lpm_mux4:inst.data0x[4]
read1[5] => lpm_mux4:inst.data0x[5]
read1[6] => lpm_mux4:inst.data0x[6]
read1[7] => lpm_mux4:inst.data0x[7]
result[0] => lpm_mux4:inst.data1x[0]
result[0] => lpm_mux4:inst19.data1x[0]
result[1] => lpm_mux4:inst.data1x[1]
result[1] => lpm_mux4:inst19.data1x[1]
result[2] => lpm_mux4:inst.data1x[2]
result[2] => lpm_mux4:inst19.data1x[2]
result[3] => lpm_mux4:inst.data1x[3]
result[3] => lpm_mux4:inst19.data1x[3]
result[4] => lpm_mux4:inst.data1x[4]
result[4] => lpm_mux4:inst19.data1x[4]
result[5] => lpm_mux4:inst.data1x[5]
result[5] => lpm_mux4:inst19.data1x[5]
result[6] => lpm_mux4:inst.data1x[6]
result[6] => lpm_mux4:inst19.data1x[6]
result[7] => lpm_mux4:inst.data1x[7]
result[7] => lpm_mux4:inst19.data1x[7]
alusrc => lpm_mux4:inst18.sel
fwdRt => lpm_mux4:inst19.sel
read2[0] => lpm_mux4:inst19.data0x[0]
read2[1] => lpm_mux4:inst19.data0x[1]
read2[2] => lpm_mux4:inst19.data0x[2]
read2[3] => lpm_mux4:inst19.data0x[3]
read2[4] => lpm_mux4:inst19.data0x[4]
read2[5] => lpm_mux4:inst19.data0x[5]
read2[6] => lpm_mux4:inst19.data0x[6]
read2[7] => lpm_mux4:inst19.data0x[7]
truncate[0] => lpm_mux4:inst18.data1x[0]
truncate[1] => lpm_mux4:inst18.data1x[1]
truncate[2] => lpm_mux4:inst18.data1x[2]
truncate[3] => lpm_mux4:inst18.data1x[3]
truncate[4] => lpm_mux4:inst18.data1x[4]
truncate[5] => lpm_mux4:inst18.data1x[5]
truncate[6] => lpm_mux4:inst18.data1x[6]
truncate[7] => lpm_mux4:inst18.data1x[7]
2pcPlus4[0] <= pcplus4[0].DB_MAX_OUTPUT_PORT_TYPE
2pcPlus4[1] <= pcplus4[1].DB_MAX_OUTPUT_PORT_TYPE
2pcPlus4[2] <= pcplus4[2].DB_MAX_OUTPUT_PORT_TYPE
2pcPlus4[3] <= pcplus4[3].DB_MAX_OUTPUT_PORT_TYPE
2pcPlus4[4] <= pcplus4[4].DB_MAX_OUTPUT_PORT_TYPE
2pcPlus4[5] <= pcplus4[5].DB_MAX_OUTPUT_PORT_TYPE
2pcPlus4[6] <= pcplus4[6].DB_MAX_OUTPUT_PORT_TYPE
2pcPlus4[7] <= pcplus4[7].DB_MAX_OUTPUT_PORT_TYPE
pcplus4[0] => 2pcPlus4[0].DATAIN
pcplus4[0] => lpm_add_sub1:inst2.dataa[0]
pcplus4[1] => 2pcPlus4[1].DATAIN
pcplus4[1] => lpm_add_sub1:inst2.dataa[1]
pcplus4[2] => 2pcPlus4[2].DATAIN
pcplus4[2] => lpm_add_sub1:inst2.dataa[2]
pcplus4[3] => 2pcPlus4[3].DATAIN
pcplus4[3] => lpm_add_sub1:inst2.dataa[3]
pcplus4[4] => 2pcPlus4[4].DATAIN
pcplus4[4] => lpm_add_sub1:inst2.dataa[4]
pcplus4[5] => 2pcPlus4[5].DATAIN
pcplus4[5] => lpm_add_sub1:inst2.dataa[5]
pcplus4[6] => 2pcPlus4[6].DATAIN
pcplus4[6] => lpm_add_sub1:inst2.dataa[6]
pcplus4[7] => 2pcPlus4[7].DATAIN
pcplus4[7] => lpm_add_sub1:inst2.dataa[7]
adderout[0] <= lpm_add_sub1:inst2.result[0]
adderout[1] <= lpm_add_sub1:inst2.result[1]
adderout[2] <= lpm_add_sub1:inst2.result[2]
adderout[3] <= lpm_add_sub1:inst2.result[3]
adderout[4] <= lpm_add_sub1:inst2.result[4]
adderout[5] <= lpm_add_sub1:inst2.result[5]
adderout[6] <= lpm_add_sub1:inst2.result[6]
adderout[7] <= lpm_add_sub1:inst2.result[7]
data[0] => lpm_clshift0:inst3.data[0]
data[1] => lpm_clshift0:inst3.data[1]
data[2] => lpm_clshift0:inst3.data[2]
data[3] => lpm_clshift0:inst3.data[3]
data[4] => lpm_clshift0:inst3.data[4]
data[5] => lpm_clshift0:inst3.data[5]
data[6] => lpm_clshift0:inst3.data[6]
data[7] => lpm_clshift0:inst3.data[7]
aluout[0] <= alu:inst8.result[0]
aluout[1] <= alu:inst8.result[1]
aluout[2] <= alu:inst8.result[2]
aluout[3] <= alu:inst8.result[3]
aluout[4] <= alu:inst8.result[4]
aluout[5] <= alu:inst8.result[5]
aluout[6] <= alu:inst8.result[6]
aluout[7] <= alu:inst8.result[7]
borc[0] <= lpm_mux5:inst10.result[0]
borc[1] <= lpm_mux5:inst10.result[1]
borc[2] <= lpm_mux5:inst10.result[2]
borc[3] <= lpm_mux5:inst10.result[3]
borc[4] <= lpm_mux5:inst10.result[4]
regdst => lpm_mux5:inst10.sel
b[0] => lpm_mux5:inst10.data0x[0]
b[1] => lpm_mux5:inst10.data0x[1]
b[2] => lpm_mux5:inst10.data0x[2]
b[3] => lpm_mux5:inst10.data0x[3]
b[4] => lpm_mux5:inst10.data0x[4]
c[0] => lpm_mux5:inst10.data1x[0]
c[1] => lpm_mux5:inst10.data1x[1]
c[2] => lpm_mux5:inst10.data1x[2]
c[3] => lpm_mux5:inst10.data1x[3]
c[4] => lpm_mux5:inst10.data1x[4]
jaddr[0] <= lpm_clshift0:inst3.result[0]
jaddr[1] <= lpm_clshift0:inst3.result[1]
jaddr[2] <= lpm_clshift0:inst3.result[2]
jaddr[3] <= lpm_clshift0:inst3.result[3]
jaddr[4] <= lpm_clshift0:inst3.result[4]
jaddr[5] <= lpm_clshift0:inst3.result[5]
jaddr[6] <= lpm_clshift0:inst3.result[6]
jaddr[7] <= lpm_clshift0:inst3.result[7]
read2out[0] <= lpm_mux4:inst19.result[0]
read2out[1] <= lpm_mux4:inst19.result[1]
read2out[2] <= lpm_mux4:inst19.result[2]
read2out[3] <= lpm_mux4:inst19.result[3]
read2out[4] <= lpm_mux4:inst19.result[4]
read2out[5] <= lpm_mux4:inst19.result[5]
read2out[6] <= lpm_mux4:inst19.result[6]
read2out[7] <= lpm_mux4:inst19.result[7]


|proj2|alupipe:inst2|alu:inst8
read1[0] => result~17.IN0
read1[0] => result~9.IN0
read1[0] => LessThan0.IN8
read1[0] => result~1.IN0
read1[0] => Add1.IN16
read1[0] => Add0.IN8
read1[0] => Mux0.IN6
read1[1] => result~18.IN0
read1[1] => result~10.IN0
read1[1] => LessThan0.IN7
read1[1] => result~2.IN0
read1[1] => Add1.IN15
read1[1] => Add0.IN7
read1[1] => Mux1.IN6
read1[2] => result~19.IN0
read1[2] => result~11.IN0
read1[2] => LessThan0.IN6
read1[2] => result~3.IN0
read1[2] => Add1.IN14
read1[2] => Add0.IN6
read1[2] => Mux2.IN6
read1[3] => result~20.IN0
read1[3] => result~12.IN0
read1[3] => LessThan0.IN5
read1[3] => result~4.IN0
read1[3] => Add1.IN13
read1[3] => Add0.IN5
read1[3] => Mux3.IN6
read1[4] => result~21.IN0
read1[4] => result~13.IN0
read1[4] => LessThan0.IN4
read1[4] => result~5.IN0
read1[4] => Add1.IN12
read1[4] => Add0.IN4
read1[4] => Mux4.IN6
read1[5] => result~22.IN0
read1[5] => result~14.IN0
read1[5] => LessThan0.IN3
read1[5] => result~6.IN0
read1[5] => Add1.IN11
read1[5] => Add0.IN3
read1[5] => Mux5.IN6
read1[6] => result~23.IN0
read1[6] => result~15.IN0
read1[6] => LessThan0.IN2
read1[6] => result~7.IN0
read1[6] => Add1.IN10
read1[6] => Add0.IN2
read1[6] => Mux6.IN6
read1[7] => result~24.IN0
read1[7] => result~16.IN0
read1[7] => LessThan0.IN1
read1[7] => result~8.IN0
read1[7] => Add1.IN9
read1[7] => Add0.IN1
read1[7] => Mux7.IN6
read2[0] => result~17.IN1
read2[0] => result~9.IN1
read2[0] => LessThan0.IN16
read2[0] => result~1.IN1
read2[0] => Add0.IN16
read2[0] => Add1.IN8
read2[1] => result~18.IN1
read2[1] => result~10.IN1
read2[1] => LessThan0.IN15
read2[1] => result~2.IN1
read2[1] => Add0.IN15
read2[1] => Add1.IN7
read2[2] => result~19.IN1
read2[2] => result~11.IN1
read2[2] => LessThan0.IN14
read2[2] => result~3.IN1
read2[2] => Add0.IN14
read2[2] => Add1.IN6
read2[3] => result~20.IN1
read2[3] => result~12.IN1
read2[3] => LessThan0.IN13
read2[3] => result~4.IN1
read2[3] => Add0.IN13
read2[3] => Add1.IN5
read2[4] => result~21.IN1
read2[4] => result~13.IN1
read2[4] => LessThan0.IN12
read2[4] => result~5.IN1
read2[4] => Add0.IN12
read2[4] => Add1.IN4
read2[5] => result~22.IN1
read2[5] => result~14.IN1
read2[5] => LessThan0.IN11
read2[5] => result~6.IN1
read2[5] => Add0.IN11
read2[5] => Add1.IN3
read2[6] => result~23.IN1
read2[6] => result~15.IN1
read2[6] => LessThan0.IN10
read2[6] => result~7.IN1
read2[6] => Add0.IN10
read2[6] => Add1.IN2
read2[7] => result~24.IN1
read2[7] => result~16.IN1
read2[7] => LessThan0.IN9
read2[7] => result~8.IN1
read2[7] => Add0.IN9
read2[7] => Add1.IN1
control[0] => Mux8.IN10
control[0] => Mux7.IN10
control[0] => Mux6.IN10
control[0] => Mux5.IN10
control[0] => Mux4.IN10
control[0] => Mux3.IN10
control[0] => Mux2.IN10
control[0] => Mux1.IN10
control[0] => Mux0.IN10
control[1] => Mux8.IN9
control[1] => Mux7.IN9
control[1] => Mux6.IN9
control[1] => Mux5.IN9
control[1] => Mux4.IN9
control[1] => Mux3.IN9
control[1] => Mux2.IN9
control[1] => Mux1.IN9
control[1] => Mux0.IN9
control[2] => Mux8.IN8
control[2] => Mux7.IN8
control[2] => Mux6.IN8
control[2] => Mux5.IN8
control[2] => Mux4.IN8
control[2] => Mux3.IN8
control[2] => Mux2.IN8
control[2] => Mux1.IN8
control[2] => Mux0.IN8
result[0] <= result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|proj2|alupipe:inst2|lpm_mux4:inst
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|proj2|alupipe:inst2|lpm_mux4:inst|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|proj2|alupipe:inst2|lpm_mux4:inst|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|alupipe:inst2|lpm_mux4:inst18
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|proj2|alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|proj2|alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|alupipe:inst2|lpm_mux4:inst19
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|proj2|alupipe:inst2|lpm_mux4:inst19|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|proj2|alupipe:inst2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|alupipe:inst2|lpm_add_sub1:inst2
dataa[0] => dataa[0]~7.IN1
dataa[1] => dataa[1]~6.IN1
dataa[2] => dataa[2]~5.IN1
dataa[3] => dataa[3]~4.IN1
dataa[4] => dataa[4]~3.IN1
dataa[5] => dataa[5]~2.IN1
dataa[6] => dataa[6]~1.IN1
dataa[7] => dataa[7]~0.IN1
datab[0] => datab[0]~7.IN1
datab[1] => datab[1]~6.IN1
datab[2] => datab[2]~5.IN1
datab[3] => datab[3]~4.IN1
datab[4] => datab[4]~3.IN1
datab[5] => datab[5]~2.IN1
datab[6] => datab[6]~1.IN1
datab[7] => datab[7]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result


|proj2|alupipe:inst2|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_elh:auto_generated.dataa[0]
dataa[1] => add_sub_elh:auto_generated.dataa[1]
dataa[2] => add_sub_elh:auto_generated.dataa[2]
dataa[3] => add_sub_elh:auto_generated.dataa[3]
dataa[4] => add_sub_elh:auto_generated.dataa[4]
dataa[5] => add_sub_elh:auto_generated.dataa[5]
dataa[6] => add_sub_elh:auto_generated.dataa[6]
dataa[7] => add_sub_elh:auto_generated.dataa[7]
datab[0] => add_sub_elh:auto_generated.datab[0]
datab[1] => add_sub_elh:auto_generated.datab[1]
datab[2] => add_sub_elh:auto_generated.datab[2]
datab[3] => add_sub_elh:auto_generated.datab[3]
datab[4] => add_sub_elh:auto_generated.datab[4]
datab[5] => add_sub_elh:auto_generated.datab[5]
datab[6] => add_sub_elh:auto_generated.datab[6]
datab[7] => add_sub_elh:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_elh:auto_generated.result[0]
result[1] <= add_sub_elh:auto_generated.result[1]
result[2] <= add_sub_elh:auto_generated.result[2]
result[3] <= add_sub_elh:auto_generated.result[3]
result[4] <= add_sub_elh:auto_generated.result[4]
result[5] <= add_sub_elh:auto_generated.result[5]
result[6] <= add_sub_elh:auto_generated.result[6]
result[7] <= add_sub_elh:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|proj2|alupipe:inst2|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|proj2|alupipe:inst2|lpm_clshift0:inst3
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
distance[0] => distance[0]~1.IN1
distance[1] => distance[1]~0.IN1
result[0] <= lpm_clshift:lpm_clshift_component.result
result[1] <= lpm_clshift:lpm_clshift_component.result
result[2] <= lpm_clshift:lpm_clshift_component.result
result[3] <= lpm_clshift:lpm_clshift_component.result
result[4] <= lpm_clshift:lpm_clshift_component.result
result[5] <= lpm_clshift:lpm_clshift_component.result
result[6] <= lpm_clshift:lpm_clshift_component.result
result[7] <= lpm_clshift:lpm_clshift_component.result


|proj2|alupipe:inst2|lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_ejb:auto_generated.data[0]
data[1] => lpm_clshift_ejb:auto_generated.data[1]
data[2] => lpm_clshift_ejb:auto_generated.data[2]
data[3] => lpm_clshift_ejb:auto_generated.data[3]
data[4] => lpm_clshift_ejb:auto_generated.data[4]
data[5] => lpm_clshift_ejb:auto_generated.data[5]
data[6] => lpm_clshift_ejb:auto_generated.data[6]
data[7] => lpm_clshift_ejb:auto_generated.data[7]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_ejb:auto_generated.distance[0]
distance[1] => lpm_clshift_ejb:auto_generated.distance[1]
overflow <= <GND>
result[0] <= lpm_clshift_ejb:auto_generated.result[0]
result[1] <= lpm_clshift_ejb:auto_generated.result[1]
result[2] <= lpm_clshift_ejb:auto_generated.result[2]
result[3] <= lpm_clshift_ejb:auto_generated.result[3]
result[4] <= lpm_clshift_ejb:auto_generated.result[4]
result[5] <= lpm_clshift_ejb:auto_generated.result[5]
result[6] <= lpm_clshift_ejb:auto_generated.result[6]
result[7] <= lpm_clshift_ejb:auto_generated.result[7]
underflow <= <GND>


|proj2|alupipe:inst2|lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_ejb:auto_generated
result[0] <= sbit_w[16].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[17].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[18].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[19].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[20].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[21].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[22].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[23].DB_MAX_OUTPUT_PORT_TYPE


|proj2|alupipe:inst2|lpm_constant1:inst7
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result


|proj2|alupipe:inst2|lpm_constant1:inst7|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|proj2|alupipe:inst2|lpm_mux5:inst10
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data1x[0] => sub_wire4[5].IN1
data1x[1] => sub_wire4[6].IN1
data1x[2] => sub_wire4[7].IN1
data1x[3] => sub_wire4[8].IN1
data1x[4] => sub_wire4[9].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result


|proj2|alupipe:inst2|lpm_mux5:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_rnc:auto_generated.data[0]
data[0][1] => mux_rnc:auto_generated.data[1]
data[0][2] => mux_rnc:auto_generated.data[2]
data[0][3] => mux_rnc:auto_generated.data[3]
data[0][4] => mux_rnc:auto_generated.data[4]
data[1][0] => mux_rnc:auto_generated.data[5]
data[1][1] => mux_rnc:auto_generated.data[6]
data[1][2] => mux_rnc:auto_generated.data[7]
data[1][3] => mux_rnc:auto_generated.data[8]
data[1][4] => mux_rnc:auto_generated.data[9]
sel[0] => mux_rnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rnc:auto_generated.result[0]
result[1] <= mux_rnc:auto_generated.result[1]
result[2] <= mux_rnc:auto_generated.result[2]
result[3] <= mux_rnc:auto_generated.result[3]
result[4] <= mux_rnc:auto_generated.result[4]


|proj2|alupipe:inst2|lpm_mux5:inst10|lpm_mux:lpm_mux_component|mux_rnc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|forwardunit:inst27
op1[0] => Equal4.IN1
op1[0] => Equal5.IN0
op1[0] => Equal6.IN1
op1[0] => Equal12.IN0
op1[0] => Equal13.IN2
op1[0] => Equal14.IN0
op1[0] => Equal15.IN2
op1[1] => Equal4.IN2
op1[1] => Equal5.IN1
op1[1] => Equal6.IN2
op1[1] => Equal12.IN1
op1[1] => Equal13.IN0
op1[1] => Equal14.IN3
op1[1] => Equal15.IN3
op1[2] => Equal4.IN3
op1[2] => Equal5.IN2
op1[2] => Equal6.IN3
op1[2] => Equal12.IN2
op1[2] => Equal13.IN3
op1[2] => Equal14.IN4
op1[2] => Equal15.IN0
op1[3] => Equal4.IN0
op1[3] => Equal5.IN4
op1[3] => Equal6.IN4
op1[3] => Equal12.IN3
op1[3] => Equal13.IN1
op1[3] => Equal14.IN5
op1[3] => Equal15.IN1
op1[4] => Equal4.IN4
op1[4] => Equal5.IN5
op1[4] => Equal6.IN5
op1[4] => Equal12.IN4
op1[4] => Equal13.IN4
op1[4] => Equal14.IN1
op1[4] => Equal15.IN4
op1[5] => Equal4.IN5
op1[5] => Equal5.IN3
op1[5] => Equal6.IN0
op1[5] => Equal12.IN5
op1[5] => Equal13.IN5
op1[5] => Equal14.IN2
op1[5] => Equal15.IN5
rd1[0] => Equal3.IN4
rd1[0] => Equal2.IN4
rd1[1] => Equal3.IN3
rd1[1] => Equal2.IN3
rd1[2] => Equal3.IN2
rd1[2] => Equal2.IN2
rd1[3] => Equal3.IN1
rd1[3] => Equal2.IN1
rd1[4] => Equal3.IN0
rd1[4] => Equal2.IN0
op2[0] => Equal0.IN0
op2[0] => Equal1.IN2
op2[0] => Equal9.IN1
op2[0] => Equal10.IN0
op2[0] => Equal11.IN1
op2[1] => Equal0.IN1
op2[1] => Equal1.IN0
op2[1] => Equal9.IN2
op2[1] => Equal10.IN1
op2[1] => Equal11.IN2
op2[2] => Equal0.IN2
op2[2] => Equal1.IN3
op2[2] => Equal9.IN3
op2[2] => Equal10.IN2
op2[2] => Equal11.IN3
op2[3] => Equal0.IN3
op2[3] => Equal1.IN1
op2[3] => Equal9.IN4
op2[3] => Equal10.IN4
op2[3] => Equal11.IN0
op2[4] => Equal0.IN4
op2[4] => Equal1.IN4
op2[4] => Equal9.IN5
op2[4] => Equal10.IN5
op2[4] => Equal11.IN4
op2[5] => Equal0.IN5
op2[5] => Equal1.IN5
op2[5] => Equal9.IN0
op2[5] => Equal10.IN3
op2[5] => Equal11.IN5
rs2[0] => Equal8.IN4
rs2[0] => Equal3.IN9
rs2[1] => Equal8.IN3
rs2[1] => Equal3.IN8
rs2[2] => Equal8.IN2
rs2[2] => Equal3.IN7
rs2[3] => Equal8.IN1
rs2[3] => Equal3.IN6
rs2[4] => Equal8.IN0
rs2[4] => Equal3.IN5
rt2[0] => Equal7.IN4
rt2[0] => Equal2.IN9
rt2[1] => Equal7.IN3
rt2[1] => Equal2.IN8
rt2[2] => Equal7.IN2
rt2[2] => Equal2.IN7
rt2[3] => Equal7.IN1
rt2[3] => Equal2.IN6
rt2[4] => Equal7.IN0
rt2[4] => Equal2.IN5
rt1[0] => Equal8.IN9
rt1[0] => Equal7.IN9
rt1[1] => Equal8.IN8
rt1[1] => Equal7.IN8
rt1[2] => Equal8.IN7
rt1[2] => Equal7.IN7
rt1[3] => Equal8.IN6
rt1[3] => Equal7.IN6
rt1[4] => Equal8.IN5
rt1[4] => Equal7.IN5
fwRs <= fwRs$latch.DB_MAX_OUTPUT_PORT_TYPE
fwRt <= fwRt$latch.DB_MAX_OUTPUT_PORT_TYPE
regwr => fwRs~9.IN1


|proj2|lpm_mux0:inst10
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|proj2|lpm_mux0:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|proj2|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|lpm_mux0:inst17
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|proj2|lpm_mux0:inst17|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|proj2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|lpm_add_sub2:inst12
dataa[0] => dataa[0]~7.IN1
dataa[1] => dataa[1]~6.IN1
dataa[2] => dataa[2]~5.IN1
dataa[3] => dataa[3]~4.IN1
dataa[4] => dataa[4]~3.IN1
dataa[5] => dataa[5]~2.IN1
dataa[6] => dataa[6]~1.IN1
dataa[7] => dataa[7]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result


|proj2|lpm_add_sub2:inst12|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_2ph:auto_generated.dataa[0]
dataa[1] => add_sub_2ph:auto_generated.dataa[1]
dataa[2] => add_sub_2ph:auto_generated.dataa[2]
dataa[3] => add_sub_2ph:auto_generated.dataa[3]
dataa[4] => add_sub_2ph:auto_generated.dataa[4]
dataa[5] => add_sub_2ph:auto_generated.dataa[5]
dataa[6] => add_sub_2ph:auto_generated.dataa[6]
dataa[7] => add_sub_2ph:auto_generated.dataa[7]
datab[0] => add_sub_2ph:auto_generated.datab[0]
datab[1] => add_sub_2ph:auto_generated.datab[1]
datab[2] => add_sub_2ph:auto_generated.datab[2]
datab[3] => add_sub_2ph:auto_generated.datab[3]
datab[4] => add_sub_2ph:auto_generated.datab[4]
datab[5] => add_sub_2ph:auto_generated.datab[5]
datab[6] => add_sub_2ph:auto_generated.datab[6]
datab[7] => add_sub_2ph:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ph:auto_generated.result[0]
result[1] <= add_sub_2ph:auto_generated.result[1]
result[2] <= add_sub_2ph:auto_generated.result[2]
result[3] <= add_sub_2ph:auto_generated.result[3]
result[4] <= add_sub_2ph:auto_generated.result[4]
result[5] <= add_sub_2ph:auto_generated.result[5]
result[6] <= add_sub_2ph:auto_generated.result[6]
result[7] <= add_sub_2ph:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|proj2|lpm_add_sub2:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|proj2|lpm_ram_dq1:inst13
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|proj2|lpm_ram_dq1:inst13|altsyncram:altsyncram_component
wren_a => altsyncram_isa1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_isa1:auto_generated.data_a[0]
data_a[1] => altsyncram_isa1:auto_generated.data_a[1]
data_a[2] => altsyncram_isa1:auto_generated.data_a[2]
data_a[3] => altsyncram_isa1:auto_generated.data_a[3]
data_a[4] => altsyncram_isa1:auto_generated.data_a[4]
data_a[5] => altsyncram_isa1:auto_generated.data_a[5]
data_a[6] => altsyncram_isa1:auto_generated.data_a[6]
data_a[7] => altsyncram_isa1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_isa1:auto_generated.address_a[0]
address_a[1] => altsyncram_isa1:auto_generated.address_a[1]
address_a[2] => altsyncram_isa1:auto_generated.address_a[2]
address_a[3] => altsyncram_isa1:auto_generated.address_a[3]
address_a[4] => altsyncram_isa1:auto_generated.address_a[4]
address_a[5] => altsyncram_isa1:auto_generated.address_a[5]
address_a[6] => altsyncram_isa1:auto_generated.address_a[6]
address_a[7] => altsyncram_isa1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_isa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_isa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_isa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_isa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_isa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_isa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_isa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_isa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_isa1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|proj2|lpm_ram_dq1:inst13|altsyncram:altsyncram_component|altsyncram_isa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|proj2|lpm_mux5:inst11
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data1x[0] => sub_wire4[5].IN1
data1x[1] => sub_wire4[6].IN1
data1x[2] => sub_wire4[7].IN1
data1x[3] => sub_wire4[8].IN1
data1x[4] => sub_wire4[9].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result


|proj2|lpm_mux5:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_rnc:auto_generated.data[0]
data[0][1] => mux_rnc:auto_generated.data[1]
data[0][2] => mux_rnc:auto_generated.data[2]
data[0][3] => mux_rnc:auto_generated.data[3]
data[0][4] => mux_rnc:auto_generated.data[4]
data[1][0] => mux_rnc:auto_generated.data[5]
data[1][1] => mux_rnc:auto_generated.data[6]
data[1][2] => mux_rnc:auto_generated.data[7]
data[1][3] => mux_rnc:auto_generated.data[8]
data[1][4] => mux_rnc:auto_generated.data[9]
sel[0] => mux_rnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rnc:auto_generated.result[0]
result[1] <= mux_rnc:auto_generated.result[1]
result[2] <= mux_rnc:auto_generated.result[2]
result[3] <= mux_rnc:auto_generated.result[3]
result[4] <= mux_rnc:auto_generated.result[4]


|proj2|lpm_mux5:inst11|lpm_mux:lpm_mux_component|mux_rnc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|lpm_constant6:inst18
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result


|proj2|lpm_constant6:inst18|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>


|proj2|fetchstore:inst1
instrout[0] <= lpm_ff1:inst1.q[0]
instrout[1] <= lpm_ff1:inst1.q[1]
instrout[2] <= lpm_ff1:inst1.q[2]
instrout[3] <= lpm_ff1:inst1.q[3]
instrout[4] <= lpm_ff1:inst1.q[4]
instrout[5] <= lpm_ff1:inst1.q[5]
instrout[6] <= lpm_ff1:inst1.q[6]
instrout[7] <= lpm_ff1:inst1.q[7]
instrout[8] <= lpm_ff1:inst1.q[8]
instrout[9] <= lpm_ff1:inst1.q[9]
instrout[10] <= lpm_ff1:inst1.q[10]
instrout[11] <= lpm_ff1:inst1.q[11]
instrout[12] <= lpm_ff1:inst1.q[12]
instrout[13] <= lpm_ff1:inst1.q[13]
instrout[14] <= lpm_ff1:inst1.q[14]
instrout[15] <= lpm_ff1:inst1.q[15]
instrout[16] <= lpm_ff1:inst1.q[16]
instrout[17] <= lpm_ff1:inst1.q[17]
instrout[18] <= lpm_ff1:inst1.q[18]
instrout[19] <= lpm_ff1:inst1.q[19]
instrout[20] <= lpm_ff1:inst1.q[20]
instrout[21] <= lpm_ff1:inst1.q[21]
instrout[22] <= lpm_ff1:inst1.q[22]
instrout[23] <= lpm_ff1:inst1.q[23]
instrout[24] <= lpm_ff1:inst1.q[24]
instrout[25] <= lpm_ff1:inst1.q[25]
instrout[26] <= lpm_ff1:inst1.q[26]
instrout[27] <= lpm_ff1:inst1.q[27]
instrout[28] <= lpm_ff1:inst1.q[28]
instrout[29] <= lpm_ff1:inst1.q[29]
instrout[30] <= lpm_ff1:inst1.q[30]
instrout[31] <= lpm_ff1:inst1.q[31]
clock => lpm_ff1:inst1.clock
clock => lpm_ff0:inst.clock
instruction[0] => lpm_ff1:inst1.data[0]
instruction[1] => lpm_ff1:inst1.data[1]
instruction[2] => lpm_ff1:inst1.data[2]
instruction[3] => lpm_ff1:inst1.data[3]
instruction[4] => lpm_ff1:inst1.data[4]
instruction[5] => lpm_ff1:inst1.data[5]
instruction[6] => lpm_ff1:inst1.data[6]
instruction[7] => lpm_ff1:inst1.data[7]
instruction[8] => lpm_ff1:inst1.data[8]
instruction[9] => lpm_ff1:inst1.data[9]
instruction[10] => lpm_ff1:inst1.data[10]
instruction[11] => lpm_ff1:inst1.data[11]
instruction[12] => lpm_ff1:inst1.data[12]
instruction[13] => lpm_ff1:inst1.data[13]
instruction[14] => lpm_ff1:inst1.data[14]
instruction[15] => lpm_ff1:inst1.data[15]
instruction[16] => lpm_ff1:inst1.data[16]
instruction[17] => lpm_ff1:inst1.data[17]
instruction[18] => lpm_ff1:inst1.data[18]
instruction[19] => lpm_ff1:inst1.data[19]
instruction[20] => lpm_ff1:inst1.data[20]
instruction[21] => lpm_ff1:inst1.data[21]
instruction[22] => lpm_ff1:inst1.data[22]
instruction[23] => lpm_ff1:inst1.data[23]
instruction[24] => lpm_ff1:inst1.data[24]
instruction[25] => lpm_ff1:inst1.data[25]
instruction[26] => lpm_ff1:inst1.data[26]
instruction[27] => lpm_ff1:inst1.data[27]
instruction[28] => lpm_ff1:inst1.data[28]
instruction[29] => lpm_ff1:inst1.data[29]
instruction[30] => lpm_ff1:inst1.data[30]
instruction[31] => lpm_ff1:inst1.data[31]
pcout[0] <= lpm_ff0:inst.q[0]
pcout[1] <= lpm_ff0:inst.q[1]
pcout[2] <= lpm_ff0:inst.q[2]
pcout[3] <= lpm_ff0:inst.q[3]
pcout[4] <= lpm_ff0:inst.q[4]
pcout[5] <= lpm_ff0:inst.q[5]
pcout[6] <= lpm_ff0:inst.q[6]
pcout[7] <= lpm_ff0:inst.q[7]
pcin[0] => lpm_ff0:inst.data[0]
pcin[1] => lpm_ff0:inst.data[1]
pcin[2] => lpm_ff0:inst.data[2]
pcin[3] => lpm_ff0:inst.data[3]
pcin[4] => lpm_ff0:inst.data[4]
pcin[5] => lpm_ff0:inst.data[5]
pcin[6] => lpm_ff0:inst.data[6]
pcin[7] => lpm_ff0:inst.data[7]


|proj2|fetchstore:inst1|lpm_ff1:inst1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q
q[16] <= lpm_ff:lpm_ff_component.q
q[17] <= lpm_ff:lpm_ff_component.q
q[18] <= lpm_ff:lpm_ff_component.q
q[19] <= lpm_ff:lpm_ff_component.q
q[20] <= lpm_ff:lpm_ff_component.q
q[21] <= lpm_ff:lpm_ff_component.q
q[22] <= lpm_ff:lpm_ff_component.q
q[23] <= lpm_ff:lpm_ff_component.q
q[24] <= lpm_ff:lpm_ff_component.q
q[25] <= lpm_ff:lpm_ff_component.q
q[26] <= lpm_ff:lpm_ff_component.q
q[27] <= lpm_ff:lpm_ff_component.q
q[28] <= lpm_ff:lpm_ff_component.q
q[29] <= lpm_ff:lpm_ff_component.q
q[30] <= lpm_ff:lpm_ff_component.q
q[31] <= lpm_ff:lpm_ff_component.q


|proj2|fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchstore:inst1|lpm_ff0:inst
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|proj2|fetchstore:inst1|lpm_ff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchpipe:inst
instr[0] <= lpm_rom1:inst2.q[0]
instr[1] <= lpm_rom1:inst2.q[1]
instr[2] <= lpm_rom1:inst2.q[2]
instr[3] <= lpm_rom1:inst2.q[3]
instr[4] <= lpm_rom1:inst2.q[4]
instr[5] <= lpm_rom1:inst2.q[5]
instr[6] <= lpm_rom1:inst2.q[6]
instr[7] <= lpm_rom1:inst2.q[7]
instr[8] <= lpm_rom1:inst2.q[8]
instr[9] <= lpm_rom1:inst2.q[9]
instr[10] <= lpm_rom1:inst2.q[10]
instr[11] <= lpm_rom1:inst2.q[11]
instr[12] <= lpm_rom1:inst2.q[12]
instr[13] <= lpm_rom1:inst2.q[13]
instr[14] <= lpm_rom1:inst2.q[14]
instr[15] <= lpm_rom1:inst2.q[15]
instr[16] <= lpm_rom1:inst2.q[16]
instr[17] <= lpm_rom1:inst2.q[17]
instr[18] <= lpm_rom1:inst2.q[18]
instr[19] <= lpm_rom1:inst2.q[19]
instr[20] <= lpm_rom1:inst2.q[20]
instr[21] <= lpm_rom1:inst2.q[21]
instr[22] <= lpm_rom1:inst2.q[22]
instr[23] <= lpm_rom1:inst2.q[23]
instr[24] <= lpm_rom1:inst2.q[24]
instr[25] <= lpm_rom1:inst2.q[25]
instr[26] <= lpm_rom1:inst2.q[26]
instr[27] <= lpm_rom1:inst2.q[27]
instr[28] <= lpm_rom1:inst2.q[28]
instr[29] <= lpm_rom1:inst2.q[29]
instr[30] <= lpm_rom1:inst2.q[30]
instr[31] <= lpm_rom1:inst2.q[31]
clock => lpm_rom1:inst2.clock
clock => lpm_dff0:inst.clock
reset => lpm_mux0:inst4.sel
reset => lpm_mux6:inst18.sel
reset => lpm_mux6:inst17.sel
reset => lpm_mux6:inst16.sel
bsel => lpm_mux6:inst18.data0
jsel => lpm_mux6:inst17.data0
jrsel => lpm_mux6:inst16.data0
jraddr[0] => lpm_mux0:inst11.data1x[0]
jraddr[1] => lpm_mux0:inst11.data1x[1]
jraddr[2] => lpm_mux0:inst11.data1x[2]
jraddr[3] => lpm_mux0:inst11.data1x[3]
jraddr[4] => lpm_mux0:inst11.data1x[4]
jraddr[5] => lpm_mux0:inst11.data1x[5]
jraddr[6] => lpm_mux0:inst11.data1x[6]
jraddr[7] => lpm_mux0:inst11.data1x[7]
jaddr[0] => lpm_mux0:inst7.data1x[0]
jaddr[1] => lpm_mux0:inst7.data1x[1]
jaddr[2] => lpm_mux0:inst7.data1x[2]
jaddr[3] => lpm_mux0:inst7.data1x[3]
jaddr[4] => lpm_mux0:inst7.data1x[4]
jaddr[5] => lpm_mux0:inst7.data1x[5]
jaddr[6] => lpm_mux0:inst7.data1x[6]
jaddr[7] => lpm_mux0:inst7.data1x[7]
addresult[0] => lpm_mux0:inst5.data1x[0]
addresult[1] => lpm_mux0:inst5.data1x[1]
addresult[2] => lpm_mux0:inst5.data1x[2]
addresult[3] => lpm_mux0:inst5.data1x[3]
addresult[4] => lpm_mux0:inst5.data1x[4]
addresult[5] => lpm_mux0:inst5.data1x[5]
addresult[6] => lpm_mux0:inst5.data1x[6]
addresult[7] => lpm_mux0:inst5.data1x[7]
pcplus4[0] <= lpm_add_sub0:inst1.result[0]
pcplus4[1] <= lpm_add_sub0:inst1.result[1]
pcplus4[2] <= lpm_add_sub0:inst1.result[2]
pcplus4[3] <= lpm_add_sub0:inst1.result[3]
pcplus4[4] <= lpm_add_sub0:inst1.result[4]
pcplus4[5] <= lpm_add_sub0:inst1.result[5]
pcplus4[6] <= lpm_add_sub0:inst1.result[6]
pcplus4[7] <= lpm_add_sub0:inst1.result[7]


|proj2|fetchpipe:inst|lpm_rom1:inst2
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
clock => clock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|proj2|fetchpipe:inst|lpm_rom1:inst2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3n71:auto_generated.address_a[0]
address_a[1] => altsyncram_3n71:auto_generated.address_a[1]
address_a[2] => altsyncram_3n71:auto_generated.address_a[2]
address_a[3] => altsyncram_3n71:auto_generated.address_a[3]
address_a[4] => altsyncram_3n71:auto_generated.address_a[4]
address_a[5] => altsyncram_3n71:auto_generated.address_a[5]
address_a[6] => altsyncram_3n71:auto_generated.address_a[6]
address_a[7] => altsyncram_3n71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3n71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3n71:auto_generated.q_a[0]
q_a[1] <= altsyncram_3n71:auto_generated.q_a[1]
q_a[2] <= altsyncram_3n71:auto_generated.q_a[2]
q_a[3] <= altsyncram_3n71:auto_generated.q_a[3]
q_a[4] <= altsyncram_3n71:auto_generated.q_a[4]
q_a[5] <= altsyncram_3n71:auto_generated.q_a[5]
q_a[6] <= altsyncram_3n71:auto_generated.q_a[6]
q_a[7] <= altsyncram_3n71:auto_generated.q_a[7]
q_a[8] <= altsyncram_3n71:auto_generated.q_a[8]
q_a[9] <= altsyncram_3n71:auto_generated.q_a[9]
q_a[10] <= altsyncram_3n71:auto_generated.q_a[10]
q_a[11] <= altsyncram_3n71:auto_generated.q_a[11]
q_a[12] <= altsyncram_3n71:auto_generated.q_a[12]
q_a[13] <= altsyncram_3n71:auto_generated.q_a[13]
q_a[14] <= altsyncram_3n71:auto_generated.q_a[14]
q_a[15] <= altsyncram_3n71:auto_generated.q_a[15]
q_a[16] <= altsyncram_3n71:auto_generated.q_a[16]
q_a[17] <= altsyncram_3n71:auto_generated.q_a[17]
q_a[18] <= altsyncram_3n71:auto_generated.q_a[18]
q_a[19] <= altsyncram_3n71:auto_generated.q_a[19]
q_a[20] <= altsyncram_3n71:auto_generated.q_a[20]
q_a[21] <= altsyncram_3n71:auto_generated.q_a[21]
q_a[22] <= altsyncram_3n71:auto_generated.q_a[22]
q_a[23] <= altsyncram_3n71:auto_generated.q_a[23]
q_a[24] <= altsyncram_3n71:auto_generated.q_a[24]
q_a[25] <= altsyncram_3n71:auto_generated.q_a[25]
q_a[26] <= altsyncram_3n71:auto_generated.q_a[26]
q_a[27] <= altsyncram_3n71:auto_generated.q_a[27]
q_a[28] <= altsyncram_3n71:auto_generated.q_a[28]
q_a[29] <= altsyncram_3n71:auto_generated.q_a[29]
q_a[30] <= altsyncram_3n71:auto_generated.q_a[30]
q_a[31] <= altsyncram_3n71:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|proj2|fetchpipe:inst|lpm_rom1:inst2|altsyncram:altsyncram_component|altsyncram_3n71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|proj2|fetchpipe:inst|lpm_mux0:inst4
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|proj2|fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|proj2|fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchpipe:inst|lpm_mux0:inst5
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|proj2|fetchpipe:inst|lpm_mux0:inst5|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|proj2|fetchpipe:inst|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchpipe:inst|lpm_mux6:inst18
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|proj2|fetchpipe:inst|lpm_mux6:inst18|lpm_mux:lpm_mux_component
data[0][0] => mux_nnc:auto_generated.data[0]
data[1][0] => mux_nnc:auto_generated.data[1]
sel[0] => mux_nnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nnc:auto_generated.result[0]


|proj2|fetchpipe:inst|lpm_mux6:inst18|lpm_mux:lpm_mux_component|mux_nnc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchpipe:inst|lpm_constant5:inst19
result[0] <= lpm_constant:lpm_constant_component.result


|proj2|fetchpipe:inst|lpm_constant5:inst19|lpm_constant:lpm_constant_component
result[0] <= <GND>


|proj2|fetchpipe:inst|lpm_mux0:inst7
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|proj2|fetchpipe:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|proj2|fetchpipe:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchpipe:inst|lpm_mux6:inst17
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|proj2|fetchpipe:inst|lpm_mux6:inst17|lpm_mux:lpm_mux_component
data[0][0] => mux_nnc:auto_generated.data[0]
data[1][0] => mux_nnc:auto_generated.data[1]
sel[0] => mux_nnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nnc:auto_generated.result[0]


|proj2|fetchpipe:inst|lpm_mux6:inst17|lpm_mux:lpm_mux_component|mux_nnc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchpipe:inst|lpm_mux0:inst11
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|proj2|fetchpipe:inst|lpm_mux0:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|proj2|fetchpipe:inst|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchpipe:inst|lpm_mux6:inst16
data0 => sub_wire5[0].IN1
data1 => sub_wire5[1].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|proj2|fetchpipe:inst|lpm_mux6:inst16|lpm_mux:lpm_mux_component
data[0][0] => mux_nnc:auto_generated.data[0]
data[1][0] => mux_nnc:auto_generated.data[1]
sel[0] => mux_nnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nnc:auto_generated.result[0]


|proj2|fetchpipe:inst|lpm_mux6:inst16|lpm_mux:lpm_mux_component|mux_nnc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchpipe:inst|lpm_add_sub0:inst1
dataa[0] => dataa[0]~7.IN1
dataa[1] => dataa[1]~6.IN1
dataa[2] => dataa[2]~5.IN1
dataa[3] => dataa[3]~4.IN1
dataa[4] => dataa[4]~3.IN1
dataa[5] => dataa[5]~2.IN1
dataa[6] => dataa[6]~1.IN1
dataa[7] => dataa[7]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result


|proj2|fetchpipe:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_2ph:auto_generated.dataa[0]
dataa[1] => add_sub_2ph:auto_generated.dataa[1]
dataa[2] => add_sub_2ph:auto_generated.dataa[2]
dataa[3] => add_sub_2ph:auto_generated.dataa[3]
dataa[4] => add_sub_2ph:auto_generated.dataa[4]
dataa[5] => add_sub_2ph:auto_generated.dataa[5]
dataa[6] => add_sub_2ph:auto_generated.dataa[6]
dataa[7] => add_sub_2ph:auto_generated.dataa[7]
datab[0] => add_sub_2ph:auto_generated.datab[0]
datab[1] => add_sub_2ph:auto_generated.datab[1]
datab[2] => add_sub_2ph:auto_generated.datab[2]
datab[3] => add_sub_2ph:auto_generated.datab[3]
datab[4] => add_sub_2ph:auto_generated.datab[4]
datab[5] => add_sub_2ph:auto_generated.datab[5]
datab[6] => add_sub_2ph:auto_generated.datab[6]
datab[7] => add_sub_2ph:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ph:auto_generated.result[0]
result[1] <= add_sub_2ph:auto_generated.result[1]
result[2] <= add_sub_2ph:auto_generated.result[2]
result[3] <= add_sub_2ph:auto_generated.result[3]
result[4] <= add_sub_2ph:auto_generated.result[4]
result[5] <= add_sub_2ph:auto_generated.result[5]
result[6] <= add_sub_2ph:auto_generated.result[6]
result[7] <= add_sub_2ph:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|proj2|fetchpipe:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchpipe:inst|lpm_dff0:inst
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|proj2|fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|proj2|fetchpipe:inst|lpm_constant4:inst15
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result


|proj2|fetchpipe:inst|lpm_constant4:inst15|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


