Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 15 19:50:05 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_top_control_sets_placed.rpt
| Design       : top_top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           32 |
| No           | No                    | Yes                    |             624 |          172 |
| No           | Yes                   | No                     |              30 |            8 |
| Yes          | No                    | No                     |              32 |           12 |
| Yes          | No                    | Yes                    |            1056 |          396 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | dft2/p_0_in                    | rst_IBUF         |               22 |             32 |
|  clk_IBUF_BUFG | p_real[15]_i_1_n_0             |                  |               12 |             32 |
|  clk_IBUF_BUFG | dft2/mem_a_real                | rst_IBUF         |               17 |             64 |
|  clk_IBUF_BUFG | dft2/mem_b_real                | rst_IBUF         |               22 |             64 |
|  clk_IBUF_BUFG | dft2/mem_b_real[2][15]_i_1_n_0 | rst_IBUF         |               26 |             64 |
|  clk_IBUF_BUFG | dft2/mem_a_real[2][15]_i_1_n_0 | rst_IBUF         |               24 |             64 |
|  clk_IBUF_BUFG | dft2/mem_a_real[5][15]_i_1_n_0 | rst_IBUF         |               24 |             64 |
|  clk_IBUF_BUFG | dft2/mem_b_real[6][15]_i_1_n_0 | rst_IBUF         |               27 |             64 |
|  clk_IBUF_BUFG | dft2/mem_a_real[4][15]_i_1_n_0 | rst_IBUF         |               20 |             64 |
|  clk_IBUF_BUFG | dft2/mem_b_real[1][15]_i_1_n_0 | rst_IBUF         |               29 |             64 |
|  clk_IBUF_BUFG | dft2/mem_b_real[0][15]_i_1_n_0 | rst_IBUF         |               27 |             64 |
|  clk_IBUF_BUFG | dft2/mem_a_real[0][15]_i_1_n_0 | rst_IBUF         |               28 |             64 |
|  clk_IBUF_BUFG | dft2/mem_b_real[3][15]_i_1_n_0 | rst_IBUF         |               17 |             64 |
|  clk_IBUF_BUFG | dft2/mem_a_real[6][15]_i_1_n_0 | rst_IBUF         |               24 |             64 |
|  clk_IBUF_BUFG | dft2/mem_b_real[4][15]_i_1_n_0 | rst_IBUF         |               22 |             64 |
|  clk_IBUF_BUFG | dft2/mem_a_real[3][15]_i_1_n_0 | rst_IBUF         |               18 |             64 |
|  clk_IBUF_BUFG | dft2/mem_a_real[1][15]_i_1_n_0 | rst_IBUF         |               24 |             64 |
|  clk_IBUF_BUFG | dft2/mem_b_real[5][15]_i_1_n_0 | rst_IBUF         |               25 |             64 |
|  clk_IBUF_BUFG |                                |                  |               32 |            244 |
|  clk_IBUF_BUFG |                                | rst_IBUF         |              180 |            654 |
+----------------+--------------------------------+------------------+------------------+----------------+


