# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vlog -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/tb_m.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_m
# 
# Top level modules:
# 	tb_m
vcom -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/clk_gen.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
vcom -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/Counter_nbit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity counter_nbit
# -- Compiling architecture behavioural of counter_nbit
vcom -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/MBE.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mbe_n
# -- Compiling architecture behavioural of mbe_n
vsim work.tb_m
# vsim work.tb_m 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_m(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.mbe_n(behavioural)#1
# Loading work.counter_nbit(behavioural)#1
# ** Fatal: (vsim-3363) /home/isa17/Desktop/ISA-laboratories/lab2/MBE/tb_m.v(33): The array length (1) of VHDL port 'en' does not match the width (32) of its Verilog connection (1st connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_m/cnt_3bit File: /home/isa17/Desktop/ISA-laboratories/lab2/MBE/Counter_nbit.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
vlog -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/tb_m.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_m
# ** Error: /home/isa17/Desktop/ISA-laboratories/lab2/MBE/tb_m.v(29): near "'": syntax error, unexpected ''', expecting ')'
# /software/mentor/modelsim_6.2g/linux/vlog failed.
vlog -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/tb_m.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_m
# 
# Top level modules:
# 	tb_m
vsim work.tb_m
# vsim work.tb_m 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_m(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.mbe_n(behavioural)#1
# Loading work.counter_nbit(behavioural)#1
# ** Fatal: (vsim-3363) /home/isa17/Desktop/ISA-laboratories/lab2/MBE/tb_m.v(33): The array length (1) of VHDL port 'en' does not match the width (8) of its Verilog connection (1st connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_m/cnt_3bit File: /home/isa17/Desktop/ISA-laboratories/lab2/MBE/Counter_nbit.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
vlog -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/tb_m.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_m
# ** Error: /home/isa17/Desktop/ISA-laboratories/lab2/MBE/tb_m.v(29): near ".": syntax error, unexpected '.', expecting "'{"
# /software/mentor/modelsim_6.2g/linux/vlog failed.
vlog -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/tb_m.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_m
# 
# Top level modules:
# 	tb_m
vlog -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/tb_m.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_m
# 
# Top level modules:
# 	tb_m
vsim work.tb_m
# vsim work.tb_m 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_m(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.mbe_n(behavioural)#1
# Loading work.counter_nbit(behavioural)#1
add wave *
run 100 ns
quit -sim
vcom -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/MBE.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mbe_n
# -- Compiling architecture behavioural of mbe_n
# ** Error: /home/isa17/Desktop/ISA-laboratories/lab2/MBE/MBE.vhd(32): No feasible entries for infix operator "xor".
# ** Error: /home/isa17/Desktop/ISA-laboratories/lab2/MBE/MBE.vhd(32): Type error resolving infix expression "xor" as type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/isa17/Desktop/ISA-laboratories/lab2/MBE/MBE.vhd(34): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/isa17/Desktop/ISA-laboratories/lab2/MBE/MBE.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mbe_n
# -- Compiling architecture behavioural of mbe_n
