synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Tue Apr 25 15:23:22 2017


Command Line:  C:\lscc\diamond\3.8_x64\ispfpga\bin\nt64\synthesis.exe -f pll_double.synproj -sdc D:/Project/Crosslink_Video_protocol_board/CLean/Dual_Camera_to_Parallel_Crosslink/source/clarity/dual_camera/pll_double/pll_double.ldc -gui 

Synthesis options:
The -a option is lifmd.
The -s option is 6.
The -t option is CSFBGA81.
The -d option is LIF-MD6000.
Using package CSFBGA81.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : LIFMD

### Device  : LIF-MD6000

### Package : CSFBGA81

### Speed   : 6

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = pll_double.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = FALSE
Use IO Reg = FALSE (implied)
WARNING - synthesis: Cannot pack registers into I/Os because use_io_insertion is FALSE.
WARNING - synthesis: Ignoring user setting of use_io_reg. Value is set to FALSE.
Use IO Reg = FALSE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Project/Crosslink_Video_protocol_board/CLean/Dual_Camera_to_Parallel_Crosslink/source/clarity/dual_camera/pll_double (searchpath added)
Verilog design file = C:/lscc/diamond/3.8_x64/cae_library/synthesis/verilog/lifmd.v
Verilog design file = C:/lscc/diamond/3.8_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = D:/Project/Crosslink_Video_protocol_board/CLean/Dual_Camera_to_Parallel_Crosslink/source/clarity/dual_camera/pll_double/pll_double.v
NGO file = D:/Project/Crosslink_Video_protocol_board/CLean/Dual_Camera_to_Parallel_Crosslink/source/clarity/dual_camera/pll_double/pll_double.ngo
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
-sdc option: SDC file input is D:/Project/Crosslink_Video_protocol_board/CLean/Dual_Camera_to_Parallel_Crosslink/source/clarity/dual_camera/pll_double/pll_double.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.8_x64/cae_library/synthesis/verilog/lifmd.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.8_x64/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file d:/project/crosslink_video_protocol_board/clean/dual_camera_to_parallel_crosslink/source/clarity/dual_camera/pll_double/pll_double.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v. VERI-1482
Top module name (Verilog): pll_double
INFO - synthesis: d:/project/crosslink_video_protocol_board/clean/dual_camera_to_parallel_crosslink/source/clarity/dual_camera/pll_double/pll_double.v(8): compiling module pll_double. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(747): compiling module VHI. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(751): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(990): compiling module EHXPLLM_renamed_due_excessive_length_1. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/sn5w00/data/sn5wlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sn5w6000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Advanced       Version 1.42.
WARNING - synthesis: There are no design constraints in the file D:/Project/Crosslink_Video_protocol_board/CLean/Dual_Camera_to_Parallel_Crosslink/source/clarity/dual_camera/pll_double/pll_double.ldc
Top-level module name = pll_double.
WARNING - synthesis: Couldn't bind cell OFE1P3BX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3DX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3IX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3JX to technology library
WARNING - synthesis: Couldn't bind cell ROM16X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM32X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM64X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM128X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM256X1 to technology library
WARNING - synthesis: There are no design constraints in the file D:/Project/Crosslink_Video_protocol_board/CLean/Dual_Camera_to_Parallel_Crosslink/source/clarity/dual_camera/pll_double/pll_double.ldc
This ldc file was generated by Clarity Designer!

WARNING - synthesis: d:/project/crosslink_video_protocol_board/clean/dual_camera_to_parallel_crosslink/source/clarity/dual_camera/pll_double/pll_double.v(23): Removing unused instance scuba_vhi_inst. VDB-5034



######## GSR will not be inferred in an NGO flow, unless force_gsr=yes.
WARNING - synthesis: There are no design constraints in the file pll_double_for_lpf.sdc
Writing LPF file D:/Project/Crosslink_Video_protocol_board/CLean/Dual_Camera_to_Parallel_Crosslink/source/clarity/dual_camera/pll_double/pll_double.lpf.
Results of NGD DRC are available in pll_double_drc.log.
WARNING - synthesis: DRC checking was skipped because the -ngo option was used.
Writing NGD file D:/Project/Crosslink_Video_protocol_board/CLean/Dual_Camera_to_Parallel_Crosslink/source/clarity/dual_camera/pll_double/pll_double.ngo.

################### Begin Area Report (pll_double)######################
Number of register bits => 0 of 6047 (0 % )
EHXPLLM => 1
GSR => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLKOP, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : LOCK, loads : 0
################### End Clock Report ##################

Peak Memory Usage: 54.359  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.061  secs
--------------------------------------------------------------
