
*** Running vivado
    with args -log fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga.tcl -notrace
Command: synth_design -top fpga -part xcu200-fsgd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6087
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2775.762 ; gain = 397.715 ; free physical = 7363 ; free virtual = 12124
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_rx.v:89]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_rx.v:91]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_rx.v:93]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_rx.v:95]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_rx.v:97]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_tx.v:85]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_tx.v:87]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_tx.v:89]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_tx.v:91]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_tx.v:93]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:145]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:147]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:137]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:139]
WARNING: [Synth 8-11065] parameter 'EMPTY_WIDTH' becomes localparam in 'axis_xgmii_tx_64' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:91]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_xgmii_tx_64' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:92]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'eth_arb_mux' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_arb_mux.v:90]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_rx.v:80]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_rx.v:82]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_rx.v:84]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_rx.v:86]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_rx.v:88]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_tx.v:79]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_tx.v:81]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_tx.v:83]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_tx.v:85]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_tx.v:87]
WARNING: [Synth 8-11065] parameter 'MAC_CTRL_ENABLE' becomes localparam in 'eth_mac_10g' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g.v:186]
WARNING: [Synth 8-11065] parameter 'TX_USER_WIDTH_INT' becomes localparam in 'eth_mac_10g' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g.v:187]
WARNING: [Synth 8-11065] parameter 'KEEP_WIDTH' becomes localparam in 'eth_mac_10g_fifo' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:138]
WARNING: [Synth 8-11065] parameter 'COUNT_WIDTH' becomes localparam in 'eth_phy_10g_rx_ber_mon' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_ber_mon.v:62]
WARNING: [Synth 8-11065] parameter 'BITSLIP_MAX_CYCLES' becomes localparam in 'eth_phy_10g_rx_frame_sync' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_frame_sync.v:56]
WARNING: [Synth 8-11065] parameter 'BITSLIP_COUNT_WIDTH' becomes localparam in 'eth_phy_10g_rx_frame_sync' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_frame_sync.v:57]
WARNING: [Synth 8-11065] parameter 'COUNT_WIDTH' becomes localparam in 'eth_phy_10g_rx_watchdog' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_watchdog.v:71]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'ip_arb_mux' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_arb_mux.v:116]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:355]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'HEADER_FIFO_ADDR_WIDTH' becomes localparam in 'udp_checksum_gen_64' with formal parameter declaration list [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_checksum_gen_64.v:145]
INFO: [Synth 8-6157] synthesizing module 'fpga' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:34]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_BASE' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82694]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 64.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 6.206000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 7.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 11 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_BASE' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82694]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/sync_reset.v:35]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/sync_reset.v:35]
INFO: [Synth 8-6157] synthesizing module 'debounce_switch' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/debounce_switch.v:34]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter RATE bound to: 156000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_switch' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/debounce_switch.v:34]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133941]
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133941]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:221]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73823]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73823]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2127]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2127]
INFO: [Synth 8-6157] synthesizing module 'eth_xcvr_phy_quad_wrapper' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_quad_wrapper.v:34]
	Parameter TX_SERDES_PIPELINE bound to: 2 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 2 - type: integer 
	Parameter COUNT_125US bound to: 48828.125000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'eth_xcvr_phy_wrapper' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_wrapper.v:34]
	Parameter HAS_COMMON bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter TX_SERDES_PIPELINE bound to: 2 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 2 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 48828.125000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'eth_xcvr_gt_full' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/synth_1/.Xil/Vivado-6080-joseantonio-Legion-5-15IAH7H/realtime/eth_xcvr_gt_full_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_xcvr_gt_full' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/synth_1/.Xil/Vivado-6080-joseantonio-Legion-5-15IAH7H/realtime/eth_xcvr_gt_full_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter TX_SERDES_PIPELINE bound to: 2 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 2 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 48828.125000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter SERDES_PIPELINE bound to: 2 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 48828.125000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_if' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_if.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter SERDES_PIPELINE bound to: 2 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 48828.125000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 58 - type: integer 
	Parameter LFSR_POLY bound to: 58'b0000000000000000001000000000000000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 31 - type: integer 
	Parameter LFSR_POLY bound to: 31'b0010000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_frame_sync' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_frame_sync.v:34]
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_frame_sync' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_frame_sync.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_ber_mon' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_ber_mon.v:34]
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_125US bound to: 48828.125000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_ber_mon' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_ber_mon.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_watchdog' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_watchdog.v:34]
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_125US bound to: 48828.125000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_watchdog' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_watchdog.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_if' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'xgmii_baser_dec_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/xgmii_baser_dec_64.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xgmii_baser_dec_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/xgmii_baser_dec_64.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_tx' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_tx.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter SERDES_PIPELINE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xgmii_baser_enc_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/xgmii_baser_enc_64.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xgmii_baser_enc_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/xgmii_baser_enc_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_tx_if' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_tx_if.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter SERDES_PIPELINE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized1' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 58 - type: integer 
	Parameter LFSR_POLY bound to: 58'b0000000000000000001000000000000000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized1' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized2' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 31 - type: integer 
	Parameter LFSR_POLY bound to: 31'b0010000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized2' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_tx_if' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_tx_if.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_tx' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_phy_10g.v:34]
WARNING: [Synth 8-689] width (6) of port connection 'serdes_tx_hdr' does not match port width (2) of module 'eth_phy_10g' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_wrapper.v:289]
WARNING: [Synth 8-689] width (6) of port connection 'serdes_rx_hdr' does not match port width (2) of module 'eth_phy_10g' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_wrapper.v:291]
INFO: [Synth 8-6155] done synthesizing module 'eth_xcvr_phy_wrapper' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_wrapper.v:34]
WARNING: [Synth 8-7071] port 'xcvr_qpll0reset_out' of module 'eth_xcvr_phy_wrapper' is unconnected for instance 'eth_xcvr_phy_1' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_quad_wrapper.v:165]
WARNING: [Synth 8-7023] instance 'eth_xcvr_phy_1' of module 'eth_xcvr_phy_wrapper' has 32 connections declared, but only 31 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_quad_wrapper.v:165]
INFO: [Synth 8-6157] synthesizing module 'eth_xcvr_phy_wrapper__parameterized0' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_wrapper.v:34]
	Parameter HAS_COMMON bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter TX_SERDES_PIPELINE bound to: 2 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 2 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 48828.125000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'eth_xcvr_gt_channel' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/synth_1/.Xil/Vivado-6080-joseantonio-Legion-5-15IAH7H/realtime/eth_xcvr_gt_channel_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_xcvr_gt_channel' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/synth_1/.Xil/Vivado-6080-joseantonio-Legion-5-15IAH7H/realtime/eth_xcvr_gt_channel_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'serdes_tx_hdr' does not match port width (2) of module 'eth_phy_10g' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_wrapper.v:289]
WARNING: [Synth 8-689] width (6) of port connection 'serdes_rx_hdr' does not match port width (2) of module 'eth_phy_10g' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_wrapper.v:291]
INFO: [Synth 8-6155] done synthesizing module 'eth_xcvr_phy_wrapper__parameterized0' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_wrapper.v:34]
WARNING: [Synth 8-7071] port 'xcvr_qpll0reset_out' of module 'eth_xcvr_phy_wrapper' is unconnected for instance 'eth_xcvr_phy_2' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_quad_wrapper.v:225]
WARNING: [Synth 8-7023] instance 'eth_xcvr_phy_2' of module 'eth_xcvr_phy_wrapper' has 32 connections declared, but only 31 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_quad_wrapper.v:225]
WARNING: [Synth 8-7071] port 'xcvr_qpll0reset_out' of module 'eth_xcvr_phy_wrapper' is unconnected for instance 'eth_xcvr_phy_3' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_quad_wrapper.v:285]
WARNING: [Synth 8-7023] instance 'eth_xcvr_phy_3' of module 'eth_xcvr_phy_wrapper' has 32 connections declared, but only 31 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_quad_wrapper.v:285]
WARNING: [Synth 8-7071] port 'xcvr_qpll0reset_out' of module 'eth_xcvr_phy_wrapper' is unconnected for instance 'eth_xcvr_phy_4' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_quad_wrapper.v:345]
WARNING: [Synth 8-7023] instance 'eth_xcvr_phy_4' of module 'eth_xcvr_phy_wrapper' has 32 connections declared, but only 31 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_quad_wrapper.v:345]
INFO: [Synth 8-6155] done synthesizing module 'eth_xcvr_phy_quad_wrapper' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/eth_xcvr_phy_quad_wrapper.v:34]
WARNING: [Synth 8-7071] port 'phy_1_rx_high_ber' of module 'eth_xcvr_phy_quad_wrapper' is unconnected for instance 'qsfp0_phy_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:331]
WARNING: [Synth 8-7071] port 'phy_2_rx_high_ber' of module 'eth_xcvr_phy_quad_wrapper' is unconnected for instance 'qsfp0_phy_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:331]
WARNING: [Synth 8-7071] port 'phy_3_rx_high_ber' of module 'eth_xcvr_phy_quad_wrapper' is unconnected for instance 'qsfp0_phy_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:331]
WARNING: [Synth 8-7071] port 'phy_4_rx_high_ber' of module 'eth_xcvr_phy_quad_wrapper' is unconnected for instance 'qsfp0_phy_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:331]
WARNING: [Synth 8-7023] instance 'qsfp0_phy_inst' of module 'eth_xcvr_phy_quad_wrapper' has 76 connections declared, but only 72 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:331]
WARNING: [Synth 8-7071] port 'phy_1_rx_high_ber' of module 'eth_xcvr_phy_quad_wrapper' is unconnected for instance 'qsfp1_phy_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:452]
WARNING: [Synth 8-7071] port 'phy_2_rx_high_ber' of module 'eth_xcvr_phy_quad_wrapper' is unconnected for instance 'qsfp1_phy_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:452]
WARNING: [Synth 8-7071] port 'phy_3_rx_high_ber' of module 'eth_xcvr_phy_quad_wrapper' is unconnected for instance 'qsfp1_phy_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:452]
WARNING: [Synth 8-7071] port 'phy_4_rx_high_ber' of module 'eth_xcvr_phy_quad_wrapper' is unconnected for instance 'qsfp1_phy_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:452]
WARNING: [Synth 8-7023] instance 'qsfp1_phy_inst' of module 'eth_xcvr_phy_quad_wrapper' has 76 connections declared, but only 72 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:452]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:34]
	Parameter SW_CNT bound to: 4 - type: integer 
	Parameter LED_CNT bound to: 3 - type: integer 
	Parameter UART_CNT bound to: 1 - type: integer 
	Parameter QSFP_CNT bound to: 2 - type: integer 
	Parameter CH_CNT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_10g_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:34]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_10g' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_FMT_TOD bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter TX_PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter TX_PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_USER_WIDTH bound to: 1 - type: integer 
	Parameter RX_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_xgmii_rx_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_rx_64.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_FMT_TOD bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized3' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized3' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_rx_64.v:218]
INFO: [Synth 8-6155] done synthesizing module 'axis_xgmii_rx_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_rx_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_xgmii_tx_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_FMT_TOD bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized4' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized4' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized5' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized5' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized6' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized6' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized7' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized7' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized8' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized8' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized9' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized9' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized10' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized10' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:329]
INFO: [Synth 8-6155] done synthesizing module 'axis_xgmii_tx_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_10g' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g.v:34]
WARNING: [Synth 8-7071] port 'tx_lfc_req' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_lfc_resend' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_lfc_en' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_lfc_req' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_lfc_ack' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_pfc_req' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_pfc_resend' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_pfc_en' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_pfc_req' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_pfc_ack' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_lfc_pause_en' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_pause_req' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_pause_ack' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_mcf' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_mcf' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_pkt' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xon' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xoff' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_paused' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_pkt' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xon' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xoff' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_paused' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_pkt' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xon' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xoff' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_paused' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_pkt' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xon' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xoff' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_paused' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_mcast' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_mcast' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_ucast' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_ucast' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_src' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_src' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_type' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_lfc' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_lfc' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_pfc' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_pfc' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_forward' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_enable' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_dst' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_src' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_type' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_opcode' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_en' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_quanta' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_refresh' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_dst' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_src' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_type' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_opcode' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_en' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_quanta' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_refresh' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_opcode' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_en' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_opcode' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_en' of module 'eth_mac_10g' is unconnected for instance 'eth_mac_10g_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
WARNING: [Synth 8-7023] instance 'eth_mac_10g_inst' of module 'eth_mac_10g' has 94 connections declared, but only 30 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:343]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:402]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:402]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:402]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:402]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:402]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:402]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:402]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:402]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:402]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:454]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:454]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:454]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:454]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:454]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:454]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:454]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:454]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:454]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_10g_fifo' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_mac_10g_fifo.v:34]
WARNING: [Synth 8-7071] port 'ptp_sample_clk' of module 'eth_mac_10g_fifo' is unconnected for instance 'eth_mac_10g_fifo_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:337]
WARNING: [Synth 8-7071] port 'm_axis_tx_ptp_ts_96' of module 'eth_mac_10g_fifo' is unconnected for instance 'eth_mac_10g_fifo_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:337]
WARNING: [Synth 8-7071] port 'm_axis_tx_ptp_ts_tag' of module 'eth_mac_10g_fifo' is unconnected for instance 'eth_mac_10g_fifo_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:337]
WARNING: [Synth 8-7071] port 'm_axis_tx_ptp_ts_valid' of module 'eth_mac_10g_fifo' is unconnected for instance 'eth_mac_10g_fifo_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:337]
WARNING: [Synth 8-7071] port 'm_axis_tx_ptp_ts_ready' of module 'eth_mac_10g_fifo' is unconnected for instance 'eth_mac_10g_fifo_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:337]
WARNING: [Synth 8-7071] port 'tx_error_underflow' of module 'eth_mac_10g_fifo' is unconnected for instance 'eth_mac_10g_fifo_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:337]
WARNING: [Synth 8-7071] port 'ptp_ts_96' of module 'eth_mac_10g_fifo' is unconnected for instance 'eth_mac_10g_fifo_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:337]
WARNING: [Synth 8-7071] port 'ptp_ts_step' of module 'eth_mac_10g_fifo' is unconnected for instance 'eth_mac_10g_fifo_inst' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:337]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'eth_mac_10g_fifo_inst' of module 'eth_mac_10g_fifo' has 41 connections declared, but only 33 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:337]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_rx' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_rx.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_rx' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_tx' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_tx.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_tx' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_axis_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_complete_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_complete_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_arb_mux' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ip_arb_mux' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_complete_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_complete_64.v:34]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_arb_mux' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_arb_mux' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_rx_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_eth_rx_64.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_eth_rx_64.v:345]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_eth_rx_64.v:247]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_eth_rx_64.v:317]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_rx_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_eth_rx_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_tx_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_eth_tx_64.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_eth_tx_64.v:324]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_eth_tx_64.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_eth_tx_64.v:278]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_tx_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_eth_tx_64.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_64.v:282]
INFO: [Synth 8-6155] done synthesizing module 'ip_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_eth_rx' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_rx.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_rx' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_eth_tx' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_tx.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_tx' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_cache.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_cache.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ip_complete_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_complete_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_64.v:34]
	Parameter CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_gen_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_checksum_gen_64.v:34]
	Parameter PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:34]
WARNING: [Synth 8-7023] instance 'payload_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_checksum_gen_64.v:220]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_checksum_gen_64.v:462]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_gen_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_checksum_gen_64.v:34]
WARNING: [Synth 8-7023] instance 'udp_checksum_gen_64_inst' of module 'udp_checksum_gen_64' has 55 connections declared, but only 54 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_64.v:271]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_rx_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_ip_rx_64.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_ip_rx_64.v:247]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_ip_rx_64.v:284]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_rx_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_ip_rx_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_tx_64' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_ip_tx_64.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_ip_tx_64.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_ip_tx_64.v:273]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_tx_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_ip_tx_64.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_64.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp_complete_64' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_complete_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:34]
WARNING: [Synth 8-7023] instance 'udp_payload_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:586]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (0#1) [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_au200.v:34]
WARNING: [Synth 8-6014] Unused sequential element xgmii_rxc_d0_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_rx_64.v:342]
WARNING: [Synth 8-6014] Unused sequential element ptp_ts_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_rx_64.v:397]
WARNING: [Synth 8-6014] Unused sequential element last_ts_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_rx_64.v:425]
WARNING: [Synth 8-6014] Unused sequential element ts_inc_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_rx_64.v:397]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:550]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_int_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:551]
WARNING: [Synth 8-6014] Unused sequential element crc_state_reg_reg[3] was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:600]
WARNING: [Synth 8-6014] Unused sequential element crc_state_reg_reg[2] was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:600]
WARNING: [Synth 8-6014] Unused sequential element crc_state_reg_reg[1] was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:600]
WARNING: [Synth 8-6014] Unused sequential element crc_state_reg_reg[0] was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:600]
WARNING: [Synth 8-6014] Unused sequential element last_ts_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:627]
WARNING: [Synth 8-6014] Unused sequential element ts_inc_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/axis_xgmii_tx_64.v:628]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tid_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_arb_mux.v:376]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tdest_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_arb_mux.v:377]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tid_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_arb_mux.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tdest_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/ip_arb_mux.v:384]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tid_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_arb_mux.v:285]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tdest_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_arb_mux.v:286]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tid_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_arb_mux.v:292]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tdest_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/eth_arb_mux.v:293]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_rx.v:176]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/arp_eth_tx.v:165]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:311]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:358]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:256]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:257]
WARNING: [Synth 8-6014] Unused sequential element s_udp_payload_axis_tready_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/rtl/udp_checksum_gen_64.v:555]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:311]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:358]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:256]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/rtl/axis_fifo.v:257]
WARNING: [Synth 8-3848] Net qsfp_led_act in module/entity fpga_core does not have driver. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:55]
WARNING: [Synth 8-3848] Net qsfp_led_stat_g in module/entity fpga_core does not have driver. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:56]
WARNING: [Synth 8-3848] Net qsfp_led_stat_y in module/entity fpga_core does not have driver. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/rtl/fpga_core.v:57]
WARNING: [Synth 8-3917] design fpga has port qsfp0_modsell driven by constant 0
WARNING: [Synth 8-3917] design fpga has port qsfp0_resetl driven by constant 1
WARNING: [Synth 8-3917] design fpga has port qsfp0_lpmode driven by constant 0
WARNING: [Synth 8-3917] design fpga has port qsfp0_fs[1] driven by constant 1
WARNING: [Synth 8-3917] design fpga has port qsfp0_fs[0] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port qsfp1_modsell driven by constant 0
WARNING: [Synth 8-3917] design fpga has port qsfp1_resetl driven by constant 1
WARNING: [Synth 8-3917] design fpga has port qsfp1_lpmode driven by constant 0
WARNING: [Synth 8-3917] design fpga has port qsfp1_fs[1] driven by constant 1
WARNING: [Synth 8-3917] design fpga has port qsfp1_fs[0] driven by constant 0
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pause_req in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pause_req in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[15] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[14] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[13] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[12] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[11] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[10] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[9] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[8] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[7] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[6] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[5] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[4] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[3] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[2] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[1] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[0] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[15] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[14] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[13] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[12] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[11] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[10] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[9] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[8] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[7] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[6] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[5] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[4] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[3] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[2] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[1] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[0] in module udp_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[31] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[30] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[29] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[28] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[27] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[26] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[25] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[24] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[23] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[22] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[21] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[20] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[19] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[18] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[17] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[16] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[15] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[14] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[13] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[12] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[11] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[10] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[9] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[8] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[7] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[6] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[5] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[4] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[3] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[2] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[1] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[0] in module ip_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[15] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[14] in module eth_arb_mux is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:32 ; elapsed = 00:02:33 . Memory (MB): peak = 6064.504 ; gain = 3686.457 ; free physical = 4044 ; free virtual = 8805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:32 ; elapsed = 00:02:33 . Memory (MB): peak = 6064.504 ; gain = 3686.457 ; free physical = 4044 ; free virtual = 8805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:32 ; elapsed = 00:02:33 . Memory (MB): peak = 6064.504 ; gain = 3686.457 ; free physical = 4044 ; free virtual = 8805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6064.504 ; gain = 0.000 ; free physical = 4044 ; free virtual = 8805
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full/eth_xcvr_gt_full_in_context.xdc] for cell 'qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full/eth_xcvr_gt_full_in_context.xdc] for cell 'qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full/eth_xcvr_gt_full_in_context.xdc] for cell 'qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full/eth_xcvr_gt_full_in_context.xdc] for cell 'qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc] for cell 'qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:53]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:68]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_10g_fifo_inst
INFO: [Timing 38-2] Deriving generated clocks [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst
Finished Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6128.535 ; gain = 0.000 ; free physical = 4045 ; free virtual = 8807
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 2 instances
  MMCME4_BASE => MMCME4_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6128.570 ; gain = 0.000 ; free physical = 4045 ; free virtual = 8806
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:42 ; elapsed = 00:02:42 . Memory (MB): peak = 6128.570 ; gain = 3750.523 ; free physical = 4047 ; free virtual = 8808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/\ip_complete_64_inst/arp_inst /arp_cache_inst/valid_mem_reg" of size (depth=512 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/eth_dest_mac_mem_reg" of size (depth=8 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/eth_src_mac_mem_reg" of size (depth=8 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/eth_type_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_version_mem_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_ihl_mem_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_dscp_mem_reg" of size (depth=8 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_ecn_mem_reg" of size (depth=8 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_length_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_identification_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_flags_mem_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_fragment_offset_mem_reg" of size (depth=8 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_ttl_mem_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_header_checksum_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_source_ip_mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_dest_ip_mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_source_port_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_dest_port_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_checksum_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design fpga has port qsfp0_modsell driven by constant 0
WARNING: [Synth 8-3917] design fpga has port qsfp0_resetl driven by constant 1
WARNING: [Synth 8-3917] design fpga has port qsfp0_lpmode driven by constant 0
WARNING: [Synth 8-3917] design fpga has port qsfp0_fs[1] driven by constant 1
WARNING: [Synth 8-3917] design fpga has port qsfp0_fs[0] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port qsfp1_modsell driven by constant 0
WARNING: [Synth 8-3917] design fpga has port qsfp1_resetl driven by constant 1
WARNING: [Synth 8-3917] design fpga has port qsfp1_lpmode driven by constant 0
WARNING: [Synth 8-3917] design fpga has port qsfp1_fs[1] driven by constant 1
WARNING: [Synth 8-3917] design fpga has port qsfp1_fs[0] driven by constant 0
RAM ("fpga/core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("fpga/core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "i_0/\core_inst/udp_complete_inst /\ip_complete_64_inst/arp_inst /arp_cache_inst/ip_addr_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("i_0/\core_inst/udp_complete_inst /\ip_complete_64_inst/arp_inst /arp_cache_inst/ip_addr_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_0/\core_inst/udp_complete_inst /\ip_complete_64_inst/arp_inst /arp_cache_inst/mac_addr_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM valid_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM valid_mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /\ip_complete_64_inst/arp_inst /arp_cache_inst/valid_mem_reg" of size (depth=512 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/eth_dest_mac_mem_reg" of size (depth=8 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/eth_src_mac_mem_reg" of size (depth=8 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/eth_type_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_version_mem_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_ihl_mem_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_dscp_mem_reg" of size (depth=8 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_ecn_mem_reg" of size (depth=8 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/udp_length_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_identification_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_flags_mem_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_fragment_offset_mem_reg" of size (depth=8 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_ttl_mem_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_header_checksum_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_source_ip_mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/ip_dest_ip_mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/udp_source_port_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/udp_dest_port_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\core_inst/udp_complete_inst /udp_64_inst/udp_checksum_gen_64_inst/udp_checksum_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("fpga/core_inst/udp_payload_fifo/mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fpga/core_inst/udp_payload_fifo/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fpga/core_inst/udp_payload_fifo/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "fpga/core_inst/udp_payload_fifo/mem_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM valid_mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:23 . Memory (MB): peak = 6128.570 ; gain = 3750.523 ; free physical = 165 ; free virtual = 1477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                     | RTL Object                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fpga                                                                            | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg | 512 x 74(READ_FIRST)   | W |   | 512 x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|fpga                                                                            | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg | 512 x 74(NO_CHANGE)    | W |   | 512 x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|i_0/\core_inst/udp_complete_inst /\ip_complete_64_inst/arp_inst /arp_cache_inst | ip_addr_mem_reg                                           | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i_0/\core_inst/udp_complete_inst /\ip_complete_64_inst/arp_inst /arp_cache_inst | mac_addr_mem_reg                                          | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/payload_fifo/mem_reg             | 256 x 74(READ_FIRST)   | W |   | 256 x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|fpga                                                                            | core_inst/udp_payload_fifo/mem_reg                        | 1 K x 74(READ_FIRST)   | W |   | 1 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 1,1,1           | 
+--------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                     | RTL Object                                       | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+
|i_0/\core_inst/udp_complete_inst /\ip_complete_64_inst/arp_inst /arp_cache_inst | valid_mem_reg                                    | Implied   | 512 x 1              | RAM256X1D x 2  | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M16 x 2   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M16 x 1   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M16 x 3   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M16 x 3   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M16 x 2   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M16 x 2   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M16 x 2   | 
+--------------------------------------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl:23]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:11 ; elapsed = 00:03:28 . Memory (MB): peak = 6136.098 ; gain = 3758.051 ; free physical = 155 ; free virtual = 1488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:03:30 . Memory (MB): peak = 6152.105 ; gain = 3774.059 ; free physical = 166 ; free virtual = 1474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                     | RTL Object                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fpga                                                                            | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg | 512 x 74(READ_FIRST)   | W |   | 512 x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|fpga                                                                            | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg | 512 x 74(NO_CHANGE)    | W |   | 512 x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|i_0/\core_inst/udp_complete_inst /\ip_complete_64_inst/arp_inst /arp_cache_inst | ip_addr_mem_reg                                           | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i_0/\core_inst/udp_complete_inst /\ip_complete_64_inst/arp_inst /arp_cache_inst | mac_addr_mem_reg                                          | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/payload_fifo/mem_reg             | 256 x 74(READ_FIRST)   | W |   | 256 x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|fpga                                                                            | core_inst/udp_payload_fifo/mem_reg                        | 1 K x 74(READ_FIRST)   | W |   | 1 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 1,1,1           | 
+--------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+--------------------------------------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                     | RTL Object                                       | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+
|i_0/\core_inst/udp_complete_inst /\ip_complete_64_inst/arp_inst /arp_cache_inst | valid_mem_reg                                    | Implied   | 512 x 1              | RAM256X1D x 2  | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M16 x 2   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M16 x 1   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M16 x 3   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M16 x 3   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M16 x 2   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M16 x 2   | 
|i_0/\core_inst/udp_complete_inst /udp_64_inst                                   | udp_checksum_gen_64_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M16 x 2   | 
+--------------------------------------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:16 ; elapsed = 00:03:33 . Memory (MB): peak = 6152.105 ; gain = 3774.059 ; free physical = 166 ; free virtual = 1474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:18 ; elapsed = 00:03:35 . Memory (MB): peak = 6152.105 ; gain = 3774.059 ; free physical = 164 ; free virtual = 1475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:18 ; elapsed = 00:03:35 . Memory (MB): peak = 6152.105 ; gain = 3774.059 ; free physical = 164 ; free virtual = 1475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:18 ; elapsed = 00:03:35 . Memory (MB): peak = 6152.105 ; gain = 3774.059 ; free physical = 164 ; free virtual = 1475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:18 ; elapsed = 00:03:35 . Memory (MB): peak = 6152.105 ; gain = 3774.059 ; free physical = 164 ; free virtual = 1475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:03:36 . Memory (MB): peak = 6152.105 ; gain = 3774.059 ; free physical = 164 ; free virtual = 1475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:19 ; elapsed = 00:03:36 . Memory (MB): peak = 6152.105 ; gain = 3774.059 ; free physical = 164 ; free virtual = 1475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |eth_xcvr_gt_full    |         2|
|2     |eth_xcvr_gt_channel |         6|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |eth_xcvr_gt_channel |     6|
|7     |eth_xcvr_gt_full    |     2|
|9     |BUFG                |     2|
|10    |BUFG_GT             |     1|
|11    |CARRY8              |    88|
|12    |IBUFDS_GTE4         |     2|
|13    |LUT1                |   227|
|14    |LUT2                |   971|
|15    |LUT3                |  1456|
|16    |LUT4                |  1074|
|17    |LUT5                |  1133|
|18    |LUT6                |  2580|
|19    |MMCME4_BASE         |     1|
|20    |MUXF7               |    22|
|21    |RAM256X1D           |     2|
|22    |RAM32M16            |     8|
|23    |RAMB18E2            |     5|
|27    |RAMB36E2            |     6|
|31    |STARTUPE3           |     1|
|32    |FDCE                |     8|
|33    |FDPE                |    42|
|34    |FDRE                |  8925|
|35    |FDSE                |   294|
|36    |IBUF                |     2|
|37    |OBUF                |    16|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:19 ; elapsed = 00:03:36 . Memory (MB): peak = 6152.105 ; gain = 3774.059 ; free physical = 164 ; free virtual = 1475
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:14 ; elapsed = 00:03:31 . Memory (MB): peak = 6156.016 ; gain = 3713.902 ; free physical = 7815 ; free virtual = 9112
Synthesis Optimization Complete : Time (s): cpu = 00:03:21 ; elapsed = 00:03:37 . Memory (MB): peak = 6156.016 ; gain = 3777.969 ; free physical = 7815 ; free virtual = 9113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6156.016 ; gain = 0.000 ; free physical = 7814 ; free virtual = 9116
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC for BUFG_GT bufg_gt_refclk_inst
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6192.125 ; gain = 0.000 ; free physical = 7792 ; free virtual = 9117
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  MMCME4_BASE => MMCME4_ADV: 1 instance 
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances

Synth Design complete | Checksum: aced5330
INFO: [Common 17-83] Releasing license: Synthesis
258 Infos, 332 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:26 ; elapsed = 00:03:43 . Memory (MB): peak = 6192.160 ; gain = 4855.707 ; free physical = 7790 ; free virtual = 9117
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12937.527; main = 5341.204; forked = 7723.350
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 18333.641; main = 6192.129; forked = 12181.531
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 6216.137 ; gain = 0.000 ; free physical = 7788 ; free virtual = 9118
INFO: [Common 17-1381] The checkpoint '/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/synth_1/fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 00:06:49 2024...
