[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2846965 heartbeat IPC: 3.513 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2846965 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2846965 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11840386 heartbeat IPC: 1.112 cumulative IPC: 1.112 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 19233718 heartbeat IPC: 1.353 cumulative IPC: 1.22 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 27663778 heartbeat IPC: 1.186 cumulative IPC: 1.209 (Simulation time: 00 hr 02 min 41 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 32655033 cumulative IPC: 1.225 (Simulation time: 00 hr 03 min 24 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 32655033 cumulative IPC: 1.225 (Simulation time: 00 hr 03 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.225 instructions: 40000000 cycles: 32655033
CPU 0 Branch Prediction Accuracy: 94.48% MPKI: 12.47 Average ROB Occupancy at Mispredict: 39.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 10.59
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197852 HIT:     194243 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197852 HIT:     194243 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568138 HIT:     460009 MISS:     108129 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430598 HIT:     343162 MISS:      87436 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35218 HIT:      21610 MISS:      13608 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95243 HIT:      94979 MISS:        264 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7079 HIT:        258 MISS:       6821 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3087613 HIT:    2820640 MISS:     266973 MSHR_MERGE:      67216
cpu0->cpu0_L1I LOAD         ACCESS:    3087613 HIT:    2820640 MISS:     266973 MSHR_MERGE:      67216
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.634 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13443735 HIT:   13027272 MISS:     416463 MSHR_MERGE:     143321
cpu0->cpu0_L1D LOAD         ACCESS:    7546892 HIT:    7251211 MISS:     295681 MSHR_MERGE:      64839
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5889103 HIT:    5775410 MISS:     113693 MSHR_MERGE:      78472
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        651 MISS:       7089 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2727485 HIT:    2683909 MISS:      43576 MSHR_MERGE:      27701
cpu0->cpu0_ITLB LOAD         ACCESS:    2727485 HIT:    2683909 MISS:      43576 MSHR_MERGE:      27701
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.655 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12734857 HIT:   12495410 MISS:     239447 MSHR_MERGE:      57470
cpu0->cpu0_DTLB LOAD         ACCESS:   12734857 HIT:   12495410 MISS:     239447 MSHR_MERGE:      57470
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.154 cycles
cpu0->LLC TOTAL        ACCESS:     136477 HIT:     126275 MISS:      10202 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87436 HIT:      82227 MISS:       5209 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13608 HIT:      10344 MISS:       3264 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28612 HIT:      28593 MISS:         19 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6821 HIT:       5111 MISS:       1710 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 164.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        571
  ROW_BUFFER_MISS:       9612
  AVG DBUS CONGESTED CYCLE: 14.81
Channel 0 WQ ROW_BUFFER_HIT:        159
  ROW_BUFFER_MISS:       1155
  FULL:          0
Channel 0 REFRESHES ISSUED:       2721
