synth_1/
synth/
.vscode/
<<<<<<< HEAD
.venv/

.venv/
=======
.vs/
.qsys_edit/
>>>>>>> origin/RT-50_IC

[_@]*

# ignore compilation output of ModelSim

*.mti
*.dat
*.dbs
*.psm
*.bak
*.cmp
*.bsf

.DS_Store


# ignore simulation output of ModelSim

wlf*
*.wlf
*.vstf
*.ucdb
cov*/
transcript*
sc_dpiheader.h
vsim.dbg

work/

*.mpf
*.vcd
Software/Assembler/rand_assembly.asm
Software/Simulator/SimulatorTest/rand_assembly.asm
Software/Assembler/rand_assembly.asm.out
