DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Controller_test"
duName "kartControl_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "ledNb"
type "positive"
value "ledNb"
)
(GiElement
name "endSwitchNb"
type "positive"
value "endSwitchNb"
)
(GiElement
name "hallSensorNb"
type "positive"
value "hallSensorNb"
)
(GiElement
name "proximitySensorNb"
type "positive"
value "proximitySensorNb"
)
(GiElement
name "powerBoardAdcBitNb"
type "positive"
value "powerBoardAdcBitNb"
)
]
mwi 0
uid 11746,0
)
(Instance
name "I_DCM"
duLibraryName "DcMotor"
duName "dcMotorController"
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "speedBitNb"
type "positive"
value "speedBitNb"
)
(GiElement
name "prescalerBitNb"
type "positive"
value "dcPrescalerBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "dcBaseAddress"
type "natural"
value "dcBaseAddress"
)
(GiElement
name "orientationBaseAddress"
type "natural"
value "orientationBaseAddress"
)
(GiElement
name "hwOrientationBitNb"
type "positive"
value "hwOrientationBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 12334,0
)
(Instance
name "I_mst"
duLibraryName "Controller"
duName "busController"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232FifoDepth"
type "positive"
value "rs232FifoDepth"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "i2cFifoDepth"
type "positive"
value "i2cFifoDepth"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "registerAddressBitNb"
type "natural"
value "registerAddressBitNb"
)
(GiElement
name "registerDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceCommandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "clockToHectoHzCount"
type "positive"
value "clockToHectoHzCount"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 12940,0
)
(Instance
name "I_StM"
duLibraryName "StepperMotor"
duName "stepperMotorController"
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "prescalerBitNb"
type "positive"
value "stepperPrescalerBitNb"
)
(GiElement
name "testPrescalerBitNb"
type "positive"
value "stepperTestPrescalerBitNb"
)
(GiElement
name "dividerBitNb"
type "positive"
value "stepperDividerBitNb"
)
(GiElement
name "angleBitNb"
type "positive"
value "angleBitNb"
)
(GiElement
name "hwOrientationBitNb"
type "positive"
value "hwOrientationBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "stepperBaseAddress"
type "natural"
value "stepperBaseAddress"
)
(GiElement
name "orientationBaseAddress"
type "natural"
value "orientationBaseAddress"
)
(GiElement
name "testBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 13608,0
)
(Instance
name "I_sens"
duLibraryName "Sensors"
duName "sensorsInterface"
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "ledsBaseAddress"
type "natural"
value "ledsBaseAddress"
)
(GiElement
name "ledNb"
type "positive"
value "ledNb"
)
(GiElement
name "hallBaseAddress"
type "natural"
value "hallBaseAddress"
)
(GiElement
name "hallSensorNb"
type "positive"
value "hallSensorNb"
)
(GiElement
name "hallCountBitNb"
type "positive"
value "hallCountBitNb"
)
(GiElement
name "endSwitchBaseAddress"
type "natural"
value "endSwitchBaseAddress"
)
(GiElement
name "endSwitchNb"
type "positive"
value "endSwitchNb"
)
(GiElement
name "rangeBaseAddress"
type "natural"
value "rangeBaseAddress"
)
(GiElement
name "rangeBitNb"
type "positive"
value "rangeBitNb"
)
(GiElement
name "rangeSendPulseCountBitNb"
type "positive"
value "rangeSendPulseCountBitNb"
)
(GiElement
name "proximityBaseAddress"
type "natural"
value "proximityBaseAddress"
)
(GiElement
name "proximityBaudRateDivide"
type "positive"
value "proximityBaudRateDivide"
)
(GiElement
name "proximitySensorNb"
type "positive"
value "proximitySensorNb"
)
(GiElement
name "proximityBitNb"
type "positive"
value "proximityBitNb"
)
(GiElement
name "ambientlightBitNb"
type "positive"
value "ambientLightBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 14288,0
)
(Instance
name "I_adc"
duLibraryName "AD_DA_test"
duName "adc3425"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "powerBoardAdcBitNb"
)
]
mwi 0
uid 14556,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb6"
number "6"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kart@control_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kart@control_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kart@control_tb"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kartControl_tb"
)
(vvPair
variable "date"
value "25.08.2016"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "kartControl_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Controller_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Controller_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Controller_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "kartControl_tb"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kart@control_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\kartControl_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:46:15"
)
(vvPair
variable "unit"
value "kartControl_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2016"
)
(vvPair
variable "yy"
value "16"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "196000,162000,215000,164000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "196200,162400,211600,163600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "164000,162000,190000,164000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Arial,12,1"
)
xt "171250,162250,182750,163750"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "169000,168000,190000,170000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "169200,168400,185600,169600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "190000,162000,196000,164000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "190200,162400,194900,163600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "169000,164000,190000,166000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "169200,164400,184400,165600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "164000,164000,169000,166000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "164200,164400,167600,165600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "164000,166000,169000,168000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "164200,166400,167600,167600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "190000,164000,215000,170000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "190200,164200,204300,165400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "169000,166000,190000,168000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "169200,166400,187000,167600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "164000,168000,169000,170000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "164200,168400,168500,169600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "164000,162000,215000,170000"
)
oxt "13000,22000,64000,30000"
)
*12 (Net
uid 2504,0
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 1,0
)
declText (MLText
uid 2505,0
va (VaSet
isHidden 1
)
xt "0,1000,18400,2200"
st "SIGNAL reset           : std_ulogic
"
)
)
*13 (Net
uid 2512,0
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 2,0
)
declText (MLText
uid 2513,0
va (VaSet
isHidden 1
)
xt "0,1000,18500,2200"
st "SIGNAL clock           : std_ulogic
"
)
)
*14 (Net
uid 6353,0
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 38,0
)
declText (MLText
uid 6354,0
va (VaSet
isHidden 1
)
xt "0,1000,19500,2200"
st "SIGNAL bt_TxD          : std_uLogic
"
)
)
*15 (Net
uid 6361,0
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 39,0
)
declText (MLText
uid 6362,0
va (VaSet
isHidden 1
)
xt "0,1000,19500,2200"
st "SIGNAL bt_RxD          : std_uLogic
"
)
)
*16 (Net
uid 7797,0
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 45,0
)
declText (MLText
uid 7798,0
va (VaSet
isHidden 1
)
xt "0,-1400,19400,-200"
st "SIGNAL bt_reset        : std_uLogic
"
)
)
*17 (HdlText
uid 8712,0
optionalChildren [
*18 (EmbeddedText
uid 8717,0
commentText (CommentText
uid 8718,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 8719,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "84000,106000,100000,118000"
)
oxt "0,0,18000,5000"
text (MLText
uid 8720,0
va (VaSet
font "Verdana,8,0"
)
xt "84200,106200,98000,114200"
st "
sCl <= sClOut ;
sClIn <= sClOut;

sDa <= '0' when sDaOut = '0'
  else 'H';
sDaIn <= '0' when sDa = '0'
  else '1';


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 8713,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "84000,105000,100000,119000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8714,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 8715,0
va (VaSet
font "Verdana,8,0"
)
xt "84400,119000,86400,120000"
st "eb2"
blo "84400,119800"
tm "HdlTextNameMgr"
)
*20 (Text
uid 8716,0
va (VaSet
font "Verdana,8,0"
)
xt "84400,120000,85400,121000"
st "2"
blo "84400,120800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 10234,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,117250,85750,118750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*21 (Net
uid 8773,0
decl (Decl
n "sDaIn"
t "std_ulogic"
o 18
suid 48,0
)
declText (MLText
uid 8774,0
va (VaSet
isHidden 1
)
xt "0,-1400,18900,-200"
st "SIGNAL sDaIn           : std_ulogic
"
)
)
*22 (Net
uid 8775,0
decl (Decl
n "sDa"
t "std_logic"
o 17
suid 49,0
)
declText (MLText
uid 8776,0
va (VaSet
isHidden 1
)
xt "0,-1400,17800,-200"
st "SIGNAL sDa             : std_logic
"
)
)
*23 (Net
uid 8777,0
decl (Decl
n "sClOut"
t "std_ulogic"
o 16
suid 50,0
)
declText (MLText
uid 8778,0
va (VaSet
isHidden 1
)
xt "0,-1400,19100,-200"
st "SIGNAL sClOut          : std_ulogic
"
)
)
*24 (Net
uid 8779,0
decl (Decl
n "sDaOut"
t "std_ulogic"
o 19
suid 51,0
)
declText (MLText
uid 8780,0
va (VaSet
isHidden 1
)
xt "0,-1400,19400,-200"
st "SIGNAL sDaOut          : std_ulogic
"
)
)
*25 (Net
uid 8781,0
decl (Decl
n "sClIn"
t "std_ulogic"
o 15
suid 52,0
)
declText (MLText
uid 8782,0
va (VaSet
isHidden 1
)
xt "0,-1400,18600,-200"
st "SIGNAL sClIn           : std_ulogic
"
)
)
*26 (Net
uid 8783,0
decl (Decl
n "sCl"
t "std_logic"
o 14
suid 53,0
)
declText (MLText
uid 8784,0
va (VaSet
isHidden 1
)
xt "0,-1400,17500,-200"
st "SIGNAL sCl             : std_logic
"
)
)
*27 (HdlText
uid 11305,0
optionalChildren [
*28 (EmbeddedText
uid 11311,0
commentText (CommentText
uid 11312,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 11313,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "108000,106000,124000,116000"
)
oxt "0,0,18000,5000"
text (MLText
uid 11314,0
va (VaSet
font "Verdana,8,0"
)
xt "108200,106200,123000,112200"
st "
sClInDc <= sCl;

sDaInDc <= '0' when sDa = '0'
  else '1';
sDa <= '0' when sDaOutDc = '0'
  else 'H';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 11306,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "108000,105000,124000,117000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11307,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 11308,0
va (VaSet
font "Verdana,8,0"
)
xt "108400,117000,110400,118000"
st "eb4"
blo "108400,117800"
tm "HdlTextNameMgr"
)
*30 (Text
uid 11309,0
va (VaSet
font "Verdana,8,0"
)
xt "108400,118000,109400,119000"
st "4"
blo "108400,118800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 11310,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "108250,115250,109750,116750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*31 (Blk
uid 11746,0
shape (Rectangle
uid 11747,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "30000,143000,208000,151000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11748,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 11749,0
va (VaSet
)
xt "30500,151200,39500,152400"
st "Controller_test"
blo "30500,152200"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 11750,0
va (VaSet
)
xt "30500,152400,41200,153600"
st "kartControl_tester"
blo "30500,153400"
tm "BlkNameMgr"
)
*34 (Text
uid 11751,0
va (VaSet
)
xt "30500,153600,35300,154800"
st "I_tester"
blo "30500,154600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11752,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11753,0
text (MLText
uid 11754,0
va (VaSet
)
xt "30000,156000,66300,170400"
st "clockFrequency        = clockFrequency           ( real     )  
rs232BitNb            = rs232BitNb               ( positive )  
rs232BaudRate         = rs232BaudRate            ( real     )  
i2cBaudRate           = i2cBaudRate              ( real     )  
i2cUpdateRate         = i2cUpdateRate            ( real     )  
sequenceAddressBitNb  = sequenceAddressBitNb     ( positive )  
sequenceArgumentBitNb = sequenceArgumentBitNb    ( positive )  
ledNb                 = ledNb                    ( positive )  
endSwitchNb           = endSwitchNb              ( positive )  
hallSensorNb          = hallSensorNb             ( positive )  
proximitySensorNb     = proximitySensorNb        ( positive )  
powerBoardAdcBitNb    = powerBoardAdcBitNb       ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "ledNb"
type "positive"
value "ledNb"
)
(GiElement
name "endSwitchNb"
type "positive"
value "endSwitchNb"
)
(GiElement
name "hallSensorNb"
type "positive"
value "hallSensorNb"
)
(GiElement
name "proximitySensorNb"
type "positive"
value "proximitySensorNb"
)
(GiElement
name "powerBoardAdcBitNb"
type "positive"
value "powerBoardAdcBitNb"
)
]
)
viewicon (ZoomableIcon
uid 11755,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,149250,31750,150750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*35 (Net
uid 11798,0
decl (Decl
n "pwm"
t "std_ulogic"
o 18
suid 67,0
)
declText (MLText
uid 11799,0
va (VaSet
isHidden 1
)
xt "-14000,8000,4600,9200"
st "SIGNAL pwm             : std_ulogic
"
)
)
*36 (Net
uid 11806,0
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 68,0
)
declText (MLText
uid 11807,0
va (VaSet
isHidden 1
)
xt "-14000,8000,5100,9200"
st "SIGNAL forwards        : std_ulogic
"
)
)
*37 (SaComponent
uid 12334,0
optionalChildren [
*38 (CptPort
uid 12302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,108625,132000,109375"
)
tg (CPTG
uid 12304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12305,0
va (VaSet
)
xt "133000,108400,136500,109600"
st "sClIn"
blo "133000,109400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_uLogic"
o 3
suid 2054,0
)
)
)
*39 (CptPort
uid 12306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,110625,132000,111375"
)
tg (CPTG
uid 12308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12309,0
va (VaSet
)
xt "133000,110400,136800,111600"
st "sDaIn"
blo "133000,111400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_uLogic"
o 4
suid 2055,0
)
)
)
*40 (CptPort
uid 12310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12311,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,112625,132000,113375"
)
tg (CPTG
uid 12312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12313,0
va (VaSet
)
xt "133000,112400,137600,113600"
st "sDaOut"
blo "133000,113400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_uLogic"
o 7
suid 2061,0
)
)
)
*41 (CptPort
uid 12314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,108625,148750,109375"
)
tg (CPTG
uid 12316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12317,0
va (VaSet
)
xt "142100,108400,147000,109600"
st "forwards"
ju 2
blo "147000,109400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "forwards"
t "std_ulogic"
o 5
suid 2065,0
)
)
)
*42 (CptPort
uid 12318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,110625,148750,111375"
)
tg (CPTG
uid 12320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12321,0
va (VaSet
)
xt "144100,110400,147000,111600"
st "pwm"
ju 2
blo "147000,111400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm"
t "std_ulogic"
o 6
suid 2066,0
)
)
)
*43 (CptPort
uid 12322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,118625,132000,119375"
)
tg (CPTG
uid 12324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12325,0
va (VaSet
)
xt "133000,118400,136300,119600"
st "reset"
blo "133000,119400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2067,0
)
)
)
*44 (CptPort
uid 12326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,116625,132000,117375"
)
tg (CPTG
uid 12328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12329,0
va (VaSet
)
xt "133000,116400,136400,117600"
st "clock"
blo "133000,117400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2068,0
)
)
)
*45 (CptPort
uid 12330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12331,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139625,104250,140375,105000"
)
tg (CPTG
uid 12332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12333,0
va (VaSet
)
xt "138000,106000,142600,107200"
st "testOut"
ju 2
blo "142600,107000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 8
suid 2069,0
)
)
)
]
shape (Rectangle
uid 12335,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "132000,105000,148000,121000"
)
oxt "35000,9000,51000,25000"
ttg (MlTextGroup
uid 12336,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 12337,0
va (VaSet
)
xt "132100,120700,137100,121900"
st "DcMotor"
blo "132100,121700"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 12338,0
va (VaSet
)
xt "132100,121900,142600,123100"
st "dcMotorController"
blo "132100,122900"
tm "CptNameMgr"
)
*48 (Text
uid 12339,0
va (VaSet
)
xt "132100,123100,136400,124300"
st "I_DCM"
blo "132100,124100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12340,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12341,0
text (MLText
uid 12342,0
va (VaSet
font "Courier New,8,0"
)
xt "132000,124800,166500,131200"
st "i2cBitNb               = i2cBitNb                  ( positive )  
speedBitNb             = speedBitNb                ( positive )  
prescalerBitNb         = dcPrescalerBitNb          ( positive )  
kartBaseAddress        = kartBaseAddress           ( positive )  
dcBaseAddress          = dcBaseAddress             ( natural  )  
orientationBaseAddress = orientationBaseAddress    ( natural  )  
hwOrientationBitNb     = hwOrientationBitNb        ( positive )  
testOutBitNb           = testOutBitNb              ( positive )  "
)
header ""
)
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "speedBitNb"
type "positive"
value "speedBitNb"
)
(GiElement
name "prescalerBitNb"
type "positive"
value "dcPrescalerBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "dcBaseAddress"
type "natural"
value "dcBaseAddress"
)
(GiElement
name "orientationBaseAddress"
type "natural"
value "orientationBaseAddress"
)
(GiElement
name "hwOrientationBitNb"
type "positive"
value "hwOrientationBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
)
viewicon (ZoomableIcon
uid 12343,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "132250,119250,133750,120750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*49 (Net
uid 12785,0
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 19
suid 71,0
)
declText (MLText
uid 12786,0
va (VaSet
isHidden 1
)
xt "-14000,8000,6500,9200"
st "SIGNAL bt_VRegEn       : std_uLogic
"
)
)
*50 (Net
uid 12793,0
decl (Decl
n "bt_connected"
t "std_uLogic"
o 20
suid 72,0
)
declText (MLText
uid 12794,0
va (VaSet
isHidden 1
)
xt "-14000,8000,6800,9200"
st "SIGNAL bt_connected    : std_uLogic
"
)
)
*51 (Net
uid 12876,0
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 73,0
)
declText (MLText
uid 12877,0
va (VaSet
isHidden 1
)
xt "-14000,8000,5900,9200"
st "SIGNAL uart_TxD        : std_uLogic
"
)
)
*52 (Net
uid 12878,0
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 74,0
)
declText (MLText
uid 12879,0
va (VaSet
isHidden 1
)
xt "-14000,8000,5900,9200"
st "SIGNAL uart_RxD        : std_uLogic
"
)
)
*53 (SaComponent
uid 12940,0
optionalChildren [
*54 (CptPort
uid 12884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,116625,60000,117375"
)
tg (CPTG
uid 12886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12887,0
va (VaSet
)
xt "61000,116400,69200,117600"
st "bt_connected"
blo "61000,117400"
)
)
thePort (LogicalPort
decl (Decl
n "bt_connected"
t "std_uLogic"
o 2
suid 28,0
)
)
)
*55 (CptPort
uid 12888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,128625,60000,129375"
)
tg (CPTG
uid 12890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12891,0
va (VaSet
)
xt "61000,128400,64300,129600"
st "reset"
blo "61000,129400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 2036,0
)
)
)
*56 (CptPort
uid 12892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,126625,60000,127375"
)
tg (CPTG
uid 12894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12895,0
va (VaSet
)
xt "61000,126400,64400,127600"
st "clock"
blo "61000,127400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2037,0
)
)
)
*57 (CptPort
uid 12896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,120625,60000,121375"
)
tg (CPTG
uid 12898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12899,0
va (VaSet
)
xt "61000,120400,66400,121600"
st "uart_TxD"
blo "61000,121400"
)
)
thePort (LogicalPort
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 7
suid 2039,0
)
)
)
*58 (CptPort
uid 12900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12901,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,122625,60000,123375"
)
tg (CPTG
uid 12902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12903,0
va (VaSet
)
xt "61000,122400,66400,123600"
st "uart_RxD"
blo "61000,123400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 14
suid 2040,0
)
)
)
*59 (CptPort
uid 12904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,108625,60000,109375"
)
tg (CPTG
uid 12906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12907,0
va (VaSet
)
xt "61000,108400,65400,109600"
st "bt_TxD"
blo "61000,109400"
)
)
thePort (LogicalPort
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 1
suid 2041,0
)
)
)
*60 (CptPort
uid 12908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12909,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,110625,60000,111375"
)
tg (CPTG
uid 12910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12911,0
va (VaSet
)
xt "61000,110400,65400,111600"
st "bt_RxD"
blo "61000,111400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 8
suid 2042,0
)
)
)
*61 (CptPort
uid 12912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12913,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,112625,60000,113375"
)
tg (CPTG
uid 12914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12915,0
va (VaSet
)
xt "61000,112400,65900,113600"
st "bt_reset"
blo "61000,113400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_reset"
t "std_uLogic"
o 10
suid 2045,0
)
)
)
*62 (CptPort
uid 12916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,108625,76750,109375"
)
tg (CPTG
uid 12918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12919,0
va (VaSet
)
xt "70700,108400,75000,109600"
st "sClOut"
ju 2
blo "75000,109400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClOut"
t "std_ulogic"
o 11
suid 2048,0
)
)
)
*63 (CptPort
uid 12920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,110625,76750,111375"
)
tg (CPTG
uid 12922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12923,0
va (VaSet
)
xt "70400,110400,75000,111600"
st "sDaOut"
ju 2
blo "75000,111400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_ulogic"
o 12
suid 2049,0
)
)
)
*64 (CptPort
uid 12924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12925,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,112625,76750,113375"
)
tg (CPTG
uid 12926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12927,0
va (VaSet
)
xt "71500,112400,75000,113600"
st "sClIn"
ju 2
blo "75000,113400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_ulogic"
o 5
suid 2050,0
)
)
)
*65 (CptPort
uid 12928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12929,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,114625,76750,115375"
)
tg (CPTG
uid 12930,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12931,0
va (VaSet
)
xt "71200,114400,75000,115600"
st "sDaIn"
ju 2
blo "75000,115400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_ulogic"
o 6
suid 2051,0
)
)
)
*66 (CptPort
uid 12932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12933,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,104250,68375,105000"
)
tg (CPTG
uid 12934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12935,0
va (VaSet
)
xt "66000,106000,70600,107200"
st "testOut"
blo "66000,107000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 13
suid 2056,0
)
)
)
*67 (CptPort
uid 12936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12937,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,114625,60000,115375"
)
tg (CPTG
uid 12938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12939,0
va (VaSet
)
xt "61000,114400,67300,115600"
st "bt_VRegEn"
blo "61000,115400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 9
suid 2057,0
)
)
)
]
shape (Rectangle
uid 12941,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "60000,105000,76000,131000"
)
oxt "51000,14000,67000,40000"
ttg (MlTextGroup
uid 12942,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 12943,0
va (VaSet
)
xt "60100,130700,66500,131900"
st "Controller"
blo "60100,131700"
tm "BdLibraryNameMgr"
)
*69 (Text
uid 12944,0
va (VaSet
)
xt "60100,131900,68300,133100"
st "busController"
blo "60100,132900"
tm "CptNameMgr"
)
*70 (Text
uid 12945,0
va (VaSet
)
xt "60100,133100,63800,134300"
st "I_mst"
blo "60100,134100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12946,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12947,0
text (MLText
uid 12948,0
va (VaSet
font "Verdana,8,0"
)
xt "60000,135000,90400,151000"
st "clockFrequency        = clockFrequency           ( real     )  
rs232BitNb            = rs232BitNb               ( positive )  
rs232FifoDepth        = rs232FifoDepth           ( positive )  
rs232BaudRate         = rs232BaudRate            ( real     )  
i2cBitNb              = i2cBitNb                 ( positive )  
i2cFifoDepth          = i2cFifoDepth             ( positive )  
i2cBaudRate           = i2cBaudRate              ( real     )  
i2cUpdateRate         = i2cUpdateRate            ( real     )  
kartBaseAddress       = kartBaseAddress          ( positive )  
registerAddressBitNb  = registerAddressBitNb     ( natural  )  
registerDataBitNb     = registerDataBitNb        ( positive )  
sequenceAddressBitNb  = sequenceAddressBitNb     ( positive )  
sequenceCommandBitNb  = sequenceCommandBitNb     ( positive )  
sequenceArgumentBitNb = sequenceArgumentBitNb    ( positive )  
clockToHectoHzCount   = clockToHectoHzCount      ( positive )  
testOutBitNb          = testOutBitNb             ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232FifoDepth"
type "positive"
value "rs232FifoDepth"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "i2cFifoDepth"
type "positive"
value "i2cFifoDepth"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "registerAddressBitNb"
type "natural"
value "registerAddressBitNb"
)
(GiElement
name "registerDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceCommandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "clockToHectoHzCount"
type "positive"
value "clockToHectoHzCount"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
)
viewicon (ZoomableIcon
uid 12949,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "60250,129250,61750,130750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*71 (HdlText
uid 13234,0
optionalChildren [
*72 (EmbeddedText
uid 13240,0
commentText (CommentText
uid 13241,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13242,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "108000,80000,124000,90000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13243,0
va (VaSet
font "Verdana,8,0"
)
xt "108200,80200,122800,86200"
st "
sClInSt <= sCl;

sDaInSt <= '0' when sDa = '0'
  else '1';
sDa <= '0' when sDaOutSt = '0'
  else 'H';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 13235,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "108000,79000,124000,91000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13236,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 13237,0
va (VaSet
font "Verdana,8,0"
)
xt "108400,91000,110400,92000"
st "eb5"
blo "108400,91800"
tm "HdlTextNameMgr"
)
*74 (Text
uid 13238,0
va (VaSet
font "Verdana,8,0"
)
xt "108400,92000,109400,93000"
st "5"
blo "108400,92800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 13239,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "108250,89250,109750,90750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*75 (Net
uid 13338,0
decl (Decl
n "sClInDc"
t "std_uLogic"
o 16
suid 78,0
)
declText (MLText
uid 13339,0
va (VaSet
isHidden 1
)
xt "0,0,19700,1200"
st "SIGNAL sClInDc         : std_uLogic
"
)
)
*76 (Net
uid 13340,0
decl (Decl
n "sDaInDc"
t "std_uLogic"
o 17
suid 79,0
)
declText (MLText
uid 13341,0
va (VaSet
isHidden 1
)
xt "0,0,20000,1200"
st "SIGNAL sDaInDc         : std_uLogic
"
)
)
*77 (Net
uid 13342,0
decl (Decl
n "sDaOutDc"
t "std_uLogic"
o 15
suid 80,0
)
declText (MLText
uid 13343,0
va (VaSet
isHidden 1
)
xt "0,0,20500,1200"
st "SIGNAL sDaOutDc        : std_uLogic
"
)
)
*78 (Net
uid 13352,0
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 25
suid 82,0
)
declText (MLText
uid 13353,0
va (VaSet
isHidden 1
)
xt "0,0,20000,1200"
st "SIGNAL stepperEnd      : std_ulogic
"
)
)
*79 (Net
uid 13360,0
decl (Decl
n "coil4"
t "std_ulogic"
o 26
suid 83,0
)
declText (MLText
uid 13361,0
va (VaSet
isHidden 1
)
xt "0,0,18300,1200"
st "SIGNAL coil4           : std_ulogic
"
)
)
*80 (Net
uid 13368,0
decl (Decl
n "coil3"
t "std_ulogic"
o 27
suid 84,0
)
declText (MLText
uid 13369,0
va (VaSet
isHidden 1
)
xt "0,0,18300,1200"
st "SIGNAL coil3           : std_ulogic
"
)
)
*81 (Net
uid 13376,0
decl (Decl
n "coil2"
t "std_ulogic"
o 28
suid 85,0
)
declText (MLText
uid 13377,0
va (VaSet
isHidden 1
)
xt "0,0,18300,1200"
st "SIGNAL coil2           : std_ulogic
"
)
)
*82 (Net
uid 13384,0
decl (Decl
n "coil1"
t "std_ulogic"
o 29
suid 86,0
)
declText (MLText
uid 13385,0
va (VaSet
isHidden 1
)
xt "0,0,18300,1200"
st "SIGNAL coil1           : std_ulogic
"
)
)
*83 (Net
uid 13432,0
decl (Decl
n "sClInSt"
t "std_uLogic"
o 21
suid 87,0
)
declText (MLText
uid 13433,0
va (VaSet
isHidden 1
)
xt "0,0,19400,1200"
st "SIGNAL sClInSt         : std_uLogic
"
)
)
*84 (Net
uid 13434,0
decl (Decl
n "sDaInSt"
t "std_uLogic"
o 22
suid 88,0
)
declText (MLText
uid 13435,0
va (VaSet
isHidden 1
)
xt "0,0,19700,1200"
st "SIGNAL sDaInSt         : std_uLogic
"
)
)
*85 (Net
uid 13436,0
decl (Decl
n "sDaOutSt"
t "std_uLogic"
o 23
suid 89,0
)
declText (MLText
uid 13437,0
va (VaSet
isHidden 1
)
xt "0,0,20200,1200"
st "SIGNAL sDaOutSt        : std_uLogic
"
)
)
*86 (SaComponent
uid 13608,0
optionalChildren [
*87 (CptPort
uid 13560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,82625,132000,83375"
)
tg (CPTG
uid 13562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13563,0
va (VaSet
)
xt "133000,82400,136500,83600"
st "sClIn"
blo "133000,83400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_uLogic"
o 3
suid 2054,0
)
)
)
*88 (CptPort
uid 13564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,84625,132000,85375"
)
tg (CPTG
uid 13566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13567,0
va (VaSet
)
xt "133000,84400,136800,85600"
st "sDaIn"
blo "133000,85400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_uLogic"
o 4
suid 2055,0
)
)
)
*89 (CptPort
uid 13568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13569,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,86625,132000,87375"
)
tg (CPTG
uid 13570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13571,0
va (VaSet
)
xt "133000,86400,137600,87600"
st "sDaOut"
blo "133000,87400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_uLogic"
o 11
suid 2061,0
)
)
)
*90 (CptPort
uid 13572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,82625,148750,83375"
)
tg (CPTG
uid 13574,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13575,0
va (VaSet
)
xt "143800,82400,147000,83600"
st "coil1"
ju 2
blo "147000,83400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_ulogic"
o 7
suid 2065,0
)
)
)
*91 (CptPort
uid 13576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,84625,148750,85375"
)
tg (CPTG
uid 13578,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13579,0
va (VaSet
)
xt "143800,84400,147000,85600"
st "coil2"
ju 2
blo "147000,85400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_ulogic"
o 8
suid 2066,0
)
)
)
*92 (CptPort
uid 13580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,94625,132000,95375"
)
tg (CPTG
uid 13582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13583,0
va (VaSet
)
xt "133000,94400,136300,95600"
st "reset"
blo "133000,95400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2067,0
)
)
)
*93 (CptPort
uid 13584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,92625,132000,93375"
)
tg (CPTG
uid 13586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13587,0
va (VaSet
)
xt "133000,92400,136400,93600"
st "clock"
blo "133000,93400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2068,0
)
)
)
*94 (CptPort
uid 13588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,86625,148750,87375"
)
tg (CPTG
uid 13590,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13591,0
va (VaSet
)
xt "143800,86400,147000,87600"
st "coil3"
ju 2
blo "147000,87400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_ulogic"
o 9
suid 2069,0
)
)
)
*95 (CptPort
uid 13592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,88625,148750,89375"
)
tg (CPTG
uid 13594,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13595,0
va (VaSet
)
xt "143800,88400,147000,89600"
st "coil4"
ju 2
blo "147000,89400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_ulogic"
o 10
suid 2070,0
)
)
)
*96 (CptPort
uid 13596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13597,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,90625,148750,91375"
)
tg (CPTG
uid 13598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13599,0
va (VaSet
)
xt "139900,90400,147000,91600"
st "stepperEnd"
ju 2
blo "147000,91400"
)
)
thePort (LogicalPort
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 5
suid 2074,0
)
)
)
*97 (CptPort
uid 13600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13601,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139625,78250,140375,79000"
)
tg (CPTG
uid 13602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13603,0
va (VaSet
)
xt "138000,80000,142600,81200"
st "testOut"
blo "138000,81000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testBitNb)"
o 12
suid 2075,0
)
)
)
*98 (CptPort
uid 13604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13605,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,92625,148750,93375"
)
tg (CPTG
uid 13606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13607,0
va (VaSet
)
xt "141600,92400,147000,93600"
st "testMode"
ju 2
blo "147000,93400"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_ulogic"
o 6
suid 2076,0
)
)
)
]
shape (Rectangle
uid 13609,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "132000,79000,148000,97000"
)
oxt "34000,8000,50000,26000"
ttg (MlTextGroup
uid 13610,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 13611,0
va (VaSet
)
xt "132100,96700,140300,97900"
st "StepperMotor"
blo "132100,97700"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 13612,0
va (VaSet
)
xt "132100,97900,145900,99100"
st "stepperMotorController"
blo "132100,98900"
tm "CptNameMgr"
)
*101 (Text
uid 13613,0
va (VaSet
)
xt "132100,99100,135900,100300"
st "I_StM"
blo "132100,100100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13614,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13615,0
text (MLText
uid 13616,0
va (VaSet
font "Courier New,8,0"
)
xt "132000,100800,168000,108800"
st "i2cBitNb               = i2cBitNb                     ( positive )  
prescalerBitNb         = stepperPrescalerBitNb        ( positive )  
testPrescalerBitNb     = stepperTestPrescalerBitNb    ( positive )  
dividerBitNb           = stepperDividerBitNb          ( positive )  
angleBitNb             = angleBitNb                   ( positive )  
hwOrientationBitNb     = hwOrientationBitNb           ( positive )  
kartBaseAddress        = kartBaseAddress              ( positive )  
stepperBaseAddress     = stepperBaseAddress           ( natural  )  
orientationBaseAddress = orientationBaseAddress       ( natural  )  
testBitNb              = testOutBitNb                 ( positive )  "
)
header ""
)
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "prescalerBitNb"
type "positive"
value "stepperPrescalerBitNb"
)
(GiElement
name "testPrescalerBitNb"
type "positive"
value "stepperTestPrescalerBitNb"
)
(GiElement
name "dividerBitNb"
type "positive"
value "stepperDividerBitNb"
)
(GiElement
name "angleBitNb"
type "positive"
value "angleBitNb"
)
(GiElement
name "hwOrientationBitNb"
type "positive"
value "hwOrientationBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "stepperBaseAddress"
type "natural"
value "stepperBaseAddress"
)
(GiElement
name "orientationBaseAddress"
type "natural"
value "orientationBaseAddress"
)
(GiElement
name "testBitNb"
type "positive"
value "testOutBitNb"
)
]
)
viewicon (ZoomableIcon
uid 13617,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "132250,95250,133750,96750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*102 (HdlText
uid 13855,0
optionalChildren [
*103 (EmbeddedText
uid 13861,0
commentText (CommentText
uid 13862,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13863,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "108000,40000,124000,50000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13864,0
va (VaSet
fg "26368,26368,26368"
bg "49152,49152,49152"
font "Verdana,8,0"
)
xt "108200,40200,123900,46200"
st "
sClInSens <= sCl;

sDaInSens <= '0' when sDa = '0'
  else '1';
sDa <= '0' when sDaOutSens = '0'
  else 'H';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 13856,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "108000,39000,124000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13857,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
uid 13858,0
va (VaSet
font "Verdana,8,0"
)
xt "108400,51000,110400,52000"
st "eb6"
blo "108400,51800"
tm "HdlTextNameMgr"
)
*105 (Text
uid 13859,0
va (VaSet
font "Verdana,8,0"
)
xt "108400,52000,109400,53000"
st "6"
blo "108400,52800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 13860,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "108250,49250,109750,50750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*106 (Net
uid 13905,0
decl (Decl
n "sClInSens"
t "std_uLogic"
o 21
suid 90,0
)
declText (MLText
uid 13906,0
va (VaSet
isHidden 1
)
xt "0,0,20200,1200"
st "SIGNAL sClInSens       : std_uLogic
"
)
)
*107 (Net
uid 13907,0
decl (Decl
n "sDaInSens"
t "std_uLogic"
o 22
suid 91,0
)
declText (MLText
uid 13908,0
va (VaSet
isHidden 1
)
xt "0,0,20500,1200"
st "SIGNAL sDaInSens       : std_uLogic
"
)
)
*108 (Net
uid 13909,0
decl (Decl
n "sDaOutSens"
t "std_uLogic"
o 23
suid 92,0
)
declText (MLText
uid 13910,0
va (VaSet
isHidden 1
)
xt "0,0,21000,1200"
st "SIGNAL sDaOutSens      : std_uLogic
"
)
)
*109 (Net
uid 13933,0
decl (Decl
n "proxySDaIn"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 33
suid 93,0
)
declText (MLText
uid 13934,0
va (VaSet
isHidden 1
)
xt "0,0,37500,1200"
st "SIGNAL proxySDaIn      : std_ulogic_vector(1 to proximitySensorNb)
"
)
)
*110 (Net
uid 13941,0
decl (Decl
n "proxySDaOut"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 34
suid 94,0
)
declText (MLText
uid 13942,0
va (VaSet
isHidden 1
)
xt "0,0,38000,1200"
st "SIGNAL proxySDaOut     : std_ulogic_vector(1 to proximitySensorNb)
"
)
)
*111 (Net
uid 13957,0
decl (Decl
n "proxySClOut"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 36
suid 96,0
)
declText (MLText
uid 13958,0
va (VaSet
isHidden 1
)
xt "0,0,37700,1200"
st "SIGNAL proxySClOut     : std_ulogic_vector(1 to proximitySensorNb)
"
)
)
*112 (Net
uid 13965,0
decl (Decl
n "distancePulse"
t "std_ulogic"
o 37
suid 97,0
)
declText (MLText
uid 13966,0
va (VaSet
isHidden 1
)
xt "0,0,20500,1200"
st "SIGNAL distancePulse   : std_ulogic
"
)
)
*113 (Net
uid 13973,0
decl (Decl
n "distanceStart"
t "std_ulogic"
o 38
suid 98,0
)
declText (MLText
uid 13974,0
va (VaSet
isHidden 1
)
xt "0,0,20200,1200"
st "SIGNAL distanceStart   : std_ulogic
"
)
)
*114 (Net
uid 13981,0
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to hallSensorNb)"
o 39
suid 99,0
)
declText (MLText
uid 13982,0
va (VaSet
isHidden 1
)
xt "0,0,33800,1200"
st "SIGNAL hallPulses      : std_ulogic_vector(1 to hallSensorNb)
"
)
)
*115 (Net
uid 13989,0
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to endSwitchNb)"
o 40
suid 100,0
)
declText (MLText
uid 13990,0
va (VaSet
isHidden 1
)
xt "0,0,34400,1200"
st "SIGNAL endSwitches     : std_ulogic_vector(1 to endSwitchNb)
"
)
)
*116 (Net
uid 13997,0
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(1 to ledNb)"
o 41
suid 101,0
)
declText (MLText
uid 13998,0
va (VaSet
isHidden 1
)
xt "0,0,28700,1200"
st "SIGNAL leds            : std_ulogic_vector(1 to ledNb)
"
)
)
*117 (SaComponent
uid 14288,0
optionalChildren [
*118 (CptPort
uid 14228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,42625,132000,43375"
)
tg (CPTG
uid 14230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14231,0
va (VaSet
)
xt "133000,42400,136500,43600"
st "sClIn"
blo "133000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_uLogic"
o 8
suid 2054,0
)
)
)
*119 (CptPort
uid 14232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,44625,132000,45375"
)
tg (CPTG
uid 14234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14235,0
va (VaSet
)
xt "133000,44400,136800,45600"
st "sDaIn"
blo "133000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_uLogic"
o 9
suid 2055,0
)
)
)
*120 (CptPort
uid 14236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14237,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,46625,132000,47375"
)
tg (CPTG
uid 14238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14239,0
va (VaSet
)
xt "133000,46400,137600,47600"
st "sDaOut"
blo "133000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_uLogic"
o 14
suid 2061,0
)
)
)
*121 (CptPort
uid 14240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,60625,148750,61375"
)
tg (CPTG
uid 14242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14243,0
va (VaSet
)
xt "139100,60400,147000,61600"
st "proxySClOut"
ju 2
blo "147000,61400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "proxySClOut"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 12
suid 2065,0
)
)
)
*122 (CptPort
uid 14244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,64625,148750,65375"
)
tg (CPTG
uid 14246,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14247,0
va (VaSet
)
xt "138800,64400,147000,65600"
st "proxySDaOut"
ju 2
blo "147000,65400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "proxySDaOut"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 13
suid 2066,0
)
)
)
*123 (CptPort
uid 14248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,68625,132000,69375"
)
tg (CPTG
uid 14250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14251,0
va (VaSet
)
xt "133000,68400,136300,69600"
st "reset"
blo "133000,69400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 2067,0
)
)
)
*124 (CptPort
uid 14252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,66625,132000,67375"
)
tg (CPTG
uid 14254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14255,0
va (VaSet
)
xt "133000,66400,136400,67600"
st "clock"
blo "133000,67400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2068,0
)
)
)
*125 (CptPort
uid 14256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14257,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139625,38250,140375,39000"
)
tg (CPTG
uid 14258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14259,0
va (VaSet
)
xt "138000,40000,142600,41200"
st "testOut"
blo "138000,41000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 15
suid 2069,0
)
)
)
*126 (CptPort
uid 14260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14261,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,66625,148750,67375"
)
tg (CPTG
uid 14262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14263,0
va (VaSet
)
xt "139600,66400,147000,67600"
st "proxySDaIn"
ju 2
blo "147000,67400"
)
)
thePort (LogicalPort
decl (Decl
n "proxySDaIn"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 6
suid 2070,0
)
)
)
*127 (CptPort
uid 14264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14265,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,50625,148750,51375"
)
tg (CPTG
uid 14266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14267,0
va (VaSet
)
xt "140400,50400,147000,51600"
st "hallPulses"
ju 2
blo "147000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to hallSensorNb)"
o 4
suid 2071,0
)
)
)
*128 (CptPort
uid 14268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,42625,148750,43375"
)
tg (CPTG
uid 14270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14271,0
va (VaSet
)
xt "144200,42400,147000,43600"
st "leds"
ju 2
blo "147000,43400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(1 to ledNb)"
o 11
suid 2072,0
)
)
)
*129 (CptPort
uid 14272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14273,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,46625,148750,47375"
)
tg (CPTG
uid 14274,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14275,0
va (VaSet
)
xt "139300,46400,147000,47600"
st "endSwitches"
ju 2
blo "147000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to endSwitchNb)"
o 3
suid 2073,0
)
)
)
*130 (CptPort
uid 14276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14277,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,62625,148750,63375"
)
tg (CPTG
uid 14278,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14279,0
va (VaSet
)
xt "139900,62400,147000,63600"
st "proxySClIn"
ju 2
blo "147000,63400"
)
)
thePort (LogicalPort
decl (Decl
n "proxySClIn"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 5
suid 2074,0
)
)
)
*131 (CptPort
uid 14280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14281,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,56625,148750,57375"
)
tg (CPTG
uid 14282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14283,0
va (VaSet
)
xt "138500,56400,147000,57600"
st "distancePulse"
ju 2
blo "147000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "distancePulse"
t "std_ulogic"
o 2
suid 2075,0
)
)
)
*132 (CptPort
uid 14284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14285,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,54625,148750,55375"
)
tg (CPTG
uid 14286,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14287,0
va (VaSet
)
xt "138800,54400,147000,55600"
st "distanceStart"
ju 2
blo "147000,55400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "distanceStart"
t "std_ulogic"
o 10
suid 2076,0
)
)
)
]
shape (Rectangle
uid 14289,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "132000,39000,148000,71000"
)
oxt "49000,6000,65000,38000"
ttg (MlTextGroup
uid 14290,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
uid 14291,0
va (VaSet
)
xt "132100,70700,136900,71900"
st "Sensors"
blo "132100,71700"
tm "BdLibraryNameMgr"
)
*134 (Text
uid 14292,0
va (VaSet
)
xt "132100,71900,142100,73100"
st "sensorsInterface"
blo "132100,72900"
tm "CptNameMgr"
)
*135 (Text
uid 14293,0
va (VaSet
)
xt "132100,73100,136300,74300"
st "I_sens"
blo "132100,74100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14294,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14295,0
text (MLText
uid 14296,0
va (VaSet
font "Courier New,8,0"
)
xt "132000,75000,168500,89400"
st "i2cBitNb                 = i2cBitNb                    ( positive )  
kartBaseAddress          = kartBaseAddress             ( positive )  
ledsBaseAddress          = ledsBaseAddress             ( natural  )  
ledNb                    = ledNb                       ( positive )  
hallBaseAddress          = hallBaseAddress             ( natural  )  
hallSensorNb             = hallSensorNb                ( positive )  
hallCountBitNb           = hallCountBitNb              ( positive )  
endSwitchBaseAddress     = endSwitchBaseAddress        ( natural  )  
endSwitchNb              = endSwitchNb                 ( positive )  
rangeBaseAddress         = rangeBaseAddress            ( natural  )  
rangeBitNb               = rangeBitNb                  ( positive )  
rangeSendPulseCountBitNb = rangeSendPulseCountBitNb    ( positive )  
proximityBaseAddress     = proximityBaseAddress        ( natural  )  
proximityBaudRateDivide  = proximityBaudRateDivide     ( positive )  
proximitySensorNb        = proximitySensorNb           ( positive )  
proximityBitNb           = proximityBitNb              ( positive )  
ambientlightBitNb        = ambientLightBitNb           ( positive )  
testOutBitNb             = testOutBitNb                ( positive )  "
)
header ""
)
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "ledsBaseAddress"
type "natural"
value "ledsBaseAddress"
)
(GiElement
name "ledNb"
type "positive"
value "ledNb"
)
(GiElement
name "hallBaseAddress"
type "natural"
value "hallBaseAddress"
)
(GiElement
name "hallSensorNb"
type "positive"
value "hallSensorNb"
)
(GiElement
name "hallCountBitNb"
type "positive"
value "hallCountBitNb"
)
(GiElement
name "endSwitchBaseAddress"
type "natural"
value "endSwitchBaseAddress"
)
(GiElement
name "endSwitchNb"
type "positive"
value "endSwitchNb"
)
(GiElement
name "rangeBaseAddress"
type "natural"
value "rangeBaseAddress"
)
(GiElement
name "rangeBitNb"
type "positive"
value "rangeBitNb"
)
(GiElement
name "rangeSendPulseCountBitNb"
type "positive"
value "rangeSendPulseCountBitNb"
)
(GiElement
name "proximityBaseAddress"
type "natural"
value "proximityBaseAddress"
)
(GiElement
name "proximityBaudRateDivide"
type "positive"
value "proximityBaudRateDivide"
)
(GiElement
name "proximitySensorNb"
type "positive"
value "proximitySensorNb"
)
(GiElement
name "proximityBitNb"
type "positive"
value "proximityBitNb"
)
(GiElement
name "ambientlightBitNb"
type "positive"
value "ambientLightBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
)
viewicon (ZoomableIcon
uid 14297,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "132250,69250,133750,70750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*136 (Net
uid 14425,0
decl (Decl
n "stepperTestMode"
t "std_ulogic"
o 24
suid 102,0
)
declText (MLText
uid 14426,0
va (VaSet
isHidden 1
)
xt "0,0,21600,1200"
st "SIGNAL stepperTestMode : std_ulogic
"
)
)
*137 (SaComponent
uid 14556,0
optionalChildren [
*138 (CptPort
uid 14566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14567,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,24625,148750,25375"
)
tg (CPTG
uid 14568,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14569,0
va (VaSet
)
xt "143600,24400,147000,25600"
st "VINp"
ju 2
blo "147000,25400"
)
)
thePort (LogicalPort
decl (Decl
n "VINp"
t "integer"
o 3
)
)
)
*139 (CptPort
uid 14570,0
ps "OnEdgeStrategy"
shape (Diamond
uid 14571,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,26625,132000,27375"
)
tg (CPTG
uid 14572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14573,0
va (VaSet
)
xt "133000,26400,136000,27600"
st "SDA"
blo "133000,27400"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 4
)
)
)
*140 (CptPort
uid 14574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14575,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,26625,148750,27375"
)
tg (CPTG
uid 14576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14577,0
va (VaSet
)
xt "143300,26400,147000,27600"
st "VINm"
ju 2
blo "147000,27400"
)
)
thePort (LogicalPort
decl (Decl
n "VINm"
t "integer"
o 2
)
)
)
*141 (CptPort
uid 14578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,24625,132000,25375"
)
tg (CPTG
uid 14580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14581,0
va (VaSet
)
xt "133000,24400,135800,25600"
st "SCL"
blo "133000,25400"
)
)
thePort (LogicalPort
decl (Decl
n "SCL"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 14557,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "132000,21000,148000,31000"
)
oxt "38000,21000,54000,31000"
ttg (MlTextGroup
uid 14558,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 14559,0
va (VaSet
font "Verdana,9,1"
)
xt "131950,31000,139450,32200"
st "AD_DA_test"
blo "131950,32000"
tm "BdLibraryNameMgr"
)
*143 (Text
uid 14560,0
va (VaSet
font "Verdana,9,1"
)
xt "131950,32200,136650,33400"
st "adc3425"
blo "131950,33200"
tm "CptNameMgr"
)
*144 (Text
uid 14561,0
va (VaSet
font "Verdana,9,1"
)
xt "131950,33400,135350,34600"
st "I_adc"
blo "131950,34400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14562,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14563,0
text (MLText
uid 14564,0
va (VaSet
font "Courier New,9,0"
)
xt "132000,34400,157500,35600"
st "adcBitNb = powerBoardAdcBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "powerBoardAdcBitNb"
)
]
)
viewicon (ZoomableIcon
uid 14565,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "132250,29250,133750,30750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*145 (Net
uid 14594,0
decl (Decl
n "VINm"
t "integer"
o 41
suid 103,0
)
declText (MLText
uid 14595,0
va (VaSet
isHidden 1
)
xt "0,0,17400,1200"
st "SIGNAL VINm            : integer
"
)
)
*146 (Net
uid 14596,0
decl (Decl
n "VINp"
t "integer"
o 42
suid 104,0
)
declText (MLText
uid 14597,0
va (VaSet
isHidden 1
)
xt "0,0,17100,1200"
st "SIGNAL VINp            : integer
"
)
)
*147 (Wire
uid 2506,0
shape (OrthoPolyLine
uid 2507,0
va (VaSet
vasetType 3
)
xt "58000,129000,59250,143000"
pts [
"59250,129000"
"58000,129000"
"58000,143000"
]
)
start &55
end &31
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2511,0
va (VaSet
font "Verdana,12,0"
)
xt "55250,127600,59350,129000"
st "reset"
blo "55250,128800"
tm "WireNameMgr"
)
)
on &12
)
*148 (Wire
uid 2514,0
shape (OrthoPolyLine
uid 2515,0
va (VaSet
vasetType 3
)
xt "56000,127000,59250,143000"
pts [
"59250,127000"
"56000,127000"
"56000,143000"
]
)
start &56
end &31
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2519,0
va (VaSet
font "Verdana,12,0"
)
xt "55250,125600,59050,127000"
st "clock"
blo "55250,126800"
tm "WireNameMgr"
)
)
on &13
)
*149 (Wire
uid 6339,0
shape (OrthoPolyLine
uid 6340,0
va (VaSet
vasetType 3
)
xt "50000,121000,59250,143000"
pts [
"59250,121000"
"50000,121000"
"50000,143000"
]
)
start &57
end &31
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6344,0
va (VaSet
font "Verdana,12,0"
)
xt "51000,119600,57500,121000"
st "uart_TxD"
blo "51000,120800"
tm "WireNameMgr"
)
)
on &51
)
*150 (Wire
uid 6347,0
shape (OrthoPolyLine
uid 6348,0
va (VaSet
vasetType 3
)
xt "52000,123000,59250,143000"
pts [
"59250,123000"
"52000,123000"
"52000,143000"
]
)
start &58
end &31
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6352,0
va (VaSet
font "Verdana,12,0"
)
xt "51000,121600,57600,123000"
st "uart_RxD"
blo "51000,122800"
tm "WireNameMgr"
)
)
on &52
)
*151 (Wire
uid 6355,0
shape (OrthoPolyLine
uid 6356,0
va (VaSet
vasetType 3
)
xt "38000,109000,59250,143000"
pts [
"59250,109000"
"38000,109000"
"38000,143000"
]
)
start &59
end &31
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6360,0
va (VaSet
font "Verdana,12,0"
)
xt "53000,107600,58200,109000"
st "bt_TxD"
blo "53000,108800"
tm "WireNameMgr"
)
)
on &14
)
*152 (Wire
uid 6363,0
shape (OrthoPolyLine
uid 6364,0
va (VaSet
vasetType 3
)
xt "40000,111000,59250,143000"
pts [
"59250,111000"
"40000,111000"
"40000,143000"
]
)
start &60
end &31
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6368,0
va (VaSet
font "Verdana,12,0"
)
xt "53000,109600,58300,111000"
st "bt_RxD"
blo "53000,110800"
tm "WireNameMgr"
)
)
on &15
)
*153 (Wire
uid 7799,0
shape (OrthoPolyLine
uid 7800,0
va (VaSet
vasetType 3
)
xt "42000,113000,59250,143000"
pts [
"59250,113000"
"42000,113000"
"42000,143000"
]
)
start &61
end &31
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7804,0
va (VaSet
font "Verdana,12,0"
)
xt "52250,111600,58450,113000"
st "bt_reset"
blo "52250,112800"
tm "WireNameMgr"
)
)
on &16
)
*154 (Wire
uid 8721,0
optionalChildren [
*155 (BdJunction
uid 13430,0
ps "OnConnectorStrategy"
shape (Circle
uid 13431,0
va (VaSet
vasetType 1
)
xt "103600,110600,104400,111400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8722,0
va (VaSet
vasetType 3
)
xt "100000,111000,108000,111000"
pts [
"100000,111000"
"108000,111000"
]
)
start &17
end &27
sat 4
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8728,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,109600,108200,111000"
st "sDa"
blo "105000,110800"
tm "WireNameMgr"
)
)
on &22
)
*156 (Wire
uid 8731,0
optionalChildren [
*157 (BdJunction
uid 13422,0
ps "OnConnectorStrategy"
shape (Circle
uid 13423,0
va (VaSet
vasetType 1
)
xt "101600,108600,102400,109400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8732,0
va (VaSet
vasetType 3
)
xt "100000,109000,108000,109000"
pts [
"100000,109000"
"108000,109000"
]
)
start &17
end &27
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8738,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,107600,107700,109000"
st "sCl"
blo "105000,108800"
tm "WireNameMgr"
)
)
on &26
)
*158 (Wire
uid 8741,0
shape (OrthoPolyLine
uid 8742,0
va (VaSet
vasetType 3
)
xt "76750,111000,84000,111000"
pts [
"76750,111000"
"84000,111000"
]
)
start &63
end &17
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8748,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,109600,83500,111000"
st "sDaOut"
blo "78000,110800"
tm "WireNameMgr"
)
)
on &24
)
*159 (Wire
uid 8749,0
shape (OrthoPolyLine
uid 8750,0
va (VaSet
vasetType 3
)
xt "76750,109000,84000,109000"
pts [
"76750,109000"
"84000,109000"
]
)
start &62
end &17
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8756,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,107600,83000,109000"
st "sClOut"
blo "78000,108800"
tm "WireNameMgr"
)
)
on &23
)
*160 (Wire
uid 8757,0
shape (OrthoPolyLine
uid 8758,0
va (VaSet
vasetType 3
)
xt "76750,115000,84000,115000"
pts [
"76750,115000"
"84000,115000"
]
)
start &65
end &17
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8764,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,113600,82500,115000"
st "sDaIn"
blo "78000,114800"
tm "WireNameMgr"
)
)
on &21
)
*161 (Wire
uid 8765,0
shape (OrthoPolyLine
uid 8766,0
va (VaSet
vasetType 3
)
xt "76750,113000,84000,113000"
pts [
"76750,113000"
"84000,113000"
]
)
start &64
end &17
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8772,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,111600,82000,113000"
st "sClIn"
blo "78000,112800"
tm "WireNameMgr"
)
)
on &25
)
*162 (Wire
uid 11369,0
shape (OrthoPolyLine
uid 11370,0
va (VaSet
vasetType 3
)
xt "124000,113000,131250,113000"
pts [
"131250,113000"
"124000,113000"
]
)
start &40
end &27
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 11373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11374,0
va (VaSet
)
xt "125000,111800,131000,113000"
st "sDaOutDc"
blo "125000,112800"
tm "WireNameMgr"
)
)
on &77
)
*163 (Wire
uid 11375,0
shape (OrthoPolyLine
uid 11376,0
va (VaSet
vasetType 3
)
xt "124000,111000,131250,111000"
pts [
"131250,111000"
"124000,111000"
]
)
start &39
end &27
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 11379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11380,0
va (VaSet
)
xt "125000,109800,130200,111000"
st "sDaInDc"
blo "125000,110800"
tm "WireNameMgr"
)
)
on &76
)
*164 (Wire
uid 11381,0
shape (OrthoPolyLine
uid 11382,0
va (VaSet
vasetType 3
)
xt "124000,109000,131250,109000"
pts [
"131250,109000"
"124000,109000"
]
)
start &38
end &27
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 11385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11386,0
va (VaSet
)
xt "125250,107800,130150,109000"
st "sClInDc"
blo "125250,108800"
tm "WireNameMgr"
)
)
on &75
)
*165 (Wire
uid 11387,0
shape (OrthoPolyLine
uid 11388,0
va (VaSet
vasetType 3
)
xt "128000,117000,131250,117000"
pts [
"131250,117000"
"128000,117000"
]
)
start &44
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 11391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11392,0
va (VaSet
)
xt "127250,115800,130650,117000"
st "clock"
blo "127250,116800"
tm "WireNameMgr"
)
)
on &13
)
*166 (Wire
uid 11393,0
shape (OrthoPolyLine
uid 11394,0
va (VaSet
vasetType 3
)
xt "128000,119000,131250,119000"
pts [
"131250,119000"
"128000,119000"
]
)
start &43
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 11397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11398,0
va (VaSet
)
xt "127000,117800,130300,119000"
st "reset"
blo "127000,118800"
tm "WireNameMgr"
)
)
on &12
)
*167 (Wire
uid 11800,0
shape (OrthoPolyLine
uid 11801,0
va (VaSet
vasetType 3
)
xt "148750,111000,152000,143000"
pts [
"148750,111000"
"152000,111000"
"152000,143000"
]
)
start &42
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 11804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11805,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,109600,154550,111000"
st "pwm"
blo "150750,110800"
tm "WireNameMgr"
)
)
on &35
)
*168 (Wire
uid 11808,0
shape (OrthoPolyLine
uid 11809,0
va (VaSet
vasetType 3
)
xt "148750,109000,154000,143000"
pts [
"148750,109000"
"154000,109000"
"154000,143000"
]
)
start &41
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 11812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11813,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,107600,157150,109000"
st "forwards"
blo "150750,108800"
tm "WireNameMgr"
)
)
on &36
)
*169 (Wire
uid 12787,0
shape (OrthoPolyLine
uid 12788,0
va (VaSet
vasetType 3
)
xt "44000,115000,59250,143000"
pts [
"59250,115000"
"44000,115000"
"44000,143000"
]
)
start &67
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 12791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12792,0
va (VaSet
font "Verdana,12,0"
)
xt "50250,113600,57950,115000"
st "bt_VRegEn"
blo "50250,114800"
tm "WireNameMgr"
)
)
on &49
)
*170 (Wire
uid 12795,0
shape (OrthoPolyLine
uid 12796,0
va (VaSet
vasetType 3
)
xt "46000,117000,59250,143000"
pts [
"59250,117000"
"46000,117000"
"46000,143000"
]
)
start &54
end &31
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 12799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12800,0
va (VaSet
font "Verdana,12,0"
)
xt "48250,115600,58450,117000"
st "bt_connected"
blo "48250,116800"
tm "WireNameMgr"
)
)
on &50
)
*171 (Wire
uid 13302,0
shape (OrthoPolyLine
uid 13303,0
va (VaSet
vasetType 3
)
xt "124000,87000,131250,87000"
pts [
"131250,87000"
"124000,87000"
]
)
start &89
end &71
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 13306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13307,0
va (VaSet
)
xt "125000,85800,130700,87000"
st "sDaOutSt"
blo "125000,86800"
tm "WireNameMgr"
)
)
on &85
)
*172 (Wire
uid 13308,0
shape (OrthoPolyLine
uid 13309,0
va (VaSet
vasetType 3
)
xt "128000,95000,131250,95000"
pts [
"131250,95000"
"128000,95000"
]
)
start &92
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 13312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13313,0
va (VaSet
)
xt "127000,93800,130300,95000"
st "reset"
blo "127000,94800"
tm "WireNameMgr"
)
)
on &12
)
*173 (Wire
uid 13314,0
shape (OrthoPolyLine
uid 13315,0
va (VaSet
vasetType 3
)
xt "124000,83000,131250,83000"
pts [
"131250,83000"
"124000,83000"
]
)
start &87
end &71
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 13318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13319,0
va (VaSet
)
xt "125250,81800,129850,83000"
st "sClInSt"
blo "125250,82800"
tm "WireNameMgr"
)
)
on &83
)
*174 (Wire
uid 13320,0
shape (OrthoPolyLine
uid 13321,0
va (VaSet
vasetType 3
)
xt "128000,93000,131250,93000"
pts [
"131250,93000"
"128000,93000"
]
)
start &93
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 13324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13325,0
va (VaSet
)
xt "127250,91800,130650,93000"
st "clock"
blo "127250,92800"
tm "WireNameMgr"
)
)
on &13
)
*175 (Wire
uid 13326,0
shape (OrthoPolyLine
uid 13327,0
va (VaSet
vasetType 3
)
xt "124000,85000,131250,85000"
pts [
"131250,85000"
"124000,85000"
]
)
start &88
end &71
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 13330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13331,0
va (VaSet
)
xt "125000,83800,129900,85000"
st "sDaInSt"
blo "125000,84800"
tm "WireNameMgr"
)
)
on &84
)
*176 (Wire
uid 13346,0
shape (OrthoPolyLine
uid 13347,0
va (VaSet
vasetType 3
)
xt "148750,93000,158000,143000"
pts [
"148750,93000"
"158000,93000"
"158000,143000"
]
)
start &98
end &31
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 13350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13351,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,91600,163350,93000"
st "stepperTestMode"
blo "150750,92800"
tm "WireNameMgr"
)
)
on &136
)
*177 (Wire
uid 13354,0
shape (OrthoPolyLine
uid 13355,0
va (VaSet
vasetType 3
)
xt "148750,91000,160000,143000"
pts [
"148750,91000"
"160000,91000"
"160000,143000"
]
)
start &96
end &31
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 13358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13359,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,89600,159650,91000"
st "stepperEnd"
blo "150750,90800"
tm "WireNameMgr"
)
)
on &78
)
*178 (Wire
uid 13362,0
shape (OrthoPolyLine
uid 13363,0
va (VaSet
vasetType 3
)
xt "148750,89000,162000,143000"
pts [
"148750,89000"
"162000,89000"
"162000,143000"
]
)
start &95
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 13366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13367,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,87600,154350,89000"
st "coil4"
blo "150750,88800"
tm "WireNameMgr"
)
)
on &79
)
*179 (Wire
uid 13370,0
shape (OrthoPolyLine
uid 13371,0
va (VaSet
vasetType 3
)
xt "148750,87000,164000,143000"
pts [
"148750,87000"
"164000,87000"
"164000,143000"
]
)
start &94
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 13374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13375,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,85600,154350,87000"
st "coil3"
blo "150750,86800"
tm "WireNameMgr"
)
)
on &80
)
*180 (Wire
uid 13378,0
shape (OrthoPolyLine
uid 13379,0
va (VaSet
vasetType 3
)
xt "148750,85000,166000,143000"
pts [
"148750,85000"
"166000,85000"
"166000,143000"
]
)
start &91
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 13382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13383,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,83600,154350,85000"
st "coil2"
blo "150750,84800"
tm "WireNameMgr"
)
)
on &81
)
*181 (Wire
uid 13386,0
shape (OrthoPolyLine
uid 13387,0
va (VaSet
vasetType 3
)
xt "148750,83000,168000,143000"
pts [
"148750,83000"
"168000,83000"
"168000,143000"
]
)
start &90
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 13390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13391,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,81600,154350,83000"
st "coil1"
blo "150750,82800"
tm "WireNameMgr"
)
)
on &82
)
*182 (Wire
uid 13416,0
optionalChildren [
*183 (BdJunction
uid 13923,0
ps "OnConnectorStrategy"
shape (Circle
uid 13924,0
va (VaSet
vasetType 1
)
xt "101600,82600,102400,83400"
radius 400
)
)
*184 (BdJunction
uid 14604,0
ps "OnConnectorStrategy"
shape (Circle
uid 14605,0
va (VaSet
vasetType 1
)
xt "101600,42600,102400,43400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13417,0
va (VaSet
vasetType 3
)
xt "102000,25000,131250,109000"
pts [
"102000,109000"
"102000,25000"
"131250,25000"
]
)
start &157
end &141
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13421,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,23600,130700,25000"
st "sCl"
blo "128000,24800"
tm "WireNameMgr"
)
)
on &26
)
*185 (Wire
uid 13424,0
optionalChildren [
*186 (BdJunction
uid 13931,0
ps "OnConnectorStrategy"
shape (Circle
uid 13932,0
va (VaSet
vasetType 1
)
xt "103600,84600,104400,85400"
radius 400
)
)
*187 (BdJunction
uid 14612,0
ps "OnConnectorStrategy"
shape (Circle
uid 14613,0
va (VaSet
vasetType 1
)
xt "103600,44600,104400,45400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13425,0
va (VaSet
vasetType 3
)
xt "104000,27000,131250,111000"
pts [
"104000,111000"
"104000,27000"
"131250,27000"
]
)
start &155
end &139
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13429,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,25600,131200,27000"
st "sDa"
blo "128000,26800"
tm "WireNameMgr"
)
)
on &22
)
*188 (Wire
uid 13865,0
shape (OrthoPolyLine
uid 13866,0
va (VaSet
vasetType 3
)
xt "124000,47000,131250,47000"
pts [
"131250,47000"
"124000,47000"
]
)
start &120
end &102
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 13871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13872,0
va (VaSet
)
xt "125000,45800,132800,47000"
st "sDaOutSens"
blo "125000,46800"
tm "WireNameMgr"
)
)
on &108
)
*189 (Wire
uid 13873,0
shape (OrthoPolyLine
uid 13874,0
va (VaSet
vasetType 3
)
xt "128000,69000,131250,69000"
pts [
"131250,69000"
"128000,69000"
]
)
start &123
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 13879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13880,0
va (VaSet
)
xt "127000,67800,130300,69000"
st "reset"
blo "127000,68800"
tm "WireNameMgr"
)
)
on &12
)
*190 (Wire
uid 13881,0
shape (OrthoPolyLine
uid 13882,0
va (VaSet
vasetType 3
)
xt "124000,43000,131250,43000"
pts [
"131250,43000"
"124000,43000"
]
)
start &118
end &102
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 13887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13888,0
va (VaSet
)
xt "125250,41800,131250,43000"
st "sClInSens"
blo "125250,42800"
tm "WireNameMgr"
)
)
on &106
)
*191 (Wire
uid 13889,0
shape (OrthoPolyLine
uid 13890,0
va (VaSet
vasetType 3
)
xt "128000,67000,131250,67000"
pts [
"131250,67000"
"128000,67000"
]
)
start &124
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 13895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13896,0
va (VaSet
)
xt "127250,65800,130650,67000"
st "clock"
blo "127250,66800"
tm "WireNameMgr"
)
)
on &13
)
*192 (Wire
uid 13897,0
shape (OrthoPolyLine
uid 13898,0
va (VaSet
vasetType 3
)
xt "124000,45000,131250,45000"
pts [
"131250,45000"
"124000,45000"
]
)
start &119
end &102
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 13903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13904,0
va (VaSet
)
xt "125000,43800,131300,45000"
st "sDaInSens"
blo "125000,44800"
tm "WireNameMgr"
)
)
on &107
)
*193 (Wire
uid 13917,0
shape (OrthoPolyLine
uid 13918,0
va (VaSet
vasetType 3
)
xt "102000,83000,108000,83000"
pts [
"102000,83000"
"108000,83000"
]
)
start &183
end &71
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13922,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,81600,107700,83000"
st "sCl"
blo "105000,82800"
tm "WireNameMgr"
)
)
on &26
)
*194 (Wire
uid 13925,0
shape (OrthoPolyLine
uid 13926,0
va (VaSet
vasetType 3
)
xt "104000,85000,108000,85000"
pts [
"104000,85000"
"108000,85000"
]
)
start &186
end &71
sat 32
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13930,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,83600,108200,85000"
st "sDa"
blo "105000,84800"
tm "WireNameMgr"
)
)
on &22
)
*195 (Wire
uid 13935,0
shape (OrthoPolyLine
uid 13936,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,67000,172000,143000"
pts [
"148750,67000"
"172000,67000"
"172000,143000"
]
)
start &126
end &31
sat 32
eat 2
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13940,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,65600,159650,67000"
st "proxySDaIn"
blo "150750,66800"
tm "WireNameMgr"
)
)
on &109
)
*196 (Wire
uid 13943,0
shape (OrthoPolyLine
uid 13944,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,65000,174000,143000"
pts [
"148750,65000"
"174000,65000"
"174000,143000"
]
)
start &122
end &31
sat 32
eat 1
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13948,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,63600,160650,65000"
st "proxySDaOut"
blo "150750,64800"
tm "WireNameMgr"
)
)
on &110
)
*197 (Wire
uid 13959,0
optionalChildren [
*198 (BdJunction
uid 14156,0
ps "OnConnectorStrategy"
shape (Circle
uid 14157,0
va (VaSet
vasetType 1
)
xt "155600,60600,156400,61400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13960,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,61000,176000,143000"
pts [
"148750,61000"
"176000,61000"
"176000,143000"
]
)
start &121
end &31
sat 32
eat 1
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13964,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,59600,160150,61000"
st "proxySClOut"
blo "150750,60800"
tm "WireNameMgr"
)
)
on &111
)
*199 (Wire
uid 13967,0
shape (OrthoPolyLine
uid 13968,0
va (VaSet
vasetType 3
)
xt "148750,57000,180000,143000"
pts [
"148750,57000"
"180000,57000"
"180000,143000"
]
)
start &131
end &31
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 13971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13972,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,55600,161050,57000"
st "distancePulse"
blo "150750,56800"
tm "WireNameMgr"
)
)
on &112
)
*200 (Wire
uid 13975,0
shape (OrthoPolyLine
uid 13976,0
va (VaSet
vasetType 3
)
xt "148750,55000,182000,143000"
pts [
"148750,55000"
"182000,55000"
"182000,143000"
]
)
start &132
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 13979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13980,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,53600,160750,55000"
st "distanceStart"
blo "150750,54800"
tm "WireNameMgr"
)
)
on &113
)
*201 (Wire
uid 13983,0
shape (OrthoPolyLine
uid 13984,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,51000,186000,143000"
pts [
"148750,51000"
"186000,51000"
"186000,143000"
]
)
start &127
end &31
sat 32
eat 2
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13988,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,49600,158650,51000"
st "hallPulses"
blo "150750,50800"
tm "WireNameMgr"
)
)
on &114
)
*202 (Wire
uid 13991,0
shape (OrthoPolyLine
uid 13992,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,47000,190000,143000"
pts [
"148750,47000"
"190000,47000"
"190000,143000"
]
)
start &129
end &31
sat 32
eat 2
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13995,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13996,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,45600,160350,47000"
st "endSwitches"
blo "150750,46800"
tm "WireNameMgr"
)
)
on &115
)
*203 (Wire
uid 13999,0
shape (OrthoPolyLine
uid 14000,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,43000,194000,143000"
pts [
"148750,43000"
"194000,43000"
"194000,143000"
]
)
start &128
end &31
sat 32
eat 1
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 14003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14004,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,41600,154150,43000"
st "leds"
blo "150750,42800"
tm "WireNameMgr"
)
)
on &116
)
*204 (Wire
uid 14152,0
shape (OrthoPolyLine
uid 14153,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,61000,156000,63000"
pts [
"148750,63000"
"156000,63000"
"156000,61000"
]
)
start &130
end &198
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14155,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,61600,160150,63000"
st "proxySClOut"
blo "150750,62800"
tm "WireNameMgr"
)
)
on &111
)
*205 (Wire
uid 14582,0
shape (OrthoPolyLine
uid 14583,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,27000,198000,143000"
pts [
"148750,27000"
"198000,27000"
"198000,143000"
]
)
start &140
end &31
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 14586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14587,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,25600,154850,27000"
st "VINm"
blo "150750,26800"
tm "WireNameMgr"
)
)
on &145
)
*206 (Wire
uid 14588,0
shape (OrthoPolyLine
uid 14589,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,25000,200000,143000"
pts [
"148750,25000"
"200000,25000"
"200000,143000"
]
)
start &138
end &31
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 14592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14593,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,23600,154550,25000"
st "VINp"
blo "150750,24800"
tm "WireNameMgr"
)
)
on &146
)
*207 (Wire
uid 14598,0
shape (OrthoPolyLine
uid 14599,0
va (VaSet
vasetType 3
)
xt "102000,43000,108000,43000"
pts [
"102000,43000"
"108000,43000"
]
)
start &184
end &102
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14603,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,41600,107700,43000"
st "sCl"
blo "105000,42800"
tm "WireNameMgr"
)
)
on &26
)
*208 (Wire
uid 14606,0
shape (OrthoPolyLine
uid 14607,0
va (VaSet
vasetType 3
)
xt "104000,45000,108000,45000"
pts [
"104000,45000"
"108000,45000"
]
)
start &187
end &102
sat 32
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14611,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,43600,108200,45000"
st "sDa"
blo "105000,44800"
tm "WireNameMgr"
)
)
on &22
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *209 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*210 (Text
uid 1297,0
va (VaSet
font "arial,8,1"
)
xt "-7000,19000,-1600,20000"
st "Package List"
blo "-7000,19800"
)
*211 (MLText
uid 1298,0
va (VaSet
font "Verdana,8,0"
)
xt "-7000,20000,6600,25000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 191,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*213 (Text
uid 192,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*214 (MLText
uid 193,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,2800,30400,5400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*215 (Text
uid 194,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*216 (MLText
uid 195,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*217 (Text
uid 196,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*218 (MLText
uid 197,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "180,31,1441,898"
viewArea "-10200,15800,226618,174664"
cachedDiagramExtent "-14000,-1400,215000,170400"
pageSetupInfo (PageSetupInfo
ptrCmd "HP LaserJet P3005 PCL 6 (A303),winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 33
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 15207,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "-150,900,4450,2100"
st "Panel0"
blo "-150,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*219 (Text
va (VaSet
)
xt "1500,2550,6800,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*220 (Text
va (VaSet
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*221 (Text
va (VaSet
)
xt "1500,4950,3400,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*223 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*224 (Text
va (VaSet
)
xt "-100,5000,1800,6200"
st "I0"
blo "-100,6000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*225 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*226 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*227 (Text
va (VaSet
)
xt "-350,4550,1550,5750"
st "I0"
blo "-350,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*228 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*229 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*230 (Text
va (VaSet
)
xt "-850,4550,1050,5750"
st "I0"
blo "-850,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*231 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*232 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*233 (Text
va (VaSet
)
xt "-1600,4550,300,5750"
st "I0"
blo "-1600,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*234 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,3400,4950,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*235 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,4400,3950,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,400,3700,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1400,1300,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,7500,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "2150,-1300,16350,-300"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*237 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "1100,-1300,9900,-300"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*238 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*239 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,26800,0,27800"
st "Declarations"
blo "-7000,27600"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,28000,-3600,29000"
st "Ports:"
blo "-7000,28800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,27800,-2200,28800"
st "Pre User:"
blo "-7000,28600"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,10,0"
)
xt "-5000,28800,53800,88800"
st "constant clockFrequency : real := 10.0E6;

constant rs232BitNb : positive := 8;
constant rs232FifoDepth: positive := 1;
constant rs232BaudRate: real := 30.0*9600.0;

constant i2cBitNb : positive := 10;
constant i2cFifoDepth: positive := 1;
constant i2cBaudRate: real := 3.4E6;
constant i2cUpdateRate: real := 1.0E3;

constant registerAddressBitNb : positive := 4;
constant registerDataBitNb: positive := 16;

constant kartBaseAddress: positive := 16#26#; -- must be even
constant dcBaseAddress: natural := 0;
constant stepperBaseAddress: natural := 4;
constant orientationBaseAddress: natural := 10;
constant ledsBaseAddress: natural := 12;
constant hallBaseAddress: natural := 0;
constant endSwitchBaseAddress: natural := 8;
constant rangeBaseAddress: natural := 12;
constant proximityBaseAddress: natural := 16;

constant dcPrescalerBitNb: positive := 16;
constant speedBitNb: positive := 5;
constant stepperPrescalerBitNb: positive := 2;
constant stepperTestPrescalerBitNb: positive := 10;
constant stepperDividerBitNb: positive := 16;
constant angleBitNb: positive := 12;
constant hwOrientationBitNb : positive := 3;
constant ledNb: positive := 4;
constant hallSensorNb: positive := 2;
constant hallCountBitNb: positive := 16;
constant endSwitchNb: positive := 1;
constant rangeBitNb: positive := 16;
constant rangeSendPulseCountBitNb: positive := 7;
constant proximityBaudRate: real := 500.0E3;
constant proximityBaudRateDivide: positive := integer(clockFrequency/proximityBaudRate / 4.0);
constant proximitySensorNb: positive := 4;
constant ambientLightBitNb: positive := 16;
constant proximityBitNb: positive := 16;
constant powerBoardAdcBitNb : positive := 16;

constant sequenceAddressBitNb: positive := 5;
constant sequenceCommandBitNb: positive := 4;
constant sequenceArgumentBitNb: positive := 12;
constant clockToHectoHzCount : positive := 100;

constant testOutBitNb : positive := 16;
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,28000,2000,29000"
st "Diagram Signals:"
blo "-7000,28800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,28000,-1000,29000"
st "Post User:"
blo "-7000,28800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-5000,42400,-5000,42400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 106,0
usingSuid 1
emptyRow *240 (LEmptyRow
)
uid 4104,0
optionalChildren [
*241 (RefLabelRowHdr
)
*242 (TitleRowHdr
)
*243 (FilterRowHdr
)
*244 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*245 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*246 (GroupColHdr
tm "GroupColHdrMgr"
)
*247 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*248 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*249 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*250 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*251 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*252 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*253 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 1,0
)
)
uid 4045,0
)
*254 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 2,0
)
)
uid 4047,0
)
*255 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 38,0
)
)
uid 6381,0
)
*256 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 39,0
)
)
uid 6383,0
)
*257 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 45,0
)
)
uid 7805,0
)
*258 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaIn"
t "std_ulogic"
o 18
suid 48,0
)
)
uid 8826,0
)
*259 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDa"
t "std_logic"
o 17
suid 49,0
)
)
uid 8828,0
)
*260 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClOut"
t "std_ulogic"
o 16
suid 50,0
)
)
uid 8830,0
)
*261 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOut"
t "std_ulogic"
o 19
suid 51,0
)
)
uid 8832,0
)
*262 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClIn"
t "std_ulogic"
o 15
suid 52,0
)
)
uid 8834,0
)
*263 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sCl"
t "std_logic"
o 14
suid 53,0
)
)
uid 8836,0
)
*264 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm"
t "std_ulogic"
o 18
suid 67,0
)
)
uid 11814,0
)
*265 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 68,0
)
)
uid 11816,0
)
*266 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 19
suid 71,0
)
)
uid 12801,0
)
*267 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_connected"
t "std_uLogic"
o 20
suid 72,0
)
)
uid 12803,0
)
*268 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 73,0
)
)
uid 12880,0
)
*269 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 74,0
)
)
uid 12882,0
)
*270 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClInDc"
t "std_uLogic"
o 16
suid 78,0
)
)
uid 13398,0
)
*271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaInDc"
t "std_uLogic"
o 17
suid 79,0
)
)
uid 13400,0
)
*272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOutDc"
t "std_uLogic"
o 15
suid 80,0
)
)
uid 13402,0
)
*273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 25
suid 82,0
)
)
uid 13406,0
)
*274 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil4"
t "std_ulogic"
o 26
suid 83,0
)
)
uid 13408,0
)
*275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil3"
t "std_ulogic"
o 27
suid 84,0
)
)
uid 13410,0
)
*276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil2"
t "std_ulogic"
o 28
suid 85,0
)
)
uid 13412,0
)
*277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil1"
t "std_ulogic"
o 29
suid 86,0
)
)
uid 13414,0
)
*278 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClInSt"
t "std_uLogic"
o 21
suid 87,0
)
)
uid 13438,0
)
*279 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaInSt"
t "std_uLogic"
o 22
suid 88,0
)
)
uid 13440,0
)
*280 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOutSt"
t "std_uLogic"
o 23
suid 89,0
)
)
uid 13442,0
)
*281 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClInSens"
t "std_uLogic"
o 21
suid 90,0
)
)
uid 13911,0
)
*282 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaInSens"
t "std_uLogic"
o 22
suid 91,0
)
)
uid 13913,0
)
*283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOutSens"
t "std_uLogic"
o 23
suid 92,0
)
)
uid 13915,0
)
*284 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "proxySDaIn"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 33
suid 93,0
)
)
uid 14005,0
)
*285 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "proxySDaOut"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 34
suid 94,0
)
)
uid 14007,0
)
*286 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "proxySClOut"
t "std_ulogic_vector"
b "(1 to proximitySensorNb)"
o 36
suid 96,0
)
)
uid 14011,0
)
*287 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "distancePulse"
t "std_ulogic"
o 37
suid 97,0
)
)
uid 14013,0
)
*288 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "distanceStart"
t "std_ulogic"
o 38
suid 98,0
)
)
uid 14015,0
)
*289 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to hallSensorNb)"
o 39
suid 99,0
)
)
uid 14017,0
)
*290 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to endSwitchNb)"
o 40
suid 100,0
)
)
uid 14019,0
)
*291 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(1 to ledNb)"
o 41
suid 101,0
)
)
uid 14021,0
)
*292 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stepperTestMode"
t "std_ulogic"
o 24
suid 102,0
)
)
uid 14427,0
)
*293 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VINm"
t "integer"
o 41
suid 103,0
)
)
uid 14614,0
)
*294 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VINp"
t "integer"
o 42
suid 104,0
)
)
uid 14616,0
)
]
)
pdm (PhysicalDM
uid 4117,0
optionalChildren [
*295 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *296 (MRCItem
litem &240
pos 42
dimension 20
)
uid 4119,0
optionalChildren [
*297 (MRCItem
litem &241
pos 0
dimension 20
uid 4120,0
)
*298 (MRCItem
litem &242
pos 1
dimension 23
uid 4121,0
)
*299 (MRCItem
litem &243
pos 2
hidden 1
dimension 20
uid 4122,0
)
*300 (MRCItem
litem &253
pos 0
dimension 20
uid 4046,0
)
*301 (MRCItem
litem &254
pos 1
dimension 20
uid 4048,0
)
*302 (MRCItem
litem &255
pos 2
dimension 20
uid 6382,0
)
*303 (MRCItem
litem &256
pos 3
dimension 20
uid 6384,0
)
*304 (MRCItem
litem &257
pos 4
dimension 20
uid 7806,0
)
*305 (MRCItem
litem &258
pos 5
dimension 20
uid 8827,0
)
*306 (MRCItem
litem &259
pos 6
dimension 20
uid 8829,0
)
*307 (MRCItem
litem &260
pos 7
dimension 20
uid 8831,0
)
*308 (MRCItem
litem &261
pos 8
dimension 20
uid 8833,0
)
*309 (MRCItem
litem &262
pos 9
dimension 20
uid 8835,0
)
*310 (MRCItem
litem &263
pos 10
dimension 20
uid 8837,0
)
*311 (MRCItem
litem &264
pos 11
dimension 20
uid 11815,0
)
*312 (MRCItem
litem &265
pos 12
dimension 20
uid 11817,0
)
*313 (MRCItem
litem &266
pos 13
dimension 20
uid 12802,0
)
*314 (MRCItem
litem &267
pos 14
dimension 20
uid 12804,0
)
*315 (MRCItem
litem &268
pos 15
dimension 20
uid 12881,0
)
*316 (MRCItem
litem &269
pos 16
dimension 20
uid 12883,0
)
*317 (MRCItem
litem &270
pos 17
dimension 20
uid 13399,0
)
*318 (MRCItem
litem &271
pos 18
dimension 20
uid 13401,0
)
*319 (MRCItem
litem &272
pos 19
dimension 20
uid 13403,0
)
*320 (MRCItem
litem &273
pos 20
dimension 20
uid 13407,0
)
*321 (MRCItem
litem &274
pos 21
dimension 20
uid 13409,0
)
*322 (MRCItem
litem &275
pos 22
dimension 20
uid 13411,0
)
*323 (MRCItem
litem &276
pos 23
dimension 20
uid 13413,0
)
*324 (MRCItem
litem &277
pos 24
dimension 20
uid 13415,0
)
*325 (MRCItem
litem &278
pos 25
dimension 20
uid 13439,0
)
*326 (MRCItem
litem &279
pos 26
dimension 20
uid 13441,0
)
*327 (MRCItem
litem &280
pos 27
dimension 20
uid 13443,0
)
*328 (MRCItem
litem &281
pos 28
dimension 20
uid 13912,0
)
*329 (MRCItem
litem &282
pos 29
dimension 20
uid 13914,0
)
*330 (MRCItem
litem &283
pos 30
dimension 20
uid 13916,0
)
*331 (MRCItem
litem &284
pos 31
dimension 20
uid 14006,0
)
*332 (MRCItem
litem &285
pos 32
dimension 20
uid 14008,0
)
*333 (MRCItem
litem &286
pos 33
dimension 20
uid 14012,0
)
*334 (MRCItem
litem &287
pos 34
dimension 20
uid 14014,0
)
*335 (MRCItem
litem &288
pos 35
dimension 20
uid 14016,0
)
*336 (MRCItem
litem &289
pos 36
dimension 20
uid 14018,0
)
*337 (MRCItem
litem &290
pos 37
dimension 20
uid 14020,0
)
*338 (MRCItem
litem &291
pos 38
dimension 20
uid 14022,0
)
*339 (MRCItem
litem &292
pos 39
dimension 20
uid 14428,0
)
*340 (MRCItem
litem &293
pos 40
dimension 20
uid 14615,0
)
*341 (MRCItem
litem &294
pos 41
dimension 20
uid 14617,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 4123,0
optionalChildren [
*342 (MRCItem
litem &244
pos 0
dimension 20
uid 4124,0
)
*343 (MRCItem
litem &246
pos 1
dimension 50
uid 4125,0
)
*344 (MRCItem
litem &247
pos 2
dimension 100
uid 4126,0
)
*345 (MRCItem
litem &248
pos 3
dimension 50
uid 4127,0
)
*346 (MRCItem
litem &249
pos 4
dimension 100
uid 4128,0
)
*347 (MRCItem
litem &250
pos 5
dimension 100
uid 4129,0
)
*348 (MRCItem
litem &251
pos 6
dimension 50
uid 4130,0
)
*349 (MRCItem
litem &252
pos 7
dimension 80
uid 4131,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 4118,0
vaOverrides [
]
)
]
)
uid 4103,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *350 (LEmptyRow
)
uid 4133,0
optionalChildren [
*351 (RefLabelRowHdr
)
*352 (TitleRowHdr
)
*353 (FilterRowHdr
)
*354 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*355 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*356 (GroupColHdr
tm "GroupColHdrMgr"
)
*357 (NameColHdr
tm "GenericNameColHdrMgr"
)
*358 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*359 (InitColHdr
tm "GenericValueColHdrMgr"
)
*360 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*361 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 4145,0
optionalChildren [
*362 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *363 (MRCItem
litem &350
pos 0
dimension 20
)
uid 4147,0
optionalChildren [
*364 (MRCItem
litem &351
pos 0
dimension 20
uid 4148,0
)
*365 (MRCItem
litem &352
pos 1
dimension 23
uid 4149,0
)
*366 (MRCItem
litem &353
pos 2
hidden 1
dimension 20
uid 4150,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 4151,0
optionalChildren [
*367 (MRCItem
litem &354
pos 0
dimension 20
uid 4152,0
)
*368 (MRCItem
litem &356
pos 1
dimension 50
uid 4153,0
)
*369 (MRCItem
litem &357
pos 2
dimension 100
uid 4154,0
)
*370 (MRCItem
litem &358
pos 3
dimension 100
uid 4155,0
)
*371 (MRCItem
litem &359
pos 4
dimension 50
uid 4156,0
)
*372 (MRCItem
litem &360
pos 5
dimension 50
uid 4157,0
)
*373 (MRCItem
litem &361
pos 6
dimension 80
uid 4158,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 4146,0
vaOverrides [
]
)
]
)
uid 4132,0
type 1
)
activeModelName "BlockDiag"
)
