

================================================================
== Vivado HLS Report for 'racine_do_racine'
================================================================
* Date:           Thu Dec 21 14:59:28 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.07|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   27|   27|   27|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   26|   26|        26|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    545|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     888|   1031|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    143|
|Register         |        -|      -|     218|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    1106|   1719|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |carre_fmul_32ns_3bkb_U71  |carre_fmul_32ns_3bkb  |        0|      3|  143|  140|
    |comparateur_sitofcud_U72  |comparateur_sitofcud  |        0|      0|  339|  373|
    |racine_fsqrt_32nsncg_U73  |racine_fsqrt_32nsncg  |        0|      0|  406|  518|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      3|  888| 1031|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_170_p2    |     +    |      0|  0|   16|           8|           9|
    |neg_cast_fu_276_p2     |     -    |      0|  0|   38|           1|          31|
    |result_V_1_fu_259_p2   |     -    |      0|  0|   39|           1|          32|
    |tmp_7_fu_184_p2        |     -    |      0|  0|   15|           7|           8|
    |abscond_fu_282_p2      |   icmp   |      0|  0|   18|          32|           1|
    |r_V_fu_214_p2          |   lshr   |      0|  0|   73|          25|          25|
    |abs_fu_288_p3          |  select  |      0|  0|   31|           1|          31|
    |p_Val2_2_fu_248_p3     |  select  |      0|  0|   31|           1|          31|
    |result_V_3_fu_265_p3   |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_194_p3  |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_220_p2        |    shl   |      0|  0|  243|          79|          79|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  545|         157|         288|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  125|         27|    1|         27|
    |e_blk_n    |    9|          2|    1|          2|
    |s_blk_n    |    9|          2|    1|          2|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  143|         31|    3|         31|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |abs_reg_315         |  31|   0|   31|          0|
    |ap_CS_fsm           |  27|   0|   27|          0|
    |p_Result_s_reg_305  |   1|   0|    1|          0|
    |p_Val2_2_reg_310    |  31|   0|   31|          0|
    |tmp_1_reg_330       |  32|   0|   32|          0|
    |tmp_2_reg_336       |  32|   0|   32|          0|
    |tmp_s_reg_325       |  32|   0|   32|          0|
    |val_reg_300         |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 218|   0|  218|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | racine::do_racine | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | racine::do_racine | return value |
|racine_x         | out |   32|   ap_vld   |      racine_x     |    pointer   |
|racine_x_ap_vld  | out |    1|   ap_vld   |      racine_x     |    pointer   |
|e_dout           |  in |   32|   ap_fifo  |         e         |    pointer   |
|e_empty_n        |  in |    1|   ap_fifo  |         e         |    pointer   |
|e_read           | out |    1|   ap_fifo  |         e         |    pointer   |
|s_din            | out |   32|   ap_fifo  |         s         |    pointer   |
|s_full_n         |  in |    1|   ap_fifo  |         s         |    pointer   |
|s_write          | out |    1|   ap_fifo  |         s         |    pointer   |
+-----------------+-----+-----+------------+-------------------+--------------+

