# future-hw-code
The repository contains verilog code for FUTURE block cipher.

Anyone who implements FUTURE cipher in a FPGA board can use this code. The user needs to integrate counter.v (144 clocks) and full_cir.v (16-bit) to get roundwise output.
