#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55962c260a80 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x55962c290500 .scope module, "uart_com" "uart_com" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
P_0x55962c2ceea0 .param/l "BAUD_RATE" 0 3 5, +C4<00000000000000011100001000000000>;
P_0x55962c2ceee0 .param/l "CPU_CLOCK_FREQ" 0 3 3, +C4<00000000000011110100001001000000>;
P_0x55962c2cef20 .param/l "RESET_PC" 0 3 4, C4<01000000000000000000000000000000>;
P_0x55962c2cef60 .param/l "XLEN" 0 3 2, +C4<00000000000000000000000000100000>;
v0x55962c390bb0_0 .net "SERIAL_RX", 0 0, L_0x55962c3a9bc0;  1 drivers
v0x55962c390c70_0 .net "SERIAL_TX", 0 0, L_0x55962c3a84a0;  1 drivers
v0x55962c390d30_0 .var "data_in", 7 0;
v0x55962c390e20_0 .net "data_in_ready", 0 0, L_0x55962c3a9f70;  1 drivers
v0x55962c390f10_0 .var "data_in_valid", 0 0;
v0x55962c391050_0 .net "data_out", 7 0, L_0x55962c3ab0e0;  1 drivers
v0x55962c391140_0 .var "data_out_ready", 0 0;
v0x55962c391230_0 .net "data_out_valid", 0 0, L_0x55962c3ab270;  1 drivers
o0x7f94d1f70228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55962c391320_0 .net "i_clk", 0 0, o0x7f94d1f70228;  0 drivers
o0x7f94d1f71698 .functor BUFZ 1, C4<z>; HiZ drive
v0x55962c3913c0_0 .net "i_rst_n", 0 0, o0x7f94d1f71698;  0 drivers
L_0x55962c3ab360 .reduce/nor o0x7f94d1f71698;
S_0x55962c293360 .scope module, "off_chip_uart" "uart" 3 33, 4 1 0, S_0x55962c290500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "data_in_valid";
    .port_info 4 /OUTPUT 1 "data_in_ready";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "data_out_valid";
    .port_info 7 /INPUT 1 "data_out_ready";
    .port_info 8 /INPUT 1 "serial_in";
    .port_info 9 /OUTPUT 1 "serial_out";
P_0x55962c158550 .param/l "BAUD_RATE" 0 4 3, +C4<00000000000000011100001000000000>;
P_0x55962c158590 .param/l "CLOCK_FREQ" 0 4 2, +C4<00000000000011110100001001000000>;
L_0x55962c3a9bc0 .functor BUFZ 1, v0x55962c2dce70_0, C4<0>, C4<0>, C4<0>;
v0x55962c2dc610_0 .net "clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2dc6d0_0 .net "data_in", 7 0, v0x55962c390d30_0;  1 drivers
v0x55962c2dc790_0 .net "data_in_ready", 0 0, L_0x55962c3a9f70;  alias, 1 drivers
v0x55962c2dc890_0 .net "data_in_valid", 0 0, v0x55962c390f10_0;  1 drivers
v0x55962c2dc960_0 .net "data_out", 7 0, L_0x55962c3ab0e0;  alias, 1 drivers
v0x55962c2dca00_0 .net "data_out_ready", 0 0, v0x55962c391140_0;  1 drivers
v0x55962c2dcad0_0 .net "data_out_valid", 0 0, L_0x55962c3ab270;  alias, 1 drivers
v0x55962c2dcba0_0 .net "reset", 0 0, L_0x55962c3ab360;  1 drivers
v0x55962c2dcc90_0 .net "serial_in", 0 0, L_0x55962c3a84a0;  alias, 1 drivers
v0x55962c2dcd30_0 .var "serial_in_reg", 0 0;
v0x55962c2dcdd0_0 .net "serial_out", 0 0, L_0x55962c3a9bc0;  alias, 1 drivers
v0x55962c2dce70_0 .var "serial_out_reg", 0 0;
v0x55962c2dcf10_0 .net "serial_out_tx", 0 0, L_0x55962c3aa310;  1 drivers
S_0x55962c293730 .scope module, "uareceive" "uart_receiver" 4 42, 5 1 0, S_0x55962c293360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /OUTPUT 1 "data_out_valid";
    .port_info 4 /INPUT 1 "data_out_ready";
    .port_info 5 /INPUT 1 "serial_in";
P_0x55962c2cb800 .param/l "BAUD_RATE" 0 5 3, +C4<00000000000000011100001000000000>;
P_0x55962c2cb840 .param/l "CLOCK_COUNTER_WIDTH" 1 5 17, +C4<00000000000000000000000000000011>;
P_0x55962c2cb880 .param/l "CLOCK_FREQ" 0 5 2, +C4<00000000000011110100001001000000>;
P_0x55962c2cb8c0 .param/l "SAMPLE_TIME" 1 5 16, +C4<00000000000000000000000000000100>;
P_0x55962c2cb900 .param/l "SYMBOL_EDGE_TIME" 1 5 15, +C4<00000000000000000000000000001000>;
L_0x55962c3aae90 .functor AND 1, L_0x55962c3aacc0, L_0x55962c3aadb0, C4<1>, C4<1>;
L_0x55962c3ab270 .functor AND 1, v0x55962c219e70_0, L_0x55962c3ab1d0, C4<1>, C4<1>;
v0x55962c2da3a0_0 .net *"_ivl_0", 31 0, L_0x55962c3aa780;  1 drivers
L_0x7f94d1ec5b10 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2d3bf0_0 .net *"_ivl_11", 28 0, L_0x7f94d1ec5b10;  1 drivers
L_0x7f94d1ec5b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55962c2d8260_0 .net/2u *"_ivl_12", 31 0, L_0x7f94d1ec5b58;  1 drivers
v0x55962c2d8c40_0 .net *"_ivl_17", 0 0, L_0x55962c3aacc0;  1 drivers
v0x55962c2d93a0_0 .net *"_ivl_19", 0 0, L_0x55962c3aadb0;  1 drivers
L_0x7f94d1ec5ba0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55962c1831a0_0 .net/2u *"_ivl_22", 3 0, L_0x7f94d1ec5ba0;  1 drivers
v0x55962c103df0_0 .net *"_ivl_29", 0 0, L_0x55962c3ab1d0;  1 drivers
L_0x7f94d1ec5a80 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c103eb0_0 .net *"_ivl_3", 28 0, L_0x7f94d1ec5a80;  1 drivers
L_0x7f94d1ec5ac8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55962c103f90_0 .net/2u *"_ivl_4", 31 0, L_0x7f94d1ec5ac8;  1 drivers
v0x55962c104070_0 .net *"_ivl_8", 31 0, L_0x55962c3aaa10;  1 drivers
v0x55962c220b80_0 .var "bit_counter", 3 0;
v0x55962c220c60_0 .net "clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c220d20_0 .var "clock_counter", 2 0;
v0x55962c220e00_0 .net "data_out", 7 0, L_0x55962c3ab0e0;  alias, 1 drivers
v0x55962c220ee0_0 .net "data_out_ready", 0 0, v0x55962c391140_0;  alias, 1 drivers
v0x55962c220fa0_0 .net "data_out_valid", 0 0, L_0x55962c3ab270;  alias, 1 drivers
v0x55962c219e70_0 .var "has_byte", 0 0;
v0x55962c21a040_0 .net "reset", 0 0, L_0x55962c3ab360;  alias, 1 drivers
v0x55962c21a100_0 .net "rx_running", 0 0, L_0x55962c3aafa0;  1 drivers
v0x55962c21a1c0_0 .var "rx_shift", 9 0;
v0x55962c20ce20_0 .net "sample", 0 0, L_0x55962c3aab50;  1 drivers
v0x55962c20cee0_0 .net "serial_in", 0 0, v0x55962c2dcd30_0;  1 drivers
v0x55962c20cfa0_0 .net "start", 0 0, L_0x55962c3aae90;  1 drivers
v0x55962c20d060_0 .net "symbol_edge", 0 0, L_0x55962c3aa8a0;  1 drivers
E_0x55962c128390 .event posedge, v0x55962c220c60_0;
L_0x55962c3aa780 .concat [ 3 29 0 0], v0x55962c220d20_0, L_0x7f94d1ec5a80;
L_0x55962c3aa8a0 .cmp/eq 32, L_0x55962c3aa780, L_0x7f94d1ec5ac8;
L_0x55962c3aaa10 .concat [ 3 29 0 0], v0x55962c220d20_0, L_0x7f94d1ec5b10;
L_0x55962c3aab50 .cmp/eq 32, L_0x55962c3aaa10, L_0x7f94d1ec5b58;
L_0x55962c3aacc0 .reduce/nor v0x55962c2dcd30_0;
L_0x55962c3aadb0 .reduce/nor L_0x55962c3aafa0;
L_0x55962c3aafa0 .cmp/ne 4, v0x55962c220b80_0, L_0x7f94d1ec5ba0;
L_0x55962c3ab0e0 .part v0x55962c21a1c0_0, 1, 8;
L_0x55962c3ab1d0 .reduce/nor L_0x55962c3aafa0;
S_0x55962c293d40 .scope module, "uatransmit" "uart_transmitter" 4 30, 6 1 0, S_0x55962c293360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "data_in_valid";
    .port_info 4 /OUTPUT 1 "data_in_ready";
    .port_info 5 /OUTPUT 1 "serial_out";
P_0x55962c2db080 .param/l "BAUD_RATE" 0 6 3, +C4<00000000000000011100001000000000>;
P_0x55962c2db0c0 .param/l "CLOCK_COUNTER_WIDTH" 1 6 17, +C4<00000000000000000000000000000011>;
P_0x55962c2db100 .param/l "CLOCK_FREQ" 0 6 2, +C4<00000000000011110100001001000000>;
P_0x55962c2db140 .param/l "SYMBOL_EDGE_TIME" 1 6 16, +C4<00000000000000000000000000001000>;
L_0x55962c3aa710 .functor AND 1, L_0x55962c3a9f70, v0x55962c390f10_0, C4<1>, C4<1>;
v0x55962c2db280_0 .net *"_ivl_0", 31 0, L_0x55962c3a9c30;  1 drivers
v0x55962c2db320_0 .net *"_ivl_11", 0 0, L_0x55962c3aa1e0;  1 drivers
L_0x7f94d1ec59a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55962c2db400_0 .net/2u *"_ivl_12", 0 0, L_0x7f94d1ec59a8;  1 drivers
v0x55962c2db4f0_0 .net *"_ivl_16", 31 0, L_0x55962c3aa4a0;  1 drivers
L_0x7f94d1ec59f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2db5d0_0 .net *"_ivl_19", 28 0, L_0x7f94d1ec59f0;  1 drivers
L_0x7f94d1ec5a38 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55962c2db6b0_0 .net/2u *"_ivl_20", 31 0, L_0x7f94d1ec5a38;  1 drivers
L_0x7f94d1ec5918 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2db790_0 .net *"_ivl_3", 27 0, L_0x7f94d1ec5918;  1 drivers
L_0x7f94d1ec5960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2db870_0 .net/2u *"_ivl_4", 31 0, L_0x7f94d1ec5960;  1 drivers
v0x55962c2db950_0 .net *"_ivl_9", 0 0, L_0x55962c3aa0b0;  1 drivers
v0x55962c2dba10_0 .var "bit_counter", 3 0;
v0x55962c2dbaf0_0 .net "clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2dbb90_0 .var "clock_counter", 2 0;
v0x55962c2dbc50_0 .var/i "clock_counter_width", 31 0;
v0x55962c2dbd30_0 .net "data_in", 7 0, v0x55962c390d30_0;  alias, 1 drivers
v0x55962c2dbe10_0 .net "data_in_ready", 0 0, L_0x55962c3a9f70;  alias, 1 drivers
v0x55962c2dbed0_0 .net "data_in_valid", 0 0, v0x55962c390f10_0;  alias, 1 drivers
v0x55962c2dbf90_0 .var "data_shift", 9 0;
v0x55962c2dc180_0 .net "reset", 0 0, L_0x55962c3ab360;  alias, 1 drivers
v0x55962c2dc250_0 .net "serial_out", 0 0, L_0x55962c3aa310;  alias, 1 drivers
v0x55962c2dc2f0_0 .net "start", 0 0, L_0x55962c3aa710;  1 drivers
v0x55962c2dc3b0_0 .var/i "sumbol_edge_time", 31 0;
v0x55962c2dc490_0 .net "symbol_edge", 0 0, L_0x55962c3aa5d0;  1 drivers
L_0x55962c3a9c30 .concat [ 4 28 0 0], v0x55962c2dba10_0, L_0x7f94d1ec5918;
L_0x55962c3a9f70 .cmp/eq 32, L_0x55962c3a9c30, L_0x7f94d1ec5960;
L_0x55962c3aa0b0 .reduce/nor L_0x55962c3a9f70;
L_0x55962c3aa1e0 .part v0x55962c2dbf90_0, 0, 1;
L_0x55962c3aa310 .functor MUXZ 1, L_0x7f94d1ec59a8, L_0x55962c3aa1e0, L_0x55962c3aa0b0, C4<>;
L_0x55962c3aa4a0 .concat [ 3 29 0 0], v0x55962c2dbb90_0, L_0x7f94d1ec59f0;
L_0x55962c3aa5d0 .cmp/eq 32, L_0x55962c3aa4a0, L_0x7f94d1ec5a38;
S_0x55962c294040 .scope module, "top" "core_top" 3 23, 7 1 0, S_0x55962c290500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "SERIAL_RX";
    .port_info 3 /OUTPUT 1 "SERIAL_TX";
P_0x55962c2dd0a0 .param/l "BAUD_RATE" 0 7 5, +C4<00000000000000011100001000000000>;
P_0x55962c2dd0e0 .param/l "CPU_CLOCK_FREQ" 0 7 3, +C4<00000000000011110100001001000000>;
P_0x55962c2dd120 .param/l "RESET_PC" 0 7 4, C4<01000000000000000000000000000000>;
P_0x55962c2dd160 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
v0x55962c38f030_0 .net "SERIAL_RX", 0 0, L_0x55962c3a9bc0;  alias, 1 drivers
v0x55962c38f0f0_0 .net "SERIAL_TX", 0 0, L_0x55962c3a84a0;  alias, 1 drivers
v0x55962c38f200_0 .var "data_ack", 0 0;
v0x55962c38f2a0_0 .net "data_addr", 31 0, L_0x55962c3a75f0;  1 drivers
v0x55962c38f340_0 .var "data_addr_q", 31 0;
v0x55962c38f430_0 .net "data_in", 7 0, L_0x55962c3a70c0;  1 drivers
v0x55962c38f4f0_0 .net "data_in_ready", 0 0, L_0x55962c3a8670;  1 drivers
v0x55962c38f5e0_0 .net "data_in_valid", 0 0, v0x55962c2f27e0_0;  1 drivers
v0x55962c38f680_0 .net "data_mask", 1 0, L_0x55962c3a77b0;  1 drivers
v0x55962c38f7d0_0 .net "data_out", 7 0, L_0x55962c3a9790;  1 drivers
v0x55962c38f890_0 .net "data_out_ready", 0 0, L_0x55962c3a72c0;  1 drivers
v0x55962c38f930_0 .net "data_out_valid", 0 0, L_0x55962c3a9920;  1 drivers
v0x55962c38fa20_0 .var "data_rd_data", 31 0;
L_0x7f94d1ec5600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55962c38fb30_0 .net "data_req", 0 0, L_0x7f94d1ec5600;  1 drivers
v0x55962c38fbd0_0 .net "data_wr_data", 31 0, L_0x55962c3a76f0;  1 drivers
v0x55962c38fc90_0 .net "data_wr_en", 0 0, L_0x55962c3a7850;  1 drivers
v0x55962c38fd30_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c3900f0_0 .net "i_rst_n", 0 0, o0x7f94d1f71698;  alias, 0 drivers
v0x55962c390190_0 .var "instr_ack", 0 0;
v0x55962c390230_0 .net "instr_addr", 31 0, L_0x55962c3a18c0;  1 drivers
v0x55962c3902d0_0 .var "instr_addr_q", 31 0;
v0x55962c3903b0_0 .var "instr_data", 31 0;
L_0x7f94d1ec50f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55962c390470_0 .net "instr_req", 0 0, L_0x7f94d1ec50f0;  1 drivers
v0x55962c390510_0 .net "ram_data_ack", 0 0, v0x55962c343d70_0;  1 drivers
v0x55962c3905b0_0 .net "ram_data_rd_data", 31 0, v0x55962c342c20_0;  1 drivers
v0x55962c3906a0_0 .net "ram_instr_ack", 0 0, v0x55962c343eb0_0;  1 drivers
v0x55962c390740_0 .net "ram_instr_data", 31 0, v0x55962c342b40_0;  1 drivers
v0x55962c390830_0 .net "rom_data_ack", 0 0, v0x55962c38eb60_0;  1 drivers
v0x55962c3908d0_0 .net "rom_data_rd_data", 31 0, v0x55962c38d9e0_0;  1 drivers
v0x55962c3909c0_0 .net "rom_instr_ack", 0 0, v0x55962c38ed70_0;  1 drivers
v0x55962c390a60_0 .net "rom_instr_data", 31 0, v0x55962c38d900_0;  1 drivers
E_0x55962c20eb50/0 .event edge, v0x55962c38f340_0, v0x55962c38d9e0_0, v0x55962c38eb60_0, v0x55962c342c20_0;
E_0x55962c20eb50/1 .event edge, v0x55962c343d70_0, v0x55962c2f6810_0, v0x55962c2f8120_0, v0x55962c2f6690_0;
E_0x55962c20eb50 .event/or E_0x55962c20eb50/0, E_0x55962c20eb50/1;
E_0x55962c2da7b0/0 .event edge, v0x55962c3902d0_0, v0x55962c38d900_0, v0x55962c38ed70_0, v0x55962c342b40_0;
E_0x55962c2da7b0/1 .event edge, v0x55962c343eb0_0;
E_0x55962c2da7b0 .event/or E_0x55962c2da7b0/0, E_0x55962c2da7b0/1;
L_0x55962c3a9a10 .reduce/nor o0x7f94d1f71698;
S_0x55962c2943d0 .scope module, "core_0" "core" 7 54, 8 39 0, S_0x55962c294040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /OUTPUT 32 "o_instr_addr";
    .port_info 3 /INPUT 32 "i_instr_data";
    .port_info 4 /OUTPUT 1 "o_instr_req";
    .port_info 5 /INPUT 1 "i_instr_ack";
    .port_info 6 /OUTPUT 32 "o_data_addr";
    .port_info 7 /INPUT 32 "i_data_rd_data";
    .port_info 8 /OUTPUT 32 "o_data_wr_data";
    .port_info 9 /OUTPUT 2 "o_data_mask";
    .port_info 10 /OUTPUT 1 "o_data_wr_en";
    .port_info 11 /OUTPUT 1 "o_data_req";
    .port_info 12 /INPUT 1 "i_data_ack";
    .port_info 13 /OUTPUT 1 "o_data_out_ready";
    .port_info 14 /OUTPUT 1 "o_data_in_valid";
    .port_info 15 /OUTPUT 8 "o_data_in";
P_0x55962c2da630 .param/l "FLEN" 0 8 41, +C4<00000000000000000000000000100000>;
P_0x55962c2da670 .param/l "OPCODE_FLW" 1 8 68, C4<0000111>;
P_0x55962c2da6b0 .param/l "OPCODE_FSW" 1 8 69, C4<0100111>;
P_0x55962c2da6f0 .param/l "RESET_PC" 0 8 42, C4<01000000000000000000000000000000>;
P_0x55962c2da730 .param/l "XLEN" 0 8 40, +C4<00000000000000000000000000100000>;
L_0x55962c2d80c0 .functor BUFZ 32, v0x55962c3903b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55962c3a60b0 .functor AND 1, L_0x55962c3a67a0, L_0x55962c3a6c30, C4<1>, C4<1>;
L_0x55962c3a70c0 .functor BUFZ 8, v0x55962c2f2700_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55962c3a72c0 .functor BUFZ 1, v0x55962c2f28a0_0, C4<0>, C4<0>, C4<0>;
L_0x55962c3a73c0 .functor BUFZ 32, v0x55962c2e4310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55962c3a75f0 .functor BUFZ 32, v0x55962c2df090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55962c3a76f0 .functor BUFZ 32, L_0x55962c3a73c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55962c3a7850 .functor BUFZ 1, L_0x55962c3a6f30, C4<0>, C4<0>, C4<0>;
L_0x7f94d1ec5180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55962c2f1620_0 .net/2s *"_ivl_10", 1 0, L_0x7f94d1ec5180;  1 drivers
L_0x7f94d1ec51c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55962c2f1720_0 .net/2s *"_ivl_12", 1 0, L_0x7f94d1ec51c8;  1 drivers
v0x55962c2f1800_0 .net *"_ivl_14", 1 0, L_0x55962c3a1b10;  1 drivers
L_0x7f94d1ec53c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55962c2f18c0_0 .net/2s *"_ivl_24", 1 0, L_0x7f94d1ec53c0;  1 drivers
L_0x7f94d1ec5408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55962c2f19a0_0 .net/2s *"_ivl_26", 1 0, L_0x7f94d1ec5408;  1 drivers
v0x55962c2f1a80_0 .net *"_ivl_28", 1 0, L_0x55962c3a56d0;  1 drivers
L_0x7f94d1ec5528 .functor BUFT 1, C4<10000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55962c2f1b60_0 .net/2u *"_ivl_56", 31 0, L_0x7f94d1ec5528;  1 drivers
v0x55962c2f1c40_0 .net *"_ivl_58", 0 0, L_0x55962c3a67a0;  1 drivers
v0x55962c2f1d00_0 .net *"_ivl_61", 4 0, L_0x55962c3a6ad0;  1 drivers
L_0x7f94d1ec5570 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x55962c2f1e70_0 .net/2u *"_ivl_62", 4 0, L_0x7f94d1ec5570;  1 drivers
v0x55962c2f1f50_0 .net *"_ivl_64", 0 0, L_0x55962c3a6c30;  1 drivers
v0x55962c2f2010_0 .net *"_ivl_67", 0 0, L_0x55962c3a60b0;  1 drivers
L_0x7f94d1ec55b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55962c2f20d0_0 .net/2u *"_ivl_68", 0 0, L_0x7f94d1ec55b8;  1 drivers
v0x55962c2f21b0_0 .net *"_ivl_71", 0 0, L_0x55962c3a6dc0;  1 drivers
v0x55962c2f2290_0 .net "alu_result", 31 0, v0x55962c2df090_0;  1 drivers
v0x55962c2f2350_0 .net "branch_taken", 0 0, v0x55962c2e1c30_0;  1 drivers
v0x55962c2f23f0_0 .net "d_size", 1 0, v0x55962c2e6520_0;  1 drivers
v0x55962c2f2610_0 .net "d_unsigned", 0 0, v0x55962c2e6600_0;  1 drivers
v0x55962c2f2700_0 .var "data_in_q", 7 0;
v0x55962c2f27e0_0 .var "data_in_valid_q", 0 0;
v0x55962c2f28a0_0 .var "data_out_ready_q", 0 0;
v0x55962c2f2960_0 .net "debug_instr", 31 0, L_0x55962c3a7470;  1 drivers
v0x55962c2f2a40_0 .var "ex", 167 0;
v0x55962c2f2b20_0 .net "ex_mem_write", 0 0, L_0x55962c3a6f30;  1 drivers
v0x55962c2f2be0_0 .net "forward_in2", 31 0, v0x55962c2e4310_0;  1 drivers
v0x55962c2f2ca0_0 .net "funct3", 2 0, L_0x55962c3a1f50;  1 drivers
v0x55962c2f2d40_0 .net "funct7", 6 0, L_0x55962c3a22e0;  1 drivers
v0x55962c2f2e00_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2f2fb0_0 .net "i_data_ack", 0 0, v0x55962c38f200_0;  1 drivers
v0x55962c2f3070_0 .net "i_data_rd_data", 31 0, v0x55962c38fa20_0;  1 drivers
v0x55962c2f3130_0 .net "i_instr_ack", 0 0, v0x55962c390190_0;  1 drivers
v0x55962c2f31d0_0 .net "i_instr_data", 31 0, v0x55962c3903b0_0;  1 drivers
v0x55962c2f32b0_0 .net "i_rst_n", 0 0, o0x7f94d1f71698;  alias, 0 drivers
v0x55962c2f3560_0 .var "id", 63 0;
v0x55962c2f3640_0 .net "id_flush", 0 0, L_0x55962c3a57c0;  1 drivers
v0x55962c2f3700_0 .net "if_flush", 0 0, L_0x55962c3a1c00;  1 drivers
v0x55962c2f37c0_0 .net "imm", 31 0, v0x55962c2e98e0_0;  1 drivers
v0x55962c2f38d0_0 .net "instr", 31 0, L_0x55962c2d80c0;  1 drivers
v0x55962c2f39b0_0 .net "mem_to_reg", 2 0, v0x55962c2e66c0_0;  1 drivers
v0x55962c2f3ac0_0 .net "mem_write", 0 0, v0x55962c2e67a0_0;  1 drivers
v0x55962c2f3bb0_0 .net "o_data_addr", 31 0, L_0x55962c3a75f0;  alias, 1 drivers
v0x55962c2f3c90_0 .net "o_data_in", 7 0, L_0x55962c3a70c0;  alias, 1 drivers
v0x55962c2f3d70_0 .net "o_data_in_valid", 0 0, v0x55962c2f27e0_0;  alias, 1 drivers
v0x55962c2f3e30_0 .net "o_data_mask", 1 0, L_0x55962c3a77b0;  alias, 1 drivers
v0x55962c2f3f10_0 .net "o_data_out_ready", 0 0, L_0x55962c3a72c0;  alias, 1 drivers
v0x55962c2f3fd0_0 .net "o_data_req", 0 0, L_0x7f94d1ec5600;  alias, 1 drivers
v0x55962c2f4090_0 .net "o_data_wr_data", 31 0, L_0x55962c3a76f0;  alias, 1 drivers
v0x55962c2f4170_0 .net "o_data_wr_en", 0 0, L_0x55962c3a7850;  alias, 1 drivers
v0x55962c2f4230_0 .net "o_instr_addr", 31 0, L_0x55962c3a18c0;  alias, 1 drivers
v0x55962c2f4310_0 .net "o_instr_req", 0 0, L_0x7f94d1ec50f0;  alias, 1 drivers
v0x55962c2f43d0_0 .net "opcode", 6 0, L_0x55962c3a1cf0;  1 drivers
v0x55962c2f4490_0 .net "pc_branch", 31 0, v0x55962c2e1cd0_0;  1 drivers
v0x55962c2f4550_0 .net "pc_curr", 31 0, v0x55962c2ef640_0;  1 drivers
v0x55962c2f4660_0 .net "pc_instr", 31 0, v0x55962c2effe0_0;  1 drivers
L_0x7f94d1ec5138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55962c2f4720_0 .net "pc_write", 0 0, L_0x7f94d1ec5138;  1 drivers
v0x55962c2f4810_0 .net "rd", 4 0, L_0x55962c3a1e20;  1 drivers
v0x55962c2f48b0_0 .net "rd_din", 31 0, v0x55962c2f1460_0;  1 drivers
v0x55962c2f4970_0 .net "reg_write", 0 0, v0x55962c2e6860_0;  1 drivers
v0x55962c2f4a10_0 .net "rs1", 4 0, L_0x55962c3a2080;  1 drivers
v0x55962c2f4ad0_0 .net "rs1_dout", 31 0, L_0x55962c3a4e30;  1 drivers
v0x55962c2f4b90_0 .net "rs2", 4 0, L_0x55962c3a21b0;  1 drivers
v0x55962c2f4c50_0 .net "rs2_dout", 31 0, L_0x55962c3a52f0;  1 drivers
v0x55962c2f4d60_0 .var "wb", 108 0;
v0x55962c2f4e40_0 .net "wr_data", 31 0, L_0x55962c3a73c0;  1 drivers
L_0x55962c3a18c0 .functor MUXZ 32, v0x55962c2ef640_0, v0x55962c2e1cd0_0, v0x55962c2e1c30_0, C4<>;
L_0x55962c3a1b10 .functor MUXZ 2, L_0x7f94d1ec51c8, L_0x7f94d1ec5180, v0x55962c2e1c30_0, C4<>;
L_0x55962c3a1c00 .part L_0x55962c3a1b10, 0, 1;
L_0x55962c3a5480 .part v0x55962c2f3560_0, 0, 32;
L_0x55962c3a5550 .part v0x55962c2f4d60_0, 72, 5;
L_0x55962c3a55f0 .part v0x55962c2f4d60_0, 7, 1;
L_0x55962c3a56d0 .functor MUXZ 2, L_0x7f94d1ec5408, L_0x7f94d1ec53c0, v0x55962c2e1c30_0, C4<>;
L_0x55962c3a57c0 .part L_0x55962c3a56d0, 0, 1;
L_0x55962c3a5d80 .part v0x55962c2f2a40_0, 136, 32;
L_0x55962c3a5e70 .part v0x55962c2f2a40_0, 129, 7;
L_0x55962c3a5f70 .part v0x55962c2f2a40_0, 124, 5;
L_0x55962c3a6010 .part v0x55962c2f2a40_0, 121, 3;
L_0x55962c3a6120 .part v0x55962c2f2a40_0, 116, 5;
L_0x55962c3a61c0 .part v0x55962c2f2a40_0, 111, 5;
L_0x55962c3a62e0 .part v0x55962c2f2a40_0, 104, 7;
L_0x55962c3a63d0 .part v0x55962c2f2a40_0, 32, 32;
L_0x55962c3a6610 .part v0x55962c2f2a40_0, 0, 32;
L_0x55962c3a66b0 .part v0x55962c2f2a40_0, 72, 32;
L_0x55962c3a6840 .part v0x55962c2f4d60_0, 72, 5;
L_0x55962c3a6930 .part v0x55962c2f4d60_0, 7, 1;
L_0x55962c3a67a0 .cmp/eq 32, v0x55962c2df090_0, L_0x7f94d1ec5528;
L_0x55962c3a6ad0 .part v0x55962c2f2a40_0, 131, 5;
L_0x55962c3a6c30 .cmp/eq 5, L_0x55962c3a6ad0, L_0x7f94d1ec5570;
L_0x55962c3a6dc0 .part v0x55962c2f2a40_0, 71, 1;
L_0x55962c3a6f30 .functor MUXZ 1, L_0x55962c3a6dc0, L_0x7f94d1ec55b8, L_0x55962c3a60b0, C4<>;
L_0x55962c3a7470 .part v0x55962c2f3560_0, 0, 32;
L_0x55962c3a77b0 .part v0x55962c2f2a40_0, 65, 2;
L_0x55962c3a79c0 .part v0x55962c2f4d60_0, 1, 2;
L_0x55962c3a7b50 .part v0x55962c2f4d60_0, 0, 1;
L_0x55962c3a7bf0 .part v0x55962c2f4d60_0, 3, 3;
L_0x55962c3a7d90 .part v0x55962c2f4d60_0, 40, 32;
L_0x55962c3a7f40 .part v0x55962c2f4d60_0, 77, 32;
L_0x55962c3a80f0 .part v0x55962c2f4d60_0, 8, 32;
S_0x55962c2dd730 .scope module, "core_EX" "core_ex_stage" 8 216, 9 2 0, S_0x55962c2943d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 32 "i_pc";
    .port_info 3 /INPUT 7 "i_opcode";
    .port_info 4 /INPUT 5 "i_rd";
    .port_info 5 /INPUT 3 "i_funct3";
    .port_info 6 /INPUT 5 "i_rs1";
    .port_info 7 /INPUT 5 "i_rs2";
    .port_info 8 /INPUT 7 "i_funct7";
    .port_info 9 /INPUT 32 "i_rs1_dout";
    .port_info 10 /INPUT 32 "i_rs2_dout";
    .port_info 11 /INPUT 32 "i_imm";
    .port_info 12 /INPUT 32 "i_rd_din";
    .port_info 13 /INPUT 5 "i_wb_rd";
    .port_info 14 /INPUT 1 "i_wb_reg_write";
    .port_info 15 /OUTPUT 32 "o_alu_result";
    .port_info 16 /OUTPUT 1 "o_branch_taken";
    .port_info 17 /OUTPUT 32 "o_pc_branch";
    .port_info 18 /OUTPUT 32 "o_forward_in2";
P_0x55962c2dd930 .param/l "OPCODE_AUIPC" 1 9 46, C4<0010111>;
P_0x55962c2dd970 .param/l "OPCODE_BRANCH" 1 9 45, C4<1100011>;
P_0x55962c2dd9b0 .param/l "OPCODE_R" 1 9 43, C4<0110011>;
P_0x55962c2dd9f0 .param/l "OPCODE_STORE" 1 9 44, C4<0100011>;
P_0x55962c2dda30 .param/l "XLEN" 0 9 3, +C4<00000000000000000000000000100000>;
v0x55962c2e2f30_0 .net "alu_control", 4 0, v0x55962c2e0a50_0;  1 drivers
v0x55962c2e3060_0 .var "alu_in2", 31 0;
v0x55962c2e3120_0 .net "alu_zero", 0 0, L_0x55962c3a5c90;  1 drivers
v0x55962c2e3210_0 .net "forward_a", 1 0, v0x55962c2e2c50_0;  1 drivers
v0x55962c2e32b0_0 .net "forward_b", 1 0, v0x55962c2e2d30_0;  1 drivers
v0x55962c2e33a0_0 .var "forward_in1", 31 0;
v0x55962c2e3490_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2e3530_0 .net "i_funct3", 2 0, L_0x55962c3a6010;  1 drivers
v0x55962c2e3620_0 .net "i_funct7", 6 0, L_0x55962c3a62e0;  1 drivers
v0x55962c2e36e0_0 .net "i_imm", 31 0, L_0x55962c3a66b0;  1 drivers
v0x55962c2e3780_0 .net "i_opcode", 6 0, L_0x55962c3a5e70;  1 drivers
v0x55962c2e3820_0 .net "i_pc", 31 0, L_0x55962c3a5d80;  1 drivers
v0x55962c2e38e0_0 .net "i_rd", 4 0, L_0x55962c3a5f70;  1 drivers
v0x55962c2e39a0_0 .net "i_rd_din", 31 0, v0x55962c2f1460_0;  alias, 1 drivers
v0x55962c2e3a80_0 .net "i_rs1", 4 0, L_0x55962c3a6120;  1 drivers
v0x55962c2e3b70_0 .net "i_rs1_dout", 31 0, L_0x55962c3a63d0;  1 drivers
v0x55962c2e3c30_0 .net "i_rs2", 4 0, L_0x55962c3a61c0;  1 drivers
v0x55962c2e3e30_0 .net "i_rs2_dout", 31 0, L_0x55962c3a6610;  1 drivers
v0x55962c2e3ef0_0 .net "i_rst_n", 0 0, o0x7f94d1f71698;  alias, 0 drivers
v0x55962c2e3fb0_0 .net "i_wb_rd", 4 0, L_0x55962c3a6840;  1 drivers
v0x55962c2e40a0_0 .net "i_wb_reg_write", 0 0, L_0x55962c3a6930;  1 drivers
v0x55962c2e4170_0 .net "o_alu_result", 31 0, v0x55962c2df090_0;  alias, 1 drivers
v0x55962c2e4240_0 .net "o_branch_taken", 0 0, v0x55962c2e1c30_0;  alias, 1 drivers
v0x55962c2e4310_0 .var "o_forward_in2", 31 0;
v0x55962c2e43b0_0 .net "o_pc_branch", 31 0, v0x55962c2e1cd0_0;  alias, 1 drivers
E_0x55962c2ddd60 .event edge, v0x55962c2e0960_0, v0x55962c2e18a0_0, v0x55962c2e0780_0, v0x55962c2e4310_0;
E_0x55962c2dddf0/0 .event edge, v0x55962c2e2d30_0, v0x55962c2e39a0_0, v0x55962c2e0960_0, v0x55962c2e3e30_0;
E_0x55962c2dddf0/1 .event edge, v0x55962c2e18a0_0;
E_0x55962c2dddf0 .event/or E_0x55962c2dddf0/0, E_0x55962c2dddf0/1;
E_0x55962c2dde60/0 .event edge, v0x55962c2e2c50_0, v0x55962c2e39a0_0, v0x55962c2e0960_0, v0x55962c2e1a60_0;
E_0x55962c2dde60/1 .event edge, v0x55962c2e3b70_0;
E_0x55962c2dde60 .event/or E_0x55962c2dde60/0, E_0x55962c2dde60/1;
S_0x55962c2dded0 .scope module, "alu" "alu" 9 105, 10 1 0, S_0x55962c2dd730;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_alu_in1";
    .port_info 1 /INPUT 32 "i_alu_in2";
    .port_info 2 /INPUT 5 "i_alu_control";
    .port_info 3 /OUTPUT 32 "o_alu_result";
    .port_info 4 /OUTPUT 1 "o_alu_zero";
P_0x55962c2de0d0 .param/l "ALU_ADD" 1 10 12, C4<00000>;
P_0x55962c2de110 .param/l "ALU_AND" 1 10 13, C4<00001>;
P_0x55962c2de150 .param/l "ALU_OR" 1 10 14, C4<00010>;
P_0x55962c2de190 .param/l "ALU_SLL" 1 10 16, C4<00100>;
P_0x55962c2de1d0 .param/l "ALU_SLT" 1 10 21, C4<10111>;
P_0x55962c2de210 .param/l "ALU_SLTU" 1 10 20, C4<11000>;
P_0x55962c2de250 .param/l "ALU_SRA" 1 10 18, C4<00110>;
P_0x55962c2de290 .param/l "ALU_SRL" 1 10 17, C4<00101>;
P_0x55962c2de2d0 .param/l "ALU_SUB" 1 10 19, C4<10000>;
P_0x55962c2de310 .param/l "ALU_XOR" 1 10 15, C4<00011>;
P_0x55962c2de350 .param/l "XLEN" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x7f94d1ec5450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2de930_0 .net/2u *"_ivl_0", 31 0, L_0x7f94d1ec5450;  1 drivers
v0x55962c2dea30_0 .net *"_ivl_2", 0 0, L_0x55962c3a5900;  1 drivers
L_0x7f94d1ec5498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55962c2deaf0_0 .net/2s *"_ivl_4", 1 0, L_0x7f94d1ec5498;  1 drivers
L_0x7f94d1ec54e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55962c2debe0_0 .net/2s *"_ivl_6", 1 0, L_0x7f94d1ec54e0;  1 drivers
v0x55962c2decc0_0 .net *"_ivl_8", 1 0, L_0x55962c3a5b00;  1 drivers
v0x55962c2dedf0_0 .net "i_alu_control", 4 0, v0x55962c2e0a50_0;  alias, 1 drivers
v0x55962c2deed0_0 .net "i_alu_in1", 31 0, v0x55962c2e33a0_0;  1 drivers
v0x55962c2defb0_0 .net "i_alu_in2", 31 0, v0x55962c2e3060_0;  1 drivers
v0x55962c2df090_0 .var "o_alu_result", 31 0;
v0x55962c2df170_0 .net "o_alu_zero", 0 0, L_0x55962c3a5c90;  alias, 1 drivers
E_0x55962c2de8d0 .event edge, v0x55962c2dedf0_0, v0x55962c2deed0_0, v0x55962c2defb0_0;
L_0x55962c3a5900 .cmp/eq 32, v0x55962c2df090_0, L_0x7f94d1ec5450;
L_0x55962c3a5b00 .functor MUXZ 2, L_0x7f94d1ec54e0, L_0x7f94d1ec5498, L_0x55962c3a5900, C4<>;
L_0x55962c3a5c90 .part L_0x55962c3a5b00, 0, 1;
S_0x55962c2df2d0 .scope module, "alu_ctrl_u" "alu_control_unit" 9 35, 11 1 0, S_0x55962c2dd730;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_opcode";
    .port_info 1 /INPUT 7 "i_funct7";
    .port_info 2 /INPUT 3 "i_funct3";
    .port_info 3 /OUTPUT 5 "o_alu_control";
P_0x55962c2df480 .param/l "ALU_ADD" 1 11 31, C4<00000>;
P_0x55962c2df4c0 .param/l "ALU_AND" 1 11 32, C4<00001>;
P_0x55962c2df500 .param/l "ALU_OR" 1 11 33, C4<00010>;
P_0x55962c2df540 .param/l "ALU_SLL" 1 11 35, C4<00100>;
P_0x55962c2df580 .param/l "ALU_SLT" 1 11 40, C4<10111>;
P_0x55962c2df5c0 .param/l "ALU_SLTU" 1 11 39, C4<11000>;
P_0x55962c2df600 .param/l "ALU_SRA" 1 11 37, C4<00110>;
P_0x55962c2df640 .param/l "ALU_SRL" 1 11 36, C4<00101>;
P_0x55962c2df680 .param/l "ALU_SUB" 1 11 38, C4<10000>;
P_0x55962c2df6c0 .param/l "ALU_XOR" 1 11 34, C4<00011>;
P_0x55962c2df700 .param/l "BRANCH_BEQ" 1 11 13, C4<000>;
P_0x55962c2df740 .param/l "BRANCH_BGE" 1 11 16, C4<101>;
P_0x55962c2df780 .param/l "BRANCH_BGEU" 1 11 18, C4<111>;
P_0x55962c2df7c0 .param/l "BRANCH_BLT" 1 11 15, C4<100>;
P_0x55962c2df800 .param/l "BRANCH_BLTU" 1 11 17, C4<110>;
P_0x55962c2df840 .param/l "BRANCH_BNE" 1 11 14, C4<001>;
P_0x55962c2df880 .param/l "FUNCT3_ADD_SUB" 1 11 21, C4<000>;
P_0x55962c2df8c0 .param/l "FUNCT3_AND" 1 11 28, C4<111>;
P_0x55962c2df900 .param/l "FUNCT3_OR" 1 11 27, C4<110>;
P_0x55962c2df940 .param/l "FUNCT3_SLL" 1 11 22, C4<001>;
P_0x55962c2df980 .param/l "FUNCT3_SLT" 1 11 23, C4<010>;
P_0x55962c2df9c0 .param/l "FUNCT3_SLTU" 1 11 24, C4<011>;
P_0x55962c2dfa00 .param/l "FUNCT3_SRL_SRA" 1 11 26, C4<101>;
P_0x55962c2dfa40 .param/l "FUNCT3_XOR" 1 11 25, C4<100>;
P_0x55962c2dfa80 .param/l "OPCODE_B" 1 11 10, C4<1100011>;
P_0x55962c2dfac0 .param/l "OPCODE_I" 1 11 9, C4<0010011>;
P_0x55962c2dfb00 .param/l "OPCODE_R" 1 11 8, C4<0110011>;
v0x55962c2e0780_0 .net "i_funct3", 2 0, L_0x55962c3a6010;  alias, 1 drivers
v0x55962c2e0880_0 .net "i_funct7", 6 0, L_0x55962c3a62e0;  alias, 1 drivers
v0x55962c2e0960_0 .net "i_opcode", 6 0, L_0x55962c3a5e70;  alias, 1 drivers
v0x55962c2e0a50_0 .var "o_alu_control", 4 0;
E_0x55962c2e0700 .event edge, v0x55962c2e0960_0, v0x55962c2e0780_0, v0x55962c2e0880_0;
S_0x55962c2e0bd0 .scope module, "b_u" "branch_unit" 9 116, 12 1 0, S_0x55962c2dd730;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_opcode";
    .port_info 1 /INPUT 3 "i_funct3";
    .port_info 2 /INPUT 1 "i_alu_zero";
    .port_info 3 /INPUT 32 "i_pc";
    .port_info 4 /INPUT 32 "i_rs1_dout";
    .port_info 5 /INPUT 32 "i_imm";
    .port_info 6 /OUTPUT 1 "o_branch_taken";
    .port_info 7 /OUTPUT 32 "o_pc_branch";
P_0x55962c2e0db0 .param/l "BRANCH_BEQ" 1 12 20, C4<000>;
P_0x55962c2e0df0 .param/l "BRANCH_BGE" 1 12 23, C4<101>;
P_0x55962c2e0e30 .param/l "BRANCH_BGEU" 1 12 25, C4<111>;
P_0x55962c2e0e70 .param/l "BRANCH_BLT" 1 12 22, C4<100>;
P_0x55962c2e0eb0 .param/l "BRANCH_BLTU" 1 12 24, C4<110>;
P_0x55962c2e0ef0 .param/l "BRANCH_BNE" 1 12 21, C4<001>;
P_0x55962c2e0f30 .param/l "OPCODE_BRANCH" 1 12 17, C4<1100011>;
P_0x55962c2e0f70 .param/l "OPCODE_JAL" 1 12 16, C4<1101111>;
P_0x55962c2e0fb0 .param/l "OPCODE_JALR" 1 12 15, C4<1100111>;
P_0x55962c2e0ff0 .param/l "XLEN" 0 12 2, +C4<00000000000000000000000000100000>;
v0x55962c2e16e0_0 .net "i_alu_zero", 0 0, L_0x55962c3a5c90;  alias, 1 drivers
v0x55962c2e17d0_0 .net "i_funct3", 2 0, L_0x55962c3a6010;  alias, 1 drivers
v0x55962c2e18a0_0 .net "i_imm", 31 0, L_0x55962c3a66b0;  alias, 1 drivers
v0x55962c2e1970_0 .net "i_opcode", 6 0, L_0x55962c3a5e70;  alias, 1 drivers
v0x55962c2e1a60_0 .net "i_pc", 31 0, L_0x55962c3a5d80;  alias, 1 drivers
v0x55962c2e1b70_0 .net "i_rs1_dout", 31 0, v0x55962c2e33a0_0;  alias, 1 drivers
v0x55962c2e1c30_0 .var "o_branch_taken", 0 0;
v0x55962c2e1cd0_0 .var "o_pc_branch", 31 0;
E_0x55962c2e1640/0 .event edge, v0x55962c2e0960_0, v0x55962c2e1a60_0, v0x55962c2e18a0_0, v0x55962c2e0780_0;
E_0x55962c2e1640/1 .event edge, v0x55962c2deed0_0, v0x55962c2df170_0;
E_0x55962c2e1640 .event/or E_0x55962c2e1640/0, E_0x55962c2e1640/1;
S_0x55962c2e1f00 .scope module, "f_u" "forwarding_unit" 9 47, 13 1 0, S_0x55962c2dd730;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_opcode";
    .port_info 1 /INPUT 5 "i_rs1";
    .port_info 2 /INPUT 5 "i_rs2";
    .port_info 3 /INPUT 1 "i_wb_reg_write";
    .port_info 4 /INPUT 5 "i_wb_rd";
    .port_info 5 /OUTPUT 2 "o_forward_a";
    .port_info 6 /OUTPUT 2 "o_forward_b";
P_0x55962c2e2090 .param/l "OPCODE_AUIPC" 1 13 15, C4<0010111>;
P_0x55962c2e20d0 .param/l "OPCODE_BRANCH" 1 13 13, C4<1100011>;
P_0x55962c2e2110 .param/l "OPCODE_JAL" 1 13 14, C4<1101111>;
P_0x55962c2e2150 .param/l "OPCODE_LUI" 1 13 16, C4<0110111>;
P_0x55962c2e2190 .param/l "OPCODE_R" 1 13 11, C4<0110011>;
P_0x55962c2e21d0 .param/l "OPCODE_STORE" 1 13 12, C4<0100011>;
P_0x55962c2e2210 .param/l "RF_DATA" 1 13 18, C4<01>;
P_0x55962c2e2250 .param/l "WB_DATA" 1 13 19, C4<10>;
v0x55962c2e2790_0 .net "i_opcode", 6 0, L_0x55962c3a5e70;  alias, 1 drivers
v0x55962c2e28c0_0 .net "i_rs1", 4 0, L_0x55962c3a6120;  alias, 1 drivers
v0x55962c2e29a0_0 .net "i_rs2", 4 0, L_0x55962c3a61c0;  alias, 1 drivers
v0x55962c2e2a60_0 .net "i_wb_rd", 4 0, L_0x55962c3a6840;  alias, 1 drivers
v0x55962c2e2b40_0 .net "i_wb_reg_write", 0 0, L_0x55962c3a6930;  alias, 1 drivers
v0x55962c2e2c50_0 .var "o_forward_a", 1 0;
v0x55962c2e2d30_0 .var "o_forward_b", 1 0;
E_0x55962c2e26b0 .event edge, v0x55962c2e0960_0, v0x55962c2e2b40_0, v0x55962c2e2a60_0, v0x55962c2e29a0_0;
E_0x55962c2e2720 .event edge, v0x55962c2e0960_0, v0x55962c2e2b40_0, v0x55962c2e2a60_0, v0x55962c2e28c0_0;
S_0x55962c2e4760 .scope module, "core_ID" "core_id_stage" 8 156, 14 2 0, S_0x55962c2943d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 32 "i_instr";
    .port_info 3 /INPUT 32 "i_rd_din";
    .port_info 4 /INPUT 5 "i_wb_rd";
    .port_info 5 /INPUT 1 "i_wb_reg_write";
    .port_info 6 /OUTPUT 7 "o_opcode";
    .port_info 7 /OUTPUT 5 "o_rd";
    .port_info 8 /OUTPUT 3 "o_funct3";
    .port_info 9 /OUTPUT 5 "o_rs1";
    .port_info 10 /OUTPUT 5 "o_rs2";
    .port_info 11 /OUTPUT 7 "o_funct7";
    .port_info 12 /OUTPUT 1 "o_mem_write";
    .port_info 13 /OUTPUT 1 "o_reg_write";
    .port_info 14 /OUTPUT 3 "o_mem_to_reg";
    .port_info 15 /OUTPUT 2 "o_d_size";
    .port_info 16 /OUTPUT 1 "o_d_unsigned";
    .port_info 17 /OUTPUT 32 "o_imm";
    .port_info 18 /OUTPUT 32 "o_rs1_dout";
    .port_info 19 /OUTPUT 32 "o_rs2_dout";
P_0x55962c2e4910 .param/l "XLEN" 0 14 3, +C4<00000000000000000000000000100000>;
v0x55962c2ed6a0_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2ed760_0 .net "i_instr", 31 0, L_0x55962c3a5480;  1 drivers
v0x55962c2ed840_0 .net "i_rd_din", 31 0, v0x55962c2f1460_0;  alias, 1 drivers
v0x55962c2ed910_0 .net "i_rst_n", 0 0, o0x7f94d1f71698;  alias, 0 drivers
v0x55962c2eda00_0 .net "i_wb_rd", 4 0, L_0x55962c3a5550;  1 drivers
v0x55962c2edb10_0 .net "i_wb_reg_write", 0 0, L_0x55962c3a55f0;  1 drivers
v0x55962c2edbb0_0 .net "o_d_size", 1 0, v0x55962c2e6520_0;  alias, 1 drivers
v0x55962c2edc50_0 .net "o_d_unsigned", 0 0, v0x55962c2e6600_0;  alias, 1 drivers
v0x55962c2edd20_0 .net "o_funct3", 2 0, L_0x55962c3a1f50;  alias, 1 drivers
v0x55962c2eddc0_0 .net "o_funct7", 6 0, L_0x55962c3a22e0;  alias, 1 drivers
v0x55962c2edeb0_0 .net "o_imm", 31 0, v0x55962c2e98e0_0;  alias, 1 drivers
v0x55962c2edf50_0 .net "o_mem_to_reg", 2 0, v0x55962c2e66c0_0;  alias, 1 drivers
v0x55962c2edff0_0 .net "o_mem_write", 0 0, v0x55962c2e67a0_0;  alias, 1 drivers
v0x55962c2ee0c0_0 .net "o_opcode", 6 0, L_0x55962c3a1cf0;  alias, 1 drivers
v0x55962c2ee1b0_0 .net "o_rd", 4 0, L_0x55962c3a1e20;  alias, 1 drivers
v0x55962c2ee2a0_0 .net "o_reg_write", 0 0, v0x55962c2e6860_0;  alias, 1 drivers
v0x55962c2ee340_0 .net "o_rs1", 4 0, L_0x55962c3a2080;  alias, 1 drivers
v0x55962c2ee4f0_0 .net "o_rs1_dout", 31 0, L_0x55962c3a4e30;  alias, 1 drivers
v0x55962c2ee5b0_0 .net "o_rs2", 4 0, L_0x55962c3a21b0;  alias, 1 drivers
v0x55962c2ee6a0_0 .net "o_rs2_dout", 31 0, L_0x55962c3a52f0;  alias, 1 drivers
L_0x55962c3a1cf0 .part L_0x55962c3a5480, 0, 7;
L_0x55962c3a1e20 .part L_0x55962c3a5480, 7, 5;
L_0x55962c3a1f50 .part L_0x55962c3a5480, 12, 3;
L_0x55962c3a2080 .part L_0x55962c3a5480, 15, 5;
L_0x55962c3a21b0 .part L_0x55962c3a5480, 20, 5;
L_0x55962c3a22e0 .part L_0x55962c3a5480, 25, 7;
S_0x55962c2e4c80 .scope module, "ctrl_u" "main_control_unit" 14 36, 15 1 0, S_0x55962c2e4760;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_opcode";
    .port_info 1 /INPUT 5 "i_rd";
    .port_info 2 /INPUT 3 "i_funct3";
    .port_info 3 /INPUT 5 "i_rs1";
    .port_info 4 /INPUT 7 "i_funct7";
    .port_info 5 /OUTPUT 1 "o_reg_write";
    .port_info 6 /OUTPUT 2 "o_d_size";
    .port_info 7 /OUTPUT 1 "o_d_unsigned";
    .port_info 8 /OUTPUT 3 "o_mem_to_reg";
    .port_info 9 /OUTPUT 1 "o_mem_write";
P_0x55962c2e4e60 .param/l "FUNCT3_BYTE" 1 15 32, C4<000>;
P_0x55962c2e4ea0 .param/l "FUNCT3_BYTE_U" 1 15 37, C4<100>;
P_0x55962c2e4ee0 .param/l "FUNCT3_HALF" 1 15 33, C4<001>;
P_0x55962c2e4f20 .param/l "FUNCT3_HALF_U" 1 15 38, C4<101>;
P_0x55962c2e4f60 .param/l "FUNCT3_WORD" 1 15 34, C4<010>;
P_0x55962c2e4fa0 .param/l "FUNCT7_MUL" 1 15 41, C4<0000001>;
P_0x55962c2e4fe0 .param/l "OPCODE_AUIPC" 1 15 23, C4<0010111>;
P_0x55962c2e5020 .param/l "OPCODE_CUSTOM_0" 1 15 26, C4<0001011>;
P_0x55962c2e5060 .param/l "OPCODE_CUSTON_1" 1 15 27, C4<0101011>;
P_0x55962c2e50a0 .param/l "OPCODE_CUSTON_2" 1 15 28, C4<1011011>;
P_0x55962c2e50e0 .param/l "OPCODE_CUSTON_3" 1 15 29, C4<1111011>;
P_0x55962c2e5120 .param/l "OPCODE_I" 1 15 18, C4<0010011>;
P_0x55962c2e5160 .param/l "OPCODE_JAL" 1 15 22, C4<1101111>;
P_0x55962c2e51a0 .param/l "OPCODE_JALR" 1 15 21, C4<1100111>;
P_0x55962c2e51e0 .param/l "OPCODE_LOAD" 1 15 20, C4<0000011>;
P_0x55962c2e5220 .param/l "OPCODE_LUI" 1 15 24, C4<0110111>;
P_0x55962c2e5260 .param/l "OPCODE_R" 1 15 17, C4<0110011>;
P_0x55962c2e52a0 .param/l "OPCODE_STORE" 1 15 19, C4<0100011>;
P_0x55962c2e52e0 .param/l "OPCODE_SYSTEM" 1 15 25, C4<1110011>;
P_0x55962c2e5320 .param/l "SIZE_HALF" 1 15 44, C4<01>;
P_0x55962c2e5360 .param/l "SIZE_WORD" 1 15 45, C4<10>;
P_0x55962c2e53a0 .param/l "SRC_ALU" 1 15 48, C4<000>;
P_0x55962c2e53e0 .param/l "SRC_DMEM" 1 15 49, C4<001>;
P_0x55962c2e5420 .param/l "SRC_IMM" 1 15 51, C4<011>;
P_0x55962c2e5460 .param/l "SRC_PC_PLUS_4" 1 15 50, C4<010>;
v0x55962c2ddcc0_0 .net "i_funct3", 2 0, L_0x55962c3a1f50;  alias, 1 drivers
v0x55962c2e6170_0 .net "i_funct7", 6 0, L_0x55962c3a22e0;  alias, 1 drivers
v0x55962c2e6250_0 .net "i_opcode", 6 0, L_0x55962c3a1cf0;  alias, 1 drivers
v0x55962c2e6310_0 .net "i_rd", 4 0, L_0x55962c3a1e20;  alias, 1 drivers
v0x55962c2e63f0_0 .net "i_rs1", 4 0, L_0x55962c3a2080;  alias, 1 drivers
v0x55962c2e6520_0 .var "o_d_size", 1 0;
v0x55962c2e6600_0 .var "o_d_unsigned", 0 0;
v0x55962c2e66c0_0 .var "o_mem_to_reg", 2 0;
v0x55962c2e67a0_0 .var "o_mem_write", 0 0;
v0x55962c2e6860_0 .var "o_reg_write", 0 0;
E_0x55962c2e2670 .event edge, v0x55962c2e6250_0, v0x55962c2ddcc0_0;
S_0x55962c2e6a60 .scope module, "imm_gen" "immediate_generator" 14 50, 16 1 0, S_0x55962c2e4760;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_opcode";
    .port_info 1 /INPUT 5 "i_rd";
    .port_info 2 /INPUT 3 "i_funct3";
    .port_info 3 /INPUT 5 "i_rs1";
    .port_info 4 /INPUT 5 "i_rs2";
    .port_info 5 /INPUT 7 "i_funct7";
    .port_info 6 /OUTPUT 32 "o_imm";
P_0x55962c2e6c10 .param/l "FUNCT3_SL" 1 16 26, C4<001>;
P_0x55962c2e6c50 .param/l "FUNCT3_SR" 1 16 27, C4<101>;
P_0x55962c2e6c90 .param/l "OPCODE_AUIPC" 1 16 18, C4<0010111>;
P_0x55962c2e6cd0 .param/l "OPCODE_BRANCH" 1 16 15, C4<1100011>;
P_0x55962c2e6d10 .param/l "OPCODE_FLW" 1 16 22, C4<0000111>;
P_0x55962c2e6d50 .param/l "OPCODE_FSW" 1 16 23, C4<0100111>;
P_0x55962c2e6d90 .param/l "OPCODE_I" 1 16 12, C4<0010011>;
P_0x55962c2e6dd0 .param/l "OPCODE_JAL" 1 16 17, C4<1101111>;
P_0x55962c2e6e10 .param/l "OPCODE_JALR" 1 16 16, C4<1100111>;
P_0x55962c2e6e50 .param/l "OPCODE_LOAD" 1 16 14, C4<0000011>;
P_0x55962c2e6e90 .param/l "OPCODE_LUI" 1 16 19, C4<0110111>;
P_0x55962c2e6ed0 .param/l "OPCODE_STORE" 1 16 13, C4<0100011>;
L_0x55962c198000 .functor BUFZ 5, L_0x55962c3a21b0, C4<00000>, C4<00000>, C4<00000>;
v0x55962c2e75e0_0 .net *"_ivl_11", 3 0, L_0x55962c3a2770;  1 drivers
L_0x7f94d1ec5210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55962c2e76e0_0 .net/2u *"_ivl_12", 0 0, L_0x7f94d1ec5210;  1 drivers
v0x55962c2e77c0_0 .net *"_ivl_17", 0 0, L_0x55962c3a2930;  1 drivers
v0x55962c2e7880_0 .net *"_ivl_19", 0 0, L_0x55962c3a2a20;  1 drivers
v0x55962c2e7960_0 .net *"_ivl_21", 5 0, L_0x55962c3a2ac0;  1 drivers
v0x55962c2e7a90_0 .net *"_ivl_23", 3 0, L_0x55962c3a2bc0;  1 drivers
L_0x7f94d1ec5258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55962c2e7b70_0 .net/2u *"_ivl_24", 0 0, L_0x7f94d1ec5258;  1 drivers
v0x55962c2e7c50_0 .net *"_ivl_33", 0 0, L_0x55962c3a3060;  1 drivers
v0x55962c2e7d30_0 .net *"_ivl_34", 19 0, L_0x55962c3a31d0;  1 drivers
v0x55962c2e7ea0_0 .net *"_ivl_39", 0 0, L_0x55962c3a3710;  1 drivers
v0x55962c2e7f80_0 .net *"_ivl_40", 19 0, L_0x55962c3a3800;  1 drivers
v0x55962c2e8060_0 .net *"_ivl_45", 0 0, L_0x55962c3a3cf0;  1 drivers
v0x55962c2e8140_0 .net *"_ivl_46", 18 0, L_0x55962c3a3bb0;  1 drivers
v0x55962c2e8220_0 .net *"_ivl_5", 0 0, L_0x55962c3a2590;  1 drivers
L_0x7f94d1ec52a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2e8300_0 .net/2u *"_ivl_50", 26 0, L_0x7f94d1ec52a0;  1 drivers
v0x55962c2e83e0_0 .net *"_ivl_55", 0 0, L_0x55962c3a4440;  1 drivers
v0x55962c2e84c0_0 .net *"_ivl_56", 10 0, L_0x55962c3a4600;  1 drivers
L_0x7f94d1ec52e8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2e86b0_0 .net/2u *"_ivl_60", 11 0, L_0x7f94d1ec52e8;  1 drivers
v0x55962c2e8790_0 .net *"_ivl_7", 0 0, L_0x55962c3a2630;  1 drivers
v0x55962c2e8870_0 .net *"_ivl_9", 5 0, L_0x55962c3a26d0;  1 drivers
v0x55962c2e8950_0 .net "i_funct3", 2 0, L_0x55962c3a1f50;  alias, 1 drivers
v0x55962c2e8a10_0 .net "i_funct7", 6 0, L_0x55962c3a22e0;  alias, 1 drivers
v0x55962c2e8ae0_0 .net "i_opcode", 6 0, L_0x55962c3a1cf0;  alias, 1 drivers
v0x55962c2e8bb0_0 .net "i_rd", 4 0, L_0x55962c3a1e20;  alias, 1 drivers
v0x55962c2e8c80_0 .net "i_rs1", 4 0, L_0x55962c3a2080;  alias, 1 drivers
v0x55962c2e8d50_0 .net "i_rs2", 4 0, L_0x55962c3a21b0;  alias, 1 drivers
v0x55962c2e8e10_0 .net "imm_b", 12 0, L_0x55962c3a2850;  1 drivers
v0x55962c2e8ef0_0 .net "imm_b_sext", 31 0, L_0x55962c3a41a0;  1 drivers
v0x55962c2e8fd0_0 .net "imm_i", 11 0, L_0x55962c3a2450;  1 drivers
v0x55962c2e90b0_0 .net "imm_i_sext", 31 0, L_0x55962c3a35e0;  1 drivers
v0x55962c2e9190_0 .net "imm_j", 20 0, L_0x55962c3a2c60;  1 drivers
v0x55962c2e9270_0 .net "imm_j_sext", 31 0, L_0x55962c3a46f0;  1 drivers
v0x55962c2e9350_0 .net "imm_s", 11 0, L_0x55962c3a24f0;  1 drivers
v0x55962c2e9640_0 .net "imm_s_sext", 31 0, L_0x55962c3a3c50;  1 drivers
v0x55962c2e9720_0 .net "imm_u", 19 0, L_0x55962c3a2fc0;  1 drivers
v0x55962c2e9800_0 .net "imm_u_zfill", 31 0, L_0x55962c3a4870;  1 drivers
v0x55962c2e98e0_0 .var "o_imm", 31 0;
v0x55962c2e99c0_0 .net "sht_amt", 4 0, L_0x55962c198000;  1 drivers
v0x55962c2e9aa0_0 .net "sht_amt_sext", 31 0, L_0x55962c3a4300;  1 drivers
E_0x55962c2e7530/0 .event edge, v0x55962c2e6250_0, v0x55962c2ddcc0_0, v0x55962c2e9aa0_0, v0x55962c2e90b0_0;
E_0x55962c2e7530/1 .event edge, v0x55962c2e9640_0, v0x55962c2e8ef0_0, v0x55962c2e9270_0, v0x55962c2e9800_0;
E_0x55962c2e7530 .event/or E_0x55962c2e7530/0, E_0x55962c2e7530/1;
L_0x55962c3a2450 .concat [ 5 7 0 0], L_0x55962c3a21b0, L_0x55962c3a22e0;
L_0x55962c3a24f0 .concat [ 5 7 0 0], L_0x55962c3a1e20, L_0x55962c3a22e0;
L_0x55962c3a2590 .part L_0x55962c3a22e0, 6, 1;
L_0x55962c3a2630 .part L_0x55962c3a1e20, 0, 1;
L_0x55962c3a26d0 .part L_0x55962c3a22e0, 0, 6;
L_0x55962c3a2770 .part L_0x55962c3a1e20, 1, 4;
LS_0x55962c3a2850_0_0 .concat [ 1 4 6 1], L_0x7f94d1ec5210, L_0x55962c3a2770, L_0x55962c3a26d0, L_0x55962c3a2630;
LS_0x55962c3a2850_0_4 .concat [ 1 0 0 0], L_0x55962c3a2590;
L_0x55962c3a2850 .concat [ 12 1 0 0], LS_0x55962c3a2850_0_0, LS_0x55962c3a2850_0_4;
L_0x55962c3a2930 .part L_0x55962c3a22e0, 6, 1;
L_0x55962c3a2a20 .part L_0x55962c3a21b0, 0, 1;
L_0x55962c3a2ac0 .part L_0x55962c3a22e0, 0, 6;
L_0x55962c3a2bc0 .part L_0x55962c3a21b0, 1, 4;
LS_0x55962c3a2c60_0_0 .concat [ 1 4 6 1], L_0x7f94d1ec5258, L_0x55962c3a2bc0, L_0x55962c3a2ac0, L_0x55962c3a2a20;
LS_0x55962c3a2c60_0_4 .concat [ 3 5 1 0], L_0x55962c3a1f50, L_0x55962c3a2080, L_0x55962c3a2930;
L_0x55962c3a2c60 .concat [ 12 9 0 0], LS_0x55962c3a2c60_0_0, LS_0x55962c3a2c60_0_4;
L_0x55962c3a2fc0 .concat [ 3 5 5 7], L_0x55962c3a1f50, L_0x55962c3a2080, L_0x55962c3a21b0, L_0x55962c3a22e0;
L_0x55962c3a3060 .part L_0x55962c3a2450, 11, 1;
LS_0x55962c3a31d0_0_0 .concat [ 1 1 1 1], L_0x55962c3a3060, L_0x55962c3a3060, L_0x55962c3a3060, L_0x55962c3a3060;
LS_0x55962c3a31d0_0_4 .concat [ 1 1 1 1], L_0x55962c3a3060, L_0x55962c3a3060, L_0x55962c3a3060, L_0x55962c3a3060;
LS_0x55962c3a31d0_0_8 .concat [ 1 1 1 1], L_0x55962c3a3060, L_0x55962c3a3060, L_0x55962c3a3060, L_0x55962c3a3060;
LS_0x55962c3a31d0_0_12 .concat [ 1 1 1 1], L_0x55962c3a3060, L_0x55962c3a3060, L_0x55962c3a3060, L_0x55962c3a3060;
LS_0x55962c3a31d0_0_16 .concat [ 1 1 1 1], L_0x55962c3a3060, L_0x55962c3a3060, L_0x55962c3a3060, L_0x55962c3a3060;
LS_0x55962c3a31d0_1_0 .concat [ 4 4 4 4], LS_0x55962c3a31d0_0_0, LS_0x55962c3a31d0_0_4, LS_0x55962c3a31d0_0_8, LS_0x55962c3a31d0_0_12;
LS_0x55962c3a31d0_1_4 .concat [ 4 0 0 0], LS_0x55962c3a31d0_0_16;
L_0x55962c3a31d0 .concat [ 16 4 0 0], LS_0x55962c3a31d0_1_0, LS_0x55962c3a31d0_1_4;
L_0x55962c3a35e0 .concat [ 12 20 0 0], L_0x55962c3a2450, L_0x55962c3a31d0;
L_0x55962c3a3710 .part L_0x55962c3a24f0, 11, 1;
LS_0x55962c3a3800_0_0 .concat [ 1 1 1 1], L_0x55962c3a3710, L_0x55962c3a3710, L_0x55962c3a3710, L_0x55962c3a3710;
LS_0x55962c3a3800_0_4 .concat [ 1 1 1 1], L_0x55962c3a3710, L_0x55962c3a3710, L_0x55962c3a3710, L_0x55962c3a3710;
LS_0x55962c3a3800_0_8 .concat [ 1 1 1 1], L_0x55962c3a3710, L_0x55962c3a3710, L_0x55962c3a3710, L_0x55962c3a3710;
LS_0x55962c3a3800_0_12 .concat [ 1 1 1 1], L_0x55962c3a3710, L_0x55962c3a3710, L_0x55962c3a3710, L_0x55962c3a3710;
LS_0x55962c3a3800_0_16 .concat [ 1 1 1 1], L_0x55962c3a3710, L_0x55962c3a3710, L_0x55962c3a3710, L_0x55962c3a3710;
LS_0x55962c3a3800_1_0 .concat [ 4 4 4 4], LS_0x55962c3a3800_0_0, LS_0x55962c3a3800_0_4, LS_0x55962c3a3800_0_8, LS_0x55962c3a3800_0_12;
LS_0x55962c3a3800_1_4 .concat [ 4 0 0 0], LS_0x55962c3a3800_0_16;
L_0x55962c3a3800 .concat [ 16 4 0 0], LS_0x55962c3a3800_1_0, LS_0x55962c3a3800_1_4;
L_0x55962c3a3c50 .concat [ 12 20 0 0], L_0x55962c3a24f0, L_0x55962c3a3800;
L_0x55962c3a3cf0 .part L_0x55962c3a2850, 12, 1;
LS_0x55962c3a3bb0_0_0 .concat [ 1 1 1 1], L_0x55962c3a3cf0, L_0x55962c3a3cf0, L_0x55962c3a3cf0, L_0x55962c3a3cf0;
LS_0x55962c3a3bb0_0_4 .concat [ 1 1 1 1], L_0x55962c3a3cf0, L_0x55962c3a3cf0, L_0x55962c3a3cf0, L_0x55962c3a3cf0;
LS_0x55962c3a3bb0_0_8 .concat [ 1 1 1 1], L_0x55962c3a3cf0, L_0x55962c3a3cf0, L_0x55962c3a3cf0, L_0x55962c3a3cf0;
LS_0x55962c3a3bb0_0_12 .concat [ 1 1 1 1], L_0x55962c3a3cf0, L_0x55962c3a3cf0, L_0x55962c3a3cf0, L_0x55962c3a3cf0;
LS_0x55962c3a3bb0_0_16 .concat [ 1 1 1 0], L_0x55962c3a3cf0, L_0x55962c3a3cf0, L_0x55962c3a3cf0;
LS_0x55962c3a3bb0_1_0 .concat [ 4 4 4 4], LS_0x55962c3a3bb0_0_0, LS_0x55962c3a3bb0_0_4, LS_0x55962c3a3bb0_0_8, LS_0x55962c3a3bb0_0_12;
LS_0x55962c3a3bb0_1_4 .concat [ 3 0 0 0], LS_0x55962c3a3bb0_0_16;
L_0x55962c3a3bb0 .concat [ 16 3 0 0], LS_0x55962c3a3bb0_1_0, LS_0x55962c3a3bb0_1_4;
L_0x55962c3a41a0 .concat [ 13 19 0 0], L_0x55962c3a2850, L_0x55962c3a3bb0;
L_0x55962c3a4300 .concat [ 5 27 0 0], L_0x55962c198000, L_0x7f94d1ec52a0;
L_0x55962c3a4440 .part L_0x55962c3a2c60, 20, 1;
LS_0x55962c3a4600_0_0 .concat [ 1 1 1 1], L_0x55962c3a4440, L_0x55962c3a4440, L_0x55962c3a4440, L_0x55962c3a4440;
LS_0x55962c3a4600_0_4 .concat [ 1 1 1 1], L_0x55962c3a4440, L_0x55962c3a4440, L_0x55962c3a4440, L_0x55962c3a4440;
LS_0x55962c3a4600_0_8 .concat [ 1 1 1 0], L_0x55962c3a4440, L_0x55962c3a4440, L_0x55962c3a4440;
L_0x55962c3a4600 .concat [ 4 4 3 0], LS_0x55962c3a4600_0_0, LS_0x55962c3a4600_0_4, LS_0x55962c3a4600_0_8;
L_0x55962c3a46f0 .concat [ 21 11 0 0], L_0x55962c3a2c60, L_0x55962c3a4600;
L_0x55962c3a4870 .concat [ 12 20 0 0], L_0x7f94d1ec52e8, L_0x55962c3a2fc0;
S_0x55962c2e9ca0 .scope module, "rf" "register_file" 14 62, 17 1 0, S_0x55962c2e4760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 5 "i_rs1";
    .port_info 3 /INPUT 5 "i_rs2";
    .port_info 4 /INPUT 5 "i_rd";
    .port_info 5 /INPUT 32 "i_rd_din";
    .port_info 6 /INPUT 1 "i_reg_write";
    .port_info 7 /OUTPUT 32 "o_rs1_dout";
    .port_info 8 /OUTPUT 32 "o_rs2_dout";
P_0x55962c2e9e60 .param/l "XLEN" 0 17 2, +C4<00000000000000000000000000100000>;
L_0x55962c19c960 .functor AND 1, L_0x55962c3a55f0, L_0x55962c3a49b0, C4<1>, C4<1>;
L_0x55962c3a5010 .functor AND 1, L_0x55962c3a55f0, L_0x55962c3a4f70, C4<1>, C4<1>;
v0x55962c2ea1d0_0 .net *"_ivl_0", 0 0, L_0x55962c3a49b0;  1 drivers
v0x55962c2ea2b0_0 .net *"_ivl_12", 0 0, L_0x55962c3a4f70;  1 drivers
v0x55962c2ea370_0 .net *"_ivl_15", 0 0, L_0x55962c3a5010;  1 drivers
v0x55962c2ea440_0 .net *"_ivl_16", 31 0, L_0x55962c3a50d0;  1 drivers
v0x55962c2ea520_0 .net *"_ivl_18", 6 0, L_0x55962c3a51b0;  1 drivers
L_0x7f94d1ec5378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55962c2ea650_0 .net *"_ivl_21", 1 0, L_0x7f94d1ec5378;  1 drivers
v0x55962c2ea730_0 .net *"_ivl_3", 0 0, L_0x55962c19c960;  1 drivers
v0x55962c2ea7f0_0 .net *"_ivl_4", 31 0, L_0x55962c3a4c50;  1 drivers
v0x55962c2ea8d0_0 .net *"_ivl_6", 6 0, L_0x55962c3a4cf0;  1 drivers
L_0x7f94d1ec5330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55962c2ea9b0_0 .net *"_ivl_9", 1 0, L_0x7f94d1ec5330;  1 drivers
v0x55962c2eaa90_0 .var/2s "i", 31 0;
v0x55962c2eab70_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2eaca0_0 .net "i_rd", 4 0, L_0x55962c3a5550;  alias, 1 drivers
v0x55962c2ead80_0 .net "i_rd_din", 31 0, v0x55962c2f1460_0;  alias, 1 drivers
v0x55962c2eae40_0 .net "i_reg_write", 0 0, L_0x55962c3a55f0;  alias, 1 drivers
v0x55962c2eaee0_0 .net "i_rs1", 4 0, L_0x55962c3a2080;  alias, 1 drivers
v0x55962c2eafa0_0 .net "i_rs2", 4 0, L_0x55962c3a21b0;  alias, 1 drivers
v0x55962c2eb060_0 .net "i_rst_n", 0 0, o0x7f94d1f71698;  alias, 0 drivers
v0x55962c2eb130_0 .net "o_rs1_dout", 31 0, L_0x55962c3a4e30;  alias, 1 drivers
v0x55962c2eb1d0_0 .net "o_rs2_dout", 31 0, L_0x55962c3a52f0;  alias, 1 drivers
v0x55962c2eb2b0_0 .var "reg_x0", 31 0;
v0x55962c2eb390_0 .var "reg_x1", 31 0;
v0x55962c2eb470_0 .var "reg_x10", 31 0;
v0x55962c2eb550_0 .var "reg_x11", 31 0;
v0x55962c2eb630_0 .var "reg_x12", 31 0;
v0x55962c2eb710_0 .var "reg_x13", 31 0;
v0x55962c2eb7f0_0 .var "reg_x14", 31 0;
v0x55962c2eb8d0_0 .var "reg_x15", 31 0;
v0x55962c2eb9b0_0 .var "reg_x16", 31 0;
v0x55962c2eba90_0 .var "reg_x17", 31 0;
v0x55962c2ebb70_0 .var "reg_x18", 31 0;
v0x55962c2ebc50_0 .var "reg_x19", 31 0;
v0x55962c2ebd30_0 .var "reg_x2", 31 0;
v0x55962c2ec020_0 .var "reg_x20", 31 0;
v0x55962c2ec100_0 .var "reg_x21", 31 0;
v0x55962c2ec1e0_0 .var "reg_x22", 31 0;
v0x55962c2ec2c0_0 .var "reg_x23", 31 0;
v0x55962c2ec3a0_0 .var "reg_x24", 31 0;
v0x55962c2ec480_0 .var "reg_x25", 31 0;
v0x55962c2ec560_0 .var "reg_x26", 31 0;
v0x55962c2ec640_0 .var "reg_x27", 31 0;
v0x55962c2ec720_0 .var "reg_x28", 31 0;
v0x55962c2ec800_0 .var "reg_x29", 31 0;
v0x55962c2ec8e0_0 .var "reg_x3", 31 0;
v0x55962c2ec9c0_0 .var "reg_x30", 31 0;
v0x55962c2ecaa0_0 .var "reg_x31", 31 0;
v0x55962c2ecb80_0 .var "reg_x4", 31 0;
v0x55962c2ecc60_0 .var "reg_x5", 31 0;
v0x55962c2ecd40_0 .var "reg_x6", 31 0;
v0x55962c2ece20_0 .var "reg_x7", 31 0;
v0x55962c2ecf00_0 .var "reg_x8", 31 0;
v0x55962c2ecfe0_0 .var "reg_x9", 31 0;
v0x55962c2ed0c0 .array "rf_data", 31 0, 31 0;
v0x55962c2ed0c0_0 .array/port v0x55962c2ed0c0, 0;
v0x55962c2ed0c0_1 .array/port v0x55962c2ed0c0, 1;
v0x55962c2ed0c0_2 .array/port v0x55962c2ed0c0, 2;
v0x55962c2ed0c0_3 .array/port v0x55962c2ed0c0, 3;
E_0x55962c2e7440/0 .event edge, v0x55962c2ed0c0_0, v0x55962c2ed0c0_1, v0x55962c2ed0c0_2, v0x55962c2ed0c0_3;
v0x55962c2ed0c0_4 .array/port v0x55962c2ed0c0, 4;
v0x55962c2ed0c0_5 .array/port v0x55962c2ed0c0, 5;
v0x55962c2ed0c0_6 .array/port v0x55962c2ed0c0, 6;
v0x55962c2ed0c0_7 .array/port v0x55962c2ed0c0, 7;
E_0x55962c2e7440/1 .event edge, v0x55962c2ed0c0_4, v0x55962c2ed0c0_5, v0x55962c2ed0c0_6, v0x55962c2ed0c0_7;
v0x55962c2ed0c0_8 .array/port v0x55962c2ed0c0, 8;
v0x55962c2ed0c0_9 .array/port v0x55962c2ed0c0, 9;
v0x55962c2ed0c0_10 .array/port v0x55962c2ed0c0, 10;
v0x55962c2ed0c0_11 .array/port v0x55962c2ed0c0, 11;
E_0x55962c2e7440/2 .event edge, v0x55962c2ed0c0_8, v0x55962c2ed0c0_9, v0x55962c2ed0c0_10, v0x55962c2ed0c0_11;
v0x55962c2ed0c0_12 .array/port v0x55962c2ed0c0, 12;
v0x55962c2ed0c0_13 .array/port v0x55962c2ed0c0, 13;
v0x55962c2ed0c0_14 .array/port v0x55962c2ed0c0, 14;
v0x55962c2ed0c0_15 .array/port v0x55962c2ed0c0, 15;
E_0x55962c2e7440/3 .event edge, v0x55962c2ed0c0_12, v0x55962c2ed0c0_13, v0x55962c2ed0c0_14, v0x55962c2ed0c0_15;
v0x55962c2ed0c0_16 .array/port v0x55962c2ed0c0, 16;
v0x55962c2ed0c0_17 .array/port v0x55962c2ed0c0, 17;
v0x55962c2ed0c0_18 .array/port v0x55962c2ed0c0, 18;
v0x55962c2ed0c0_19 .array/port v0x55962c2ed0c0, 19;
E_0x55962c2e7440/4 .event edge, v0x55962c2ed0c0_16, v0x55962c2ed0c0_17, v0x55962c2ed0c0_18, v0x55962c2ed0c0_19;
v0x55962c2ed0c0_20 .array/port v0x55962c2ed0c0, 20;
v0x55962c2ed0c0_21 .array/port v0x55962c2ed0c0, 21;
v0x55962c2ed0c0_22 .array/port v0x55962c2ed0c0, 22;
v0x55962c2ed0c0_23 .array/port v0x55962c2ed0c0, 23;
E_0x55962c2e7440/5 .event edge, v0x55962c2ed0c0_20, v0x55962c2ed0c0_21, v0x55962c2ed0c0_22, v0x55962c2ed0c0_23;
v0x55962c2ed0c0_24 .array/port v0x55962c2ed0c0, 24;
v0x55962c2ed0c0_25 .array/port v0x55962c2ed0c0, 25;
v0x55962c2ed0c0_26 .array/port v0x55962c2ed0c0, 26;
v0x55962c2ed0c0_27 .array/port v0x55962c2ed0c0, 27;
E_0x55962c2e7440/6 .event edge, v0x55962c2ed0c0_24, v0x55962c2ed0c0_25, v0x55962c2ed0c0_26, v0x55962c2ed0c0_27;
v0x55962c2ed0c0_28 .array/port v0x55962c2ed0c0, 28;
v0x55962c2ed0c0_29 .array/port v0x55962c2ed0c0, 29;
v0x55962c2ed0c0_30 .array/port v0x55962c2ed0c0, 30;
v0x55962c2ed0c0_31 .array/port v0x55962c2ed0c0, 31;
E_0x55962c2e7440/7 .event edge, v0x55962c2ed0c0_28, v0x55962c2ed0c0_29, v0x55962c2ed0c0_30, v0x55962c2ed0c0_31;
E_0x55962c2e7440 .event/or E_0x55962c2e7440/0, E_0x55962c2e7440/1, E_0x55962c2e7440/2, E_0x55962c2e7440/3, E_0x55962c2e7440/4, E_0x55962c2e7440/5, E_0x55962c2e7440/6, E_0x55962c2e7440/7;
E_0x55962c2ea170/0 .event negedge, v0x55962c2e3ef0_0;
E_0x55962c2ea170/1 .event posedge, v0x55962c220c60_0;
E_0x55962c2ea170 .event/or E_0x55962c2ea170/0, E_0x55962c2ea170/1;
L_0x55962c3a49b0 .cmp/eq 5, L_0x55962c3a2080, L_0x55962c3a5550;
L_0x55962c3a4c50 .array/port v0x55962c2ed0c0, L_0x55962c3a4cf0;
L_0x55962c3a4cf0 .concat [ 5 2 0 0], L_0x55962c3a2080, L_0x7f94d1ec5330;
L_0x55962c3a4e30 .functor MUXZ 32, L_0x55962c3a4c50, v0x55962c2f1460_0, L_0x55962c19c960, C4<>;
L_0x55962c3a4f70 .cmp/eq 5, L_0x55962c3a21b0, L_0x55962c3a5550;
L_0x55962c3a50d0 .array/port v0x55962c2ed0c0, L_0x55962c3a51b0;
L_0x55962c3a51b0 .concat [ 5 2 0 0], L_0x55962c3a21b0, L_0x7f94d1ec5378;
L_0x55962c3a52f0 .functor MUXZ 32, L_0x55962c3a50d0, v0x55962c2f1460_0, L_0x55962c3a5010, C4<>;
S_0x55962c2eea70 .scope module, "core_IF" "core_if_stage" 8 115, 18 2 0, S_0x55962c2943d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 32 "i_reset_pc";
    .port_info 3 /INPUT 1 "i_pc_write";
    .port_info 4 /INPUT 1 "i_branch_taken";
    .port_info 5 /INPUT 32 "i_pc_branch";
    .port_info 6 /OUTPUT 32 "o_pc_curr";
    .port_info 7 /OUTPUT 32 "o_pc_instr";
P_0x55962c2eec80 .param/l "XLEN" 0 18 3, +C4<00000000000000000000000000100000>;
L_0x7f94d1ec5018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55962c2ef820_0 .net/2u *"_ivl_0", 31 0, L_0x7f94d1ec5018;  1 drivers
L_0x7f94d1ec5060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55962c2ef920_0 .net/2u *"_ivl_4", 31 0, L_0x7f94d1ec5060;  1 drivers
v0x55962c2efa00_0 .net "i_branch_taken", 0 0, v0x55962c2e1c30_0;  alias, 1 drivers
v0x55962c2efaf0_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2efb90_0 .net "i_pc_branch", 31 0, v0x55962c2e1cd0_0;  alias, 1 drivers
v0x55962c2efcd0_0 .net "i_pc_write", 0 0, L_0x7f94d1ec5138;  alias, 1 drivers
L_0x7f94d1ec50a8 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2efd70_0 .net "i_reset_pc", 31 0, L_0x7f94d1ec50a8;  1 drivers
v0x55962c2efe10_0 .net "i_rst_n", 0 0, o0x7f94d1f71698;  alias, 0 drivers
v0x55962c2efeb0_0 .net "o_pc_curr", 31 0, v0x55962c2ef640_0;  alias, 1 drivers
v0x55962c2effe0_0 .var "o_pc_instr", 31 0;
v0x55962c2f00a0_0 .net "pc_branch_plus_4", 31 0, L_0x55962c3a1570;  1 drivers
v0x55962c2f0180_0 .net "pc_next", 31 0, L_0x55962c3a16a0;  1 drivers
v0x55962c2f0270_0 .net "pc_plus_4", 31 0, L_0x55962c3a14d0;  1 drivers
L_0x55962c3a14d0 .arith/sum 32, v0x55962c2ef640_0, L_0x7f94d1ec5018;
L_0x55962c3a1570 .arith/sum 32, v0x55962c2e1cd0_0, L_0x7f94d1ec5060;
L_0x55962c3a16a0 .functor MUXZ 32, L_0x55962c3a14d0, L_0x55962c3a1570, v0x55962c2e1c30_0, C4<>;
S_0x55962c2eee70 .scope module, "pc" "program_counter" 18 27, 19 2 0, S_0x55962c2eea70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset_n";
    .port_info 2 /INPUT 32 "i_reset_pc";
    .port_info 3 /INPUT 1 "i_pc_write";
    .port_info 4 /INPUT 32 "i_pc_next";
    .port_info 5 /OUTPUT 32 "o_pc_curr";
P_0x55962c2ef050 .param/l "XLEN" 0 19 3, +C4<00000000000000000000000000100000>;
v0x55962c2ef200_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2ef2c0_0 .net "i_pc_next", 31 0, L_0x55962c3a16a0;  alias, 1 drivers
v0x55962c2ef3a0_0 .net "i_pc_write", 0 0, L_0x7f94d1ec5138;  alias, 1 drivers
v0x55962c2ef470_0 .net "i_reset_n", 0 0, o0x7f94d1f71698;  alias, 0 drivers
v0x55962c2ef510_0 .net "i_reset_pc", 31 0, L_0x7f94d1ec50a8;  alias, 1 drivers
v0x55962c2ef640_0 .var "o_pc_curr", 31 0;
S_0x55962c2f0430 .scope module, "core_WB" "core_wb_stage" 8 294, 20 2 0, S_0x55962c2943d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "i_d_size";
    .port_info 1 /INPUT 1 "i_d_unsigned";
    .port_info 2 /INPUT 3 "i_mem_to_reg";
    .port_info 3 /INPUT 32 "i_data_rd_data";
    .port_info 4 /INPUT 32 "i_imm";
    .port_info 5 /INPUT 32 "i_pc_plus_4";
    .port_info 6 /INPUT 32 "i_alu_result";
    .port_info 7 /OUTPUT 32 "o_rd_din";
P_0x55962c2f05c0 .param/l "FLEN" 0 20 4, +C4<00000000000000000000000000100000>;
P_0x55962c2f0600 .param/l "SRC_ALU" 1 20 16, C4<000>;
P_0x55962c2f0640 .param/l "SRC_DMEM" 1 20 17, C4<001>;
P_0x55962c2f0680 .param/l "SRC_IMM" 1 20 19, C4<011>;
P_0x55962c2f06c0 .param/l "SRC_PC_PLUS_4" 1 20 18, C4<010>;
P_0x55962c2f0700 .param/l "XLEN" 0 20 3, +C4<00000000000000000000000000100000>;
L_0x55962c3a7950 .functor BUFZ 32, v0x55962c38fa20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55962c2f0c20_0 .net "dmem_dout", 31 0, L_0x55962c3a7950;  1 drivers
v0x55962c2f0d20_0 .var "dmem_dout_sized", 31 0;
v0x55962c2f0e00_0 .net "i_alu_result", 31 0, L_0x55962c3a80f0;  1 drivers
v0x55962c2f0ef0_0 .net "i_d_size", 1 0, L_0x55962c3a79c0;  1 drivers
v0x55962c2f0fd0_0 .net "i_d_unsigned", 0 0, L_0x55962c3a7b50;  1 drivers
v0x55962c2f10e0_0 .net "i_data_rd_data", 31 0, v0x55962c38fa20_0;  alias, 1 drivers
v0x55962c2f11c0_0 .net "i_imm", 31 0, L_0x55962c3a7d90;  1 drivers
v0x55962c2f12a0_0 .net "i_mem_to_reg", 2 0, L_0x55962c3a7bf0;  1 drivers
v0x55962c2f1380_0 .net "i_pc_plus_4", 31 0, L_0x55962c3a7f40;  1 drivers
v0x55962c2f1460_0 .var "o_rd_din", 31 0;
E_0x55962c2ef120/0 .event edge, v0x55962c2f12a0_0, v0x55962c2f0e00_0, v0x55962c2f0d20_0, v0x55962c2f1380_0;
E_0x55962c2ef120/1 .event edge, v0x55962c2f11c0_0;
E_0x55962c2ef120 .event/or E_0x55962c2ef120/0, E_0x55962c2ef120/1;
E_0x55962c2f0bc0 .event edge, v0x55962c2f0ef0_0, v0x55962c2f0fd0_0, v0x55962c2f0c20_0;
S_0x55962c2f51b0 .scope module, "on_chip_uart" "uart" 7 186, 4 1 0, S_0x55962c294040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "data_in_valid";
    .port_info 4 /OUTPUT 1 "data_in_ready";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "data_out_valid";
    .port_info 7 /INPUT 1 "data_out_ready";
    .port_info 8 /INPUT 1 "serial_in";
    .port_info 9 /OUTPUT 1 "serial_out";
P_0x55962c2d6610 .param/l "BAUD_RATE" 0 4 3, +C4<00000000000000011100001000000000>;
P_0x55962c2d6650 .param/l "CLOCK_FREQ" 0 4 2, +C4<00000000000011110100001001000000>;
L_0x55962c3a84a0 .functor BUFZ 1, v0x55962c2f91f0_0, C4<0>, C4<0>, C4<0>;
v0x55962c2f8930_0 .net "clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2f89f0_0 .net "data_in", 7 0, L_0x55962c3a70c0;  alias, 1 drivers
v0x55962c2f8ab0_0 .net "data_in_ready", 0 0, L_0x55962c3a8670;  alias, 1 drivers
v0x55962c2f8b80_0 .net "data_in_valid", 0 0, v0x55962c2f27e0_0;  alias, 1 drivers
v0x55962c2f8c70_0 .net "data_out", 7 0, L_0x55962c3a9790;  alias, 1 drivers
v0x55962c2f8d60_0 .net "data_out_ready", 0 0, L_0x55962c3a72c0;  alias, 1 drivers
v0x55962c2f8e50_0 .net "data_out_valid", 0 0, L_0x55962c3a9920;  alias, 1 drivers
v0x55962c2f8ef0_0 .net "reset", 0 0, L_0x55962c3a9a10;  1 drivers
v0x55962c2f8fe0_0 .net "serial_in", 0 0, L_0x55962c3a9bc0;  alias, 1 drivers
v0x55962c2f9080_0 .var "serial_in_reg", 0 0;
v0x55962c2f9120_0 .net "serial_out", 0 0, L_0x55962c3a84a0;  alias, 1 drivers
v0x55962c2f91f0_0 .var "serial_out_reg", 0 0;
v0x55962c2f9290_0 .net "serial_out_tx", 0 0, L_0x55962c3a89c0;  1 drivers
S_0x55962c2f55e0 .scope module, "uareceive" "uart_receiver" 4 42, 5 1 0, S_0x55962c2f51b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /OUTPUT 1 "data_out_valid";
    .port_info 4 /INPUT 1 "data_out_ready";
    .port_info 5 /INPUT 1 "serial_in";
P_0x55962c2f57c0 .param/l "BAUD_RATE" 0 5 3, +C4<00000000000000011100001000000000>;
P_0x55962c2f5800 .param/l "CLOCK_COUNTER_WIDTH" 1 5 17, +C4<00000000000000000000000000000011>;
P_0x55962c2f5840 .param/l "CLOCK_FREQ" 0 5 2, +C4<00000000000011110100001001000000>;
P_0x55962c2f5880 .param/l "SAMPLE_TIME" 1 5 16, +C4<00000000000000000000000000000100>;
P_0x55962c2f58c0 .param/l "SYMBOL_EDGE_TIME" 1 5 15, +C4<00000000000000000000000000001000>;
L_0x55962c3a9540 .functor AND 1, L_0x55962c3a9370, L_0x55962c3a9460, C4<1>, C4<1>;
L_0x55962c3a9920 .functor AND 1, v0x55962c2f68b0_0, L_0x55962c3a9880, C4<1>, C4<1>;
v0x55962c2f5b80_0 .net *"_ivl_0", 31 0, L_0x55962c3a8e30;  1 drivers
L_0x7f94d1ec5840 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2f5c80_0 .net *"_ivl_11", 28 0, L_0x7f94d1ec5840;  1 drivers
L_0x7f94d1ec5888 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55962c2f5d60_0 .net/2u *"_ivl_12", 31 0, L_0x7f94d1ec5888;  1 drivers
v0x55962c2f5e20_0 .net *"_ivl_17", 0 0, L_0x55962c3a9370;  1 drivers
v0x55962c2f5ee0_0 .net *"_ivl_19", 0 0, L_0x55962c3a9460;  1 drivers
L_0x7f94d1ec58d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55962c2f5ff0_0 .net/2u *"_ivl_22", 3 0, L_0x7f94d1ec58d0;  1 drivers
v0x55962c2f60d0_0 .net *"_ivl_29", 0 0, L_0x55962c3a9880;  1 drivers
L_0x7f94d1ec57b0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2f6190_0 .net *"_ivl_3", 28 0, L_0x7f94d1ec57b0;  1 drivers
L_0x7f94d1ec57f8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55962c2f6270_0 .net/2u *"_ivl_4", 31 0, L_0x7f94d1ec57f8;  1 drivers
v0x55962c2f6350_0 .net *"_ivl_8", 31 0, L_0x55962c3a90c0;  1 drivers
v0x55962c2f6430_0 .var "bit_counter", 3 0;
v0x55962c2f6510_0 .net "clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2f65b0_0 .var "clock_counter", 2 0;
v0x55962c2f6690_0 .net "data_out", 7 0, L_0x55962c3a9790;  alias, 1 drivers
v0x55962c2f6770_0 .net "data_out_ready", 0 0, L_0x55962c3a72c0;  alias, 1 drivers
v0x55962c2f6810_0 .net "data_out_valid", 0 0, L_0x55962c3a9920;  alias, 1 drivers
v0x55962c2f68b0_0 .var "has_byte", 0 0;
v0x55962c2f6970_0 .net "reset", 0 0, L_0x55962c3a9a10;  alias, 1 drivers
v0x55962c2f6a30_0 .net "rx_running", 0 0, L_0x55962c3a9650;  1 drivers
v0x55962c2f6af0_0 .var "rx_shift", 9 0;
v0x55962c2f6bd0_0 .net "sample", 0 0, L_0x55962c3a9200;  1 drivers
v0x55962c2f6c90_0 .net "serial_in", 0 0, v0x55962c2f9080_0;  1 drivers
v0x55962c2f6d50_0 .net "start", 0 0, L_0x55962c3a9540;  1 drivers
v0x55962c2f6e10_0 .net "symbol_edge", 0 0, L_0x55962c3a8f50;  1 drivers
L_0x55962c3a8e30 .concat [ 3 29 0 0], v0x55962c2f65b0_0, L_0x7f94d1ec57b0;
L_0x55962c3a8f50 .cmp/eq 32, L_0x55962c3a8e30, L_0x7f94d1ec57f8;
L_0x55962c3a90c0 .concat [ 3 29 0 0], v0x55962c2f65b0_0, L_0x7f94d1ec5840;
L_0x55962c3a9200 .cmp/eq 32, L_0x55962c3a90c0, L_0x7f94d1ec5888;
L_0x55962c3a9370 .reduce/nor v0x55962c2f9080_0;
L_0x55962c3a9460 .reduce/nor L_0x55962c3a9650;
L_0x55962c3a9650 .cmp/ne 4, v0x55962c2f6430_0, L_0x7f94d1ec58d0;
L_0x55962c3a9790 .part v0x55962c2f6af0_0, 1, 8;
L_0x55962c3a9880 .reduce/nor L_0x55962c3a9650;
S_0x55962c2f6fd0 .scope module, "uatransmit" "uart_transmitter" 4 30, 6 1 0, S_0x55962c2f51b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "data_in_valid";
    .port_info 4 /OUTPUT 1 "data_in_ready";
    .port_info 5 /OUTPUT 1 "serial_out";
P_0x55962c2f7180 .param/l "BAUD_RATE" 0 6 3, +C4<00000000000000011100001000000000>;
P_0x55962c2f71c0 .param/l "CLOCK_COUNTER_WIDTH" 1 6 17, +C4<00000000000000000000000000000011>;
P_0x55962c2f7200 .param/l "CLOCK_FREQ" 0 6 2, +C4<00000000000011110100001001000000>;
P_0x55962c2f7240 .param/l "SYMBOL_EDGE_TIME" 1 6 16, +C4<00000000000000000000000000001000>;
L_0x55962c3a8dc0 .functor AND 1, L_0x55962c3a8670, v0x55962c2f27e0_0, C4<1>, C4<1>;
v0x55962c2f7500_0 .net *"_ivl_0", 31 0, L_0x55962c3a8540;  1 drivers
v0x55962c2f75e0_0 .net *"_ivl_11", 0 0, L_0x55962c3a8890;  1 drivers
L_0x7f94d1ec56d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55962c2f76c0_0 .net/2u *"_ivl_12", 0 0, L_0x7f94d1ec56d8;  1 drivers
v0x55962c2f77b0_0 .net *"_ivl_16", 31 0, L_0x55962c3a8b50;  1 drivers
L_0x7f94d1ec5720 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2f7890_0 .net *"_ivl_19", 28 0, L_0x7f94d1ec5720;  1 drivers
L_0x7f94d1ec5768 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55962c2f79c0_0 .net/2u *"_ivl_20", 31 0, L_0x7f94d1ec5768;  1 drivers
L_0x7f94d1ec5648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2f7aa0_0 .net *"_ivl_3", 27 0, L_0x7f94d1ec5648;  1 drivers
L_0x7f94d1ec5690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55962c2f7b80_0 .net/2u *"_ivl_4", 31 0, L_0x7f94d1ec5690;  1 drivers
v0x55962c2f7c60_0 .net *"_ivl_9", 0 0, L_0x55962c3a8760;  1 drivers
v0x55962c2f7d20_0 .var "bit_counter", 3 0;
v0x55962c2f7e00_0 .net "clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c2f7ea0_0 .var "clock_counter", 2 0;
v0x55962c2f7f80_0 .var/i "clock_counter_width", 31 0;
v0x55962c2f8060_0 .net "data_in", 7 0, L_0x55962c3a70c0;  alias, 1 drivers
v0x55962c2f8120_0 .net "data_in_ready", 0 0, L_0x55962c3a8670;  alias, 1 drivers
v0x55962c2f81c0_0 .net "data_in_valid", 0 0, v0x55962c2f27e0_0;  alias, 1 drivers
v0x55962c2f8290_0 .var "data_shift", 9 0;
v0x55962c2f8460_0 .net "reset", 0 0, L_0x55962c3a9a10;  alias, 1 drivers
v0x55962c2f8530_0 .net "serial_out", 0 0, L_0x55962c3a89c0;  alias, 1 drivers
v0x55962c2f85d0_0 .net "start", 0 0, L_0x55962c3a8dc0;  1 drivers
v0x55962c2f8690_0 .var/i "sumbol_edge_time", 31 0;
v0x55962c2f8770_0 .net "symbol_edge", 0 0, L_0x55962c3a8c80;  1 drivers
L_0x55962c3a8540 .concat [ 4 28 0 0], v0x55962c2f7d20_0, L_0x7f94d1ec5648;
L_0x55962c3a8670 .cmp/eq 32, L_0x55962c3a8540, L_0x7f94d1ec5690;
L_0x55962c3a8760 .reduce/nor L_0x55962c3a8670;
L_0x55962c3a8890 .part v0x55962c2f8290_0, 0, 1;
L_0x55962c3a89c0 .functor MUXZ 1, L_0x7f94d1ec56d8, L_0x55962c3a8890, L_0x55962c3a8760, C4<>;
L_0x55962c3a8b50 .concat [ 3 29 0 0], v0x55962c2f7ea0_0, L_0x7f94d1ec5720;
L_0x55962c3a8c80 .cmp/eq 32, L_0x55962c3a8b50, L_0x7f94d1ec5768;
S_0x55962c2f93e0 .scope module, "ram_0" "ram" 7 165, 21 1 0, S_0x55962c294040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "i_instr_addr";
    .port_info 2 /OUTPUT 32 "o_instr_data";
    .port_info 3 /INPUT 1 "i_instr_req";
    .port_info 4 /OUTPUT 1 "o_instr_ack";
    .port_info 5 /INPUT 32 "i_data_addr";
    .port_info 6 /OUTPUT 32 "o_data_rd_data";
    .port_info 7 /INPUT 32 "i_data_wr_data";
    .port_info 8 /INPUT 2 "i_data_size";
    .port_info 9 /INPUT 1 "i_data_we";
    .port_info 10 /INPUT 1 "i_data_req";
    .port_info 11 /OUTPUT 1 "o_data_ack";
P_0x55962c2f95a0 .param/l "MEM_ADDR_WIDTH" 0 21 3, +C4<00000000000000000000000000001100>;
P_0x55962c2f95e0 .param/l "MEM_DEPTH" 0 21 2, +C4<00000000000000000001000000000000>;
v0x55962c3436b0_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c343770_0 .net "i_data_addr", 31 0, L_0x55962c3a75f0;  alias, 1 drivers
v0x55962c343860_0 .net "i_data_req", 0 0, L_0x7f94d1ec5600;  alias, 1 drivers
v0x55962c343960_0 .net "i_data_size", 1 0, L_0x55962c3a77b0;  alias, 1 drivers
v0x55962c343a00_0 .net "i_data_we", 0 0, L_0x55962c3a7850;  alias, 1 drivers
v0x55962c343b40_0 .net "i_data_wr_data", 31 0, L_0x55962c3a76f0;  alias, 1 drivers
v0x55962c343c30_0 .net "i_instr_addr", 31 0, L_0x55962c3a18c0;  alias, 1 drivers
v0x55962c343cd0_0 .net "i_instr_req", 0 0, L_0x7f94d1ec50f0;  alias, 1 drivers
v0x55962c343d70_0 .var "o_data_ack", 0 0;
v0x55962c343e10_0 .net "o_data_rd_data", 31 0, v0x55962c342c20_0;  alias, 1 drivers
v0x55962c343eb0_0 .var "o_instr_ack", 0 0;
v0x55962c343f50_0 .net "o_instr_data", 31 0, v0x55962c342b40_0;  alias, 1 drivers
L_0x55962c3a8300 .part L_0x55962c3a18c0, 0, 12;
L_0x55962c3a83d0 .part L_0x55962c3a75f0, 0, 12;
S_0x55962c2f98f0 .scope module, "dp_ram_0" "dp_ram" 21 25, 22 1 0, S_0x55962c2f93e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 12 "i_addr_a";
    .port_info 2 /INPUT 1 "i_we_a";
    .port_info 3 /INPUT 2 "i_size_a";
    .port_info 4 /INPUT 32 "i_din_a";
    .port_info 5 /OUTPUT 32 "o_dout_a";
    .port_info 6 /INPUT 12 "i_addr_b";
    .port_info 7 /INPUT 1 "i_we_b";
    .port_info 8 /INPUT 2 "i_size_b";
    .port_info 9 /INPUT 32 "i_din_b";
    .port_info 10 /OUTPUT 32 "o_dout_b";
P_0x55962c2f9ad0 .param/l "MEM_ADDR_WIDTH" 0 22 3, +C4<00000000000000000000000000001100>;
P_0x55962c2f9b10 .param/l "MEM_DEPTH" 0 22 2, +C4<00000000000000000001000000000000>;
P_0x55962c2f9b50 .param/l "SIZE_BYTE" 1 22 20, C4<00>;
P_0x55962c2f9b90 .param/l "SIZE_HALF_WORD" 1 22 21, C4<01>;
v0x55962c2fa050_0 .var "din_a_sized", 31 0;
v0x55962c2fa150_0 .var "din_b_sized", 31 0;
v0x55962c2fa230_0 .var/2s "i", 31 0;
v0x55962c2fa320_0 .net "i_addr_a", 11 0, L_0x55962c3a8300;  1 drivers
v0x55962c2fa400_0 .net "i_addr_b", 11 0, L_0x55962c3a83d0;  1 drivers
v0x55962c2fa530_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
o0x7f94d1f758f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55962c2fa5d0_0 .net "i_din_a", 31 0, o0x7f94d1f758f8;  0 drivers
v0x55962c2fa6b0_0 .net "i_din_b", 31 0, L_0x55962c3a76f0;  alias, 1 drivers
o0x7f94d1f75928 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55962c2fa770_0 .net "i_size_a", 1 0, o0x7f94d1f75928;  0 drivers
v0x55962c2fa830_0 .net "i_size_b", 1 0, L_0x55962c3a77b0;  alias, 1 drivers
o0x7f94d1f75958 .functor BUFZ 1, C4<z>; HiZ drive
v0x55962c2fa920_0 .net "i_we_a", 0 0, o0x7f94d1f75958;  0 drivers
v0x55962c2fa9c0_0 .net "i_we_b", 0 0, L_0x55962c3a7850;  alias, 1 drivers
v0x55962c2faa90 .array "mem", 0 4095, 7 0;
v0x55962c342b40_0 .var "o_dout_a", 31 0;
v0x55962c342c20_0 .var "o_dout_b", 31 0;
v0x55962c342d00_0 .var "ram_0", 31 0;
v0x55962c342de0_0 .var "ram_1", 31 0;
v0x55962c342fd0_0 .var "ram_2", 31 0;
v0x55962c3430b0_0 .var "ram_3", 31 0;
v0x55962c343190_0 .var "ram_4", 31 0;
v0x55962c343270_0 .var "ram_5", 31 0;
v0x55962c343350_0 .var "ram_6", 31 0;
v0x55962c343430 .array "temp_mem", 0 1023, 31 0;
v0x55962c2faa90_3 .array/port v0x55962c2faa90, 3;
v0x55962c2faa90_2 .array/port v0x55962c2faa90, 2;
v0x55962c2faa90_1 .array/port v0x55962c2faa90, 1;
v0x55962c2faa90_0 .array/port v0x55962c2faa90, 0;
E_0x55962c2f5aa0/0 .event edge, v0x55962c2faa90_3, v0x55962c2faa90_2, v0x55962c2faa90_1, v0x55962c2faa90_0;
v0x55962c2faa90_7 .array/port v0x55962c2faa90, 7;
v0x55962c2faa90_6 .array/port v0x55962c2faa90, 6;
v0x55962c2faa90_5 .array/port v0x55962c2faa90, 5;
v0x55962c2faa90_4 .array/port v0x55962c2faa90, 4;
E_0x55962c2f5aa0/1 .event edge, v0x55962c2faa90_7, v0x55962c2faa90_6, v0x55962c2faa90_5, v0x55962c2faa90_4;
v0x55962c2faa90_11 .array/port v0x55962c2faa90, 11;
v0x55962c2faa90_10 .array/port v0x55962c2faa90, 10;
v0x55962c2faa90_9 .array/port v0x55962c2faa90, 9;
v0x55962c2faa90_8 .array/port v0x55962c2faa90, 8;
E_0x55962c2f5aa0/2 .event edge, v0x55962c2faa90_11, v0x55962c2faa90_10, v0x55962c2faa90_9, v0x55962c2faa90_8;
v0x55962c2faa90_15 .array/port v0x55962c2faa90, 15;
v0x55962c2faa90_14 .array/port v0x55962c2faa90, 14;
v0x55962c2faa90_13 .array/port v0x55962c2faa90, 13;
v0x55962c2faa90_12 .array/port v0x55962c2faa90, 12;
E_0x55962c2f5aa0/3 .event edge, v0x55962c2faa90_15, v0x55962c2faa90_14, v0x55962c2faa90_13, v0x55962c2faa90_12;
v0x55962c2faa90_19 .array/port v0x55962c2faa90, 19;
v0x55962c2faa90_18 .array/port v0x55962c2faa90, 18;
v0x55962c2faa90_17 .array/port v0x55962c2faa90, 17;
v0x55962c2faa90_16 .array/port v0x55962c2faa90, 16;
E_0x55962c2f5aa0/4 .event edge, v0x55962c2faa90_19, v0x55962c2faa90_18, v0x55962c2faa90_17, v0x55962c2faa90_16;
v0x55962c2faa90_23 .array/port v0x55962c2faa90, 23;
v0x55962c2faa90_22 .array/port v0x55962c2faa90, 22;
v0x55962c2faa90_21 .array/port v0x55962c2faa90, 21;
v0x55962c2faa90_20 .array/port v0x55962c2faa90, 20;
E_0x55962c2f5aa0/5 .event edge, v0x55962c2faa90_23, v0x55962c2faa90_22, v0x55962c2faa90_21, v0x55962c2faa90_20;
v0x55962c2faa90_27 .array/port v0x55962c2faa90, 27;
v0x55962c2faa90_26 .array/port v0x55962c2faa90, 26;
v0x55962c2faa90_25 .array/port v0x55962c2faa90, 25;
v0x55962c2faa90_24 .array/port v0x55962c2faa90, 24;
E_0x55962c2f5aa0/6 .event edge, v0x55962c2faa90_27, v0x55962c2faa90_26, v0x55962c2faa90_25, v0x55962c2faa90_24;
E_0x55962c2f5aa0 .event/or E_0x55962c2f5aa0/0, E_0x55962c2f5aa0/1, E_0x55962c2f5aa0/2, E_0x55962c2f5aa0/3, E_0x55962c2f5aa0/4, E_0x55962c2f5aa0/5, E_0x55962c2f5aa0/6;
E_0x55962c2f9fe0 .event edge, v0x55962c2fa770_0, v0x55962c2fa5d0_0, v0x55962c2f3e30_0, v0x55962c2f4090_0;
S_0x55962c344170 .scope module, "rom_0" "ram" 7 145, 21 1 0, S_0x55962c294040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "i_instr_addr";
    .port_info 2 /OUTPUT 32 "o_instr_data";
    .port_info 3 /INPUT 1 "i_instr_req";
    .port_info 4 /OUTPUT 1 "o_instr_ack";
    .port_info 5 /INPUT 32 "i_data_addr";
    .port_info 6 /OUTPUT 32 "o_data_rd_data";
    .port_info 7 /INPUT 32 "i_data_wr_data";
    .port_info 8 /INPUT 2 "i_data_size";
    .port_info 9 /INPUT 1 "i_data_we";
    .port_info 10 /INPUT 1 "i_data_req";
    .port_info 11 /OUTPUT 1 "o_data_ack";
P_0x55962c344300 .param/l "MEM_ADDR_WIDTH" 0 21 3, +C4<00000000000000000000000000001100>;
P_0x55962c344340 .param/l "MEM_DEPTH" 0 21 2, +C4<00000000000000000001000000000000>;
v0x55962c38e470_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
v0x55962c38e530_0 .net "i_data_addr", 31 0, L_0x55962c3a75f0;  alias, 1 drivers
v0x55962c38e5f0_0 .net "i_data_req", 0 0, L_0x7f94d1ec5600;  alias, 1 drivers
v0x55962c38e6e0_0 .net "i_data_size", 1 0, L_0x55962c3a77b0;  alias, 1 drivers
v0x55962c38e780_0 .net "i_data_we", 0 0, L_0x55962c3a7850;  alias, 1 drivers
v0x55962c38e8b0_0 .net "i_data_wr_data", 31 0, L_0x55962c3a76f0;  alias, 1 drivers
v0x55962c38ea00_0 .net "i_instr_addr", 31 0, L_0x55962c3a18c0;  alias, 1 drivers
v0x55962c38eac0_0 .net "i_instr_req", 0 0, L_0x7f94d1ec50f0;  alias, 1 drivers
v0x55962c38eb60_0 .var "o_data_ack", 0 0;
v0x55962c38ecb0_0 .net "o_data_rd_data", 31 0, v0x55962c38d9e0_0;  alias, 1 drivers
v0x55962c38ed70_0 .var "o_instr_ack", 0 0;
v0x55962c38ee10_0 .net "o_instr_data", 31 0, v0x55962c38d900_0;  alias, 1 drivers
L_0x55962c3a8190 .part L_0x55962c3a18c0, 0, 12;
L_0x55962c3a8230 .part L_0x55962c3a75f0, 0, 12;
S_0x55962c344650 .scope module, "dp_ram_0" "dp_ram" 21 25, 22 1 0, S_0x55962c344170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 12 "i_addr_a";
    .port_info 2 /INPUT 1 "i_we_a";
    .port_info 3 /INPUT 2 "i_size_a";
    .port_info 4 /INPUT 32 "i_din_a";
    .port_info 5 /OUTPUT 32 "o_dout_a";
    .port_info 6 /INPUT 12 "i_addr_b";
    .port_info 7 /INPUT 1 "i_we_b";
    .port_info 8 /INPUT 2 "i_size_b";
    .port_info 9 /INPUT 32 "i_din_b";
    .port_info 10 /OUTPUT 32 "o_dout_b";
P_0x55962c344850 .param/l "MEM_ADDR_WIDTH" 0 22 3, +C4<00000000000000000000000000001100>;
P_0x55962c344890 .param/l "MEM_DEPTH" 0 22 2, +C4<00000000000000000001000000000000>;
P_0x55962c3448d0 .param/l "SIZE_BYTE" 1 22 20, C4<00>;
P_0x55962c344910 .param/l "SIZE_HALF_WORD" 1 22 21, C4<01>;
v0x55962c344e10_0 .var "din_a_sized", 31 0;
v0x55962c344f10_0 .var "din_b_sized", 31 0;
v0x55962c344ff0_0 .var/2s "i", 31 0;
v0x55962c3450e0_0 .net "i_addr_a", 11 0, L_0x55962c3a8190;  1 drivers
v0x55962c3451c0_0 .net "i_addr_b", 11 0, L_0x55962c3a8230;  1 drivers
v0x55962c3452f0_0 .net "i_clk", 0 0, o0x7f94d1f70228;  alias, 0 drivers
o0x7f94d1f450d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55962c345390_0 .net "i_din_a", 31 0, o0x7f94d1f450d8;  0 drivers
v0x55962c345470_0 .net "i_din_b", 31 0, L_0x55962c3a76f0;  alias, 1 drivers
o0x7f94d1f45108 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55962c345530_0 .net "i_size_a", 1 0, o0x7f94d1f45108;  0 drivers
v0x55962c345610_0 .net "i_size_b", 1 0, L_0x55962c3a77b0;  alias, 1 drivers
o0x7f94d1f45138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55962c3456d0_0 .net "i_we_a", 0 0, o0x7f94d1f45138;  0 drivers
v0x55962c345790_0 .net "i_we_b", 0 0, L_0x55962c3a7850;  alias, 1 drivers
v0x55962c345830 .array "mem", 0 4095, 7 0;
v0x55962c38d900_0 .var "o_dout_a", 31 0;
v0x55962c38d9e0_0 .var "o_dout_b", 31 0;
v0x55962c38dac0_0 .var "ram_0", 31 0;
v0x55962c38dba0_0 .var "ram_1", 31 0;
v0x55962c38dd90_0 .var "ram_2", 31 0;
v0x55962c38de70_0 .var "ram_3", 31 0;
v0x55962c38df50_0 .var "ram_4", 31 0;
v0x55962c38e030_0 .var "ram_5", 31 0;
v0x55962c38e110_0 .var "ram_6", 31 0;
v0x55962c38e1f0 .array "temp_mem", 0 1023, 31 0;
v0x55962c345830_3 .array/port v0x55962c345830, 3;
v0x55962c345830_2 .array/port v0x55962c345830, 2;
v0x55962c345830_1 .array/port v0x55962c345830, 1;
v0x55962c345830_0 .array/port v0x55962c345830, 0;
E_0x55962c344c70/0 .event edge, v0x55962c345830_3, v0x55962c345830_2, v0x55962c345830_1, v0x55962c345830_0;
v0x55962c345830_7 .array/port v0x55962c345830, 7;
v0x55962c345830_6 .array/port v0x55962c345830, 6;
v0x55962c345830_5 .array/port v0x55962c345830, 5;
v0x55962c345830_4 .array/port v0x55962c345830, 4;
E_0x55962c344c70/1 .event edge, v0x55962c345830_7, v0x55962c345830_6, v0x55962c345830_5, v0x55962c345830_4;
v0x55962c345830_11 .array/port v0x55962c345830, 11;
v0x55962c345830_10 .array/port v0x55962c345830, 10;
v0x55962c345830_9 .array/port v0x55962c345830, 9;
v0x55962c345830_8 .array/port v0x55962c345830, 8;
E_0x55962c344c70/2 .event edge, v0x55962c345830_11, v0x55962c345830_10, v0x55962c345830_9, v0x55962c345830_8;
v0x55962c345830_15 .array/port v0x55962c345830, 15;
v0x55962c345830_14 .array/port v0x55962c345830, 14;
v0x55962c345830_13 .array/port v0x55962c345830, 13;
v0x55962c345830_12 .array/port v0x55962c345830, 12;
E_0x55962c344c70/3 .event edge, v0x55962c345830_15, v0x55962c345830_14, v0x55962c345830_13, v0x55962c345830_12;
v0x55962c345830_19 .array/port v0x55962c345830, 19;
v0x55962c345830_18 .array/port v0x55962c345830, 18;
v0x55962c345830_17 .array/port v0x55962c345830, 17;
v0x55962c345830_16 .array/port v0x55962c345830, 16;
E_0x55962c344c70/4 .event edge, v0x55962c345830_19, v0x55962c345830_18, v0x55962c345830_17, v0x55962c345830_16;
v0x55962c345830_23 .array/port v0x55962c345830, 23;
v0x55962c345830_22 .array/port v0x55962c345830, 22;
v0x55962c345830_21 .array/port v0x55962c345830, 21;
v0x55962c345830_20 .array/port v0x55962c345830, 20;
E_0x55962c344c70/5 .event edge, v0x55962c345830_23, v0x55962c345830_22, v0x55962c345830_21, v0x55962c345830_20;
v0x55962c345830_27 .array/port v0x55962c345830, 27;
v0x55962c345830_26 .array/port v0x55962c345830, 26;
v0x55962c345830_25 .array/port v0x55962c345830, 25;
v0x55962c345830_24 .array/port v0x55962c345830, 24;
E_0x55962c344c70/6 .event edge, v0x55962c345830_27, v0x55962c345830_26, v0x55962c345830_25, v0x55962c345830_24;
E_0x55962c344c70 .event/or E_0x55962c344c70/0, E_0x55962c344c70/1, E_0x55962c344c70/2, E_0x55962c344c70/3, E_0x55962c344c70/4, E_0x55962c344c70/5, E_0x55962c344c70/6;
E_0x55962c344da0 .event edge, v0x55962c345530_0, v0x55962c345390_0, v0x55962c2f3e30_0, v0x55962c2f4090_0;
    .scope S_0x55962c2eee70;
T_0 ;
    %wait E_0x55962c2ea170;
    %load/vec4 v0x55962c2ef470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55962c2ef510_0;
    %assign/vec4 v0x55962c2ef640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55962c2ef3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55962c2ef2c0_0;
    %assign/vec4 v0x55962c2ef640_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55962c2ef640_0;
    %assign/vec4 v0x55962c2ef640_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55962c2eea70;
T_1 ;
    %wait E_0x55962c2ea170;
    %load/vec4 v0x55962c2efe10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55962c2effe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55962c2efa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55962c2efb90_0;
    %assign/vec4 v0x55962c2effe0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55962c2efeb0_0;
    %assign/vec4 v0x55962c2effe0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55962c2e4c80;
T_2 ;
Ewait_0 .event/or E_0x55962c2e2670, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e67a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e6860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e6600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55962c2e66c0_0, 0, 3;
    %load/vec4 v0x55962c2e6250_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e67a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e6860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e6600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55962c2e66c0_0, 0, 3;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e6860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55962c2e66c0_0, 0, 3;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e6860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55962c2e66c0_0, 0, 3;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e67a0_0, 0, 1;
    %load/vec4 v0x55962c2ddcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %jmp T_2.14;
T_2.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %jmp T_2.14;
T_2.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e6860_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55962c2e66c0_0, 0, 3;
    %load/vec4 v0x55962c2ddcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e6600_0, 0, 1;
    %jmp T_2.21;
T_2.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %jmp T_2.21;
T_2.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %jmp T_2.21;
T_2.17 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %jmp T_2.21;
T_2.18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e6600_0, 0, 1;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55962c2e6520_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e6600_0, 0, 1;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e6860_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55962c2e66c0_0, 0, 3;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e6860_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55962c2e66c0_0, 0, 3;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e6860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55962c2e66c0_0, 0, 3;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e6860_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55962c2e66c0_0, 0, 3;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55962c2e6a60;
T_3 ;
Ewait_1 .event/or E_0x55962c2e7530, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
    %load/vec4 v0x55962c2e8ae0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x55962c2e8950_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x55962c2e8950_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x55962c2e9aa0_0;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x55962c2e90b0_0;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
T_3.11 ;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x55962c2e9640_0;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x55962c2e90b0_0;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x55962c2e8ef0_0;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x55962c2e90b0_0;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x55962c2e9270_0;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x55962c2e9800_0;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x55962c2e9800_0;
    %store/vec4 v0x55962c2e98e0_0, 0, 32;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55962c2e9ca0;
T_4 ;
    %wait E_0x55962c2ea170;
    %load/vec4 v0x55962c2eb060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55962c2eaa90_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55962c2eaa90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55962c2eaa90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2ed0c0, 0, 4;
    %load/vec4 v0x55962c2eaa90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55962c2eaa90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55962c2eae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55962c2eaca0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55962c2eaca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2ed0c0, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x55962c2ead80_0;
    %load/vec4 v0x55962c2eaca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2ed0c0, 0, 4;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55962c2eaca0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55962c2ed0c0, 4;
    %load/vec4 v0x55962c2eaca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2ed0c0, 0, 4;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55962c2e9ca0;
T_5 ;
Ewait_2 .event/or E_0x55962c2e7440, E_0x0;
    %wait Ewait_2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2eb2b0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2eb390_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ebd30_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec8e0_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ecb80_0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ecc60_0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ecd40_0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ece20_0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ecf00_0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ecfe0_0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2eb470_0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2eb550_0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2eb630_0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2eb710_0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2eb7f0_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2eb8d0_0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2eb9b0_0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2eba90_0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ebb70_0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ebc50_0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec020_0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec100_0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec1e0_0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec2c0_0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec3a0_0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec480_0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec560_0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec640_0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec720_0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec800_0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ec9c0_0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2ed0c0, 4;
    %store/vec4 v0x55962c2ecaa0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55962c2df2d0;
T_6 ;
Ewait_3 .event/or E_0x55962c2e0700, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55962c2e0960_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55962c2e0780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.9;
T_6.2 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.9;
T_6.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.9;
T_6.4 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55962c2e0960_0;
    %cmpi/e 51, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0x55962c2e0960_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x55962c2e0780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.21;
T_6.12 ;
    %load/vec4 v0x55962c2e0960_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_6.22, 4;
    %load/vec4 v0x55962c2e0880_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v0x55962c2e0880_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.26, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.27;
T_6.26 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
T_6.27 ;
T_6.25 ;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
T_6.23 ;
    %jmp T_6.21;
T_6.13 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.21;
T_6.14 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.21;
T_6.15 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.21;
T_6.16 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.21;
T_6.17 ;
    %load/vec4 v0x55962c2e0880_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.29;
T_6.28 ;
    %load/vec4 v0x55962c2e0880_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_6.30, 4;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.31;
T_6.30 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
T_6.31 ;
T_6.29 ;
    %jmp T_6.21;
T_6.18 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.21;
T_6.19 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
    %jmp T_6.21;
T_6.21 ;
    %pop/vec4 1;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55962c2e0a50_0, 0, 5;
T_6.11 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55962c2e1f00;
T_7 ;
Ewait_4 .event/or E_0x55962c2e2720, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55962c2e2c50_0, 0, 2;
    %load/vec4 v0x55962c2e2790_0;
    %pushi/vec4 111, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55962c2e2790_0;
    %pushi/vec4 55, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55962c2e2790_0;
    %pushi/vec4 23, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55962c2e2b40_0;
    %load/vec4 v0x55962c2e2a60_0;
    %load/vec4 v0x55962c2e28c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55962c2e2c50_0, 0, 2;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55962c2e2c50_0, 0, 2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55962c2e2c50_0, 0, 2;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55962c2e1f00;
T_8 ;
Ewait_5 .event/or E_0x55962c2e26b0, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55962c2e2d30_0, 0, 2;
    %load/vec4 v0x55962c2e2790_0;
    %cmpi/e 51, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0x55962c2e2790_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55962c2e2790_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55962c2e2b40_0;
    %load/vec4 v0x55962c2e2a60_0;
    %load/vec4 v0x55962c2e29a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55962c2e2d30_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55962c2e2d30_0, 0, 2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55962c2e2d30_0, 0, 2;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55962c2dded0;
T_9 ;
Ewait_6 .event/or E_0x55962c2de8d0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x55962c2dedf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %load/vec4 v0x55962c2deed0_0;
    %load/vec4 v0x55962c2defb0_0;
    %add;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v0x55962c2deed0_0;
    %load/vec4 v0x55962c2defb0_0;
    %add;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v0x55962c2deed0_0;
    %load/vec4 v0x55962c2defb0_0;
    %and;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v0x55962c2deed0_0;
    %load/vec4 v0x55962c2defb0_0;
    %or;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v0x55962c2deed0_0;
    %load/vec4 v0x55962c2defb0_0;
    %xor;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v0x55962c2deed0_0;
    %ix/getv 4, v0x55962c2defb0_0;
    %shiftl 4;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v0x55962c2deed0_0;
    %ix/getv 4, v0x55962c2defb0_0;
    %shiftr 4;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v0x55962c2deed0_0;
    %ix/getv 4, v0x55962c2defb0_0;
    %shiftr/s 4;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v0x55962c2deed0_0;
    %load/vec4 v0x55962c2defb0_0;
    %sub;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v0x55962c2deed0_0;
    %load/vec4 v0x55962c2defb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v0x55962c2deed0_0;
    %load/vec4 v0x55962c2defb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %store/vec4 v0x55962c2df090_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55962c2e0bd0;
T_10 ;
Ewait_7 .event/or E_0x55962c2e1640, E_0x0;
    %wait Ewait_7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55962c2e1cd0_0, 0, 32;
    %load/vec4 v0x55962c2e1970_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %load/vec4 v0x55962c2e1a60_0;
    %load/vec4 v0x55962c2e18a0_0;
    %add;
    %store/vec4 v0x55962c2e1cd0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x55962c2e17d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %load/vec4 v0x55962c2e1b70_0;
    %load/vec4 v0x55962c2e18a0_0;
    %add;
    %store/vec4 v0x55962c2e1cd0_0, 0, 32;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
T_10.6 ;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55962c2e1a60_0;
    %load/vec4 v0x55962c2e18a0_0;
    %add;
    %store/vec4 v0x55962c2e1cd0_0, 0, 32;
    %load/vec4 v0x55962c2e17d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %jmp T_10.14;
T_10.7 ;
    %load/vec4 v0x55962c2e16e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.16, 8;
T_10.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.16, 8;
 ; End of false expr.
    %blend;
T_10.16;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %jmp T_10.14;
T_10.8 ;
    %load/vec4 v0x55962c2e16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %jmp T_10.14;
T_10.9 ;
    %load/vec4 v0x55962c2e16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %jmp T_10.14;
T_10.10 ;
    %load/vec4 v0x55962c2e16e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.22, 8;
T_10.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.22, 8;
 ; End of false expr.
    %blend;
T_10.22;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %jmp T_10.14;
T_10.11 ;
    %load/vec4 v0x55962c2e16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.24, 8;
T_10.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.24, 8;
 ; End of false expr.
    %blend;
T_10.24;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %jmp T_10.14;
T_10.12 ;
    %load/vec4 v0x55962c2e16e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.26, 8;
T_10.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.26, 8;
 ; End of false expr.
    %blend;
T_10.26;
    %store/vec4 v0x55962c2e1c30_0, 0, 1;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55962c2dd730;
T_11 ;
    %wait E_0x55962c2dde60;
    %load/vec4 v0x55962c2e3210_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55962c2e39a0_0;
    %store/vec4 v0x55962c2e33a0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55962c2e3780_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x55962c2e3820_0;
    %store/vec4 v0x55962c2e33a0_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55962c2e3b70_0;
    %store/vec4 v0x55962c2e33a0_0, 0, 32;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55962c2dd730;
T_12 ;
    %wait E_0x55962c2dddf0;
    %load/vec4 v0x55962c2e32b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55962c2e39a0_0;
    %store/vec4 v0x55962c2e4310_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55962c2e3780_0;
    %cmpi/e 51, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0x55962c2e3780_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55962c2e3780_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x55962c2e3e30_0;
    %store/vec4 v0x55962c2e4310_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55962c2e36e0_0;
    %store/vec4 v0x55962c2e4310_0, 0, 32;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55962c2dd730;
T_13 ;
    %wait E_0x55962c2ddd60;
    %load/vec4 v0x55962c2e3780_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55962c2e36e0_0;
    %store/vec4 v0x55962c2e3060_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55962c2e3780_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x55962c2e3530_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x55962c2e3530_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x55962c2e4310_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c2e3060_0, 0, 32;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x55962c2e4310_0;
    %store/vec4 v0x55962c2e3060_0, 0, 32;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55962c2e4310_0;
    %store/vec4 v0x55962c2e3060_0, 0, 32;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55962c2f0430;
T_14 ;
    %wait E_0x55962c2f0bc0;
    %load/vec4 v0x55962c2f0ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %load/vec4 v0x55962c2f0c20_0;
    %store/vec4 v0x55962c2f0d20_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x55962c2f0fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55962c2f0c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c2f0d20_0, 0, 32;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x55962c2f0c20_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x55962c2f0d20_0, 0, 32;
T_14.6 ;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x55962c2f0fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55962c2f0c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c2f0d20_0, 0, 32;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v0x55962c2f0c20_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x55962c2f0d20_0, 0, 32;
T_14.8 ;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x55962c2f0c20_0;
    %store/vec4 v0x55962c2f0d20_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55962c2f0430;
T_15 ;
    %wait E_0x55962c2ef120;
    %load/vec4 v0x55962c2f12a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v0x55962c2f0e00_0;
    %store/vec4 v0x55962c2f1460_0, 0, 32;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x55962c2f0e00_0;
    %store/vec4 v0x55962c2f1460_0, 0, 32;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x55962c2f0d20_0;
    %store/vec4 v0x55962c2f1460_0, 0, 32;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x55962c2f1380_0;
    %store/vec4 v0x55962c2f1460_0, 0, 32;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x55962c2f11c0_0;
    %store/vec4 v0x55962c2f1460_0, 0, 32;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55962c2943d0;
T_16 ;
    %wait E_0x55962c2ea170;
    %load/vec4 v0x55962c2f32b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55962c2f3560_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55962c2f3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55962c2f3560_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55962c2f4660_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f3560_0, 4, 5;
    %load/vec4 v0x55962c2f38d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f3560_0, 4, 5;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55962c2943d0;
T_17 ;
    %wait E_0x55962c2ea170;
    %load/vec4 v0x55962c2f32b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 168;
    %assign/vec4 v0x55962c2f2a40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55962c2f3640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 168;
    %assign/vec4 v0x55962c2f2a40_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55962c2f3560_0;
    %parti/u 32, 32, 32;
    %ix/load 4, 136, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f43d0_0;
    %ix/load 4, 129, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f4810_0;
    %ix/load 4, 124, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f2ca0_0;
    %ix/load 4, 121, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f4a10_0;
    %ix/load 4, 116, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f4b90_0;
    %ix/load 4, 111, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f2d40_0;
    %ix/load 4, 104, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f37c0_0;
    %ix/load 4, 72, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f3ac0_0;
    %ix/load 4, 71, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f4970_0;
    %ix/load 4, 70, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f39b0_0;
    %ix/load 4, 67, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f23f0_0;
    %ix/load 4, 65, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f2610_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f4ad0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
    %load/vec4 v0x55962c2f4c50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f2a40_0, 4, 5;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55962c2943d0;
T_18 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2f2290_0;
    %pushi/vec4 2147483656, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55962c2f2a40_0;
    %parti/u 5, 131, 32;
    %pushi/vec4 8, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x55962c2f4e40_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x55962c2f2700_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %assign/vec4 v0x55962c2f2700_0, 0;
    %load/vec4 v0x55962c2f2290_0;
    %pushi/vec4 2147483656, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55962c2f2a40_0;
    %parti/u 5, 131, 32;
    %pushi/vec4 8, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55962c2f27e0_0, 0;
    %load/vec4 v0x55962c2f2290_0;
    %pushi/vec4 2147483656, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55962c2f2a40_0;
    %parti/u 5, 131, 32;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55962c2f28a0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55962c2943d0;
T_19 ;
    %wait E_0x55962c2ea170;
    %load/vec4 v0x55962c2f32b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 109;
    %assign/vec4 v0x55962c2f4d60_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55962c2f2a40_0;
    %parti/u 32, 136, 32;
    %addi 4, 0, 32;
    %ix/load 4, 77, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f4d60_0, 4, 5;
    %load/vec4 v0x55962c2f2a40_0;
    %parti/u 5, 124, 32;
    %ix/load 4, 72, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f4d60_0, 4, 5;
    %load/vec4 v0x55962c2f2a40_0;
    %parti/u 32, 72, 32;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f4d60_0, 4, 5;
    %load/vec4 v0x55962c2f2290_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f4d60_0, 4, 5;
    %load/vec4 v0x55962c2f2a40_0;
    %parti/u 1, 70, 32;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f4d60_0, 4, 5;
    %load/vec4 v0x55962c2f2a40_0;
    %parti/u 3, 67, 32;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f4d60_0, 4, 5;
    %load/vec4 v0x55962c2f2a40_0;
    %parti/u 2, 65, 32;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f4d60_0, 4, 5;
    %load/vec4 v0x55962c2f2a40_0;
    %parti/u 1, 64, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55962c2f4d60_0, 4, 5;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55962c344650;
T_20 ;
    %vpi_call/w 22 28 "$readmemh", "/home/pjy-wsl/riscv_core/software/echo/echo.hex", v0x55962c38e1f0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55962c344ff0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x55962c344ff0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_20.1, 5;
    %ix/getv/s 4, v0x55962c344ff0_0;
    %load/vec4a v0x55962c38e1f0, 4;
    %split/vec4 8;
    %load/vec4 v0x55962c344ff0_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x55962c345830, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x55962c344ff0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55962c345830, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x55962c344ff0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55962c345830, 4, 0;
    %load/vec4 v0x55962c344ff0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55962c345830, 4, 0;
    %load/vec4 v0x55962c344ff0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55962c344ff0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0x55962c344650;
T_21 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55962c38d900_0, 0;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55962c38d9e0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55962c344650;
T_22 ;
    %wait E_0x55962c344da0;
    %load/vec4 v0x55962c345530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %load/vec4 v0x55962c345390_0;
    %store/vec4 v0x55962c344e10_0, 0, 32;
    %jmp T_22.3;
T_22.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55962c345390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c344e10_0, 0, 32;
    %jmp T_22.3;
T_22.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55962c345390_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c344e10_0, 0, 32;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55962c345610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %load/vec4 v0x55962c345470_0;
    %store/vec4 v0x55962c344f10_0, 0, 32;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55962c345470_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c344f10_0, 0, 32;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55962c345470_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c344f10_0, 0, 32;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55962c344650;
T_23 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c3456d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x55962c345530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %load/vec4 v0x55962c345390_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c345390_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c345390_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c345390_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x55962c345390_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %jmp T_23.5;
T_23.3 ;
    %load/vec4 v0x55962c345390_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c345390_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %load/vec4 v0x55962c3450e0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
T_23.1 ;
    %load/vec4 v0x55962c345790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x55962c345610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %load/vec4 v0x55962c345470_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c345470_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c345470_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c345470_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %jmp T_23.11;
T_23.8 ;
    %load/vec4 v0x55962c345470_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %jmp T_23.11;
T_23.9 ;
    %load/vec4 v0x55962c345470_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c345470_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %jmp T_23.11;
T_23.11 ;
    %pop/vec4 1;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55962c345830, 4;
    %load/vec4 v0x55962c3451c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c345830, 0, 4;
T_23.7 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55962c344650;
T_24 ;
Ewait_8 .event/or E_0x55962c344c70, E_0x0;
    %wait Ewait_8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c38dac0_0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c38dba0_0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c38dd90_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c38de70_0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c38df50_0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c38e030_0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c345830, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c38e110_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55962c344170;
T_25 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c38eac0_0;
    %assign/vec4 v0x55962c38ed70_0, 0;
    %load/vec4 v0x55962c38e5f0_0;
    %assign/vec4 v0x55962c38eb60_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55962c2f98f0;
T_26 ;
    %vpi_call/w 22 28 "$readmemh", "/home/pjy-wsl/riscv_core/software/echo/echo.hex", v0x55962c343430 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55962c2fa230_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x55962c2fa230_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_26.1, 5;
    %ix/getv/s 4, v0x55962c2fa230_0;
    %load/vec4a v0x55962c343430, 4;
    %split/vec4 8;
    %load/vec4 v0x55962c2fa230_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x55962c2faa90, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x55962c2fa230_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55962c2faa90, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x55962c2fa230_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55962c2faa90, 4, 0;
    %load/vec4 v0x55962c2fa230_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55962c2faa90, 4, 0;
    %load/vec4 v0x55962c2fa230_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55962c2fa230_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .thread T_26;
    .scope S_0x55962c2f98f0;
T_27 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55962c342b40_0, 0;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55962c342c20_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55962c2f98f0;
T_28 ;
    %wait E_0x55962c2f9fe0;
    %load/vec4 v0x55962c2fa770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %load/vec4 v0x55962c2fa5d0_0;
    %store/vec4 v0x55962c2fa050_0, 0, 32;
    %jmp T_28.3;
T_28.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55962c2fa5d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c2fa050_0, 0, 32;
    %jmp T_28.3;
T_28.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55962c2fa5d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c2fa050_0, 0, 32;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55962c2fa830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %load/vec4 v0x55962c2fa6b0_0;
    %store/vec4 v0x55962c2fa150_0, 0, 32;
    %jmp T_28.7;
T_28.4 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55962c2fa6b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c2fa150_0, 0, 32;
    %jmp T_28.7;
T_28.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55962c2fa6b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c2fa150_0, 0, 32;
    %jmp T_28.7;
T_28.7 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55962c2f98f0;
T_29 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2fa920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x55962c2fa770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %load/vec4 v0x55962c2fa5d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa5d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa5d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa5d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %jmp T_29.5;
T_29.2 ;
    %load/vec4 v0x55962c2fa5d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %jmp T_29.5;
T_29.3 ;
    %load/vec4 v0x55962c2fa5d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa5d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %load/vec4 v0x55962c2fa320_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
T_29.1 ;
    %load/vec4 v0x55962c2fa9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x55962c2fa830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %load/vec4 v0x55962c2fa6b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa6b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa6b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa6b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %jmp T_29.11;
T_29.8 ;
    %load/vec4 v0x55962c2fa6b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %jmp T_29.11;
T_29.9 ;
    %load/vec4 v0x55962c2fa6b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa6b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55962c2faa90, 4;
    %load/vec4 v0x55962c2fa400_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55962c2faa90, 0, 4;
T_29.7 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55962c2f98f0;
T_30 ;
Ewait_9 .event/or E_0x55962c2f5aa0, E_0x0;
    %wait Ewait_9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c342d00_0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c342de0_0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c342fd0_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c3430b0_0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c343190_0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c343270_0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55962c2faa90, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c343350_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55962c2f93e0;
T_31 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c343cd0_0;
    %assign/vec4 v0x55962c343eb0_0, 0;
    %load/vec4 v0x55962c343860_0;
    %assign/vec4 v0x55962c343d70_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55962c2f6fd0;
T_32 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55962c2f8690_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55962c2f7f80_0, 0, 32;
    %end;
    .thread T_32, $init;
    .scope S_0x55962c2f6fd0;
T_33 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2f8460_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55962c2f85d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55962c2f8770_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x55962c2f7ea0_0;
    %addi 1, 0, 3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %assign/vec4 v0x55962c2f7ea0_0, 0;
    %load/vec4 v0x55962c2f8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55962c2f7d20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55962c2f8290_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x55962c2f8120_0;
    %nor/r;
    %load/vec4 v0x55962c2f8770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x55962c2f8290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55962c2f8290_0, 0;
    %load/vec4 v0x55962c2f7d20_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55962c2f7d20_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x55962c2f85d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55962c2f8060_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55962c2f8290_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55962c2f7d20_0, 0;
T_33.6 ;
T_33.5 ;
T_33.3 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55962c2f55e0;
T_34 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2f6d50_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55962c2f6970_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55962c2f6e10_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0x55962c2f65b0_0;
    %addi 1, 0, 3;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %assign/vec4 v0x55962c2f65b0_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55962c2f55e0;
T_35 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2f6970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55962c2f6430_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55962c2f6d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55962c2f6430_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x55962c2f6e10_0;
    %load/vec4 v0x55962c2f6a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x55962c2f6430_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55962c2f6430_0, 0;
T_35.4 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55962c2f55e0;
T_36 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2f6bd0_0;
    %load/vec4 v0x55962c2f6a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x55962c2f6c90_0;
    %load/vec4 v0x55962c2f6af0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55962c2f6af0_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55962c2f55e0;
T_37 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2f6970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55962c2f68b0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55962c2f6430_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55962c2f6e10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55962c2f68b0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x55962c2f6770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55962c2f68b0_0, 0;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55962c2f51b0;
T_38 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2f8ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x55962c2f9290_0;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %assign/vec4 v0x55962c2f91f0_0, 0;
    %load/vec4 v0x55962c2f8ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_38.3, 8;
T_38.2 ; End of true expr.
    %load/vec4 v0x55962c2f8fe0_0;
    %jmp/0 T_38.3, 8;
 ; End of false expr.
    %blend;
T_38.3;
    %assign/vec4 v0x55962c2f9080_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55962c294040;
T_39 ;
    %wait E_0x55962c2ea170;
    %load/vec4 v0x55962c3900f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55962c3902d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55962c38f340_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55962c390230_0;
    %assign/vec4 v0x55962c3902d0_0, 0;
    %load/vec4 v0x55962c38f2a0_0;
    %assign/vec4 v0x55962c38f340_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55962c294040;
T_40 ;
    %wait E_0x55962c2da7b0;
    %load/vec4 v0x55962c3902d0_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %load/vec4 v0x55962c390a60_0;
    %store/vec4 v0x55962c3903b0_0, 0, 32;
    %load/vec4 v0x55962c3909c0_0;
    %store/vec4 v0x55962c390190_0, 0, 1;
    %jmp T_40.3;
T_40.0 ;
    %load/vec4 v0x55962c390a60_0;
    %store/vec4 v0x55962c3903b0_0, 0, 32;
    %load/vec4 v0x55962c3909c0_0;
    %store/vec4 v0x55962c390190_0, 0, 1;
    %jmp T_40.3;
T_40.1 ;
    %load/vec4 v0x55962c390740_0;
    %store/vec4 v0x55962c3903b0_0, 0, 32;
    %load/vec4 v0x55962c3906a0_0;
    %store/vec4 v0x55962c390190_0, 0, 1;
    %jmp T_40.3;
T_40.3 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55962c294040;
T_41 ;
    %wait E_0x55962c20eb50;
    %load/vec4 v0x55962c38f340_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %load/vec4 v0x55962c3908d0_0;
    %store/vec4 v0x55962c38fa20_0, 0, 32;
    %load/vec4 v0x55962c390830_0;
    %store/vec4 v0x55962c38f200_0, 0, 1;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0x55962c3908d0_0;
    %store/vec4 v0x55962c38fa20_0, 0, 32;
    %load/vec4 v0x55962c390830_0;
    %store/vec4 v0x55962c38f200_0, 0, 1;
    %jmp T_41.4;
T_41.1 ;
    %load/vec4 v0x55962c3905b0_0;
    %store/vec4 v0x55962c38fa20_0, 0, 32;
    %load/vec4 v0x55962c390510_0;
    %store/vec4 v0x55962c38f200_0, 0, 1;
    %jmp T_41.4;
T_41.2 ;
    %load/vec4 v0x55962c38f340_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55962c38fa20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55962c38f200_0, 0, 1;
    %jmp T_41.8;
T_41.5 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x55962c38f930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55962c38f4f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c38fa20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c38f200_0, 0, 1;
    %jmp T_41.8;
T_41.6 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55962c38f7d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55962c38fa20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55962c38f200_0, 0, 1;
    %jmp T_41.8;
T_41.8 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55962c293d40;
T_42 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55962c2dc3b0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55962c2dbc50_0, 0, 32;
    %end;
    .thread T_42, $init;
    .scope S_0x55962c293d40;
T_43 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2dc180_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55962c2dc2f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55962c2dc490_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0x55962c2dbb90_0;
    %addi 1, 0, 3;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %assign/vec4 v0x55962c2dbb90_0, 0;
    %load/vec4 v0x55962c2dc180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55962c2dba10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55962c2dbf90_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x55962c2dbe10_0;
    %nor/r;
    %load/vec4 v0x55962c2dc490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x55962c2dbf90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55962c2dbf90_0, 0;
    %load/vec4 v0x55962c2dba10_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55962c2dba10_0, 0;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x55962c2dc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55962c2dbd30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55962c2dbf90_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55962c2dba10_0, 0;
T_43.6 ;
T_43.5 ;
T_43.3 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55962c293730;
T_44 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c20cfa0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55962c21a040_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55962c20d060_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0x55962c220d20_0;
    %addi 1, 0, 3;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %assign/vec4 v0x55962c220d20_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55962c293730;
T_45 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c21a040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55962c220b80_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55962c20cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55962c220b80_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x55962c20d060_0;
    %load/vec4 v0x55962c21a100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %load/vec4 v0x55962c220b80_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55962c220b80_0, 0;
T_45.4 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55962c293730;
T_46 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c20ce20_0;
    %load/vec4 v0x55962c21a100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x55962c20cee0_0;
    %load/vec4 v0x55962c21a1c0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55962c21a1c0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55962c293730;
T_47 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c21a040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55962c219e70_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55962c220b80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55962c20d060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55962c219e70_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x55962c220ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55962c219e70_0, 0;
T_47.4 ;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55962c293360;
T_48 ;
    %wait E_0x55962c128390;
    %load/vec4 v0x55962c2dcba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x55962c2dcf10_0;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %assign/vec4 v0x55962c2dce70_0, 0;
    %load/vec4 v0x55962c2dcba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.3, 8;
T_48.2 ; End of true expr.
    %load/vec4 v0x55962c2dcc90_0;
    %jmp/0 T_48.3, 8;
 ; End of false expr.
    %blend;
T_48.3;
    %assign/vec4 v0x55962c2dcd30_0, 0;
    %jmp T_48;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/echo_integration_testbench.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/uart.v";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/uart_receiver.v";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/uart_transmitter.v";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/core_top.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/core.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/core_ex_stage.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/alu.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/alu_control_unit.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/branch_unit.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/forwarding_unit.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/core_id_stage.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/main_control_unit.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/immediate_generator.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/register_file.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/core_if_stage.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/program_counter.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/core_wb_stage.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/ram.sv";
    "/home/pjy-wsl/riscv_core/sim/uart_sim/../../rtl/dp_ram.sv";
