Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc3s2000-5-fg456

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/dff.vhd" in Library work.
Architecture behavioral of Entity dff is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/count_0to5.vhd" in Library work.
Architecture behavioral of Entity count_0to5 is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/reg.vhd" in Library work.
Architecture behavioral of Entity reg is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/x4_clk_divider.vhd" in Library work.
Architecture behavioral of Entity x4_clk_divider is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/calculator.vhd" in Library work.
Architecture behavioral of Entity calculator is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/seg_clk_divider.vhd" in Library work.
Architecture behavioral of Entity seg_clk_divider is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/shift_register_6bit.vhd" in Library work.
Architecture behavioral of Entity shift_register_6bit is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/seg_controller.vhd" in Library work.
Architecture behavioral of Entity seg_controller is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/led_clock_divider.vhd" in Library work.
Architecture behavioral of Entity led_clock_divider is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/led_decoder.vhd" in Library work.
Architecture behavioral of Entity led_decoder is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/ledcontroller.vhd" in Library work.
Architecture behavioral of Entity ledcontroller is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/digi_timer.vhd" in Library work.
Architecture behavioral of Entity digi_clk is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/gate_controller.vhd" in Library work.
Architecture behavioral of Entity gate_controller is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/keypad_controller.vhd" in Library work.
Architecture behavioral of Entity keypad_controller is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/top_module.vhd" in Library work.
Entity <top_module> compiled.
Entity <top_module> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ledcontroller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <digi_clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gate_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <keypad_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seg_clk_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <led_clock_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <led_decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <calculator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shift_register_6bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seg_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <x4_clk_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <count_0To5> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dff> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_module> in library <work> (Architecture <behavioral>).
Entity <top_module> analyzed. Unit <top_module> generated.

Analyzing Entity <ledcontroller> in library <work> (Architecture <behavioral>).
Entity <ledcontroller> analyzed. Unit <ledcontroller> generated.

Analyzing Entity <led_clock_divider> in library <work> (Architecture <behavioral>).
Entity <led_clock_divider> analyzed. Unit <led_clock_divider> generated.

Analyzing Entity <led_decoder> in library <work> (Architecture <behavioral>).
Entity <led_decoder> analyzed. Unit <led_decoder> generated.

Analyzing Entity <digi_clk> in library <work> (Architecture <behavioral>).
Entity <digi_clk> analyzed. Unit <digi_clk> generated.

Analyzing Entity <gate_controller> in library <work> (Architecture <behavioral>).
Entity <gate_controller> analyzed. Unit <gate_controller> generated.

Analyzing Entity <calculator> in library <work> (Architecture <behavioral>).
Entity <calculator> analyzed. Unit <calculator> generated.

Analyzing Entity <shift_register_6bit> in library <work> (Architecture <behavioral>).
Entity <shift_register_6bit> analyzed. Unit <shift_register_6bit> generated.

Analyzing Entity <reg> in library <work> (Architecture <behavioral>).
Entity <reg> analyzed. Unit <reg> generated.

Analyzing Entity <dff> in library <work> (Architecture <behavioral>).
Entity <dff> analyzed. Unit <dff> generated.

Analyzing Entity <seg_controller> in library <work> (Architecture <behavioral>).
Entity <seg_controller> analyzed. Unit <seg_controller> generated.

Analyzing Entity <count_0To5> in library <work> (Architecture <behavioral>).
Entity <count_0To5> analyzed. Unit <count_0To5> generated.

Analyzing Entity <keypad_controller> in library <work> (Architecture <behavioral>).
Entity <keypad_controller> analyzed. Unit <keypad_controller> generated.

Analyzing Entity <x4_clk_divider> in library <work> (Architecture <behavioral>).
Entity <x4_clk_divider> analyzed. Unit <x4_clk_divider> generated.

Analyzing Entity <seg_clk_divider> in library <work> (Architecture <behavioral>).
Entity <seg_clk_divider> analyzed. Unit <seg_clk_divider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <digi_clk>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/digi_timer.vhd".
WARNING:Xst:1780 - Signal <sec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk>.
    Found 32-bit up counter for signal <count>.
    Found 6-bit up accumulator for signal <min>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
Unit <digi_clk> synthesized.


Synthesizing Unit <seg_clk_divider>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/seg_clk_divider.vhd".
    Found 1-bit register for signal <new_clk>.
    Found 16-bit up counter for signal <cnt_data>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <seg_clk_divider> synthesized.


Synthesizing Unit <led_clock_divider>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/led_clock_divider.vhd".
    Found 1-bit register for signal <dclk>.
    Found 26-bit up counter for signal <cnt_data>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <led_clock_divider> synthesized.


Synthesizing Unit <led_decoder>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/led_decoder.vhd".
    Found 32x24-bit ROM for signal <output$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <led_decoder> synthesized.


Synthesizing Unit <calculator>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/calculator.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator lessequal for signal <number$cmp_le0000> created at line 48.
    Summary:
	inferred   1 Comparator(s).
Unit <calculator> synthesized.


Synthesizing Unit <dff>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/dff.vhd".
    Found 1-bit register for signal <data>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <count_0To5>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/count_0to5.vhd".
    Found 3-bit up counter for signal <cnt_data>.
    Summary:
	inferred   1 Counter(s).
Unit <count_0To5> synthesized.


Synthesizing Unit <x4_clk_divider>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/x4_clk_divider.vhd".
    Found 2-bit up counter for signal <cnt_data>.
    Found 1-bit register for signal <d_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <x4_clk_divider> synthesized.


Synthesizing Unit <ledcontroller>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/ledcontroller.vhd".
WARNING:Xst:646 - Signal <curr_location_inv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ledcontroller> synthesized.


Synthesizing Unit <keypad_controller>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/keypad_controller.vhd".
    Found 4-bit register for signal <key_data_int>.
    Found 4-bit register for signal <key_in_int>.
    Found 1-bit register for signal <key_temp0>.
    Found 1-bit register for signal <key_temp1>.
    Found 1-bit register for signal <key_temp2>.
    Found 1-bit register for signal <key_temp3>.
    Found 4-bit register for signal <scan_cnt>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <keypad_controller> synthesized.


Synthesizing Unit <seg_controller>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/seg_controller.vhd".
    Found 16x8-bit ROM for signal <seg_int>.
    Found 6-bit register for signal <digit>.
    Summary:
	inferred   1 ROM(s).
Unit <seg_controller> synthesized.


Synthesizing Unit <reg>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/reg.vhd".
Unit <reg> synthesized.


Synthesizing Unit <shift_register_6bit>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/shift_register_6bit.vhd".
WARNING:Xst:1780 - Signal <shift_reg5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shift_reg4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <shift_register_6bit> synthesized.


Synthesizing Unit <gate_controller>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/gate_controller.vhd".
WARNING:Xst:1305 - Output <ac_rmv> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <car_num> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <ac_add> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <remove_event> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_event> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <gate_controller> synthesized.


Synthesizing Unit <top_module>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/top_module.vhd".
WARNING:Xst:1306 - Output <de> is never assigned.
WARNING:Xst:1306 - Output <data_out> is never assigned.
WARNING:Xst:647 - Input <dip_switch<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <lcd_clk> is never assigned.
WARNING:Xst:647 - Input <push_button<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <minutes> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <curr_address> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <car_num> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <car_in> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:646 - Signal <ac_rmv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ac_add> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 32x24-bit ROM                                         : 1
# Counters                                             : 6
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 1
 6-bit up accumulator                                  : 1
# Registers                                            : 29
 1-bit register                                        : 25
 4-bit register                                        : 3
 6-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <dig_clk> is unconnected in block <top_module>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <led_clk_div> is unconnected in block <led_ctrl>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <led_dec> is unconnected in block <led_ctrl>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 32x24-bit ROM                                         : 1
# Counters                                             : 6
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 1
 6-bit up accumulator                                  : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <led_dec> of the block <led_decoder> are unconnected in block <ledcontroller>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:2677 - Node <led_clk_div/dclk> of sequential type is unconnected in block <ledcontroller>.

Optimizing unit <top_module> ...

Optimizing unit <digi_clk> ...

Optimizing unit <keypad_controller> ...

Optimizing unit <seg_controller> ...
WARNING:Xst:2677 - Node <dig_clk/min_5> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/min_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/min_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/min_2> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/min_1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/min_0> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_31> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_30> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_29> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_28> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_27> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_26> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_25> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_24> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_23> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_22> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_21> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_20> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_18> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_17> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_19> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_16> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_15> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_14> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_13> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_12> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_11> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_9> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_8> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_10> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_7> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_6> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_5> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_2> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_0> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/count_1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <dig_clk/clk> of sequential type is unconnected in block <top_module>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module.ngr
Top Level Output File Name         : top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 77

Cell Usage :
# BELS                             : 229
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 30
#      LUT2                        : 40
#      LUT3                        : 19
#      LUT3_L                      : 4
#      LUT4                        : 57
#      LUT4_D                      : 3
#      LUT4_L                      : 5
#      MUXCY                       : 30
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 78
#      FDC                         : 43
#      FDCE                        : 23
#      FDP                         : 8
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 5
#      OBUF                        : 42
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s2000fg456-5 

 Number of Slices:                       95  out of  20480     0%  
 Number of Slice Flip Flops:             74  out of  40960     0%  
 Number of 4 input LUTs:                164  out of  40960     0%  
 Number of IOs:                          77
 Number of bonded IOBs:                  48  out of    333    14%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+----------------------------------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)                              | Load  |
----------------------------------------------------+----------------------------------------------------+-------+
gate_ctrl/number_event(gate_ctrl/calc/output<0>11:O)| NONE(*)(gate_ctrl/shift_reg/REG3/reg0[3].reg/data) | 16    |
clk                                                 | BUFGP                                              | 34    |
key_clk_dvd/new_clk                                 | NONE(keypad_cntrller/x4_DVD/cnt_data_1)            | 7     |
keypad_cntrller/x4_DVD/d_clk                        | NONE(keypad_cntrller/scan_cnt_0)                   | 12    |
gate_ctrl/seg_dvd/new_clk                           | NONE(gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_2)| 9     |
----------------------------------------------------+----------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------+----------------------------------------------------+-------+
Control Signal                                    | Buffer(FF name)                                    | Load  |
--------------------------------------------------+----------------------------------------------------+-------+
rst_inv(rst_inv1_INV_0:O)                         | NONE(gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0)| 58    |
gate_ctrl/rst_shift_reg(gate_ctrl/rst_shift_reg:O)| NONE(gate_ctrl/shift_reg/REG0/reg0[0].reg/data)    | 16    |
--------------------------------------------------+----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.411ns (Maximum Frequency: 155.993MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 13.442ns
   Maximum combinational path delay: 8.667ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gate_ctrl/number_event'
  Clock period: 1.547ns (frequency: 646.224MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.547ns (Levels of Logic = 0)
  Source:            gate_ctrl/shift_reg/REG2/reg0[3].reg/data (FF)
  Destination:       gate_ctrl/shift_reg/REG3/reg0[3].reg/data (FF)
  Source Clock:      gate_ctrl/number_event rising
  Destination Clock: gate_ctrl/number_event rising

  Data Path: gate_ctrl/shift_reg/REG2/reg0[3].reg/data to gate_ctrl/shift_reg/REG3/reg0[3].reg/data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.745  gate_ctrl/shift_reg/REG2/reg0[3].reg/data (gate_ctrl/shift_reg/REG2/reg0[3].reg/data)
     FDCE:D                    0.176          gate_ctrl/shift_reg/REG3/reg0[3].reg/data
    ----------------------------------------
    Total                      1.547ns (0.802ns logic, 0.745ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.411ns (frequency: 155.993MHz)
  Total number of paths / destination ports: 830 / 34
-------------------------------------------------------------------------
Delay:               6.411ns (Levels of Logic = 4)
  Source:            key_clk_dvd/cnt_data_6 (FF)
  Destination:       key_clk_dvd/cnt_data_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: key_clk_dvd/cnt_data_6 to key_clk_dvd/cnt_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  key_clk_dvd/cnt_data_6 (key_clk_dvd/cnt_data_6)
     LUT4:I0->O            1   0.479   0.704  key_clk_dvd/cnt_data_cmp_eq0000121 (key_clk_dvd/cnt_data_cmp_eq0000121)
     LUT4:I3->O            2   0.479   0.768  key_clk_dvd/cnt_data_cmp_eq0000135 (key_clk_dvd/new_clk_and0000)
     LUT4_D:I3->O         15   0.479   1.180  key_clk_dvd/cnt_data_cmp_eq0000 (key_clk_dvd/cnt_data_cmp_eq0000)
     LUT2:I1->O            1   0.479   0.000  key_clk_dvd/Mcount_cnt_data_eqn_16 (key_clk_dvd/Mcount_cnt_data_eqn_1)
     FDC:D                     0.176          key_clk_dvd/cnt_data_1
    ----------------------------------------
    Total                      6.411ns (2.718ns logic, 3.693ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'key_clk_dvd/new_clk'
  Clock period: 3.449ns (frequency: 289.948MHz)
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Delay:               3.449ns (Levels of Logic = 1)
  Source:            keypad_cntrller/x4_DVD/cnt_data_0 (FF)
  Destination:       keypad_cntrller/x4_DVD/cnt_data_1 (FF)
  Source Clock:      key_clk_dvd/new_clk rising
  Destination Clock: key_clk_dvd/new_clk rising

  Data Path: keypad_cntrller/x4_DVD/cnt_data_0 to keypad_cntrller/x4_DVD/cnt_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.626   1.074  keypad_cntrller/x4_DVD/cnt_data_0 (keypad_cntrller/x4_DVD/cnt_data_0)
     LUT2:I0->O            2   0.479   0.745  keypad_cntrller/x4_DVD/d_clk_cmp_eq0000_inv1 (keypad_cntrller/x4_DVD/d_clk_cmp_eq0000_inv)
     FDCE:CE                   0.524          keypad_cntrller/x4_DVD/cnt_data_0
    ----------------------------------------
    Total                      3.449ns (1.629ns logic, 1.820ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keypad_cntrller/x4_DVD/d_clk'
  Clock period: 5.254ns (frequency: 190.324MHz)
  Total number of paths / destination ports: 108 / 16
-------------------------------------------------------------------------
Delay:               5.254ns (Levels of Logic = 2)
  Source:            keypad_cntrller/scan_cnt_1 (FF)
  Destination:       keypad_cntrller/key_data_int_3 (FF)
  Source Clock:      keypad_cntrller/x4_DVD/d_clk rising
  Destination Clock: keypad_cntrller/x4_DVD/d_clk rising

  Data Path: keypad_cntrller/scan_cnt_1 to keypad_cntrller/key_data_int_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             10   0.626   1.259  keypad_cntrller/scan_cnt_1 (keypad_cntrller/scan_cnt_1)
     LUT4:I0->O            4   0.479   0.838  keypad_cntrller/key_temp3_cmp_eq00001 (keypad_cntrller/key_temp3_cmp_eq0000)
     LUT3:I2->O            1   0.479   0.681  keypad_cntrller/key_data_int_mux0000<0>2 (keypad_cntrller/key_data_int_mux0000<0>2)
     FDS:S                     0.892          keypad_cntrller/key_data_int_3
    ----------------------------------------
    Total                      5.254ns (2.476ns logic, 2.778ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gate_ctrl/seg_dvd/new_clk'
  Clock period: 2.917ns (frequency: 342.789MHz)
  Total number of paths / destination ports: 25 / 9
-------------------------------------------------------------------------
Delay:               2.917ns (Levels of Logic = 1)
  Source:            gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0 (FF)
  Destination:       gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0 (FF)
  Source Clock:      gate_ctrl/seg_dvd/new_clk rising
  Destination Clock: gate_ctrl/seg_dvd/new_clk rising

  Data Path: gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0 to gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.626   0.955  gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0 (gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0)
     INV:I->O              1   0.479   0.681  gate_ctrl/seg_ctrller/Counter_0to5/Mcount_cnt_data_xor<0>11_INV_0 (gate_ctrl/seg_ctrller/Counter_0to5/Mcount_cnt_data)
     FDC:D                     0.176          gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0
    ----------------------------------------
    Total                      2.917ns (1.281ns logic, 1.636ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'key_clk_dvd/new_clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            key_in<3> (PAD)
  Destination:       keypad_cntrller/key_in_int_3 (FF)
  Destination Clock: key_clk_dvd/new_clk rising

  Data Path: key_in<3> to keypad_cntrller/key_in_int_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  key_in_3_IBUF (key_in_3_IBUF)
     FDP:D                     0.176          keypad_cntrller/key_in_int_3
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gate_ctrl/seg_dvd/new_clk'
  Total number of paths / destination ports: 426 / 13
-------------------------------------------------------------------------
Offset:              13.442ns (Levels of Logic = 6)
  Source:            gate_ctrl/seg_ctrller/digit_5 (FF)
  Destination:       segment<7> (PAD)
  Source Clock:      gate_ctrl/seg_dvd/new_clk rising

  Data Path: gate_ctrl/seg_ctrller/digit_5 to segment<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.626   1.148  gate_ctrl/seg_ctrller/digit_5 (gate_ctrl/seg_ctrller/digit_5)
     LUT3:I0->O            1   0.479   0.704  gate_ctrl/seg_ctrller/display_data<0>2_SW0 (N2)
     LUT4:I3->O            4   0.479   1.074  gate_ctrl/seg_ctrller/display_data<0>2 (gate_ctrl/seg_ctrller/N4)
     LUT2:I0->O            1   0.479   0.704  gate_ctrl/seg_ctrller/display_data<3>0 (gate_ctrl/seg_ctrller/display_data<3>0)
     LUT4:I3->O            7   0.479   1.201  gate_ctrl/seg_ctrller/display_data<3>72 (gate_ctrl/seg_ctrller/display_data<3>)
     LUT4:I0->O            1   0.479   0.681  gate_ctrl/seg_ctrller/Mrom_seg_int51 (segment_5_OBUF)
     OBUF:I->O                 4.909          segment_5_OBUF (segment<5>)
    ----------------------------------------
    Total                     13.442ns (7.930ns logic, 5.512ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'keypad_cntrller/x4_DVD/d_clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.507ns (Levels of Logic = 1)
  Source:            keypad_cntrller/scan_cnt_3 (FF)
  Destination:       key_scan<3> (PAD)
  Source Clock:      keypad_cntrller/x4_DVD/d_clk rising

  Data Path: keypad_cntrller/scan_cnt_3 to key_scan<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             11   0.626   0.972  keypad_cntrller/scan_cnt_3 (keypad_cntrller/scan_cnt_3)
     OBUF:I->O                 4.909          key_scan_3_OBUF (key_scan<3>)
    ----------------------------------------
    Total                      6.507ns (5.535ns logic, 0.972ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gate_ctrl/number_event'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              11.853ns (Levels of Logic = 5)
  Source:            gate_ctrl/shift_reg/REG1/reg0[1].reg/data (FF)
  Destination:       segment<7> (PAD)
  Source Clock:      gate_ctrl/number_event rising

  Data Path: gate_ctrl/shift_reg/REG1/reg0[1].reg/data to segment<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.804  gate_ctrl/shift_reg/REG1/reg0[1].reg/data (gate_ctrl/shift_reg/REG1/reg0[1].reg/data)
     LUT4:I2->O            1   0.479   0.976  gate_ctrl/seg_ctrller/display_data<1>38 (gate_ctrl/seg_ctrller/display_data<1>38)
     LUT4:I0->O            1   0.479   0.740  gate_ctrl/seg_ctrller/display_data<1>72_SW0 (N24)
     LUT4:I2->O            7   0.479   1.201  gate_ctrl/seg_ctrller/display_data<1>72 (gate_ctrl/seg_ctrller/display_data<1>)
     LUT4:I0->O            1   0.479   0.681  gate_ctrl/seg_ctrller/Mrom_seg_int71 (segment_7_OBUF)
     OBUF:I->O                 4.909          segment_7_OBUF (segment<7>)
    ----------------------------------------
    Total                     11.853ns (7.451ns logic, 4.402ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               8.667ns (Levels of Logic = 3)
  Source:            push_button<0> (PAD)
  Destination:       led_out<23> (PAD)

  Data Path: push_button<0> to led_out<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  push_button_0_IBUF (push_button_0_IBUF)
     INV:I->O             82   0.479   1.819  rst_inv1_INV_0 (rst_inv)
     OBUF:I->O                 4.909          led_out_23_OBUF (led_out<23>)
    ----------------------------------------
    Total                      8.667ns (6.103ns logic, 2.564ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.27 secs
 
--> 

Total memory usage is 266880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    1 (   0 filtered)

