<!-- Generated by Harlequin WebMaker 2.2.3 (30-Apr-1996)
Macintosh Common Lisp Version 3.0kp2p2 [AppGen 3.0b1kp2p2] -->
<HTML> <HEAD>
<TITLE>Floating-Point Exceptions(IM:PN)</TITLE>
<LINK REL="stylesheet" TYPE="text/css" HREF="../../Resources/CSS/frameset_styles.css">
<script type="text/javascript" language="JavaScript" src="../../Resources/JavaScript/page.js"></script>
</head>

<BODY BGCOLOR="#FFFFFF" TEXT="#000000">

<div style="width:100%; position:fixed;"><div align="center" id="watermark" style="position: relative; margin-left:auto; margin-right:auto; z-index:20; width:500px;">
<div class="legacybox" style="position: relative;">
<h1>Legacy Document<span class=closebutton><a href="javascript:closeWatermark()"><img src="../../Resources/Images/closebutton.png" width="14" height="14" border="0" align="top" alt="close button"></a></span></h1><p><b>Important:</b>
The information in this document is obsolete and should not be used for new development.</p></div></div></div>

<A NAME="HEADING154"></A>


<!-- start of header -->

<!--#include virtual="/includes/framesetheader" -->

<!-- end of header -->


<!-- Main Body -->

<CENTER>
<P>
<A HREF="PPCNumerics-153.html"><IMG ALIGN="BOTTOM" SRC="prev.gif" BORDER="none" HSPACE="20" ALT="Previous"></A> <A HREF="PPCNumerics-2.html"><IMG ALIGN="BOTTOM" SRC="content.gif" BORDER="none" HSPACE="20" ALT="Book Contents"></A> <A HREF="PPCNumerics-192.html"><IMG ALIGN="BOTTOM" SRC="index.gif" BORDER="none" HSPACE="20" ALT="Book Index"></A> <A HREF="PPCNumerics-155.html"><IMG ALIGN="BOTTOM" SRC="next.gif" BORDER="none" HSPACE="20" ALT="Next"></A> </CENTER><P>
<FONT SIZE="-1"><DL><DT><a href="../../macos8/mac8.html" onmouseover="window.status='Macintosh Documentation'; return true"><B>Inside Macintosh:</B></A> <A HREF="PPCNumerics-2.html"><B>PowerPC Numerics </B></A> / <A HREF="PPCNumerics-144.html"><B>Part 3 - Numerics in PowerPC Assembly Language</B></A><BR><DD><A HREF="PPCNumerics-150.html"><B>Chapter 12 - Assembly-Language Environmental Controls</B></A></DL></FONT><P>
<HR>
<BLOCKQUOTE>
<A NAME="HEADING154-0"></A>
<H1>Floating-Point Exceptions</H1>
 <A NAME="MARKER-2-54"></A>The assembly-language numeric implementation contains the same five floating-point exception flags that are described in the IEEE standard. This section describes how to enable, disable, set, clear, and test these exception flags.<P>
<A NAME="HEADING154-2"></A>
<H2>Exception Bits in the FPSCR</H2>
 <A NAME="MARKER-2-58"></A><A HREF="#MARKER-9-20">Table 12-5</A> summarizes the FPSCR bits that control floating-point exceptions. For each bit, it shows which FPSCR field contains that bit. Note that all of these bits, unless otherwise specified, are <B>sticky;</B> that is, once set, they stay set until you specifically clear them. For information on exactly what happens when a floating-point exception occurs, see the Motorola <I>PowerPC 601 RISC Microprocessor User's Manual</I>. 
<TABLE BORDER="0" CELLPADDING="3">
<CAPTION><A NAME="MARKER-9-20"></A><B>Table 12-5 Floating-point exception bits in the FPSCR</B> </CAPTION>
<TH>Exception<TH>FPSCR<BR>field<TH>Bit<TH>Comment<TR>
<TD>All<TD>0<TD>0<TD>Exception summary; set if any floating-point exception has occurred<TR>
<TD>&nbsp;<TD>0<TD>1<A HREF="#FOOTNOTE-66">[66]</A><TD>Exception enable summary; set if any floating-point exception is enabled<TR>
<TD>Invalid<A NAME="MARKER-2-11"></A><TD>0<TD>2<A HREF="#FOOTNOTE-66">[66]</A></A><TD>Invalid exception summary; bits 7 through 12 or 21 through 23 tell why the exception occurred<TR>
<TD>&nbsp;<TD>1<TD>7<TD>Signaling NaN <TR>
<TD>&nbsp;<TD>2<TD>8<TD>
<MATH>
 <IMG BORDER="NONE" SRC="graphics/infinity.gif"> +- <IMG BORDER="NONE" SRC="graphics/infinity.gif"> 
</MATH>

<TR>
<TD>&nbsp;<TD>2<TD>9<TD>
<MATH>
 <IMG BORDER="NONE" SRC="graphics/infinity.gif"> / <IMG BORDER="NONE" SRC="graphics/infinity.gif"> 
</MATH>

<TR>
<TD>&nbsp;<TD>2<TD>10<TD>
<MATH>
0/0
</MATH>

<TR>
<TD>&nbsp;<TD>2<TD>11<TD>
<MATH>
0&#215; <IMG BORDER="NONE" SRC="graphics/infinity.gif"> 
</MATH>

<TR>
<TD>&nbsp;<TD>3<TD>12<TD>Comparison operation produced invalid<TR>
<TD>&nbsp;<TD>5<TD>21<TD>Software request produced invalid<A HREF="#FOOTNOTE-67">[67]</A><TR>
<TD>&nbsp;<TD>5<TD>22<TD>Square root produced invalid<A HREF="#FOOTNOTE-67">[67]</A><TR>
<TD>&nbsp;<TD>5<TD>23<TD>Convert-to-integer operation produced invalid<TR>
<TD>&nbsp;<TD>6<TD>24<TD>Invalid exception enable/disable<TR>
<TD>Overflow<A NAME="MARKER-2-65"></A><TD>0<TD>3<TD>Overflow flag<TR>
<TD>&nbsp;<TD>6<TD>25<TD>Overflow enable/disable<TR>
<TD><A NAME="MARKER-9-87"></A>Underflow<TD>1<TD>4<TD>Underflow flag<TR>
<TD>&nbsp;<TD>6<TD>26<TD>Underflow enable/disable<A NAME="MARKER-2-24"></A><TR>
<TD>Divide-by-zero<A NAME="MARKER-2-36"></A><TD>1<TD> 5<TD>Divide-by-zero flag<TR>
<TD>&nbsp;<TD>6<TD>27<TD>Divide-by-zero enable/disable<TR>
<TD>Inexact<A NAME="MARKER-2-37"></A><TD>1<TD>6<TD>Inexact flag<TR>
<TD>&nbsp;<TD>3<TD>13<A HREF="#FOOTNOTE-67">[67]</A><TD>Fraction rounded<TR>
<TD>&nbsp;<TD>3<TD>14<A HREF="#FOOTNOTE-67">[67]</A><TD>Fraction inexact<TR>
<TD>&nbsp;<TD>6<TD>28<TD>Inexact enable/disable</TABLE>
<P>
<A NAME="HEADING154-4"></A>
<H2>Signaling and Clearing Floating-Point Exceptions</H2>
 <A NAME="MARKER-2-56"></A>To signal or clear a floating-point exception explicitly, set or clear its bit in the FPSCR. For example, the following instructions signal an overflow exception and then clear that exception:<P>
<PRE>
mtfsb1   3     # sets FPSCR bit 3 to 1, signaling overflow
mtfsb0   3     # clears FPSCR bit 3, so no overflow
</PRE>
 These two instructions operate on individual FPSCR bits rather than on 4-bit FPSCR fields. The instruction <CODE>mtfsb1</CODE> sets the specified bit in the FPSCR to 1. The <CODE>mtfsb1</CODE> instruction shown here sets bit 3, which is the overflow exception flag; therefore this instruction signals that an overflow has occurred. Similarly, the <CODE>mtfsb0</CODE> instruction sets the specified FPSCR bit to 0 and therefore clears the overflow exception.<A NAME="MARKER-2-57"></A><P>
<A NAME="HEADING154-8"></A>
<H2>Enabling and Disabling Floating-Point Exceptions</H2>
 <A NAME="MARKER-2-62"></A>To enable or disable a floating-point exception, set or clear its enable bit in the FPSCR. <P>
<DL>
<DT><B>Note</B>
<DD>Disabling a floating-point exception does not mean that its flag will never be set. For the exact meaning of disabling a particular floating-point exception, see the Motorola <I>PowerPC 601 RISC Microprocessor User's Manual</I>.<EM></EM><I><A NAME="MARKER-2-59"></A></I>  <IMG ALIGN="BOTTOM" SRC="graphics/diamond.gif">
</DL>
 For example, the following instructions enable and then disable the overflow exception:<P>
<PRE>
mtfsb1   25    # sets FPSCR bit 25; overflow enabled
mtfsb0   25    # clears FPSCR bit 25; overflow disabled
</PRE>
 You can also use the following commands to enable and disable all floating-point exceptions at once:<P>
<PRE>
mtfsfi   6,0      # disables all floating-point exceptions
mtfsfi   6,15     # enables all floating-point exceptions
</PRE>
 As you can see from <A HREF="PPCNumerics-189.html#MARKER-9-1">Table 12-1 on page 12-4</A>, FPSCR field 6 contains all of the floating-point exception enable switches, so to enable or disable all floating-point exceptions at once, you need to set or clear this field. The <CODE>mtfsfi</CODE> instruction (described on page 12-10</A>) copies a 16-bit signed integer value into an FPSCR field; so the first instruction shown here disables all floating-point exceptions by clearing all bits in <BR>field 6, and the second instruction enables all floating-point exceptions by setting all bits in field 6. <P>
<DL>
<DT><B>IMPORTANT</B>
<DD>For the FPSCR exception enable bits to be valid, bit 20 or 23 of the Machine State Register must be set. For more information, see the Motorola <I>PowerPC 601 RISC Microprocessor User's Manual</I>.<EM></EM>  <IMG ALIGN="BOTTOM" SRC="graphics/triangle.gif">
</DL>
<A NAME="HEADING154-17"></A>
<H2>Testing for Floating-Point Exceptions</H2>
 <CODE><A NAME="MARKER-2-60"></A></CODE><A NAME="MARKER-2-61"></A>If you would like to see whether an exception occurred, test the Condition Register. <A HREF="#MARKER-9-63">Listing 12-2</A> checks the Condition Register to see if an exception has occurred and, if so, branches to a routine that determines the type of exception. It uses the <CODE>fadd.</CODE> form of the floating-point add instruction to copy the exception summary bits to Condition Register field 1. If the add instruction causes an exception, this example uses the <CODE>mcrfs</CODE> instruction (described on page 12-8</A>) to copy the FPSCR fields containing floating-point exception flags to Condition Register fields 2 through 5 and then uses branch instructions to see which type of exception has occurred.<CODE><A NAME="MARKER-2-62"></A></CODE><P>
<B>Listing 12-2  <A NAME="MARKER-9-63"></A>Testing for occurrence of floating-point exceptions</B><P>
<PRE>
   fadd. f0,f1,f2 # f1 + f2 = f0. CR1 contains except.summary
   bta   4,error  # if bit 0 of CR1 is set, go to error
                  # bit 0 is set if any exception occurs
   .              # if clear, continue operation
   .
   .
error:
   mcrfs 2,1   # copy FPSCR bits 4-7 to CR field 2
               # now CR1 and CR2 (bits 6 through 10)
               # contain all exception bits from FPSCR
   bta   6,invalid   # CR bit 6 signals invalid
   bta   7,overflow  # CR bit 7 signals overflow
   bta   8,underflow # CR bit 8 signals underflow
   bta   9,divbyzero # CR bit 9 signals divide-by-zero
   bta   10,inexact  # CR bit 10 signals inexact

invalid:
   mcrfs 2,2   # copy FPSCR bits 8-11 to CR field 2
   mcrfs 3,3   # copy FPSCR bits 12-15 to CR field 3
   mcrfs 4,5   # copy FPSCR bits 20-23 to CR field 4
               # invalid bits are now CR bits 11-16 and bit 23

   # now do exception handling based on which invalid bit
   # is set

overflow:
   # do exception handling for overflow exception

underflow:
   # do exception handling for underflow exception

divbyzero:
   #do exception handling for the divide-by-zero exception

inexact:
   # do exception handling for the inexact exception
</PRE>
<HR>

<A NAME="FOOTNOTE-66">[66] This field is not sticky; it applies only for the last instruction executed.<A NAME="MARKER-2-9"></A>
<HR>

<A NAME="FOOTNOTE-67">[67] Not implemented in MPC601.

</BLOCKQUOTE>
<HR>
<CENTER>
<A HREF="PPCNumerics-153.html"><IMG ALIGN="BOTTOM" SRC="prev.gif" BORDER="none" HSPACE="20" ALT="Previous"></A> <A HREF="PPCNumerics-2.html"><IMG ALIGN="BOTTOM" SRC="content.gif" BORDER="none" HSPACE="20" ALT="Book Contents"></A> <A HREF="PPCNumerics-192.html"><IMG ALIGN="BOTTOM" SRC="index.gif" BORDER="none" HSPACE="20" ALT="Book Index"></A> <A HREF="PPCNumerics-155.html"><IMG ALIGN="BOTTOM" SRC="next.gif" BORDER="none" HSPACE="20" ALT="Next"></A> </CENTER><P>
<CENTER><FONT SIZE="-1"><A HREF="PPCNumerics-3.html">&copy; Apple Computer, Inc.</A><BR>13 JUL 1996</CENTER></FONT><P>

<!-- start of footer  -->

<!--#include virtual="/includes/framesetfooter" -->

<!-- end of footer -->


</BODY>
</HTML>  
