{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:54:54 2011 " "Info: Processing started: Sun Nov 27 16:54:54 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD_test -c LCD_test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD_test -c LCD_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 144 -16 152 160 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "autoreset:inst1\|clk_div " "Info: Detected ripple clock \"autoreset:inst1\|clk_div\" as buffer" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 32 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "autoreset:inst1\|rst_tmp " "Info: Detected ripple clock \"autoreset:inst1\|rst_tmp\" as buffer" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|rst_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "autoreset:inst1\|clkout " "Info: Detected gated clock \"autoreset:inst1\|clkout\" as buffer" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|clkout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD1602:inst\|clkr " "Info: Detected ripple clock \"LCD1602:inst\|clkr\" as buffer" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD1602:inst\|clkr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LCD1602:inst\|count\[0\] register LCD1602:inst\|clkr 53.23 MHz 18.785 ns Internal " "Info: Clock \"clk\" has Internal fmax of 53.23 MHz between source register \"LCD1602:inst\|count\[0\]\" and destination register \"LCD1602:inst\|clkr\" (period= 18.785 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.839 ns + Longest register register " "Info: + Longest register to register delay is 8.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD1602:inst\|count\[0\] 1 REG LC_X6_Y3_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N3; Fanout = 3; REG Node = 'LCD1602:inst\|count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD1602:inst|count[0] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.747 ns) 2.643 ns LCD1602:inst\|Add0~238 2 COMB LC_X4_Y3_N2 2 " "Info: 2: + IC(1.896 ns) + CELL(0.747 ns) = 2.643 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; COMB Node = 'LCD1602:inst\|Add0~238'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { LCD1602:inst|count[0] LCD1602:inst|Add0~238 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.766 ns LCD1602:inst\|Add0~240 3 COMB LC_X4_Y3_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.766 ns; Loc. = LC_X4_Y3_N3; Fanout = 2; COMB Node = 'LCD1602:inst\|Add0~240'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD1602:inst|Add0~238 LCD1602:inst|Add0~240 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.027 ns LCD1602:inst\|Add0~242 4 COMB LC_X4_Y3_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 3.027 ns; Loc. = LC_X4_Y3_N4; Fanout = 6; COMB Node = 'LCD1602:inst\|Add0~242'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { LCD1602:inst|Add0~240 LCD1602:inst|Add0~242 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.376 ns LCD1602:inst\|Add0~252 5 COMB LC_X4_Y3_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.349 ns) = 3.376 ns; Loc. = LC_X4_Y3_N9; Fanout = 6; COMB Node = 'LCD1602:inst\|Add0~252'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { LCD1602:inst|Add0~242 LCD1602:inst|Add0~252 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 4.610 ns LCD1602:inst\|Add0~259 6 COMB LC_X5_Y3_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(1.234 ns) = 4.610 ns; Loc. = LC_X5_Y3_N3; Fanout = 2; COMB Node = 'LCD1602:inst\|Add0~259'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { LCD1602:inst|Add0~252 LCD1602:inst|Add0~259 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.914 ns) 7.267 ns LCD1602:inst\|Equal0~149 7 COMB LC_X3_Y3_N4 1 " "Info: 7: + IC(1.743 ns) + CELL(0.914 ns) = 7.267 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; COMB Node = 'LCD1602:inst\|Equal0~149'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { LCD1602:inst|Add0~259 LCD1602:inst|Equal0~149 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.804 ns) 8.839 ns LCD1602:inst\|clkr 8 REG LC_X3_Y3_N8 19 " "Info: 8: + IC(0.768 ns) + CELL(0.804 ns) = 8.839 ns; Loc. = LC_X3_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { LCD1602:inst|Equal0~149 LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.432 ns ( 50.14 % ) " "Info: Total cell delay = 4.432 ns ( 50.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.407 ns ( 49.86 % ) " "Info: Total interconnect delay = 4.407 ns ( 49.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.839 ns" { LCD1602:inst|count[0] LCD1602:inst|Add0~238 LCD1602:inst|Add0~240 LCD1602:inst|Add0~242 LCD1602:inst|Add0~252 LCD1602:inst|Add0~259 LCD1602:inst|Equal0~149 LCD1602:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.839 ns" { LCD1602:inst|count[0] {} LCD1602:inst|Add0~238 {} LCD1602:inst|Add0~240 {} LCD1602:inst|Add0~242 {} LCD1602:inst|Add0~252 {} LCD1602:inst|Add0~259 {} LCD1602:inst|Equal0~149 {} LCD1602:inst|clkr {} } { 0.000ns 1.896ns 0.000ns 0.000ns 0.000ns 0.000ns 1.743ns 0.768ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.349ns 1.234ns 0.914ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.237 ns - Smallest " "Info: - Smallest clock skew is -9.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.177 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 144 -16 152 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.511 ns) 4.203 ns autoreset:inst1\|clkout 2 COMB LC_X5_Y1_N2 17 " "Info: 2: + IC(2.560 ns) + CELL(0.511 ns) = 4.203 ns; Loc. = LC_X5_Y1_N2; Fanout = 17; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { clk autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.056 ns) + CELL(0.918 ns) 9.177 ns LCD1602:inst\|clkr 3 REG LC_X3_Y3_N8 19 " "Info: 3: + IC(4.056 ns) + CELL(0.918 ns) = 9.177 ns; Loc. = LC_X3_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { autoreset:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.561 ns ( 27.91 % ) " "Info: Total cell delay = 2.561 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.616 ns ( 72.09 % ) " "Info: Total interconnect delay = 6.616 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.177 ns" { clk autoreset:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.177 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} } { 0.000ns 0.000ns 2.560ns 4.056ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 18.414 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 18.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 144 -16 152 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.490 ns) + CELL(1.294 ns) 6.916 ns autoreset:inst1\|clk_div 2 REG LC_X6_Y1_N3 10 " "Info: 2: + IC(4.490 ns) + CELL(1.294 ns) = 6.916 ns; Loc. = LC_X6_Y1_N3; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.784 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.133 ns) + CELL(1.294 ns) 12.343 ns autoreset:inst1\|rst_tmp 3 REG LC_X5_Y1_N9 2 " "Info: 3: + IC(4.133 ns) + CELL(1.294 ns) = 12.343 ns; Loc. = LC_X5_Y1_N9; Fanout = 2; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.200 ns) 13.440 ns autoreset:inst1\|clkout 4 COMB LC_X5_Y1_N2 17 " "Info: 4: + IC(0.897 ns) + CELL(0.200 ns) = 13.440 ns; Loc. = LC_X5_Y1_N2; Fanout = 17; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.056 ns) + CELL(0.918 ns) 18.414 ns LCD1602:inst\|count\[0\] 5 REG LC_X6_Y3_N3 3 " "Info: 5: + IC(4.056 ns) + CELL(0.918 ns) = 18.414 ns; Loc. = LC_X6_Y3_N3; Fanout = 3; REG Node = 'LCD1602:inst\|count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { autoreset:inst1|clkout LCD1602:inst|count[0] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 26.27 % ) " "Info: Total cell delay = 4.838 ns ( 26.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.576 ns ( 73.73 % ) " "Info: Total interconnect delay = 13.576 ns ( 73.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.414 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD1602:inst|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.414 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD1602:inst|count[0] {} } { 0.000ns 0.000ns 4.490ns 4.133ns 0.897ns 4.056ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.177 ns" { clk autoreset:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.177 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} } { 0.000ns 0.000ns 2.560ns 4.056ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.414 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD1602:inst|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.414 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD1602:inst|count[0] {} } { 0.000ns 0.000ns 4.490ns 4.133ns 0.897ns 4.056ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.839 ns" { LCD1602:inst|count[0] LCD1602:inst|Add0~238 LCD1602:inst|Add0~240 LCD1602:inst|Add0~242 LCD1602:inst|Add0~252 LCD1602:inst|Add0~259 LCD1602:inst|Equal0~149 LCD1602:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.839 ns" { LCD1602:inst|count[0] {} LCD1602:inst|Add0~238 {} LCD1602:inst|Add0~240 {} LCD1602:inst|Add0~242 {} LCD1602:inst|Add0~252 {} LCD1602:inst|Add0~259 {} LCD1602:inst|Equal0~149 {} LCD1602:inst|clkr {} } { 0.000ns 1.896ns 0.000ns 0.000ns 0.000ns 0.000ns 1.743ns 0.768ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.349ns 1.234ns 0.914ns 0.804ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.177 ns" { clk autoreset:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.177 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} } { 0.000ns 0.000ns 2.560ns 4.056ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.414 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD1602:inst|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.414 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD1602:inst|count[0] {} } { 0.000ns 0.000ns 4.490ns 4.133ns 0.897ns 4.056ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LCD1602:inst\|state.init LCD1602:inst\|state.init clk 8.159 ns " "Info: Found hold time violation between source  pin or register \"LCD1602:inst\|state.init\" and destination pin or register \"LCD1602:inst\|state.init\" for clock \"clk\" (Hold time is 8.159 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.237 ns + Largest " "Info: + Largest clock skew is 9.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 22.916 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 22.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 144 -16 152 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.490 ns) + CELL(1.294 ns) 6.916 ns autoreset:inst1\|clk_div 2 REG LC_X6_Y1_N3 10 " "Info: 2: + IC(4.490 ns) + CELL(1.294 ns) = 6.916 ns; Loc. = LC_X6_Y1_N3; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.784 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.133 ns) + CELL(1.294 ns) 12.343 ns autoreset:inst1\|rst_tmp 3 REG LC_X5_Y1_N9 2 " "Info: 3: + IC(4.133 ns) + CELL(1.294 ns) = 12.343 ns; Loc. = LC_X5_Y1_N9; Fanout = 2; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.200 ns) 13.440 ns autoreset:inst1\|clkout 4 COMB LC_X5_Y1_N2 17 " "Info: 4: + IC(0.897 ns) + CELL(0.200 ns) = 13.440 ns; Loc. = LC_X5_Y1_N2; Fanout = 17; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.056 ns) + CELL(1.294 ns) 18.790 ns LCD1602:inst\|clkr 5 REG LC_X3_Y3_N8 19 " "Info: 5: + IC(4.056 ns) + CELL(1.294 ns) = 18.790 ns; Loc. = LC_X3_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.350 ns" { autoreset:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.208 ns) + CELL(0.918 ns) 22.916 ns LCD1602:inst\|state.init 6 REG LC_X4_Y4_N1 17 " "Info: 6: + IC(3.208 ns) + CELL(0.918 ns) = 22.916 ns; Loc. = LC_X4_Y4_N1; Fanout = 17; REG Node = 'LCD1602:inst\|state.init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.132 ns ( 26.76 % ) " "Info: Total cell delay = 6.132 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.784 ns ( 73.24 % ) " "Info: Total interconnect delay = 16.784 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.916 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.916 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 4.490ns 4.133ns 0.897ns 4.056ns 3.208ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.679 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 13.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 144 -16 152 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.511 ns) 4.203 ns autoreset:inst1\|clkout 2 COMB LC_X5_Y1_N2 17 " "Info: 2: + IC(2.560 ns) + CELL(0.511 ns) = 4.203 ns; Loc. = LC_X5_Y1_N2; Fanout = 17; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { clk autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.056 ns) + CELL(1.294 ns) 9.553 ns LCD1602:inst\|clkr 3 REG LC_X3_Y3_N8 19 " "Info: 3: + IC(4.056 ns) + CELL(1.294 ns) = 9.553 ns; Loc. = LC_X3_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.350 ns" { autoreset:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.208 ns) + CELL(0.918 ns) 13.679 ns LCD1602:inst\|state.init 4 REG LC_X4_Y4_N1 17 " "Info: 4: + IC(3.208 ns) + CELL(0.918 ns) = 13.679 ns; Loc. = LC_X4_Y4_N1; Fanout = 17; REG Node = 'LCD1602:inst\|state.init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 28.18 % ) " "Info: Total cell delay = 3.855 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.824 ns ( 71.82 % ) " "Info: Total interconnect delay = 9.824 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.679 ns" { clk autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.679 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 2.560ns 4.056ns 3.208ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.916 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.916 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 4.490ns 4.133ns 0.897ns 4.056ns 3.208ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.679 ns" { clk autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.679 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 2.560ns 4.056ns 3.208ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.923 ns - Shortest register register " "Info: - Shortest register to register delay is 0.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD1602:inst\|state.init 1 REG LC_X4_Y4_N1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N1; Fanout = 17; REG Node = 'LCD1602:inst\|state.init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD1602:inst|state.init } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns LCD1602:inst\|state.init 2 REG LC_X4_Y4_N1 17 " "Info: 2: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = LC_X4_Y4_N1; Fanout = 17; REG Node = 'LCD1602:inst\|state.init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { LCD1602:inst|state.init LCD1602:inst|state.init } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.923 ns ( 100.00 % ) " "Info: Total cell delay = 0.923 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { LCD1602:inst|state.init LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.923 ns" { LCD1602:inst|state.init {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns } { 0.000ns 0.923ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.916 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.916 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 4.490ns 4.133ns 0.897ns 4.056ns 3.208ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.679 ns" { clk autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.679 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 2.560ns 4.056ns 3.208ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { LCD1602:inst|state.init LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.923 ns" { LCD1602:inst|state.init {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns } { 0.000ns 0.923ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "LCD1602:inst\|data\[1\] rst_n clk -3.963 ns register " "Info: tsu for register \"LCD1602:inst\|data\[1\]\" (data pin = \"rst_n\", clock pin = \"clk\") is -3.963 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.383 ns + Longest pin register " "Info: + Longest pin to register delay is 9.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 1; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 160 -16 152 176 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.858 ns) + CELL(0.200 ns) 6.190 ns autoreset:inst1\|arst_n 2 COMB LC_X3_Y1_N2 17 " "Info: 2: + IC(4.858 ns) + CELL(0.200 ns) = 6.190 ns; Loc. = LC_X3_Y1_N2; Fanout = 17; COMB Node = 'autoreset:inst1\|arst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.058 ns" { rst_n autoreset:inst1|arst_n } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(1.243 ns) 9.383 ns LCD1602:inst\|data\[1\] 3 REG LC_X4_Y4_N0 5 " "Info: 3: + IC(1.950 ns) + CELL(1.243 ns) = 9.383 ns; Loc. = LC_X4_Y4_N0; Fanout = 5; REG Node = 'LCD1602:inst\|data\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.193 ns" { autoreset:inst1|arst_n LCD1602:inst|data[1] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.575 ns ( 27.44 % ) " "Info: Total cell delay = 2.575 ns ( 27.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.808 ns ( 72.56 % ) " "Info: Total interconnect delay = 6.808 ns ( 72.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.383 ns" { rst_n autoreset:inst1|arst_n LCD1602:inst|data[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.383 ns" { rst_n {} rst_n~combout {} autoreset:inst1|arst_n {} LCD1602:inst|data[1] {} } { 0.000ns 0.000ns 4.858ns 1.950ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 139 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.679 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 13.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 144 -16 152 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.511 ns) 4.203 ns autoreset:inst1\|clkout 2 COMB LC_X5_Y1_N2 17 " "Info: 2: + IC(2.560 ns) + CELL(0.511 ns) = 4.203 ns; Loc. = LC_X5_Y1_N2; Fanout = 17; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { clk autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.056 ns) + CELL(1.294 ns) 9.553 ns LCD1602:inst\|clkr 3 REG LC_X3_Y3_N8 19 " "Info: 3: + IC(4.056 ns) + CELL(1.294 ns) = 9.553 ns; Loc. = LC_X3_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.350 ns" { autoreset:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.208 ns) + CELL(0.918 ns) 13.679 ns LCD1602:inst\|data\[1\] 4 REG LC_X4_Y4_N0 5 " "Info: 4: + IC(3.208 ns) + CELL(0.918 ns) = 13.679 ns; Loc. = LC_X4_Y4_N0; Fanout = 5; REG Node = 'LCD1602:inst\|data\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { LCD1602:inst|clkr LCD1602:inst|data[1] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 28.18 % ) " "Info: Total cell delay = 3.855 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.824 ns ( 71.82 % ) " "Info: Total interconnect delay = 9.824 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.679 ns" { clk autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|data[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.679 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|data[1] {} } { 0.000ns 0.000ns 2.560ns 4.056ns 3.208ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.383 ns" { rst_n autoreset:inst1|arst_n LCD1602:inst|data[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.383 ns" { rst_n {} rst_n~combout {} autoreset:inst1|arst_n {} LCD1602:inst|data[1] {} } { 0.000ns 0.000ns 4.858ns 1.950ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.679 ns" { clk autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|data[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.679 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|data[1] {} } { 0.000ns 0.000ns 2.560ns 4.056ns 3.208ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lcd_data\[4\] LCD1602:inst\|data\[4\] 27.785 ns register " "Info: tco from clock \"clk\" to destination pin \"lcd_data\[4\]\" through register \"LCD1602:inst\|data\[4\]\" is 27.785 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 22.916 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 22.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 144 -16 152 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.490 ns) + CELL(1.294 ns) 6.916 ns autoreset:inst1\|clk_div 2 REG LC_X6_Y1_N3 10 " "Info: 2: + IC(4.490 ns) + CELL(1.294 ns) = 6.916 ns; Loc. = LC_X6_Y1_N3; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.784 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.133 ns) + CELL(1.294 ns) 12.343 ns autoreset:inst1\|rst_tmp 3 REG LC_X5_Y1_N9 2 " "Info: 3: + IC(4.133 ns) + CELL(1.294 ns) = 12.343 ns; Loc. = LC_X5_Y1_N9; Fanout = 2; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.200 ns) 13.440 ns autoreset:inst1\|clkout 4 COMB LC_X5_Y1_N2 17 " "Info: 4: + IC(0.897 ns) + CELL(0.200 ns) = 13.440 ns; Loc. = LC_X5_Y1_N2; Fanout = 17; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.056 ns) + CELL(1.294 ns) 18.790 ns LCD1602:inst\|clkr 5 REG LC_X3_Y3_N8 19 " "Info: 5: + IC(4.056 ns) + CELL(1.294 ns) = 18.790 ns; Loc. = LC_X3_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.350 ns" { autoreset:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.208 ns) + CELL(0.918 ns) 22.916 ns LCD1602:inst\|data\[4\] 6 REG LC_X3_Y1_N1 4 " "Info: 6: + IC(3.208 ns) + CELL(0.918 ns) = 22.916 ns; Loc. = LC_X3_Y1_N1; Fanout = 4; REG Node = 'LCD1602:inst\|data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { LCD1602:inst|clkr LCD1602:inst|data[4] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.132 ns ( 26.76 % ) " "Info: Total cell delay = 6.132 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.784 ns ( 73.24 % ) " "Info: Total interconnect delay = 16.784 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.916 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.916 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|data[4] {} } { 0.000ns 0.000ns 4.490ns 4.133ns 0.897ns 4.056ns 3.208ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 139 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.493 ns + Longest register pin " "Info: + Longest register to pin delay is 4.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD1602:inst\|data\[4\] 1 REG LC_X3_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N1; Fanout = 4; REG Node = 'LCD1602:inst\|data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD1602:inst|data[4] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.171 ns) + CELL(2.322 ns) 4.493 ns lcd_data\[4\] 2 PIN PIN_99 0 " "Info: 2: + IC(2.171 ns) + CELL(2.322 ns) = 4.493 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'lcd_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { LCD1602:inst|data[4] lcd_data[4] } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 192 408 584 208 "lcd_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.68 % ) " "Info: Total cell delay = 2.322 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.171 ns ( 48.32 % ) " "Info: Total interconnect delay = 2.171 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { LCD1602:inst|data[4] lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.493 ns" { LCD1602:inst|data[4] {} lcd_data[4] {} } { 0.000ns 2.171ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.916 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.916 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|data[4] {} } { 0.000ns 0.000ns 4.490ns 4.133ns 0.897ns 4.056ns 3.208ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { LCD1602:inst|data[4] lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.493 ns" { LCD1602:inst|data[4] {} lcd_data[4] {} } { 0.000ns 2.171ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "LCD1602:inst\|rs rst_n clk 15.032 ns register " "Info: th for register \"LCD1602:inst\|rs\" (data pin = \"rst_n\", clock pin = \"clk\") is 15.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 22.916 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 22.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 144 -16 152 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.490 ns) + CELL(1.294 ns) 6.916 ns autoreset:inst1\|clk_div 2 REG LC_X6_Y1_N3 10 " "Info: 2: + IC(4.490 ns) + CELL(1.294 ns) = 6.916 ns; Loc. = LC_X6_Y1_N3; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.784 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.133 ns) + CELL(1.294 ns) 12.343 ns autoreset:inst1\|rst_tmp 3 REG LC_X5_Y1_N9 2 " "Info: 3: + IC(4.133 ns) + CELL(1.294 ns) = 12.343 ns; Loc. = LC_X5_Y1_N9; Fanout = 2; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.200 ns) 13.440 ns autoreset:inst1\|clkout 4 COMB LC_X5_Y1_N2 17 " "Info: 4: + IC(0.897 ns) + CELL(0.200 ns) = 13.440 ns; Loc. = LC_X5_Y1_N2; Fanout = 17; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.056 ns) + CELL(1.294 ns) 18.790 ns LCD1602:inst\|clkr 5 REG LC_X3_Y3_N8 19 " "Info: 5: + IC(4.056 ns) + CELL(1.294 ns) = 18.790 ns; Loc. = LC_X3_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.350 ns" { autoreset:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.208 ns) + CELL(0.918 ns) 22.916 ns LCD1602:inst\|rs 6 REG LC_X3_Y1_N8 1 " "Info: 6: + IC(3.208 ns) + CELL(0.918 ns) = 22.916 ns; Loc. = LC_X3_Y1_N8; Fanout = 1; REG Node = 'LCD1602:inst\|rs'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { LCD1602:inst|clkr LCD1602:inst|rs } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.132 ns ( 26.76 % ) " "Info: Total cell delay = 6.132 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.784 ns ( 73.24 % ) " "Info: Total interconnect delay = 16.784 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.916 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.916 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|rs {} } { 0.000ns 0.000ns 4.490ns 4.133ns 0.897ns 4.056ns 3.208ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.105 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 1; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD_test.bdf" { { 160 -16 152 176 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.858 ns) + CELL(0.200 ns) 6.190 ns autoreset:inst1\|arst_n 2 COMB LC_X3_Y1_N2 17 " "Info: 2: + IC(4.858 ns) + CELL(0.200 ns) = 6.190 ns; Loc. = LC_X3_Y1_N2; Fanout = 17; COMB Node = 'autoreset:inst1\|arst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.058 ns" { rst_n autoreset:inst1|arst_n } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/autoreset.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(1.243 ns) 8.105 ns LCD1602:inst\|rs 3 REG LC_X3_Y1_N8 1 " "Info: 3: + IC(0.672 ns) + CELL(1.243 ns) = 8.105 ns; Loc. = LC_X3_Y1_N8; Fanout = 1; REG Node = 'LCD1602:inst\|rs'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { autoreset:inst1|arst_n LCD1602:inst|rs } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_2/LCD1602.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.575 ns ( 31.77 % ) " "Info: Total cell delay = 2.575 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.530 ns ( 68.23 % ) " "Info: Total interconnect delay = 5.530 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.105 ns" { rst_n autoreset:inst1|arst_n LCD1602:inst|rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.105 ns" { rst_n {} rst_n~combout {} autoreset:inst1|arst_n {} LCD1602:inst|rs {} } { 0.000ns 0.000ns 4.858ns 0.672ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.916 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD1602:inst|clkr LCD1602:inst|rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.916 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|rs {} } { 0.000ns 0.000ns 4.490ns 4.133ns 0.897ns 4.056ns 3.208ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.105 ns" { rst_n autoreset:inst1|arst_n LCD1602:inst|rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.105 ns" { rst_n {} rst_n~combout {} autoreset:inst1|arst_n {} LCD1602:inst|rs {} } { 0.000ns 0.000ns 4.858ns 0.672ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:54:56 2011 " "Info: Processing ended: Sun Nov 27 16:54:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
