// Seed: 3526384817
module module_0;
  wire id_1;
  `define pp_2 0
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1
);
  module_0();
  assign id_0 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wand id_4,
    input supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    input tri0 id_8,
    output tri id_9,
    input tri0 id_10,
    output tri0 id_11,
    output wand id_12,
    input wor id_13,
    input tri id_14,
    input wand id_15,
    input supply1 id_16,
    output supply1 id_17,
    input supply1 id_18,
    output wand id_19,
    input wire id_20,
    input uwire id_21,
    output uwire id_22
);
  wire id_24;
  tri0 id_25 = 1 + 1 ? 1 : 1;
  module_0();
  wire id_26;
  wor  id_27 = 1 * id_25;
  tri1 id_28 = 1;
  and (
      id_11,
      id_13,
      id_14,
      id_15,
      id_16,
      id_18,
      id_2,
      id_20,
      id_21,
      id_24,
      id_25,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8
  );
endmodule
