$date
	Sat Sep 29 20:52:31 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! t_D $end
$var reg 1 " t_A $end
$var reg 1 # t_B $end
$var reg 1 $ t_C $end
$var integer 32 % cew_Error_Count [31:0] $end
$var integer 32 & cew_Test_Count [31:0] $end
$scope module cut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ' I4 $end
$var wire 1 ( I3 $end
$var wire 1 ) I2 $end
$var wire 1 * I1 $end
$var wire 1 ! D $end
$scope module and_gates $end
$var wire 1 + P10 $end
$var wire 1 , P12 $end
$var wire 1 - P13 $end
$var wire 1 . P14 $end
$var wire 1 / P4 $end
$var wire 1 0 P5 $end
$var wire 1 1 P7 $end
$var wire 1 2 P9 $end
$var wire 1 ) P2 $end
$var wire 1 * P1 $end
$var reg 1 3 P11 $end
$var reg 1 ' P3 $end
$var reg 1 4 P6 $end
$var reg 1 5 P8 $end
$upscope $end
$scope module nand_gates $end
$var wire 1 6 P10 $end
$var wire 1 7 P12 $end
$var wire 1 8 P13 $end
$var wire 1 9 P14 $end
$var wire 1 ' P2 $end
$var wire 1 : P4 $end
$var wire 1 ; P5 $end
$var wire 1 < P7 $end
$var wire 1 = P9 $end
$var wire 1 ( P1 $end
$var reg 1 > P11 $end
$var reg 1 ! P3 $end
$var reg 1 ? P6 $end
$var reg 1 @ P8 $end
$upscope $end
$scope module or_gates $end
$var wire 1 " P1 $end
$var wire 1 $ P10 $end
$var wire 1 A P12 $end
$var wire 1 B P13 $end
$var wire 1 C P14 $end
$var wire 1 # P2 $end
$var wire 1 " P4 $end
$var wire 1 $ P5 $end
$var wire 1 D P7 $end
$var wire 1 # P9 $end
$var reg 1 E P11 $end
$var reg 1 * P3 $end
$var reg 1 ) P6 $end
$var reg 1 ( P8 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0E
0D
1C
0B
0A
1@
1?
1>
0=
0<
0;
0:
19
08
07
06
05
04
03
02
01
00
0/
1.
0-
0,
0+
0*
0)
0(
0'
b1 &
b0 %
0$
0#
0"
1!
$end
#1
1(
1)
1$
b10 &
#2
0)
1*
0$
1#
b11 &
#3
0!
1'
1)
1$
b100 &
#4
1!
0(
0$
0#
1"
b101 &
#5
0!
1(
1$
b110 &
#6
0$
1#
b111 &
#7
1$
b1000 &
#9
