$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module tb_adder8 $end
  $var real 64 2 T_CLK_HI $end
  $var real 64 2 T_CLK_LO $end
  $var real 64 4 T_CLK $end
  $var real 64 6 T_APPL_DEL $end
  $var real 64 2 T_ACQ_DEL $end
  $var wire 32 8 NUM_VECTOR [31:0] $end
  $var wire 168 9 STIMULI_FILE [167:0] $end
  $var wire 248 ? RESPONSE_FILE [247:0] $end
  $var wire 1 # eoc $end
  $var wire 1 * clk $end
  $var wire 1 + rst_n $end
  $var wire 8 $ a [7:0] $end
  $var wire 8 % b [7:0] $end
  $var wire 8 , sum [7:0] $end
  $var wire 1 - carry_out $end
  $scope module actual_response $end
   $var wire 1 . carry_out $end
   $var wire 8 / sum [7:0] $end
  $upscope $end
  $var wire 32 & load_stimuli__Vstatic__file [31:0] $end
  $var wire 32 ' load_stimuli__Vstatic__temp [31:0] $end
  $var wire 32 0 load_exp_response__Vstatic__file [31:0] $end
  $var wire 32 1 load_exp_response__Vstatic__temp [31:0] $end
  $scope module i_dut $end
   $var wire 1 * clk_i $end
   $var wire 1 + rst_ni $end
   $var wire 8 $ a_i [7:0] $end
   $var wire 8 % b_i [7:0] $end
   $var wire 8 , sum_o [7:0] $end
   $var wire 1 - carry_o $end
   $var wire 8 ( sum_d [7:0] $end
   $var wire 8 , sum_q [7:0] $end
   $var wire 1 G carry_d $end
   $var wire 1 - carry_q $end
   $var wire 8 ( temp_result [7:0] $end
  $upscope $end
  $scope module stim_apply $end
   $scope module unnamedblk1 $end
    $var wire 32 ) i [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


