# FPGA_linear_block_code
This project realizes (7,4) linear block code on FPGA with Quartus II 9.0. Using an up - bottom approach, it combines Verilog, VHDL, and schematics. The included .vwf files help verify and debug. Stable FPGA operation paves the way for digital comm system development.
