// Seed: 1800979979
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5;
  initial assume (id_3 / id_1);
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output wor id_2,
    output wor id_3,
    output tri1 id_4,
    input wand id_5,
    input uwire id_6,
    output tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wor id_11,
    input wor id_12,
    input supply1 id_13,
    output wire id_14,
    output tri1 id_15,
    input uwire id_16,
    input supply1 id_17,
    input supply1 id_18,
    output wand id_19
);
  wire id_21 = !id_9;
  module_0(
      id_21, id_21, id_21
  );
endmodule
