<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="praca.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DACWrite.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FSM_SendSamples.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LCD1x64.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RotaryEnc.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Test_WAVreader.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Test_WAVreader.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Test_WAVreader.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Test_WAVreader.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Test_WAVreader.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Test_WAVreader.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Test_WAVreader.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Test_WAVreader.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Test_WAVreader.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Test_WAVreader.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Test_WAVreader.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Test_WAVreader.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Test_WAVreader.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Test_WAVreader.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_WAVreader.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Test_WAVreader.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_POWER_REPORT" xil_pn:name="Test_WAVreader.pwr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Test_WAVreader.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Test_WAVreader.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Test_WAVreader.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Test_WAVreader.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Test_WAVreader.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Test_WAVreader.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Test_WAVreader.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Test_WAVreader.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Test_WAVreader.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Test_WAVreader.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_WAVreader_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Test_WAVreader_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_WAVreader_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Test_WAVreader_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Test_WAVreader_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Test_WAVreader_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Test_WAVreader_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Test_WAVreader_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Test_WAVreader_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Test_WAVreader_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Test_WAVreader_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Test_WAVreader_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_WAVreader_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Test_WAVreader_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Test_WAVreader_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_WAVreader_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Test_WAVreader_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="VGA.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VGA.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="VGA.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGATESTBENCH_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VGATESTBENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="VGATESTBENCH_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VGATEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_TB.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA_TB.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="VGA_TB.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VGA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="WAVreader.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xpwr.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/Test_WAVreader_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/Test_WAVreader_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/Test_WAVreader_timesim.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="test_wavreader.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="test_wavreader.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="test_wavreader.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgatest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vgatest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="vgatest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgatest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1713604137" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1713604137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715763416" xil_pn:in_ck="-6394581599799787312" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1715763416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FSM_SendSamples.vhd"/>
      <outfile xil_pn:name="VGA.vhd"/>
      <outfile xil_pn:name="VGATESTBENCH.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715763416" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6790737363418822797" xil_pn:start_ts="1715763416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715763417" xil_pn:in_ck="-6912517462151262388" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5315810906634943759" xil_pn:start_ts="1715763416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_WAVreader.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1713604137" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8740548166769860566" xil_pn:start_ts="1713604137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715763417" xil_pn:in_ck="-6844381851735807422" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1715763417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FSM_SendSamples.vhd"/>
      <outfile xil_pn:name="Test_WAVreader.vhf"/>
      <outfile xil_pn:name="VGA.vhd"/>
      <outfile xil_pn:name="VGATESTBENCH.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715763420" xil_pn:in_ck="-6844381851735807422" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="344537566176300259" xil_pn:start_ts="1715763417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGATESTBENCH_beh.prj"/>
      <outfile xil_pn:name="VGATESTBENCH_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1715763420" xil_pn:in_ck="2649090183566428719" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4259515942200863536" xil_pn:start_ts="1715763420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGATESTBENCH_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1715759784" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1715759784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715759784" xil_pn:in_ck="-6912517462151262388" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-237052499955620312" xil_pn:start_ts="1715759784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_WAVreader.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1715759784" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8740548166769860566" xil_pn:start_ts="1715759784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715759784" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1715759784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715759784" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4662461284679337126" xil_pn:start_ts="1715759784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715759784" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1715759784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715759784" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2796886618243389600" xil_pn:start_ts="1715759784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715762589" xil_pn:in_ck="-9130437072579116908" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1638378428969361356" xil_pn:start_ts="1715762576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Test_WAVreader.jhd"/>
      <outfile xil_pn:name="Test_WAVreader.lso"/>
      <outfile xil_pn:name="Test_WAVreader.ngc"/>
      <outfile xil_pn:name="Test_WAVreader.ngr"/>
      <outfile xil_pn:name="Test_WAVreader.prj"/>
      <outfile xil_pn:name="Test_WAVreader.stx"/>
      <outfile xil_pn:name="Test_WAVreader.syr"/>
      <outfile xil_pn:name="Test_WAVreader.xst"/>
      <outfile xil_pn:name="Test_WAVreader_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1715759794" xil_pn:in_ck="-7225803389109225829" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2387041697373196930" xil_pn:start_ts="1715759794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715762593" xil_pn:in_ck="6691343534565274666" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1616938661943640157" xil_pn:start_ts="1715762589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_WAVreader.bld"/>
      <outfile xil_pn:name="Test_WAVreader.ngd"/>
      <outfile xil_pn:name="Test_WAVreader_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1715762601" xil_pn:in_ck="-1488688107786331678" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1715762593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_WAVreader.pcf"/>
      <outfile xil_pn:name="Test_WAVreader_map.map"/>
      <outfile xil_pn:name="Test_WAVreader_map.mrp"/>
      <outfile xil_pn:name="Test_WAVreader_map.ncd"/>
      <outfile xil_pn:name="Test_WAVreader_map.ngm"/>
      <outfile xil_pn:name="Test_WAVreader_map.xrpt"/>
      <outfile xil_pn:name="Test_WAVreader_summary.xml"/>
      <outfile xil_pn:name="Test_WAVreader_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1715762623" xil_pn:in_ck="-2401153541109511685" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1715762601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_WAVreader.ncd"/>
      <outfile xil_pn:name="Test_WAVreader.pad"/>
      <outfile xil_pn:name="Test_WAVreader.par"/>
      <outfile xil_pn:name="Test_WAVreader.ptwx"/>
      <outfile xil_pn:name="Test_WAVreader.unroutes"/>
      <outfile xil_pn:name="Test_WAVreader.xpi"/>
      <outfile xil_pn:name="Test_WAVreader_pad.csv"/>
      <outfile xil_pn:name="Test_WAVreader_pad.txt"/>
      <outfile xil_pn:name="Test_WAVreader_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1715762631" xil_pn:in_ck="-6912517462151267837" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1715762623">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_WAVreader.bgn"/>
      <outfile xil_pn:name="Test_WAVreader.bit"/>
      <outfile xil_pn:name="Test_WAVreader.drc"/>
      <outfile xil_pn:name="Test_WAVreader.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1715757964" xil_pn:in_ck="4693025041873041754" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1715757960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1715763077" xil_pn:in_ck="-1488688107786331810" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1715763075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715763106" xil_pn:in_ck="-6912517462151267837" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="8458216793273710460" xil_pn:start_ts="1715763095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/Test_WAVreader_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/Test_WAVreader_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/Test_WAVreader_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715763081" xil_pn:in_ck="-6912517462151267837" xil_pn:name="TRAN_genPowerData" xil_pn:prop_ck="1078175547964976294" xil_pn:start_ts="1715763078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_WAVreader.pwr"/>
      <outfile xil_pn:name="_xmsgs/xpwr.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1715763342" xil_pn:in_ck="-1488688107786331810" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1715763339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_WAVreader.twr"/>
      <outfile xil_pn:name="Test_WAVreader.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
