# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VHDL_assignment.srcs/sources_1/new/mux2_16bit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit_tb.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/mux8_16bit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit_tb.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/reg.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/reg_tb.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/reg_file.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/reg_file_tb.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8_tb.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/full_adder.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/full_adder_tb.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/ripple_carry_adder_16.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16_tb.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/arithmetic_circuit_16bit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/arithmetic_circuit_mux.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/arithmetic_circuit_mux_tb.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/arithmetic_circuit_16bit_tb.vhd" \

# Do not sort compile order
nosort
