;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	SUB #72, @200
	SUB @121, 103
	SUB @121, 103
	ADD 10, 39
	SUB @121, 103
	SUB @3, 0
	SPL 0, #2
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, <-2
	SPL 0, <-2
	SUB 0, 0
	MOV -407, <-20
	MOV -407, <-20
	MOV -407, <-20
	DJN -1, @-20
	SUB @127, 106
	ADD 130, 9
	SUB @3, 0
	ADD 130, 9
	ADD @270, 310
	SLT 102, -15
	ADD @270, 310
	SUB @-127, 100
	SUB @-127, 100
	ADD 130, 9
	ADD 130, 9
	SUB 100, 0
	ADD 10, 9
	SUB @121, 103
	SUB @121, 103
	ADD 10, 9
	SUB #0, @22
	ADD 270, 310
	MOV -1, <-20
	SUB 0, 0
	SPL 0, #2
	MOV -1, <-20
	SUB 0, 0
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <802
	SUB @127, 100
	SUB @121, 103
