INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dewei/WorkSpace/zedBoard/cnt/cnt.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dewei/WorkSpace/zedBoard/cnt/cnt.srcs/sim_1/new/cnt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_tb
