

================================================================
== Vivado HLS Report for 'check_sol'
================================================================
* Date:           Tue Apr 16 23:50:14 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.636|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   97|  4257|   97|  4257|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   96|  4256|  3 ~ 133 |          -|          -|    32|    no    |
        | + Loop 1.1  |   64|    64|         2|          -|          -|    32|    no    |
        | + Loop 1.2  |   64|    64|         2|          -|          -|    32|    no    |
        +-------------+-----+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (!tmp)
	7  / (tmp)
4 --> 
	7  / (tmp_s)
	5  / (!tmp_s)
5 --> 
	6  / (!exitcond_i)
	7  / (exitcond_i)
6 --> 
	5  / true
7 --> 
	8  / (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)
	2  / (tmp) | (tmp_s) | (tmp_5) | (exitcond_i3)
8 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%adj_out_data_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %adj_out_data_V)"   --->   Operation 9 'read' 'adj_out_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%adj2_data_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %adj2_data_V)"   --->   Operation 10 'read' 'adj2_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%adj1_data_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %adj1_data_V)"   --->   Operation 11 'read' 'adj1_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "br label %1" [unite.cc:52]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_assign = phi i6 [ 0, %0 ], [ %i, %._crit_edge4 ]"   --->   Operation 13 'phi' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.75ns)   --->   "%exitcond = icmp eq i6 %i_assign, -32" [unite.cc:52]   --->   Operation 14 'icmp' 'exitcond' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.71ns)   --->   "%i = add i6 %i_assign, 1" [unite.cc:52]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %2" [unite.cc:52]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i6 %i_assign to i5" [unite.cc:52]   --->   Operation 18 'trunc' 'tmp_57' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%l_assign = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_57, i5 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 19 'bitconcatenate' 'l_assign' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%h_assign = or i10 %l_assign, 31" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 20 'or' 'h_assign' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "%tmp_58 = icmp ugt i10 %l_assign, %h_assign" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 21 'icmp' 'tmp_58' <Predicate = (!exitcond)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_59 = zext i10 %l_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 22 'zext' 'tmp_59' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_60 = zext i10 %h_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 23 'zext' 'tmp_60' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tmp_71)   --->   "%tmp_61 = call i1024 @llvm.part.select.i1024(i1024 %adj1_data_V_read, i32 1023, i32 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 24 'partselect' 'tmp_61' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.73ns)   --->   "%tmp_62 = sub i11 %tmp_59, %tmp_60" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 25 'sub' 'tmp_62' <Predicate = (!exitcond)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_71)   --->   "%tmp_63 = xor i11 %tmp_59, 1023" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 26 'xor' 'tmp_63' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.73ns)   --->   "%tmp_64 = sub i11 %tmp_60, %tmp_59" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 27 'sub' 'tmp_64' <Predicate = (!exitcond)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_65 = select i1 %tmp_58, i11 %tmp_62, i11 %tmp_64" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 28 'select' 'tmp_65' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_71)   --->   "%tmp_66 = select i1 %tmp_58, i1024 %tmp_61, i1024 %adj1_data_V_read" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 29 'select' 'tmp_66' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_71)   --->   "%tmp_67 = select i1 %tmp_58, i11 %tmp_63, i11 %tmp_59" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 30 'select' 'tmp_67' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.75ns) (out node of the LUT)   --->   "%tmp_68 = sub i11 1023, %tmp_65" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 31 'sub' 'tmp_68' <Predicate = (!exitcond)> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_71)   --->   "%tmp_69 = zext i11 %tmp_67 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 32 'zext' 'tmp_69' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns) (out node of the LUT)   --->   "%tmp_71 = lshr i1024 %tmp_66, %tmp_69" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 33 'lshr' 'tmp_71' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [unite.cc:58]   --->   Operation 34 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_70 = zext i11 %tmp_68 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 35 'zext' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_72 = lshr i1024 -1, %tmp_70" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 36 'lshr' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.88ns) (out node of the LUT)   --->   "%ret_V = and i1024 %tmp_71, %tmp_72" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 37 'and' 'ret_V' <Predicate = true> <Delay = 0.88> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%temp_V = trunc i1024 %ret_V to i32" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 38 'trunc' 'temp_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.98ns)   --->   "%tmp = icmp eq i32 %temp_V, -1" [unite.cc:53]   --->   Operation 39 'icmp' 'tmp' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge, label %3" [unite.cc:53]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.87ns)   --->   "%tmp_75 = icmp ugt i10 %l_assign, %h_assign" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 41 'icmp' 'tmp_75' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_76 = zext i10 %l_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 42 'zext' 'tmp_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_77 = zext i10 %h_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 43 'zext' 'tmp_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_78 = call i1024 @llvm.part.select.i1024(i1024 %adj2_data_V_read, i32 1023, i32 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 44 'partselect' 'tmp_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.73ns)   --->   "%tmp_79 = sub i11 %tmp_76, %tmp_77" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 45 'sub' 'tmp_79' <Predicate = (!tmp)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_80 = xor i11 %tmp_76, 1023" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 46 'xor' 'tmp_80' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.73ns)   --->   "%tmp_81 = sub i11 %tmp_77, %tmp_76" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 47 'sub' 'tmp_81' <Predicate = (!tmp)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_82 = select i1 %tmp_75, i11 %tmp_79, i11 %tmp_81" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 48 'select' 'tmp_82' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_83 = select i1 %tmp_75, i1024 %tmp_78, i1024 %adj2_data_V_read" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 49 'select' 'tmp_83' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_84 = select i1 %tmp_75, i11 %tmp_80, i11 %tmp_76" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 50 'select' 'tmp_84' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.75ns) (out node of the LUT)   --->   "%tmp_85 = sub i11 1023, %tmp_82" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 51 'sub' 'tmp_85' <Predicate = (!tmp)> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_86 = zext i11 %tmp_84 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 52 'zext' 'tmp_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.76ns) (out node of the LUT)   --->   "%tmp_88 = lshr i1024 %tmp_83, %tmp_86" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 53 'lshr' 'tmp_88' <Predicate = (!tmp)> <Delay = 1.76> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.86>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%tmp_87 = zext i11 %tmp_85 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 54 'zext' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%tmp_89 = lshr i1024 -1, %tmp_87" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 55 'lshr' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.88ns) (out node of the LUT)   --->   "%ret_V_2 = and i1024 %tmp_88, %tmp_89" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 56 'and' 'ret_V_2' <Predicate = true> <Delay = 0.88> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%temp_V_1 = trunc i1024 %ret_V_2 to i32" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:53]   --->   Operation 57 'trunc' 'temp_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.98ns)   --->   "%tmp_s = icmp eq i32 %temp_V_1, -1" [unite.cc:53]   --->   Operation 58 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %._crit_edge, label %.preheader12.preheader" [unite.cc:53]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.60ns)   --->   "br label %.preheader12" [unite.cc:45->unite.cc:54]   --->   Operation 60 'br' <Predicate = (!tmp_s)> <Delay = 0.60>

State 5 <SV = 4> <Delay = 2.63>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%flag_i = phi i32 [ %p_flag_i, %4 ], [ 0, %.preheader12.preheader ]" [unite.cc:46->unite.cc:54]   --->   Operation 61 'phi' 'flag_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%i_assign_1 = phi i6 [ %i_1, %4 ], [ 0, %.preheader12.preheader ]"   --->   Operation 62 'phi' 'i_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.75ns)   --->   "%exitcond_i = icmp eq i6 %i_assign_1, -32" [unite.cc:45->unite.cc:54]   --->   Operation 63 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 64 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.71ns)   --->   "%i_1 = add i6 %i_assign_1, 1" [unite.cc:45->unite.cc:54]   --->   Operation 65 'add' 'i_1' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %int_in_adj.exit, label %4" [unite.cc:45->unite.cc:54]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i6 %i_assign_1 to i5" [unite.cc:45->unite.cc:54]   --->   Operation 67 'trunc' 'tmp_92' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%Lo_assign = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_92, i5 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 68 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%Hi_assign = or i10 %Lo_assign, 31" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 69 'or' 'Hi_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.87ns)   --->   "%tmp_93 = icmp ugt i10 %Lo_assign, %Hi_assign" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 70 'icmp' 'tmp_93' <Predicate = (!exitcond_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_94 = zext i10 %Lo_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 71 'zext' 'tmp_94' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_95 = zext i10 %Hi_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 72 'zext' 'tmp_95' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_96 = call i1024 @llvm.part.select.i1024(i1024 %adj_out_data_V_read, i32 1023, i32 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 73 'partselect' 'tmp_96' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.73ns)   --->   "%tmp_97 = sub i11 %tmp_94, %tmp_95" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 74 'sub' 'tmp_97' <Predicate = (!exitcond_i)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_98 = xor i11 %tmp_94, 1023" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 75 'xor' 'tmp_98' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.73ns)   --->   "%tmp_99 = sub i11 %tmp_95, %tmp_94" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 76 'sub' 'tmp_99' <Predicate = (!exitcond_i)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%tmp_100 = select i1 %tmp_93, i11 %tmp_97, i11 %tmp_99" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 77 'select' 'tmp_100' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_101 = select i1 %tmp_93, i1024 %tmp_96, i1024 %adj_out_data_V_read" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 78 'select' 'tmp_101' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_102 = select i1 %tmp_93, i11 %tmp_98, i11 %tmp_94" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 79 'select' 'tmp_102' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.75ns) (out node of the LUT)   --->   "%tmp_103 = sub i11 1023, %tmp_100" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 80 'sub' 'tmp_103' <Predicate = (!exitcond_i)> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_104 = zext i11 %tmp_102 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 81 'zext' 'tmp_104' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.76ns) (out node of the LUT)   --->   "%tmp_106 = lshr i1024 %tmp_101, %tmp_104" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 82 'lshr' 'tmp_106' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.98ns)   --->   "%tmp_5 = icmp eq i32 %flag_i, 0" [unite.cc:54]   --->   Operation 83 'icmp' 'tmp_5' <Predicate = (exitcond_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %._crit_edge, label %.preheader.preheader" [unite.cc:54]   --->   Operation 84 'br' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.60ns)   --->   "br label %.preheader" [unite.cc:45->unite.cc:54]   --->   Operation 85 'br' <Predicate = (exitcond_i & !tmp_5)> <Delay = 0.60>

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_i)   --->   "%tmp_105 = zext i11 %tmp_103 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 86 'zext' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_i)   --->   "%tmp_107 = lshr i1024 -1, %tmp_105" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 87 'lshr' 'tmp_107' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_i)   --->   "%p_Result_s = and i1024 %tmp_106, %tmp_107" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 88 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_i)   --->   "%temp_V_2 = trunc i1024 %p_Result_s to i32" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 89 'trunc' 'temp_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.98ns) (out node of the LUT)   --->   "%tmp_i = icmp eq i32 %temp_V_2, %temp_V" [unite.cc:46->unite.cc:54]   --->   Operation 90 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.34ns)   --->   "%p_flag_i = select i1 %tmp_i, i32 1, i32 %flag_i" [unite.cc:46->unite.cc:54]   --->   Operation 91 'select' 'p_flag_i' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader12" [unite.cc:45->unite.cc:54]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 2.63>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%flag_i1 = phi i32 [ %p_flag_i9, %5 ], [ 0, %.preheader.preheader ]" [unite.cc:46->unite.cc:54]   --->   Operation 93 'phi' 'flag_i1' <Predicate = (!tmp & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%i_assign_2 = phi i6 [ %i_2, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 94 'phi' 'i_assign_2' <Predicate = (!tmp & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.75ns)   --->   "%exitcond_i3 = icmp eq i6 %i_assign_2, -32" [unite.cc:45->unite.cc:54]   --->   Operation 95 'icmp' 'exitcond_i3' <Predicate = (!tmp & !tmp_s & !tmp_5)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 96 'speclooptripcount' 'empty_10' <Predicate = (!tmp & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.71ns)   --->   "%i_2 = add i6 %i_assign_2, 1" [unite.cc:45->unite.cc:54]   --->   Operation 97 'add' 'i_2' <Predicate = (!tmp & !tmp_s & !tmp_5)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %int_in_adj.exit11, label %5" [unite.cc:45->unite.cc:54]   --->   Operation 98 'br' <Predicate = (!tmp & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_110 = trunc i6 %i_assign_2 to i5" [unite.cc:45->unite.cc:54]   --->   Operation 99 'trunc' 'tmp_110' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%Lo_assign_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_110, i5 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 100 'bitconcatenate' 'Lo_assign_5' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%Hi_assign_5 = or i10 %Lo_assign_5, 31" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 101 'or' 'Hi_assign_5' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.87ns)   --->   "%tmp_111 = icmp ugt i10 %Lo_assign_5, %Hi_assign_5" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 102 'icmp' 'tmp_111' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_112 = zext i10 %Lo_assign_5 to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 103 'zext' 'tmp_112' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_113 = zext i10 %Hi_assign_5 to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 104 'zext' 'tmp_113' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_124)   --->   "%tmp_114 = call i1024 @llvm.part.select.i1024(i1024 %adj_out_data_V_read, i32 1023, i32 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 105 'partselect' 'tmp_114' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.73ns)   --->   "%tmp_115 = sub i11 %tmp_112, %tmp_113" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 106 'sub' 'tmp_115' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_124)   --->   "%tmp_116 = xor i11 %tmp_112, 1023" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 107 'xor' 'tmp_116' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.73ns)   --->   "%tmp_117 = sub i11 %tmp_113, %tmp_112" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 108 'sub' 'tmp_117' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_118 = select i1 %tmp_111, i11 %tmp_115, i11 %tmp_117" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 109 'select' 'tmp_118' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_124)   --->   "%tmp_119 = select i1 %tmp_111, i1024 %tmp_114, i1024 %adj_out_data_V_read" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 110 'select' 'tmp_119' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_124)   --->   "%tmp_120 = select i1 %tmp_111, i11 %tmp_116, i11 %tmp_112" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 111 'select' 'tmp_120' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.75ns) (out node of the LUT)   --->   "%tmp_121 = sub i11 1023, %tmp_118" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 112 'sub' 'tmp_121' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_124)   --->   "%tmp_122 = zext i11 %tmp_120 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 113 'zext' 'tmp_122' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.76ns) (out node of the LUT)   --->   "%tmp_124 = lshr i1024 %tmp_119, %tmp_122" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 114 'lshr' 'tmp_124' <Predicate = (!tmp & !tmp_s & !tmp_5 & !exitcond_i3)> <Delay = 1.76> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.98ns)   --->   "%tmp_7 = icmp eq i32 %flag_i1, 0" [unite.cc:54]   --->   Operation 115 'icmp' 'tmp_7' <Predicate = (!tmp & !tmp_s & !tmp_5 & exitcond_i3)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %._crit_edge, label %._crit_edge4" [unite.cc:54]   --->   Operation 116 'br' <Predicate = (!tmp & !tmp_s & !tmp_5 & exitcond_i3)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge4" [unite.cc:56]   --->   Operation 117 'br' <Predicate = (tmp) | (tmp_s) | (tmp_5) | (exitcond_i3 & tmp_7)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "br label %1" [unite.cc:52]   --->   Operation 118 'br' <Predicate = (tmp) | (tmp_s) | (tmp_5) | (exitcond_i3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.33>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_i8)   --->   "%tmp_123 = zext i11 %tmp_121 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 119 'zext' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_i8)   --->   "%tmp_125 = lshr i1024 -1, %tmp_123" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 120 'lshr' 'tmp_125' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_i8)   --->   "%p_Result_6 = and i1024 %tmp_124, %tmp_125" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 121 'and' 'p_Result_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_i8)   --->   "%temp_V_3 = trunc i1024 %p_Result_6 to i32" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54]   --->   Operation 122 'trunc' 'temp_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.98ns) (out node of the LUT)   --->   "%tmp_i8 = icmp eq i32 %temp_V_3, %temp_V_1" [unite.cc:46->unite.cc:54]   --->   Operation 123 'icmp' 'tmp_i8' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.34ns)   --->   "%p_flag_i9 = select i1 %tmp_i8, i32 1, i32 %flag_i1" [unite.cc:46->unite.cc:54]   --->   Operation 124 'select' 'p_flag_i9' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader" [unite.cc:45->unite.cc:54]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.417ns.

 <State 1>: 0.605ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', unite.cc:52) [9]  (0.605 ns)

 <State 2>: 2.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', unite.cc:52) [9]  (0 ns)
	'icmp' operation ('tmp_58', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:53) [18]  (0.871 ns)
	'select' operation ('tmp_66', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:53) [26]  (0 ns)
	'lshr' operation ('tmp_71', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:53) [31]  (1.76 ns)

 <State 3>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('tmp_75', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:53) [38]  (0.871 ns)
	'select' operation ('tmp_83', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:53) [46]  (0 ns)
	'lshr' operation ('tmp_88', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:53) [51]  (1.76 ns)

 <State 4>: 1.87ns
The critical path consists of the following:
	'lshr' operation ('tmp_89', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:53) [52]  (0 ns)
	'and' operation ('ret.V', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:53) [53]  (0.883 ns)
	'icmp' operation ('tmp_s', unite.cc:53) [55]  (0.986 ns)

 <State 5>: 2.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', unite.cc:45->unite.cc:54) [61]  (0 ns)
	'icmp' operation ('tmp_93', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54) [70]  (0.871 ns)
	'select' operation ('tmp_101', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54) [78]  (0 ns)
	'lshr' operation ('tmp_106', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54) [83]  (1.76 ns)

 <State 6>: 1.33ns
The critical path consists of the following:
	'lshr' operation ('tmp_107', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54) [84]  (0 ns)
	'and' operation ('__Result__', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54) [85]  (0 ns)
	'icmp' operation ('tmp_i', unite.cc:46->unite.cc:54) [87]  (0.986 ns)
	'select' operation ('p_flag_i', unite.cc:46->unite.cc:54) [88]  (0.344 ns)

 <State 7>: 2.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', unite.cc:45->unite.cc:54) [97]  (0 ns)
	'icmp' operation ('tmp_111', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54) [106]  (0.871 ns)
	'select' operation ('tmp_119', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54) [114]  (0 ns)
	'lshr' operation ('tmp_124', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54) [119]  (1.76 ns)

 <State 8>: 1.33ns
The critical path consists of the following:
	'lshr' operation ('tmp_125', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54) [120]  (0 ns)
	'and' operation ('__Result__', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:46->unite.cc:54) [121]  (0 ns)
	'icmp' operation ('tmp_i8', unite.cc:46->unite.cc:54) [123]  (0.986 ns)
	'select' operation ('p_flag_i9', unite.cc:46->unite.cc:54) [124]  (0.344 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
