// Seed: 2321410993
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_7 :
  assert property (@(posedge -1'b0 == id_3) id_4 - 1)
  else $unsigned(70);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_5,
      id_1,
      id_3
  );
  input wire id_1;
  logic id_6;
endmodule
