Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 18 17:43:56 2022
| Host         : LAPTOP-RBG8SKGL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       1           
TIMING-16  Warning   Large setup violation          254         
TIMING-18  Warning   Missing input or output delay  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -34.174    -1164.854                    259                 1846        0.159        0.000                      0                 1846        4.500        0.000                       0                   653  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -34.174    -1164.854                    259                 1846        0.159        0.000                      0                 1846        4.500        0.000                       0                   653  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          259  Failing Endpoints,  Worst Slack      -34.174ns,  Total Violation    -1164.854ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -34.174ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_level_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        44.103ns  (logic 27.596ns (62.572%)  route 16.507ns (37.428%))
  Logic Levels:           102  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=11 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         1.101     6.700    control_unit/M_ctrl_q[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.824 r  control_unit/r1_i_310/O
                         net (fo=56, routed)          0.967     7.791    regfile/M_regfile_rb[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.915 f  regfile/r1_i_326/O
                         net (fo=1, routed)           0.000     7.915    regfile/r1_i_326_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.124 f  regfile/r1_i_225/O
                         net (fo=2, routed)           0.000     8.124    regfile/FSM_sequential_M_ctrl_q_reg[2]_1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.212 f  regfile/r1_i_97/O
                         net (fo=6, routed)           0.619     8.831    control_unit/M_regfile_rb_data[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.319     9.150 r  control_unit/M_reg_temp_q[143]_i_23_comp_1/O
                         net (fo=1, routed)           0.594     9.744    control_unit/M_reg_temp_q[143]_i_23_n_0_repN_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  control_unit/r1_i_419_comp/O
                         net (fo=1, routed)           0.000     9.868    control_unit/r1_i_419_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.381 r  control_unit/r1_i_328/CO[3]
                         net (fo=1, routed)           0.000    10.381    control_unit/r1_i_328_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.498 r  control_unit/r1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.498    control_unit/r1_i_226_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.615 r  control_unit/r1_i_98/CO[3]
                         net (fo=1, routed)           0.000    10.615    control_unit/r1_i_98_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.732 r  control_unit/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.732    control_unit/r1_i_33_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.986 r  control_unit/r1_i_1/CO[0]
                         net (fo=20, routed)          0.698    11.684    control_unit/B[15]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.367    12.051 r  control_unit/r1_i_420/O
                         net (fo=1, routed)           0.000    12.051    control_unit/r1_i_420_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.452 r  control_unit/r1_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.452    control_unit/r1_i_337_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  control_unit/r1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.566    control_unit/r1_i_235_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  control_unit/r1_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.680    control_unit/r1_i_107_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  control_unit/r1_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.794    control_unit/r1_i_34_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  control_unit/r1_i_2/CO[1]
                         net (fo=20, routed)          0.801    13.752    control_unit/B[14]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    14.081 r  control_unit/r1_i_425/O
                         net (fo=1, routed)           0.000    14.081    control_unit/r1_i_425_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.614 r  control_unit/r1_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.614    control_unit/r1_i_342_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  control_unit/r1_i_240/CO[3]
                         net (fo=1, routed)           0.000    14.731    control_unit/r1_i_240_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  control_unit/r1_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.848    control_unit/r1_i_112_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.965 r  control_unit/r1_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.965    control_unit/r1_i_37_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.122 r  control_unit/r1_i_3/CO[1]
                         net (fo=20, routed)          0.686    15.808    control_unit/B[13]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.140 r  control_unit/r1_i_428/O
                         net (fo=1, routed)           0.000    16.140    control_unit/r1_i_428_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.690 r  control_unit/r1_i_347/CO[3]
                         net (fo=1, routed)           0.000    16.690    control_unit/r1_i_347_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  control_unit/r1_i_245/CO[3]
                         net (fo=1, routed)           0.000    16.804    control_unit/r1_i_245_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.918 r  control_unit/r1_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.918    control_unit/r1_i_117_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.032 r  control_unit/r1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.032    control_unit/r1_i_40_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.189 r  control_unit/r1_i_4/CO[1]
                         net (fo=20, routed)          0.914    18.102    control_unit/B[12]
    SLICE_X54Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    18.902 r  control_unit/r1_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.902    control_unit/r1_i_352_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.019 r  control_unit/r1_i_250/CO[3]
                         net (fo=1, routed)           0.000    19.019    control_unit/r1_i_250_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.136 r  control_unit/r1_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.136    control_unit/r1_i_122_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.253 r  control_unit/r1_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.253    control_unit/r1_i_43_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.410 r  control_unit/r1_i_5/CO[1]
                         net (fo=20, routed)          0.604    20.014    control_unit/B[11]
    SLICE_X54Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.817 r  control_unit/r1_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.817    control_unit/r1_i_357_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.934 r  control_unit/r1_i_255/CO[3]
                         net (fo=1, routed)           0.000    20.934    control_unit/r1_i_255_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.051 r  control_unit/r1_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.051    control_unit/r1_i_127_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.168 r  control_unit/r1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.168    control_unit/r1_i_46_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.325 r  control_unit/r1_i_6/CO[1]
                         net (fo=20, routed)          0.740    22.065    control_unit/B[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    22.397 r  control_unit/r1_i_437/O
                         net (fo=1, routed)           0.000    22.397    control_unit/r1_i_437_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.947 r  control_unit/r1_i_362/CO[3]
                         net (fo=1, routed)           0.000    22.947    control_unit/r1_i_362_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  control_unit/r1_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.061    control_unit/r1_i_260_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  control_unit/r1_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.175    control_unit/r1_i_132_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  control_unit/r1_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.289    control_unit/r1_i_49_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.446 r  control_unit/r1_i_7/CO[1]
                         net (fo=20, routed)          0.639    24.086    control_unit/B[9]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.886 r  control_unit/r1_i_367/CO[3]
                         net (fo=1, routed)           0.000    24.886    control_unit/r1_i_367_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.003 r  control_unit/r1_i_265/CO[3]
                         net (fo=1, routed)           0.000    25.003    control_unit/r1_i_265_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.120 r  control_unit/r1_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.120    control_unit/r1_i_137_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.237 r  control_unit/r1_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.237    control_unit/r1_i_52_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.394 r  control_unit/r1_i_8/CO[1]
                         net (fo=20, routed)          0.734    26.128    control_unit/B[8]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    26.460 r  control_unit/r1_i_443/O
                         net (fo=1, routed)           0.000    26.460    control_unit/r1_i_443_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.993 r  control_unit/r1_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.993    control_unit/r1_i_372_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  control_unit/r1_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.110    control_unit/r1_i_270_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  control_unit/r1_i_142/CO[3]
                         net (fo=1, routed)           0.000    27.227    control_unit/r1_i_142_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.344 r  control_unit/r1_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.344    control_unit/r1_i_55_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.501 r  control_unit/r1_i_9/CO[1]
                         net (fo=20, routed)          0.875    28.375    control_unit/B[7]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.163 r  control_unit/r1_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/r1_i_377_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/r1_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/r1_i_275_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  control_unit/r1_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.391    control_unit/r1_i_147_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  control_unit/r1_i_58/CO[3]
                         net (fo=1, routed)           0.001    29.506    control_unit/r1_i_58_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.663 r  control_unit/r1_i_10/CO[1]
                         net (fo=20, routed)          0.767    30.430    control_unit/B[6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.329    30.759 r  control_unit/r1_i_449/O
                         net (fo=1, routed)           0.000    30.759    control_unit/r1_i_449_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  control_unit/r1_i_382/CO[3]
                         net (fo=1, routed)           0.000    31.292    control_unit/r1_i_382_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  control_unit/r1_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.409    control_unit/r1_i_280_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  control_unit/r1_i_152/CO[3]
                         net (fo=1, routed)           0.000    31.526    control_unit/r1_i_152_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  control_unit/r1_i_61/CO[3]
                         net (fo=1, routed)           0.001    31.644    control_unit/r1_i_61_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.801 r  control_unit/r1_i_11/CO[1]
                         net (fo=20, routed)          0.593    32.394    control_unit/B[5]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.726 r  control_unit/r1_i_452/O
                         net (fo=1, routed)           0.000    32.726    control_unit/r1_i_452_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.276 r  control_unit/r1_i_387/CO[3]
                         net (fo=1, routed)           0.001    33.277    control_unit/r1_i_387_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.391 r  control_unit/r1_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.391    control_unit/r1_i_285_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.505 r  control_unit/r1_i_157/CO[3]
                         net (fo=1, routed)           0.000    33.505    control_unit/r1_i_157_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.619 r  control_unit/r1_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.619    control_unit/r1_i_64_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.776 r  control_unit/r1_i_12/CO[1]
                         net (fo=20, routed)          0.637    34.413    control_unit/B[4]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.742 r  control_unit/r1_i_455/O
                         net (fo=1, routed)           0.000    34.742    control_unit/r1_i_455_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.275 r  control_unit/r1_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.275    control_unit/r1_i_392_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.392 r  control_unit/r1_i_290/CO[3]
                         net (fo=1, routed)           0.000    35.392    control_unit/r1_i_290_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.509 r  control_unit/r1_i_162/CO[3]
                         net (fo=1, routed)           0.000    35.509    control_unit/r1_i_162_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.626 r  control_unit/r1_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.626    control_unit/r1_i_67_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.783 r  control_unit/r1_i_13/CO[1]
                         net (fo=20, routed)          0.616    36.399    control_unit/B[3]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.332    36.731 r  control_unit/r1_i_458/O
                         net (fo=1, routed)           0.000    36.731    control_unit/r1_i_458_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.281 r  control_unit/r1_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.281    control_unit/r1_i_397_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  control_unit/r1_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.395    control_unit/r1_i_295_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  control_unit/r1_i_167/CO[3]
                         net (fo=1, routed)           0.000    37.509    control_unit/r1_i_167_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  control_unit/r1_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.623    control_unit/r1_i_70_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.780 r  control_unit/r1_i_14/CO[1]
                         net (fo=20, routed)          0.759    38.538    control_unit/B[2]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.867 r  control_unit/r1_i_461/O
                         net (fo=1, routed)           0.000    38.867    control_unit/r1_i_461_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.400 r  control_unit/r1_i_402/CO[3]
                         net (fo=1, routed)           0.000    39.400    control_unit/r1_i_402_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.517 r  control_unit/r1_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.517    control_unit/r1_i_300_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.634 r  control_unit/r1_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.634    control_unit/r1_i_172_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  control_unit/r1_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.751    control_unit/r1_i_73_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.908 r  control_unit/r1_i_15/CO[1]
                         net (fo=20, routed)          0.821    40.730    control_unit/B[1]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.332    41.062 r  control_unit/r1_i_465/O
                         net (fo=1, routed)           0.000    41.062    control_unit/r1_i_465_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.594 r  control_unit/r1_i_407/CO[3]
                         net (fo=1, routed)           0.000    41.594    control_unit/r1_i_407_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.708 r  control_unit/r1_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.708    control_unit/r1_i_305_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.822 r  control_unit/r1_i_177/CO[3]
                         net (fo=1, routed)           0.000    41.822    control_unit/r1_i_177_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.936 r  control_unit/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    41.936    control_unit/r1_i_76_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.207 r  control_unit/r1_i_16/CO[0]
                         net (fo=12, routed)          0.630    42.836    alu/div/B[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    46.741 r  alu/div/r1/P[0]
                         net (fo=1, routed)           0.789    47.530    control_unit/P[0]
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124    47.654 r  control_unit/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    47.654    alu/div/S[0]
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.901 r  alu/div/r0_carry/O[0]
                         net (fo=11, routed)          0.576    48.478    control_unit/O[0]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.299    48.777 r  control_unit/M_reg_temp_q[128]_i_3/O
                         net (fo=4, routed)           0.346    49.122    control_unit/M_reg_temp_q[128]_i_3_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I1_O)        0.124    49.246 r  control_unit/M_reg_level_q[0]_i_1/O
                         net (fo=1, routed)           0.000    49.246    regfile/M_reg_level_q_reg[15]_1[0]
    SLICE_X52Y51         FDRE                                         r  regfile/M_reg_level_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.443    14.847    regfile/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  regfile/M_reg_level_q_reg[0]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)        0.081    15.072    regfile/M_reg_level_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -49.246    
  -------------------------------------------------------------------
                         slack                                -34.174    

Slack (VIOLATED) :        -34.166ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        44.095ns  (logic 27.596ns (62.583%)  route 16.499ns (37.417%))
  Logic Levels:           102  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=11 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         1.101     6.700    control_unit/M_ctrl_q[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.824 r  control_unit/r1_i_310/O
                         net (fo=56, routed)          0.967     7.791    regfile/M_regfile_rb[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.915 f  regfile/r1_i_326/O
                         net (fo=1, routed)           0.000     7.915    regfile/r1_i_326_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.124 f  regfile/r1_i_225/O
                         net (fo=2, routed)           0.000     8.124    regfile/FSM_sequential_M_ctrl_q_reg[2]_1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.212 f  regfile/r1_i_97/O
                         net (fo=6, routed)           0.619     8.831    control_unit/M_regfile_rb_data[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.319     9.150 r  control_unit/M_reg_temp_q[143]_i_23_comp_1/O
                         net (fo=1, routed)           0.594     9.744    control_unit/M_reg_temp_q[143]_i_23_n_0_repN_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  control_unit/r1_i_419_comp/O
                         net (fo=1, routed)           0.000     9.868    control_unit/r1_i_419_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.381 r  control_unit/r1_i_328/CO[3]
                         net (fo=1, routed)           0.000    10.381    control_unit/r1_i_328_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.498 r  control_unit/r1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.498    control_unit/r1_i_226_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.615 r  control_unit/r1_i_98/CO[3]
                         net (fo=1, routed)           0.000    10.615    control_unit/r1_i_98_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.732 r  control_unit/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.732    control_unit/r1_i_33_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.986 r  control_unit/r1_i_1/CO[0]
                         net (fo=20, routed)          0.698    11.684    control_unit/B[15]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.367    12.051 r  control_unit/r1_i_420/O
                         net (fo=1, routed)           0.000    12.051    control_unit/r1_i_420_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.452 r  control_unit/r1_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.452    control_unit/r1_i_337_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  control_unit/r1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.566    control_unit/r1_i_235_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  control_unit/r1_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.680    control_unit/r1_i_107_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  control_unit/r1_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.794    control_unit/r1_i_34_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  control_unit/r1_i_2/CO[1]
                         net (fo=20, routed)          0.801    13.752    control_unit/B[14]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    14.081 r  control_unit/r1_i_425/O
                         net (fo=1, routed)           0.000    14.081    control_unit/r1_i_425_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.614 r  control_unit/r1_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.614    control_unit/r1_i_342_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  control_unit/r1_i_240/CO[3]
                         net (fo=1, routed)           0.000    14.731    control_unit/r1_i_240_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  control_unit/r1_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.848    control_unit/r1_i_112_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.965 r  control_unit/r1_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.965    control_unit/r1_i_37_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.122 r  control_unit/r1_i_3/CO[1]
                         net (fo=20, routed)          0.686    15.808    control_unit/B[13]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.140 r  control_unit/r1_i_428/O
                         net (fo=1, routed)           0.000    16.140    control_unit/r1_i_428_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.690 r  control_unit/r1_i_347/CO[3]
                         net (fo=1, routed)           0.000    16.690    control_unit/r1_i_347_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  control_unit/r1_i_245/CO[3]
                         net (fo=1, routed)           0.000    16.804    control_unit/r1_i_245_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.918 r  control_unit/r1_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.918    control_unit/r1_i_117_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.032 r  control_unit/r1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.032    control_unit/r1_i_40_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.189 r  control_unit/r1_i_4/CO[1]
                         net (fo=20, routed)          0.914    18.102    control_unit/B[12]
    SLICE_X54Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    18.902 r  control_unit/r1_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.902    control_unit/r1_i_352_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.019 r  control_unit/r1_i_250/CO[3]
                         net (fo=1, routed)           0.000    19.019    control_unit/r1_i_250_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.136 r  control_unit/r1_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.136    control_unit/r1_i_122_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.253 r  control_unit/r1_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.253    control_unit/r1_i_43_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.410 r  control_unit/r1_i_5/CO[1]
                         net (fo=20, routed)          0.604    20.014    control_unit/B[11]
    SLICE_X54Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.817 r  control_unit/r1_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.817    control_unit/r1_i_357_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.934 r  control_unit/r1_i_255/CO[3]
                         net (fo=1, routed)           0.000    20.934    control_unit/r1_i_255_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.051 r  control_unit/r1_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.051    control_unit/r1_i_127_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.168 r  control_unit/r1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.168    control_unit/r1_i_46_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.325 r  control_unit/r1_i_6/CO[1]
                         net (fo=20, routed)          0.740    22.065    control_unit/B[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    22.397 r  control_unit/r1_i_437/O
                         net (fo=1, routed)           0.000    22.397    control_unit/r1_i_437_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.947 r  control_unit/r1_i_362/CO[3]
                         net (fo=1, routed)           0.000    22.947    control_unit/r1_i_362_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  control_unit/r1_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.061    control_unit/r1_i_260_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  control_unit/r1_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.175    control_unit/r1_i_132_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  control_unit/r1_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.289    control_unit/r1_i_49_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.446 r  control_unit/r1_i_7/CO[1]
                         net (fo=20, routed)          0.639    24.086    control_unit/B[9]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.886 r  control_unit/r1_i_367/CO[3]
                         net (fo=1, routed)           0.000    24.886    control_unit/r1_i_367_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.003 r  control_unit/r1_i_265/CO[3]
                         net (fo=1, routed)           0.000    25.003    control_unit/r1_i_265_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.120 r  control_unit/r1_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.120    control_unit/r1_i_137_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.237 r  control_unit/r1_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.237    control_unit/r1_i_52_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.394 r  control_unit/r1_i_8/CO[1]
                         net (fo=20, routed)          0.734    26.128    control_unit/B[8]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    26.460 r  control_unit/r1_i_443/O
                         net (fo=1, routed)           0.000    26.460    control_unit/r1_i_443_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.993 r  control_unit/r1_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.993    control_unit/r1_i_372_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  control_unit/r1_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.110    control_unit/r1_i_270_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  control_unit/r1_i_142/CO[3]
                         net (fo=1, routed)           0.000    27.227    control_unit/r1_i_142_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.344 r  control_unit/r1_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.344    control_unit/r1_i_55_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.501 r  control_unit/r1_i_9/CO[1]
                         net (fo=20, routed)          0.875    28.375    control_unit/B[7]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.163 r  control_unit/r1_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/r1_i_377_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/r1_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/r1_i_275_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  control_unit/r1_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.391    control_unit/r1_i_147_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  control_unit/r1_i_58/CO[3]
                         net (fo=1, routed)           0.001    29.506    control_unit/r1_i_58_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.663 r  control_unit/r1_i_10/CO[1]
                         net (fo=20, routed)          0.767    30.430    control_unit/B[6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.329    30.759 r  control_unit/r1_i_449/O
                         net (fo=1, routed)           0.000    30.759    control_unit/r1_i_449_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  control_unit/r1_i_382/CO[3]
                         net (fo=1, routed)           0.000    31.292    control_unit/r1_i_382_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  control_unit/r1_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.409    control_unit/r1_i_280_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  control_unit/r1_i_152/CO[3]
                         net (fo=1, routed)           0.000    31.526    control_unit/r1_i_152_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  control_unit/r1_i_61/CO[3]
                         net (fo=1, routed)           0.001    31.644    control_unit/r1_i_61_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.801 r  control_unit/r1_i_11/CO[1]
                         net (fo=20, routed)          0.593    32.394    control_unit/B[5]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.726 r  control_unit/r1_i_452/O
                         net (fo=1, routed)           0.000    32.726    control_unit/r1_i_452_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.276 r  control_unit/r1_i_387/CO[3]
                         net (fo=1, routed)           0.001    33.277    control_unit/r1_i_387_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.391 r  control_unit/r1_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.391    control_unit/r1_i_285_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.505 r  control_unit/r1_i_157/CO[3]
                         net (fo=1, routed)           0.000    33.505    control_unit/r1_i_157_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.619 r  control_unit/r1_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.619    control_unit/r1_i_64_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.776 r  control_unit/r1_i_12/CO[1]
                         net (fo=20, routed)          0.637    34.413    control_unit/B[4]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.742 r  control_unit/r1_i_455/O
                         net (fo=1, routed)           0.000    34.742    control_unit/r1_i_455_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.275 r  control_unit/r1_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.275    control_unit/r1_i_392_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.392 r  control_unit/r1_i_290/CO[3]
                         net (fo=1, routed)           0.000    35.392    control_unit/r1_i_290_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.509 r  control_unit/r1_i_162/CO[3]
                         net (fo=1, routed)           0.000    35.509    control_unit/r1_i_162_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.626 r  control_unit/r1_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.626    control_unit/r1_i_67_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.783 r  control_unit/r1_i_13/CO[1]
                         net (fo=20, routed)          0.616    36.399    control_unit/B[3]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.332    36.731 r  control_unit/r1_i_458/O
                         net (fo=1, routed)           0.000    36.731    control_unit/r1_i_458_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.281 r  control_unit/r1_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.281    control_unit/r1_i_397_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  control_unit/r1_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.395    control_unit/r1_i_295_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  control_unit/r1_i_167/CO[3]
                         net (fo=1, routed)           0.000    37.509    control_unit/r1_i_167_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  control_unit/r1_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.623    control_unit/r1_i_70_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.780 r  control_unit/r1_i_14/CO[1]
                         net (fo=20, routed)          0.759    38.538    control_unit/B[2]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.867 r  control_unit/r1_i_461/O
                         net (fo=1, routed)           0.000    38.867    control_unit/r1_i_461_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.400 r  control_unit/r1_i_402/CO[3]
                         net (fo=1, routed)           0.000    39.400    control_unit/r1_i_402_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.517 r  control_unit/r1_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.517    control_unit/r1_i_300_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.634 r  control_unit/r1_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.634    control_unit/r1_i_172_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  control_unit/r1_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.751    control_unit/r1_i_73_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.908 r  control_unit/r1_i_15/CO[1]
                         net (fo=20, routed)          0.821    40.730    control_unit/B[1]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.332    41.062 r  control_unit/r1_i_465/O
                         net (fo=1, routed)           0.000    41.062    control_unit/r1_i_465_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.594 r  control_unit/r1_i_407/CO[3]
                         net (fo=1, routed)           0.000    41.594    control_unit/r1_i_407_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.708 r  control_unit/r1_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.708    control_unit/r1_i_305_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.822 r  control_unit/r1_i_177/CO[3]
                         net (fo=1, routed)           0.000    41.822    control_unit/r1_i_177_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.936 r  control_unit/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    41.936    control_unit/r1_i_76_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.207 r  control_unit/r1_i_16/CO[0]
                         net (fo=12, routed)          0.630    42.836    alu/div/B[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    46.741 r  alu/div/r1/P[0]
                         net (fo=1, routed)           0.789    47.530    control_unit/P[0]
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124    47.654 r  control_unit/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    47.654    alu/div/S[0]
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.901 r  alu/div/r0_carry/O[0]
                         net (fo=11, routed)          0.576    48.478    control_unit/O[0]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.299    48.777 r  control_unit/M_reg_temp_q[128]_i_3/O
                         net (fo=4, routed)           0.338    49.114    control_unit/M_reg_temp_q[128]_i_3_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    49.238 r  control_unit/M_reg_temp_q[16]_i_1/O
                         net (fo=1, routed)           0.000    49.238    regfile/D[16]
    SLICE_X50Y51         FDRE                                         r  regfile/M_reg_temp_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.443    14.847    regfile/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  regfile/M_reg_temp_q_reg[16]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.081    15.072    regfile/M_reg_temp_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -49.238    
  -------------------------------------------------------------------
                         slack                                -34.166    

Slack (VIOLATED) :        -34.160ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_xpos_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.965ns  (logic 27.472ns (62.486%)  route 16.493ns (37.514%))
  Logic Levels:           101  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=11 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         1.101     6.700    control_unit/M_ctrl_q[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.824 r  control_unit/r1_i_310/O
                         net (fo=56, routed)          0.967     7.791    regfile/M_regfile_rb[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.915 f  regfile/r1_i_326/O
                         net (fo=1, routed)           0.000     7.915    regfile/r1_i_326_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.124 f  regfile/r1_i_225/O
                         net (fo=2, routed)           0.000     8.124    regfile/FSM_sequential_M_ctrl_q_reg[2]_1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.212 f  regfile/r1_i_97/O
                         net (fo=6, routed)           0.619     8.831    control_unit/M_regfile_rb_data[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.319     9.150 r  control_unit/M_reg_temp_q[143]_i_23_comp_1/O
                         net (fo=1, routed)           0.594     9.744    control_unit/M_reg_temp_q[143]_i_23_n_0_repN_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  control_unit/r1_i_419_comp/O
                         net (fo=1, routed)           0.000     9.868    control_unit/r1_i_419_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.381 r  control_unit/r1_i_328/CO[3]
                         net (fo=1, routed)           0.000    10.381    control_unit/r1_i_328_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.498 r  control_unit/r1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.498    control_unit/r1_i_226_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.615 r  control_unit/r1_i_98/CO[3]
                         net (fo=1, routed)           0.000    10.615    control_unit/r1_i_98_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.732 r  control_unit/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.732    control_unit/r1_i_33_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.986 r  control_unit/r1_i_1/CO[0]
                         net (fo=20, routed)          0.698    11.684    control_unit/B[15]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.367    12.051 r  control_unit/r1_i_420/O
                         net (fo=1, routed)           0.000    12.051    control_unit/r1_i_420_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.452 r  control_unit/r1_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.452    control_unit/r1_i_337_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  control_unit/r1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.566    control_unit/r1_i_235_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  control_unit/r1_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.680    control_unit/r1_i_107_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  control_unit/r1_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.794    control_unit/r1_i_34_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  control_unit/r1_i_2/CO[1]
                         net (fo=20, routed)          0.801    13.752    control_unit/B[14]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    14.081 r  control_unit/r1_i_425/O
                         net (fo=1, routed)           0.000    14.081    control_unit/r1_i_425_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.614 r  control_unit/r1_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.614    control_unit/r1_i_342_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  control_unit/r1_i_240/CO[3]
                         net (fo=1, routed)           0.000    14.731    control_unit/r1_i_240_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  control_unit/r1_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.848    control_unit/r1_i_112_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.965 r  control_unit/r1_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.965    control_unit/r1_i_37_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.122 r  control_unit/r1_i_3/CO[1]
                         net (fo=20, routed)          0.686    15.808    control_unit/B[13]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.140 r  control_unit/r1_i_428/O
                         net (fo=1, routed)           0.000    16.140    control_unit/r1_i_428_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.690 r  control_unit/r1_i_347/CO[3]
                         net (fo=1, routed)           0.000    16.690    control_unit/r1_i_347_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  control_unit/r1_i_245/CO[3]
                         net (fo=1, routed)           0.000    16.804    control_unit/r1_i_245_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.918 r  control_unit/r1_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.918    control_unit/r1_i_117_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.032 r  control_unit/r1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.032    control_unit/r1_i_40_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.189 r  control_unit/r1_i_4/CO[1]
                         net (fo=20, routed)          0.914    18.102    control_unit/B[12]
    SLICE_X54Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    18.902 r  control_unit/r1_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.902    control_unit/r1_i_352_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.019 r  control_unit/r1_i_250/CO[3]
                         net (fo=1, routed)           0.000    19.019    control_unit/r1_i_250_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.136 r  control_unit/r1_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.136    control_unit/r1_i_122_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.253 r  control_unit/r1_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.253    control_unit/r1_i_43_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.410 r  control_unit/r1_i_5/CO[1]
                         net (fo=20, routed)          0.604    20.014    control_unit/B[11]
    SLICE_X54Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.817 r  control_unit/r1_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.817    control_unit/r1_i_357_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.934 r  control_unit/r1_i_255/CO[3]
                         net (fo=1, routed)           0.000    20.934    control_unit/r1_i_255_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.051 r  control_unit/r1_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.051    control_unit/r1_i_127_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.168 r  control_unit/r1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.168    control_unit/r1_i_46_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.325 r  control_unit/r1_i_6/CO[1]
                         net (fo=20, routed)          0.740    22.065    control_unit/B[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    22.397 r  control_unit/r1_i_437/O
                         net (fo=1, routed)           0.000    22.397    control_unit/r1_i_437_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.947 r  control_unit/r1_i_362/CO[3]
                         net (fo=1, routed)           0.000    22.947    control_unit/r1_i_362_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  control_unit/r1_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.061    control_unit/r1_i_260_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  control_unit/r1_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.175    control_unit/r1_i_132_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  control_unit/r1_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.289    control_unit/r1_i_49_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.446 r  control_unit/r1_i_7/CO[1]
                         net (fo=20, routed)          0.639    24.086    control_unit/B[9]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.886 r  control_unit/r1_i_367/CO[3]
                         net (fo=1, routed)           0.000    24.886    control_unit/r1_i_367_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.003 r  control_unit/r1_i_265/CO[3]
                         net (fo=1, routed)           0.000    25.003    control_unit/r1_i_265_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.120 r  control_unit/r1_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.120    control_unit/r1_i_137_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.237 r  control_unit/r1_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.237    control_unit/r1_i_52_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.394 r  control_unit/r1_i_8/CO[1]
                         net (fo=20, routed)          0.734    26.128    control_unit/B[8]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    26.460 r  control_unit/r1_i_443/O
                         net (fo=1, routed)           0.000    26.460    control_unit/r1_i_443_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.993 r  control_unit/r1_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.993    control_unit/r1_i_372_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  control_unit/r1_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.110    control_unit/r1_i_270_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  control_unit/r1_i_142/CO[3]
                         net (fo=1, routed)           0.000    27.227    control_unit/r1_i_142_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.344 r  control_unit/r1_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.344    control_unit/r1_i_55_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.501 r  control_unit/r1_i_9/CO[1]
                         net (fo=20, routed)          0.875    28.375    control_unit/B[7]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.163 r  control_unit/r1_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/r1_i_377_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/r1_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/r1_i_275_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  control_unit/r1_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.391    control_unit/r1_i_147_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  control_unit/r1_i_58/CO[3]
                         net (fo=1, routed)           0.001    29.506    control_unit/r1_i_58_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.663 r  control_unit/r1_i_10/CO[1]
                         net (fo=20, routed)          0.767    30.430    control_unit/B[6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.329    30.759 r  control_unit/r1_i_449/O
                         net (fo=1, routed)           0.000    30.759    control_unit/r1_i_449_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  control_unit/r1_i_382/CO[3]
                         net (fo=1, routed)           0.000    31.292    control_unit/r1_i_382_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  control_unit/r1_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.409    control_unit/r1_i_280_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  control_unit/r1_i_152/CO[3]
                         net (fo=1, routed)           0.000    31.526    control_unit/r1_i_152_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  control_unit/r1_i_61/CO[3]
                         net (fo=1, routed)           0.001    31.644    control_unit/r1_i_61_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.801 r  control_unit/r1_i_11/CO[1]
                         net (fo=20, routed)          0.593    32.394    control_unit/B[5]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.726 r  control_unit/r1_i_452/O
                         net (fo=1, routed)           0.000    32.726    control_unit/r1_i_452_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.276 r  control_unit/r1_i_387/CO[3]
                         net (fo=1, routed)           0.001    33.277    control_unit/r1_i_387_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.391 r  control_unit/r1_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.391    control_unit/r1_i_285_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.505 r  control_unit/r1_i_157/CO[3]
                         net (fo=1, routed)           0.000    33.505    control_unit/r1_i_157_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.619 r  control_unit/r1_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.619    control_unit/r1_i_64_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.776 r  control_unit/r1_i_12/CO[1]
                         net (fo=20, routed)          0.637    34.413    control_unit/B[4]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.742 r  control_unit/r1_i_455/O
                         net (fo=1, routed)           0.000    34.742    control_unit/r1_i_455_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.275 r  control_unit/r1_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.275    control_unit/r1_i_392_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.392 r  control_unit/r1_i_290/CO[3]
                         net (fo=1, routed)           0.000    35.392    control_unit/r1_i_290_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.509 r  control_unit/r1_i_162/CO[3]
                         net (fo=1, routed)           0.000    35.509    control_unit/r1_i_162_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.626 r  control_unit/r1_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.626    control_unit/r1_i_67_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.783 r  control_unit/r1_i_13/CO[1]
                         net (fo=20, routed)          0.616    36.399    control_unit/B[3]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.332    36.731 r  control_unit/r1_i_458/O
                         net (fo=1, routed)           0.000    36.731    control_unit/r1_i_458_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.281 r  control_unit/r1_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.281    control_unit/r1_i_397_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  control_unit/r1_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.395    control_unit/r1_i_295_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  control_unit/r1_i_167/CO[3]
                         net (fo=1, routed)           0.000    37.509    control_unit/r1_i_167_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  control_unit/r1_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.623    control_unit/r1_i_70_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.780 r  control_unit/r1_i_14/CO[1]
                         net (fo=20, routed)          0.759    38.538    control_unit/B[2]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.867 r  control_unit/r1_i_461/O
                         net (fo=1, routed)           0.000    38.867    control_unit/r1_i_461_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.400 r  control_unit/r1_i_402/CO[3]
                         net (fo=1, routed)           0.000    39.400    control_unit/r1_i_402_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.517 r  control_unit/r1_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.517    control_unit/r1_i_300_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.634 r  control_unit/r1_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.634    control_unit/r1_i_172_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  control_unit/r1_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.751    control_unit/r1_i_73_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.908 r  control_unit/r1_i_15/CO[1]
                         net (fo=20, routed)          0.821    40.730    control_unit/B[1]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.332    41.062 r  control_unit/r1_i_465/O
                         net (fo=1, routed)           0.000    41.062    control_unit/r1_i_465_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.594 r  control_unit/r1_i_407/CO[3]
                         net (fo=1, routed)           0.000    41.594    control_unit/r1_i_407_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.708 r  control_unit/r1_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.708    control_unit/r1_i_305_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.822 r  control_unit/r1_i_177/CO[3]
                         net (fo=1, routed)           0.000    41.822    control_unit/r1_i_177_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.936 r  control_unit/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    41.936    control_unit/r1_i_76_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.207 r  control_unit/r1_i_16/CO[0]
                         net (fo=12, routed)          0.630    42.836    alu/div/B[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    46.741 r  alu/div/r1/P[0]
                         net (fo=1, routed)           0.789    47.530    control_unit/P[0]
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124    47.654 r  control_unit/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    47.654    alu/div/S[0]
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.901 r  alu/div/r0_carry/O[0]
                         net (fo=11, routed)          0.577    48.479    control_unit/O[0]
    SLICE_X50Y50         LUT4 (Prop_lut4_I1_O)        0.299    48.778 r  control_unit/M_reg_xpos_q[0]_i_1_comp/O
                         net (fo=2, routed)           0.331    49.108    regfile/M_reg_xpos_q_reg[15]_1[0]
    SLICE_X53Y50         FDRE                                         r  regfile/M_reg_xpos_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.443    14.847    regfile/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  regfile/M_reg_xpos_q_reg[0]_lopt_replica/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)       -0.043    14.948    regfile/M_reg_xpos_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -49.108    
  -------------------------------------------------------------------
                         slack                                -34.160    

Slack (VIOLATED) :        -34.130ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_xpos_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.965ns  (logic 27.472ns (62.486%)  route 16.493ns (37.514%))
  Logic Levels:           101  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=11 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         1.101     6.700    control_unit/M_ctrl_q[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.824 r  control_unit/r1_i_310/O
                         net (fo=56, routed)          0.967     7.791    regfile/M_regfile_rb[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.915 f  regfile/r1_i_326/O
                         net (fo=1, routed)           0.000     7.915    regfile/r1_i_326_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.124 f  regfile/r1_i_225/O
                         net (fo=2, routed)           0.000     8.124    regfile/FSM_sequential_M_ctrl_q_reg[2]_1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.212 f  regfile/r1_i_97/O
                         net (fo=6, routed)           0.619     8.831    control_unit/M_regfile_rb_data[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.319     9.150 r  control_unit/M_reg_temp_q[143]_i_23_comp_1/O
                         net (fo=1, routed)           0.594     9.744    control_unit/M_reg_temp_q[143]_i_23_n_0_repN_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  control_unit/r1_i_419_comp/O
                         net (fo=1, routed)           0.000     9.868    control_unit/r1_i_419_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.381 r  control_unit/r1_i_328/CO[3]
                         net (fo=1, routed)           0.000    10.381    control_unit/r1_i_328_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.498 r  control_unit/r1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.498    control_unit/r1_i_226_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.615 r  control_unit/r1_i_98/CO[3]
                         net (fo=1, routed)           0.000    10.615    control_unit/r1_i_98_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.732 r  control_unit/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.732    control_unit/r1_i_33_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.986 r  control_unit/r1_i_1/CO[0]
                         net (fo=20, routed)          0.698    11.684    control_unit/B[15]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.367    12.051 r  control_unit/r1_i_420/O
                         net (fo=1, routed)           0.000    12.051    control_unit/r1_i_420_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.452 r  control_unit/r1_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.452    control_unit/r1_i_337_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  control_unit/r1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.566    control_unit/r1_i_235_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  control_unit/r1_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.680    control_unit/r1_i_107_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  control_unit/r1_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.794    control_unit/r1_i_34_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  control_unit/r1_i_2/CO[1]
                         net (fo=20, routed)          0.801    13.752    control_unit/B[14]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    14.081 r  control_unit/r1_i_425/O
                         net (fo=1, routed)           0.000    14.081    control_unit/r1_i_425_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.614 r  control_unit/r1_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.614    control_unit/r1_i_342_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  control_unit/r1_i_240/CO[3]
                         net (fo=1, routed)           0.000    14.731    control_unit/r1_i_240_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  control_unit/r1_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.848    control_unit/r1_i_112_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.965 r  control_unit/r1_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.965    control_unit/r1_i_37_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.122 r  control_unit/r1_i_3/CO[1]
                         net (fo=20, routed)          0.686    15.808    control_unit/B[13]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.140 r  control_unit/r1_i_428/O
                         net (fo=1, routed)           0.000    16.140    control_unit/r1_i_428_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.690 r  control_unit/r1_i_347/CO[3]
                         net (fo=1, routed)           0.000    16.690    control_unit/r1_i_347_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  control_unit/r1_i_245/CO[3]
                         net (fo=1, routed)           0.000    16.804    control_unit/r1_i_245_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.918 r  control_unit/r1_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.918    control_unit/r1_i_117_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.032 r  control_unit/r1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.032    control_unit/r1_i_40_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.189 r  control_unit/r1_i_4/CO[1]
                         net (fo=20, routed)          0.914    18.102    control_unit/B[12]
    SLICE_X54Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    18.902 r  control_unit/r1_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.902    control_unit/r1_i_352_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.019 r  control_unit/r1_i_250/CO[3]
                         net (fo=1, routed)           0.000    19.019    control_unit/r1_i_250_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.136 r  control_unit/r1_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.136    control_unit/r1_i_122_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.253 r  control_unit/r1_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.253    control_unit/r1_i_43_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.410 r  control_unit/r1_i_5/CO[1]
                         net (fo=20, routed)          0.604    20.014    control_unit/B[11]
    SLICE_X54Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.817 r  control_unit/r1_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.817    control_unit/r1_i_357_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.934 r  control_unit/r1_i_255/CO[3]
                         net (fo=1, routed)           0.000    20.934    control_unit/r1_i_255_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.051 r  control_unit/r1_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.051    control_unit/r1_i_127_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.168 r  control_unit/r1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.168    control_unit/r1_i_46_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.325 r  control_unit/r1_i_6/CO[1]
                         net (fo=20, routed)          0.740    22.065    control_unit/B[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    22.397 r  control_unit/r1_i_437/O
                         net (fo=1, routed)           0.000    22.397    control_unit/r1_i_437_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.947 r  control_unit/r1_i_362/CO[3]
                         net (fo=1, routed)           0.000    22.947    control_unit/r1_i_362_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  control_unit/r1_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.061    control_unit/r1_i_260_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  control_unit/r1_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.175    control_unit/r1_i_132_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  control_unit/r1_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.289    control_unit/r1_i_49_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.446 r  control_unit/r1_i_7/CO[1]
                         net (fo=20, routed)          0.639    24.086    control_unit/B[9]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.886 r  control_unit/r1_i_367/CO[3]
                         net (fo=1, routed)           0.000    24.886    control_unit/r1_i_367_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.003 r  control_unit/r1_i_265/CO[3]
                         net (fo=1, routed)           0.000    25.003    control_unit/r1_i_265_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.120 r  control_unit/r1_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.120    control_unit/r1_i_137_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.237 r  control_unit/r1_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.237    control_unit/r1_i_52_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.394 r  control_unit/r1_i_8/CO[1]
                         net (fo=20, routed)          0.734    26.128    control_unit/B[8]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    26.460 r  control_unit/r1_i_443/O
                         net (fo=1, routed)           0.000    26.460    control_unit/r1_i_443_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.993 r  control_unit/r1_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.993    control_unit/r1_i_372_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  control_unit/r1_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.110    control_unit/r1_i_270_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  control_unit/r1_i_142/CO[3]
                         net (fo=1, routed)           0.000    27.227    control_unit/r1_i_142_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.344 r  control_unit/r1_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.344    control_unit/r1_i_55_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.501 r  control_unit/r1_i_9/CO[1]
                         net (fo=20, routed)          0.875    28.375    control_unit/B[7]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.163 r  control_unit/r1_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/r1_i_377_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/r1_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/r1_i_275_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  control_unit/r1_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.391    control_unit/r1_i_147_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  control_unit/r1_i_58/CO[3]
                         net (fo=1, routed)           0.001    29.506    control_unit/r1_i_58_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.663 r  control_unit/r1_i_10/CO[1]
                         net (fo=20, routed)          0.767    30.430    control_unit/B[6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.329    30.759 r  control_unit/r1_i_449/O
                         net (fo=1, routed)           0.000    30.759    control_unit/r1_i_449_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  control_unit/r1_i_382/CO[3]
                         net (fo=1, routed)           0.000    31.292    control_unit/r1_i_382_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  control_unit/r1_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.409    control_unit/r1_i_280_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  control_unit/r1_i_152/CO[3]
                         net (fo=1, routed)           0.000    31.526    control_unit/r1_i_152_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  control_unit/r1_i_61/CO[3]
                         net (fo=1, routed)           0.001    31.644    control_unit/r1_i_61_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.801 r  control_unit/r1_i_11/CO[1]
                         net (fo=20, routed)          0.593    32.394    control_unit/B[5]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.726 r  control_unit/r1_i_452/O
                         net (fo=1, routed)           0.000    32.726    control_unit/r1_i_452_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.276 r  control_unit/r1_i_387/CO[3]
                         net (fo=1, routed)           0.001    33.277    control_unit/r1_i_387_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.391 r  control_unit/r1_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.391    control_unit/r1_i_285_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.505 r  control_unit/r1_i_157/CO[3]
                         net (fo=1, routed)           0.000    33.505    control_unit/r1_i_157_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.619 r  control_unit/r1_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.619    control_unit/r1_i_64_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.776 r  control_unit/r1_i_12/CO[1]
                         net (fo=20, routed)          0.637    34.413    control_unit/B[4]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.742 r  control_unit/r1_i_455/O
                         net (fo=1, routed)           0.000    34.742    control_unit/r1_i_455_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.275 r  control_unit/r1_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.275    control_unit/r1_i_392_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.392 r  control_unit/r1_i_290/CO[3]
                         net (fo=1, routed)           0.000    35.392    control_unit/r1_i_290_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.509 r  control_unit/r1_i_162/CO[3]
                         net (fo=1, routed)           0.000    35.509    control_unit/r1_i_162_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.626 r  control_unit/r1_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.626    control_unit/r1_i_67_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.783 r  control_unit/r1_i_13/CO[1]
                         net (fo=20, routed)          0.616    36.399    control_unit/B[3]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.332    36.731 r  control_unit/r1_i_458/O
                         net (fo=1, routed)           0.000    36.731    control_unit/r1_i_458_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.281 r  control_unit/r1_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.281    control_unit/r1_i_397_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  control_unit/r1_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.395    control_unit/r1_i_295_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  control_unit/r1_i_167/CO[3]
                         net (fo=1, routed)           0.000    37.509    control_unit/r1_i_167_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  control_unit/r1_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.623    control_unit/r1_i_70_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.780 r  control_unit/r1_i_14/CO[1]
                         net (fo=20, routed)          0.759    38.538    control_unit/B[2]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.867 r  control_unit/r1_i_461/O
                         net (fo=1, routed)           0.000    38.867    control_unit/r1_i_461_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.400 r  control_unit/r1_i_402/CO[3]
                         net (fo=1, routed)           0.000    39.400    control_unit/r1_i_402_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.517 r  control_unit/r1_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.517    control_unit/r1_i_300_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.634 r  control_unit/r1_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.634    control_unit/r1_i_172_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  control_unit/r1_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.751    control_unit/r1_i_73_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.908 r  control_unit/r1_i_15/CO[1]
                         net (fo=20, routed)          0.821    40.730    control_unit/B[1]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.332    41.062 r  control_unit/r1_i_465/O
                         net (fo=1, routed)           0.000    41.062    control_unit/r1_i_465_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.594 r  control_unit/r1_i_407/CO[3]
                         net (fo=1, routed)           0.000    41.594    control_unit/r1_i_407_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.708 r  control_unit/r1_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.708    control_unit/r1_i_305_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.822 r  control_unit/r1_i_177/CO[3]
                         net (fo=1, routed)           0.000    41.822    control_unit/r1_i_177_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.936 r  control_unit/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    41.936    control_unit/r1_i_76_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.207 r  control_unit/r1_i_16/CO[0]
                         net (fo=12, routed)          0.630    42.836    alu/div/B[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    46.741 r  alu/div/r1/P[0]
                         net (fo=1, routed)           0.789    47.530    control_unit/P[0]
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124    47.654 r  control_unit/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    47.654    alu/div/S[0]
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.901 r  alu/div/r0_carry/O[0]
                         net (fo=11, routed)          0.577    48.479    control_unit/O[0]
    SLICE_X50Y50         LUT4 (Prop_lut4_I1_O)        0.299    48.778 r  control_unit/M_reg_xpos_q[0]_i_1_comp/O
                         net (fo=2, routed)           0.331    49.108    regfile/M_reg_xpos_q_reg[15]_1[0]
    SLICE_X52Y50         FDRE                                         r  regfile/M_reg_xpos_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.443    14.847    regfile/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  regfile/M_reg_xpos_q_reg[0]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)       -0.013    14.978    regfile/M_reg_xpos_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -49.108    
  -------------------------------------------------------------------
                         slack                                -34.130    

Slack (VIOLATED) :        -34.127ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        44.109ns  (logic 27.596ns (62.563%)  route 16.513ns (37.437%))
  Logic Levels:           102  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=11 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         1.101     6.700    control_unit/M_ctrl_q[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.824 r  control_unit/r1_i_310/O
                         net (fo=56, routed)          0.967     7.791    regfile/M_regfile_rb[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.915 f  regfile/r1_i_326/O
                         net (fo=1, routed)           0.000     7.915    regfile/r1_i_326_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.124 f  regfile/r1_i_225/O
                         net (fo=2, routed)           0.000     8.124    regfile/FSM_sequential_M_ctrl_q_reg[2]_1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.212 f  regfile/r1_i_97/O
                         net (fo=6, routed)           0.619     8.831    control_unit/M_regfile_rb_data[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.319     9.150 r  control_unit/M_reg_temp_q[143]_i_23_comp_1/O
                         net (fo=1, routed)           0.594     9.744    control_unit/M_reg_temp_q[143]_i_23_n_0_repN_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  control_unit/r1_i_419_comp/O
                         net (fo=1, routed)           0.000     9.868    control_unit/r1_i_419_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.381 r  control_unit/r1_i_328/CO[3]
                         net (fo=1, routed)           0.000    10.381    control_unit/r1_i_328_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.498 r  control_unit/r1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.498    control_unit/r1_i_226_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.615 r  control_unit/r1_i_98/CO[3]
                         net (fo=1, routed)           0.000    10.615    control_unit/r1_i_98_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.732 r  control_unit/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.732    control_unit/r1_i_33_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.986 r  control_unit/r1_i_1/CO[0]
                         net (fo=20, routed)          0.698    11.684    control_unit/B[15]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.367    12.051 r  control_unit/r1_i_420/O
                         net (fo=1, routed)           0.000    12.051    control_unit/r1_i_420_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.452 r  control_unit/r1_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.452    control_unit/r1_i_337_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  control_unit/r1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.566    control_unit/r1_i_235_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  control_unit/r1_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.680    control_unit/r1_i_107_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  control_unit/r1_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.794    control_unit/r1_i_34_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  control_unit/r1_i_2/CO[1]
                         net (fo=20, routed)          0.801    13.752    control_unit/B[14]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    14.081 r  control_unit/r1_i_425/O
                         net (fo=1, routed)           0.000    14.081    control_unit/r1_i_425_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.614 r  control_unit/r1_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.614    control_unit/r1_i_342_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  control_unit/r1_i_240/CO[3]
                         net (fo=1, routed)           0.000    14.731    control_unit/r1_i_240_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  control_unit/r1_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.848    control_unit/r1_i_112_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.965 r  control_unit/r1_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.965    control_unit/r1_i_37_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.122 r  control_unit/r1_i_3/CO[1]
                         net (fo=20, routed)          0.686    15.808    control_unit/B[13]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.140 r  control_unit/r1_i_428/O
                         net (fo=1, routed)           0.000    16.140    control_unit/r1_i_428_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.690 r  control_unit/r1_i_347/CO[3]
                         net (fo=1, routed)           0.000    16.690    control_unit/r1_i_347_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  control_unit/r1_i_245/CO[3]
                         net (fo=1, routed)           0.000    16.804    control_unit/r1_i_245_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.918 r  control_unit/r1_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.918    control_unit/r1_i_117_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.032 r  control_unit/r1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.032    control_unit/r1_i_40_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.189 r  control_unit/r1_i_4/CO[1]
                         net (fo=20, routed)          0.914    18.102    control_unit/B[12]
    SLICE_X54Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    18.902 r  control_unit/r1_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.902    control_unit/r1_i_352_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.019 r  control_unit/r1_i_250/CO[3]
                         net (fo=1, routed)           0.000    19.019    control_unit/r1_i_250_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.136 r  control_unit/r1_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.136    control_unit/r1_i_122_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.253 r  control_unit/r1_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.253    control_unit/r1_i_43_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.410 r  control_unit/r1_i_5/CO[1]
                         net (fo=20, routed)          0.604    20.014    control_unit/B[11]
    SLICE_X54Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.817 r  control_unit/r1_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.817    control_unit/r1_i_357_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.934 r  control_unit/r1_i_255/CO[3]
                         net (fo=1, routed)           0.000    20.934    control_unit/r1_i_255_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.051 r  control_unit/r1_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.051    control_unit/r1_i_127_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.168 r  control_unit/r1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.168    control_unit/r1_i_46_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.325 r  control_unit/r1_i_6/CO[1]
                         net (fo=20, routed)          0.740    22.065    control_unit/B[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    22.397 r  control_unit/r1_i_437/O
                         net (fo=1, routed)           0.000    22.397    control_unit/r1_i_437_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.947 r  control_unit/r1_i_362/CO[3]
                         net (fo=1, routed)           0.000    22.947    control_unit/r1_i_362_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  control_unit/r1_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.061    control_unit/r1_i_260_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  control_unit/r1_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.175    control_unit/r1_i_132_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  control_unit/r1_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.289    control_unit/r1_i_49_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.446 r  control_unit/r1_i_7/CO[1]
                         net (fo=20, routed)          0.639    24.086    control_unit/B[9]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.886 r  control_unit/r1_i_367/CO[3]
                         net (fo=1, routed)           0.000    24.886    control_unit/r1_i_367_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.003 r  control_unit/r1_i_265/CO[3]
                         net (fo=1, routed)           0.000    25.003    control_unit/r1_i_265_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.120 r  control_unit/r1_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.120    control_unit/r1_i_137_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.237 r  control_unit/r1_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.237    control_unit/r1_i_52_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.394 r  control_unit/r1_i_8/CO[1]
                         net (fo=20, routed)          0.734    26.128    control_unit/B[8]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    26.460 r  control_unit/r1_i_443/O
                         net (fo=1, routed)           0.000    26.460    control_unit/r1_i_443_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.993 r  control_unit/r1_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.993    control_unit/r1_i_372_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  control_unit/r1_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.110    control_unit/r1_i_270_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  control_unit/r1_i_142/CO[3]
                         net (fo=1, routed)           0.000    27.227    control_unit/r1_i_142_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.344 r  control_unit/r1_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.344    control_unit/r1_i_55_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.501 r  control_unit/r1_i_9/CO[1]
                         net (fo=20, routed)          0.875    28.375    control_unit/B[7]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.163 r  control_unit/r1_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/r1_i_377_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/r1_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/r1_i_275_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  control_unit/r1_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.391    control_unit/r1_i_147_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  control_unit/r1_i_58/CO[3]
                         net (fo=1, routed)           0.001    29.506    control_unit/r1_i_58_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.663 r  control_unit/r1_i_10/CO[1]
                         net (fo=20, routed)          0.767    30.430    control_unit/B[6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.329    30.759 r  control_unit/r1_i_449/O
                         net (fo=1, routed)           0.000    30.759    control_unit/r1_i_449_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  control_unit/r1_i_382/CO[3]
                         net (fo=1, routed)           0.000    31.292    control_unit/r1_i_382_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  control_unit/r1_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.409    control_unit/r1_i_280_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  control_unit/r1_i_152/CO[3]
                         net (fo=1, routed)           0.000    31.526    control_unit/r1_i_152_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  control_unit/r1_i_61/CO[3]
                         net (fo=1, routed)           0.001    31.644    control_unit/r1_i_61_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.801 r  control_unit/r1_i_11/CO[1]
                         net (fo=20, routed)          0.593    32.394    control_unit/B[5]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.726 r  control_unit/r1_i_452/O
                         net (fo=1, routed)           0.000    32.726    control_unit/r1_i_452_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.276 r  control_unit/r1_i_387/CO[3]
                         net (fo=1, routed)           0.001    33.277    control_unit/r1_i_387_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.391 r  control_unit/r1_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.391    control_unit/r1_i_285_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.505 r  control_unit/r1_i_157/CO[3]
                         net (fo=1, routed)           0.000    33.505    control_unit/r1_i_157_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.619 r  control_unit/r1_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.619    control_unit/r1_i_64_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.776 r  control_unit/r1_i_12/CO[1]
                         net (fo=20, routed)          0.637    34.413    control_unit/B[4]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.742 r  control_unit/r1_i_455/O
                         net (fo=1, routed)           0.000    34.742    control_unit/r1_i_455_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.275 r  control_unit/r1_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.275    control_unit/r1_i_392_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.392 r  control_unit/r1_i_290/CO[3]
                         net (fo=1, routed)           0.000    35.392    control_unit/r1_i_290_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.509 r  control_unit/r1_i_162/CO[3]
                         net (fo=1, routed)           0.000    35.509    control_unit/r1_i_162_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.626 r  control_unit/r1_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.626    control_unit/r1_i_67_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.783 r  control_unit/r1_i_13/CO[1]
                         net (fo=20, routed)          0.616    36.399    control_unit/B[3]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.332    36.731 r  control_unit/r1_i_458/O
                         net (fo=1, routed)           0.000    36.731    control_unit/r1_i_458_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.281 r  control_unit/r1_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.281    control_unit/r1_i_397_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  control_unit/r1_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.395    control_unit/r1_i_295_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  control_unit/r1_i_167/CO[3]
                         net (fo=1, routed)           0.000    37.509    control_unit/r1_i_167_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  control_unit/r1_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.623    control_unit/r1_i_70_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.780 r  control_unit/r1_i_14/CO[1]
                         net (fo=20, routed)          0.759    38.538    control_unit/B[2]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.867 r  control_unit/r1_i_461/O
                         net (fo=1, routed)           0.000    38.867    control_unit/r1_i_461_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.400 r  control_unit/r1_i_402/CO[3]
                         net (fo=1, routed)           0.000    39.400    control_unit/r1_i_402_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.517 r  control_unit/r1_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.517    control_unit/r1_i_300_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.634 r  control_unit/r1_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.634    control_unit/r1_i_172_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  control_unit/r1_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.751    control_unit/r1_i_73_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.908 r  control_unit/r1_i_15/CO[1]
                         net (fo=20, routed)          0.821    40.730    control_unit/B[1]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.332    41.062 r  control_unit/r1_i_465/O
                         net (fo=1, routed)           0.000    41.062    control_unit/r1_i_465_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.594 r  control_unit/r1_i_407/CO[3]
                         net (fo=1, routed)           0.000    41.594    control_unit/r1_i_407_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.708 r  control_unit/r1_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.708    control_unit/r1_i_305_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.822 r  control_unit/r1_i_177/CO[3]
                         net (fo=1, routed)           0.000    41.822    control_unit/r1_i_177_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.936 r  control_unit/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    41.936    control_unit/r1_i_76_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.207 r  control_unit/r1_i_16/CO[0]
                         net (fo=12, routed)          0.630    42.836    alu/div/B[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    46.741 r  alu/div/r1/P[0]
                         net (fo=1, routed)           0.789    47.530    control_unit/P[0]
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124    47.654 r  control_unit/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    47.654    alu/div/S[0]
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.901 r  alu/div/r0_carry/O[0]
                         net (fo=11, routed)          0.576    48.478    control_unit/O[0]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.299    48.777 r  control_unit/M_reg_temp_q[128]_i_3/O
                         net (fo=4, routed)           0.352    49.129    control_unit/M_reg_temp_q[128]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    49.253 r  control_unit/M_reg_temp_q[112]_i_1/O
                         net (fo=1, routed)           0.000    49.253    regfile/D[112]
    SLICE_X49Y49         FDRE                                         r  regfile/M_reg_temp_q_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.452    14.857    regfile/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  regfile/M_reg_temp_q_reg[112]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X49Y49         FDRE (Setup_fdre_C_D)        0.031    15.126    regfile/M_reg_temp_q_reg[112]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -49.253    
  -------------------------------------------------------------------
                         slack                                -34.127    

Slack (VIOLATED) :        -34.070ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_orientation_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.927ns  (logic 27.472ns (62.540%)  route 16.455ns (37.460%))
  Logic Levels:           101  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=11 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         1.101     6.700    control_unit/M_ctrl_q[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.824 r  control_unit/r1_i_310/O
                         net (fo=56, routed)          0.967     7.791    regfile/M_regfile_rb[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.915 f  regfile/r1_i_326/O
                         net (fo=1, routed)           0.000     7.915    regfile/r1_i_326_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.124 f  regfile/r1_i_225/O
                         net (fo=2, routed)           0.000     8.124    regfile/FSM_sequential_M_ctrl_q_reg[2]_1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.212 f  regfile/r1_i_97/O
                         net (fo=6, routed)           0.619     8.831    control_unit/M_regfile_rb_data[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.319     9.150 r  control_unit/M_reg_temp_q[143]_i_23_comp_1/O
                         net (fo=1, routed)           0.594     9.744    control_unit/M_reg_temp_q[143]_i_23_n_0_repN_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  control_unit/r1_i_419_comp/O
                         net (fo=1, routed)           0.000     9.868    control_unit/r1_i_419_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.381 r  control_unit/r1_i_328/CO[3]
                         net (fo=1, routed)           0.000    10.381    control_unit/r1_i_328_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.498 r  control_unit/r1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.498    control_unit/r1_i_226_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.615 r  control_unit/r1_i_98/CO[3]
                         net (fo=1, routed)           0.000    10.615    control_unit/r1_i_98_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.732 r  control_unit/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.732    control_unit/r1_i_33_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.986 r  control_unit/r1_i_1/CO[0]
                         net (fo=20, routed)          0.698    11.684    control_unit/B[15]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.367    12.051 r  control_unit/r1_i_420/O
                         net (fo=1, routed)           0.000    12.051    control_unit/r1_i_420_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.452 r  control_unit/r1_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.452    control_unit/r1_i_337_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  control_unit/r1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.566    control_unit/r1_i_235_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  control_unit/r1_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.680    control_unit/r1_i_107_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  control_unit/r1_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.794    control_unit/r1_i_34_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  control_unit/r1_i_2/CO[1]
                         net (fo=20, routed)          0.801    13.752    control_unit/B[14]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    14.081 r  control_unit/r1_i_425/O
                         net (fo=1, routed)           0.000    14.081    control_unit/r1_i_425_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.614 r  control_unit/r1_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.614    control_unit/r1_i_342_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  control_unit/r1_i_240/CO[3]
                         net (fo=1, routed)           0.000    14.731    control_unit/r1_i_240_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  control_unit/r1_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.848    control_unit/r1_i_112_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.965 r  control_unit/r1_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.965    control_unit/r1_i_37_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.122 r  control_unit/r1_i_3/CO[1]
                         net (fo=20, routed)          0.686    15.808    control_unit/B[13]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.140 r  control_unit/r1_i_428/O
                         net (fo=1, routed)           0.000    16.140    control_unit/r1_i_428_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.690 r  control_unit/r1_i_347/CO[3]
                         net (fo=1, routed)           0.000    16.690    control_unit/r1_i_347_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  control_unit/r1_i_245/CO[3]
                         net (fo=1, routed)           0.000    16.804    control_unit/r1_i_245_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.918 r  control_unit/r1_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.918    control_unit/r1_i_117_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.032 r  control_unit/r1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.032    control_unit/r1_i_40_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.189 r  control_unit/r1_i_4/CO[1]
                         net (fo=20, routed)          0.914    18.102    control_unit/B[12]
    SLICE_X54Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    18.902 r  control_unit/r1_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.902    control_unit/r1_i_352_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.019 r  control_unit/r1_i_250/CO[3]
                         net (fo=1, routed)           0.000    19.019    control_unit/r1_i_250_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.136 r  control_unit/r1_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.136    control_unit/r1_i_122_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.253 r  control_unit/r1_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.253    control_unit/r1_i_43_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.410 r  control_unit/r1_i_5/CO[1]
                         net (fo=20, routed)          0.604    20.014    control_unit/B[11]
    SLICE_X54Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.817 r  control_unit/r1_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.817    control_unit/r1_i_357_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.934 r  control_unit/r1_i_255/CO[3]
                         net (fo=1, routed)           0.000    20.934    control_unit/r1_i_255_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.051 r  control_unit/r1_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.051    control_unit/r1_i_127_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.168 r  control_unit/r1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.168    control_unit/r1_i_46_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.325 r  control_unit/r1_i_6/CO[1]
                         net (fo=20, routed)          0.740    22.065    control_unit/B[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    22.397 r  control_unit/r1_i_437/O
                         net (fo=1, routed)           0.000    22.397    control_unit/r1_i_437_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.947 r  control_unit/r1_i_362/CO[3]
                         net (fo=1, routed)           0.000    22.947    control_unit/r1_i_362_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  control_unit/r1_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.061    control_unit/r1_i_260_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  control_unit/r1_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.175    control_unit/r1_i_132_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  control_unit/r1_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.289    control_unit/r1_i_49_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.446 r  control_unit/r1_i_7/CO[1]
                         net (fo=20, routed)          0.639    24.086    control_unit/B[9]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.886 r  control_unit/r1_i_367/CO[3]
                         net (fo=1, routed)           0.000    24.886    control_unit/r1_i_367_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.003 r  control_unit/r1_i_265/CO[3]
                         net (fo=1, routed)           0.000    25.003    control_unit/r1_i_265_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.120 r  control_unit/r1_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.120    control_unit/r1_i_137_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.237 r  control_unit/r1_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.237    control_unit/r1_i_52_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.394 r  control_unit/r1_i_8/CO[1]
                         net (fo=20, routed)          0.734    26.128    control_unit/B[8]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    26.460 r  control_unit/r1_i_443/O
                         net (fo=1, routed)           0.000    26.460    control_unit/r1_i_443_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.993 r  control_unit/r1_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.993    control_unit/r1_i_372_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  control_unit/r1_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.110    control_unit/r1_i_270_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  control_unit/r1_i_142/CO[3]
                         net (fo=1, routed)           0.000    27.227    control_unit/r1_i_142_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.344 r  control_unit/r1_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.344    control_unit/r1_i_55_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.501 r  control_unit/r1_i_9/CO[1]
                         net (fo=20, routed)          0.875    28.375    control_unit/B[7]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.163 r  control_unit/r1_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/r1_i_377_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/r1_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/r1_i_275_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  control_unit/r1_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.391    control_unit/r1_i_147_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  control_unit/r1_i_58/CO[3]
                         net (fo=1, routed)           0.001    29.506    control_unit/r1_i_58_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.663 r  control_unit/r1_i_10/CO[1]
                         net (fo=20, routed)          0.767    30.430    control_unit/B[6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.329    30.759 r  control_unit/r1_i_449/O
                         net (fo=1, routed)           0.000    30.759    control_unit/r1_i_449_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  control_unit/r1_i_382/CO[3]
                         net (fo=1, routed)           0.000    31.292    control_unit/r1_i_382_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  control_unit/r1_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.409    control_unit/r1_i_280_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  control_unit/r1_i_152/CO[3]
                         net (fo=1, routed)           0.000    31.526    control_unit/r1_i_152_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  control_unit/r1_i_61/CO[3]
                         net (fo=1, routed)           0.001    31.644    control_unit/r1_i_61_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.801 r  control_unit/r1_i_11/CO[1]
                         net (fo=20, routed)          0.593    32.394    control_unit/B[5]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.726 r  control_unit/r1_i_452/O
                         net (fo=1, routed)           0.000    32.726    control_unit/r1_i_452_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.276 r  control_unit/r1_i_387/CO[3]
                         net (fo=1, routed)           0.001    33.277    control_unit/r1_i_387_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.391 r  control_unit/r1_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.391    control_unit/r1_i_285_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.505 r  control_unit/r1_i_157/CO[3]
                         net (fo=1, routed)           0.000    33.505    control_unit/r1_i_157_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.619 r  control_unit/r1_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.619    control_unit/r1_i_64_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.776 r  control_unit/r1_i_12/CO[1]
                         net (fo=20, routed)          0.637    34.413    control_unit/B[4]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.742 r  control_unit/r1_i_455/O
                         net (fo=1, routed)           0.000    34.742    control_unit/r1_i_455_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.275 r  control_unit/r1_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.275    control_unit/r1_i_392_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.392 r  control_unit/r1_i_290/CO[3]
                         net (fo=1, routed)           0.000    35.392    control_unit/r1_i_290_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.509 r  control_unit/r1_i_162/CO[3]
                         net (fo=1, routed)           0.000    35.509    control_unit/r1_i_162_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.626 r  control_unit/r1_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.626    control_unit/r1_i_67_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.783 r  control_unit/r1_i_13/CO[1]
                         net (fo=20, routed)          0.616    36.399    control_unit/B[3]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.332    36.731 r  control_unit/r1_i_458/O
                         net (fo=1, routed)           0.000    36.731    control_unit/r1_i_458_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.281 r  control_unit/r1_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.281    control_unit/r1_i_397_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  control_unit/r1_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.395    control_unit/r1_i_295_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  control_unit/r1_i_167/CO[3]
                         net (fo=1, routed)           0.000    37.509    control_unit/r1_i_167_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  control_unit/r1_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.623    control_unit/r1_i_70_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.780 r  control_unit/r1_i_14/CO[1]
                         net (fo=20, routed)          0.759    38.538    control_unit/B[2]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.867 r  control_unit/r1_i_461/O
                         net (fo=1, routed)           0.000    38.867    control_unit/r1_i_461_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.400 r  control_unit/r1_i_402/CO[3]
                         net (fo=1, routed)           0.000    39.400    control_unit/r1_i_402_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.517 r  control_unit/r1_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.517    control_unit/r1_i_300_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.634 r  control_unit/r1_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.634    control_unit/r1_i_172_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  control_unit/r1_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.751    control_unit/r1_i_73_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.908 r  control_unit/r1_i_15/CO[1]
                         net (fo=20, routed)          0.821    40.730    control_unit/B[1]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.332    41.062 r  control_unit/r1_i_465/O
                         net (fo=1, routed)           0.000    41.062    control_unit/r1_i_465_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.594 r  control_unit/r1_i_407/CO[3]
                         net (fo=1, routed)           0.000    41.594    control_unit/r1_i_407_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.708 r  control_unit/r1_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.708    control_unit/r1_i_305_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.822 r  control_unit/r1_i_177/CO[3]
                         net (fo=1, routed)           0.000    41.822    control_unit/r1_i_177_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.936 r  control_unit/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    41.936    control_unit/r1_i_76_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.207 r  control_unit/r1_i_16/CO[0]
                         net (fo=12, routed)          0.630    42.836    alu/div/B[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    46.741 r  alu/div/r1/P[0]
                         net (fo=1, routed)           0.789    47.530    control_unit/P[0]
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124    47.654 r  control_unit/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    47.654    alu/div/S[0]
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.901 r  alu/div/r0_carry/O[0]
                         net (fo=11, routed)          0.681    48.582    control_unit/O[0]
    SLICE_X50Y47         LUT4 (Prop_lut4_I1_O)        0.299    48.881 r  control_unit/M_reg_orientation_q[0]_i_1_comp/O
                         net (fo=2, routed)           0.190    49.071    regfile/M_reg_orientation_q_reg[15]_1[0]
    SLICE_X51Y47         FDRE                                         r  regfile/M_reg_orientation_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.453    14.858    regfile/clk_IBUF_BUFG
    SLICE_X51Y47         FDRE                                         r  regfile/M_reg_orientation_q_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X51Y47         FDRE (Setup_fdre_C_D)       -0.081    15.001    regfile/M_reg_orientation_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -49.071    
  -------------------------------------------------------------------
                         slack                                -34.070    

Slack (VIOLATED) :        -34.034ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_ypos_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.939ns  (logic 27.472ns (62.523%)  route 16.467ns (37.477%))
  Logic Levels:           101  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=11 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         1.101     6.700    control_unit/M_ctrl_q[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.824 r  control_unit/r1_i_310/O
                         net (fo=56, routed)          0.967     7.791    regfile/M_regfile_rb[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.915 f  regfile/r1_i_326/O
                         net (fo=1, routed)           0.000     7.915    regfile/r1_i_326_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.124 f  regfile/r1_i_225/O
                         net (fo=2, routed)           0.000     8.124    regfile/FSM_sequential_M_ctrl_q_reg[2]_1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.212 f  regfile/r1_i_97/O
                         net (fo=6, routed)           0.619     8.831    control_unit/M_regfile_rb_data[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.319     9.150 r  control_unit/M_reg_temp_q[143]_i_23_comp_1/O
                         net (fo=1, routed)           0.594     9.744    control_unit/M_reg_temp_q[143]_i_23_n_0_repN_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  control_unit/r1_i_419_comp/O
                         net (fo=1, routed)           0.000     9.868    control_unit/r1_i_419_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.381 r  control_unit/r1_i_328/CO[3]
                         net (fo=1, routed)           0.000    10.381    control_unit/r1_i_328_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.498 r  control_unit/r1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.498    control_unit/r1_i_226_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.615 r  control_unit/r1_i_98/CO[3]
                         net (fo=1, routed)           0.000    10.615    control_unit/r1_i_98_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.732 r  control_unit/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.732    control_unit/r1_i_33_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.986 r  control_unit/r1_i_1/CO[0]
                         net (fo=20, routed)          0.698    11.684    control_unit/B[15]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.367    12.051 r  control_unit/r1_i_420/O
                         net (fo=1, routed)           0.000    12.051    control_unit/r1_i_420_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.452 r  control_unit/r1_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.452    control_unit/r1_i_337_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  control_unit/r1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.566    control_unit/r1_i_235_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  control_unit/r1_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.680    control_unit/r1_i_107_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  control_unit/r1_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.794    control_unit/r1_i_34_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  control_unit/r1_i_2/CO[1]
                         net (fo=20, routed)          0.801    13.752    control_unit/B[14]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    14.081 r  control_unit/r1_i_425/O
                         net (fo=1, routed)           0.000    14.081    control_unit/r1_i_425_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.614 r  control_unit/r1_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.614    control_unit/r1_i_342_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  control_unit/r1_i_240/CO[3]
                         net (fo=1, routed)           0.000    14.731    control_unit/r1_i_240_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  control_unit/r1_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.848    control_unit/r1_i_112_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.965 r  control_unit/r1_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.965    control_unit/r1_i_37_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.122 r  control_unit/r1_i_3/CO[1]
                         net (fo=20, routed)          0.686    15.808    control_unit/B[13]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.140 r  control_unit/r1_i_428/O
                         net (fo=1, routed)           0.000    16.140    control_unit/r1_i_428_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.690 r  control_unit/r1_i_347/CO[3]
                         net (fo=1, routed)           0.000    16.690    control_unit/r1_i_347_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  control_unit/r1_i_245/CO[3]
                         net (fo=1, routed)           0.000    16.804    control_unit/r1_i_245_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.918 r  control_unit/r1_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.918    control_unit/r1_i_117_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.032 r  control_unit/r1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.032    control_unit/r1_i_40_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.189 r  control_unit/r1_i_4/CO[1]
                         net (fo=20, routed)          0.914    18.102    control_unit/B[12]
    SLICE_X54Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    18.902 r  control_unit/r1_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.902    control_unit/r1_i_352_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.019 r  control_unit/r1_i_250/CO[3]
                         net (fo=1, routed)           0.000    19.019    control_unit/r1_i_250_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.136 r  control_unit/r1_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.136    control_unit/r1_i_122_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.253 r  control_unit/r1_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.253    control_unit/r1_i_43_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.410 r  control_unit/r1_i_5/CO[1]
                         net (fo=20, routed)          0.604    20.014    control_unit/B[11]
    SLICE_X54Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.817 r  control_unit/r1_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.817    control_unit/r1_i_357_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.934 r  control_unit/r1_i_255/CO[3]
                         net (fo=1, routed)           0.000    20.934    control_unit/r1_i_255_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.051 r  control_unit/r1_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.051    control_unit/r1_i_127_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.168 r  control_unit/r1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.168    control_unit/r1_i_46_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.325 r  control_unit/r1_i_6/CO[1]
                         net (fo=20, routed)          0.740    22.065    control_unit/B[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    22.397 r  control_unit/r1_i_437/O
                         net (fo=1, routed)           0.000    22.397    control_unit/r1_i_437_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.947 r  control_unit/r1_i_362/CO[3]
                         net (fo=1, routed)           0.000    22.947    control_unit/r1_i_362_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  control_unit/r1_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.061    control_unit/r1_i_260_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  control_unit/r1_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.175    control_unit/r1_i_132_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  control_unit/r1_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.289    control_unit/r1_i_49_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.446 r  control_unit/r1_i_7/CO[1]
                         net (fo=20, routed)          0.639    24.086    control_unit/B[9]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.886 r  control_unit/r1_i_367/CO[3]
                         net (fo=1, routed)           0.000    24.886    control_unit/r1_i_367_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.003 r  control_unit/r1_i_265/CO[3]
                         net (fo=1, routed)           0.000    25.003    control_unit/r1_i_265_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.120 r  control_unit/r1_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.120    control_unit/r1_i_137_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.237 r  control_unit/r1_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.237    control_unit/r1_i_52_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.394 r  control_unit/r1_i_8/CO[1]
                         net (fo=20, routed)          0.734    26.128    control_unit/B[8]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    26.460 r  control_unit/r1_i_443/O
                         net (fo=1, routed)           0.000    26.460    control_unit/r1_i_443_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.993 r  control_unit/r1_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.993    control_unit/r1_i_372_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  control_unit/r1_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.110    control_unit/r1_i_270_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  control_unit/r1_i_142/CO[3]
                         net (fo=1, routed)           0.000    27.227    control_unit/r1_i_142_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.344 r  control_unit/r1_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.344    control_unit/r1_i_55_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.501 r  control_unit/r1_i_9/CO[1]
                         net (fo=20, routed)          0.875    28.375    control_unit/B[7]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.163 r  control_unit/r1_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/r1_i_377_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/r1_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/r1_i_275_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  control_unit/r1_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.391    control_unit/r1_i_147_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  control_unit/r1_i_58/CO[3]
                         net (fo=1, routed)           0.001    29.506    control_unit/r1_i_58_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.663 r  control_unit/r1_i_10/CO[1]
                         net (fo=20, routed)          0.767    30.430    control_unit/B[6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.329    30.759 r  control_unit/r1_i_449/O
                         net (fo=1, routed)           0.000    30.759    control_unit/r1_i_449_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  control_unit/r1_i_382/CO[3]
                         net (fo=1, routed)           0.000    31.292    control_unit/r1_i_382_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  control_unit/r1_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.409    control_unit/r1_i_280_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  control_unit/r1_i_152/CO[3]
                         net (fo=1, routed)           0.000    31.526    control_unit/r1_i_152_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  control_unit/r1_i_61/CO[3]
                         net (fo=1, routed)           0.001    31.644    control_unit/r1_i_61_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.801 r  control_unit/r1_i_11/CO[1]
                         net (fo=20, routed)          0.593    32.394    control_unit/B[5]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.726 r  control_unit/r1_i_452/O
                         net (fo=1, routed)           0.000    32.726    control_unit/r1_i_452_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.276 r  control_unit/r1_i_387/CO[3]
                         net (fo=1, routed)           0.001    33.277    control_unit/r1_i_387_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.391 r  control_unit/r1_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.391    control_unit/r1_i_285_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.505 r  control_unit/r1_i_157/CO[3]
                         net (fo=1, routed)           0.000    33.505    control_unit/r1_i_157_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.619 r  control_unit/r1_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.619    control_unit/r1_i_64_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.776 r  control_unit/r1_i_12/CO[1]
                         net (fo=20, routed)          0.637    34.413    control_unit/B[4]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.742 r  control_unit/r1_i_455/O
                         net (fo=1, routed)           0.000    34.742    control_unit/r1_i_455_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.275 r  control_unit/r1_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.275    control_unit/r1_i_392_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.392 r  control_unit/r1_i_290/CO[3]
                         net (fo=1, routed)           0.000    35.392    control_unit/r1_i_290_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.509 r  control_unit/r1_i_162/CO[3]
                         net (fo=1, routed)           0.000    35.509    control_unit/r1_i_162_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.626 r  control_unit/r1_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.626    control_unit/r1_i_67_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.783 r  control_unit/r1_i_13/CO[1]
                         net (fo=20, routed)          0.616    36.399    control_unit/B[3]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.332    36.731 r  control_unit/r1_i_458/O
                         net (fo=1, routed)           0.000    36.731    control_unit/r1_i_458_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.281 r  control_unit/r1_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.281    control_unit/r1_i_397_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  control_unit/r1_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.395    control_unit/r1_i_295_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  control_unit/r1_i_167/CO[3]
                         net (fo=1, routed)           0.000    37.509    control_unit/r1_i_167_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  control_unit/r1_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.623    control_unit/r1_i_70_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.780 r  control_unit/r1_i_14/CO[1]
                         net (fo=20, routed)          0.759    38.538    control_unit/B[2]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.867 r  control_unit/r1_i_461/O
                         net (fo=1, routed)           0.000    38.867    control_unit/r1_i_461_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.400 r  control_unit/r1_i_402/CO[3]
                         net (fo=1, routed)           0.000    39.400    control_unit/r1_i_402_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.517 r  control_unit/r1_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.517    control_unit/r1_i_300_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.634 r  control_unit/r1_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.634    control_unit/r1_i_172_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  control_unit/r1_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.751    control_unit/r1_i_73_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.908 r  control_unit/r1_i_15/CO[1]
                         net (fo=20, routed)          0.821    40.730    control_unit/B[1]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.332    41.062 r  control_unit/r1_i_465/O
                         net (fo=1, routed)           0.000    41.062    control_unit/r1_i_465_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.594 r  control_unit/r1_i_407/CO[3]
                         net (fo=1, routed)           0.000    41.594    control_unit/r1_i_407_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.708 r  control_unit/r1_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.708    control_unit/r1_i_305_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.822 r  control_unit/r1_i_177/CO[3]
                         net (fo=1, routed)           0.000    41.822    control_unit/r1_i_177_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.936 r  control_unit/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    41.936    control_unit/r1_i_76_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.207 r  control_unit/r1_i_16/CO[0]
                         net (fo=12, routed)          0.630    42.836    alu/div/B[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    46.741 r  alu/div/r1/P[0]
                         net (fo=1, routed)           0.789    47.530    control_unit/P[0]
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124    47.654 r  control_unit/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    47.654    alu/div/S[0]
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.901 r  alu/div/r0_carry/O[0]
                         net (fo=11, routed)          0.530    48.431    control_unit/O[0]
    SLICE_X51Y48         LUT4 (Prop_lut4_I1_O)        0.299    48.730 r  control_unit/M_reg_ypos_q[0]_i_1_comp/O
                         net (fo=2, routed)           0.352    49.082    regfile/M_reg_ypos_q_reg[15]_1[0]
    SLICE_X49Y48         FDRE                                         r  regfile/M_reg_ypos_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.452    14.857    regfile/clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  regfile/M_reg_ypos_q_reg[0]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)       -0.047    15.048    regfile/M_reg_ypos_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -49.082    
  -------------------------------------------------------------------
                         slack                                -34.034    

Slack (VIOLATED) :        -34.033ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.958ns  (logic 27.596ns (62.778%)  route 16.362ns (37.222%))
  Logic Levels:           102  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=11 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         1.101     6.700    control_unit/M_ctrl_q[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.824 r  control_unit/r1_i_310/O
                         net (fo=56, routed)          0.967     7.791    regfile/M_regfile_rb[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.915 f  regfile/r1_i_326/O
                         net (fo=1, routed)           0.000     7.915    regfile/r1_i_326_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.124 f  regfile/r1_i_225/O
                         net (fo=2, routed)           0.000     8.124    regfile/FSM_sequential_M_ctrl_q_reg[2]_1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.212 f  regfile/r1_i_97/O
                         net (fo=6, routed)           0.619     8.831    control_unit/M_regfile_rb_data[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.319     9.150 r  control_unit/M_reg_temp_q[143]_i_23_comp_1/O
                         net (fo=1, routed)           0.594     9.744    control_unit/M_reg_temp_q[143]_i_23_n_0_repN_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  control_unit/r1_i_419_comp/O
                         net (fo=1, routed)           0.000     9.868    control_unit/r1_i_419_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.381 r  control_unit/r1_i_328/CO[3]
                         net (fo=1, routed)           0.000    10.381    control_unit/r1_i_328_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.498 r  control_unit/r1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.498    control_unit/r1_i_226_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.615 r  control_unit/r1_i_98/CO[3]
                         net (fo=1, routed)           0.000    10.615    control_unit/r1_i_98_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.732 r  control_unit/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.732    control_unit/r1_i_33_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.986 r  control_unit/r1_i_1/CO[0]
                         net (fo=20, routed)          0.698    11.684    control_unit/B[15]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.367    12.051 r  control_unit/r1_i_420/O
                         net (fo=1, routed)           0.000    12.051    control_unit/r1_i_420_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.452 r  control_unit/r1_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.452    control_unit/r1_i_337_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  control_unit/r1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.566    control_unit/r1_i_235_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  control_unit/r1_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.680    control_unit/r1_i_107_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  control_unit/r1_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.794    control_unit/r1_i_34_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  control_unit/r1_i_2/CO[1]
                         net (fo=20, routed)          0.801    13.752    control_unit/B[14]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    14.081 r  control_unit/r1_i_425/O
                         net (fo=1, routed)           0.000    14.081    control_unit/r1_i_425_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.614 r  control_unit/r1_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.614    control_unit/r1_i_342_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  control_unit/r1_i_240/CO[3]
                         net (fo=1, routed)           0.000    14.731    control_unit/r1_i_240_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  control_unit/r1_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.848    control_unit/r1_i_112_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.965 r  control_unit/r1_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.965    control_unit/r1_i_37_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.122 r  control_unit/r1_i_3/CO[1]
                         net (fo=20, routed)          0.686    15.808    control_unit/B[13]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.140 r  control_unit/r1_i_428/O
                         net (fo=1, routed)           0.000    16.140    control_unit/r1_i_428_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.690 r  control_unit/r1_i_347/CO[3]
                         net (fo=1, routed)           0.000    16.690    control_unit/r1_i_347_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  control_unit/r1_i_245/CO[3]
                         net (fo=1, routed)           0.000    16.804    control_unit/r1_i_245_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.918 r  control_unit/r1_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.918    control_unit/r1_i_117_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.032 r  control_unit/r1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.032    control_unit/r1_i_40_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.189 r  control_unit/r1_i_4/CO[1]
                         net (fo=20, routed)          0.914    18.102    control_unit/B[12]
    SLICE_X54Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    18.902 r  control_unit/r1_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.902    control_unit/r1_i_352_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.019 r  control_unit/r1_i_250/CO[3]
                         net (fo=1, routed)           0.000    19.019    control_unit/r1_i_250_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.136 r  control_unit/r1_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.136    control_unit/r1_i_122_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.253 r  control_unit/r1_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.253    control_unit/r1_i_43_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.410 r  control_unit/r1_i_5/CO[1]
                         net (fo=20, routed)          0.604    20.014    control_unit/B[11]
    SLICE_X54Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.817 r  control_unit/r1_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.817    control_unit/r1_i_357_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.934 r  control_unit/r1_i_255/CO[3]
                         net (fo=1, routed)           0.000    20.934    control_unit/r1_i_255_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.051 r  control_unit/r1_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.051    control_unit/r1_i_127_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.168 r  control_unit/r1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.168    control_unit/r1_i_46_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.325 r  control_unit/r1_i_6/CO[1]
                         net (fo=20, routed)          0.740    22.065    control_unit/B[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    22.397 r  control_unit/r1_i_437/O
                         net (fo=1, routed)           0.000    22.397    control_unit/r1_i_437_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.947 r  control_unit/r1_i_362/CO[3]
                         net (fo=1, routed)           0.000    22.947    control_unit/r1_i_362_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  control_unit/r1_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.061    control_unit/r1_i_260_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  control_unit/r1_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.175    control_unit/r1_i_132_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  control_unit/r1_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.289    control_unit/r1_i_49_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.446 r  control_unit/r1_i_7/CO[1]
                         net (fo=20, routed)          0.639    24.086    control_unit/B[9]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.886 r  control_unit/r1_i_367/CO[3]
                         net (fo=1, routed)           0.000    24.886    control_unit/r1_i_367_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.003 r  control_unit/r1_i_265/CO[3]
                         net (fo=1, routed)           0.000    25.003    control_unit/r1_i_265_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.120 r  control_unit/r1_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.120    control_unit/r1_i_137_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.237 r  control_unit/r1_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.237    control_unit/r1_i_52_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.394 r  control_unit/r1_i_8/CO[1]
                         net (fo=20, routed)          0.734    26.128    control_unit/B[8]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    26.460 r  control_unit/r1_i_443/O
                         net (fo=1, routed)           0.000    26.460    control_unit/r1_i_443_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.993 r  control_unit/r1_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.993    control_unit/r1_i_372_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  control_unit/r1_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.110    control_unit/r1_i_270_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  control_unit/r1_i_142/CO[3]
                         net (fo=1, routed)           0.000    27.227    control_unit/r1_i_142_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.344 r  control_unit/r1_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.344    control_unit/r1_i_55_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.501 r  control_unit/r1_i_9/CO[1]
                         net (fo=20, routed)          0.875    28.375    control_unit/B[7]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.163 r  control_unit/r1_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/r1_i_377_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/r1_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/r1_i_275_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  control_unit/r1_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.391    control_unit/r1_i_147_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  control_unit/r1_i_58/CO[3]
                         net (fo=1, routed)           0.001    29.506    control_unit/r1_i_58_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.663 r  control_unit/r1_i_10/CO[1]
                         net (fo=20, routed)          0.767    30.430    control_unit/B[6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.329    30.759 r  control_unit/r1_i_449/O
                         net (fo=1, routed)           0.000    30.759    control_unit/r1_i_449_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  control_unit/r1_i_382/CO[3]
                         net (fo=1, routed)           0.000    31.292    control_unit/r1_i_382_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  control_unit/r1_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.409    control_unit/r1_i_280_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  control_unit/r1_i_152/CO[3]
                         net (fo=1, routed)           0.000    31.526    control_unit/r1_i_152_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  control_unit/r1_i_61/CO[3]
                         net (fo=1, routed)           0.001    31.644    control_unit/r1_i_61_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.801 r  control_unit/r1_i_11/CO[1]
                         net (fo=20, routed)          0.593    32.394    control_unit/B[5]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.726 r  control_unit/r1_i_452/O
                         net (fo=1, routed)           0.000    32.726    control_unit/r1_i_452_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.276 r  control_unit/r1_i_387/CO[3]
                         net (fo=1, routed)           0.001    33.277    control_unit/r1_i_387_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.391 r  control_unit/r1_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.391    control_unit/r1_i_285_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.505 r  control_unit/r1_i_157/CO[3]
                         net (fo=1, routed)           0.000    33.505    control_unit/r1_i_157_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.619 r  control_unit/r1_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.619    control_unit/r1_i_64_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.776 r  control_unit/r1_i_12/CO[1]
                         net (fo=20, routed)          0.637    34.413    control_unit/B[4]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.742 r  control_unit/r1_i_455/O
                         net (fo=1, routed)           0.000    34.742    control_unit/r1_i_455_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.275 r  control_unit/r1_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.275    control_unit/r1_i_392_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.392 r  control_unit/r1_i_290/CO[3]
                         net (fo=1, routed)           0.000    35.392    control_unit/r1_i_290_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.509 r  control_unit/r1_i_162/CO[3]
                         net (fo=1, routed)           0.000    35.509    control_unit/r1_i_162_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.626 r  control_unit/r1_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.626    control_unit/r1_i_67_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.783 r  control_unit/r1_i_13/CO[1]
                         net (fo=20, routed)          0.616    36.399    control_unit/B[3]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.332    36.731 r  control_unit/r1_i_458/O
                         net (fo=1, routed)           0.000    36.731    control_unit/r1_i_458_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.281 r  control_unit/r1_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.281    control_unit/r1_i_397_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  control_unit/r1_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.395    control_unit/r1_i_295_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  control_unit/r1_i_167/CO[3]
                         net (fo=1, routed)           0.000    37.509    control_unit/r1_i_167_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  control_unit/r1_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.623    control_unit/r1_i_70_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.780 r  control_unit/r1_i_14/CO[1]
                         net (fo=20, routed)          0.759    38.538    control_unit/B[2]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.867 r  control_unit/r1_i_461/O
                         net (fo=1, routed)           0.000    38.867    control_unit/r1_i_461_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.400 r  control_unit/r1_i_402/CO[3]
                         net (fo=1, routed)           0.000    39.400    control_unit/r1_i_402_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.517 r  control_unit/r1_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.517    control_unit/r1_i_300_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.634 r  control_unit/r1_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.634    control_unit/r1_i_172_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  control_unit/r1_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.751    control_unit/r1_i_73_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.908 r  control_unit/r1_i_15/CO[1]
                         net (fo=20, routed)          0.821    40.730    control_unit/B[1]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.332    41.062 r  control_unit/r1_i_465/O
                         net (fo=1, routed)           0.000    41.062    control_unit/r1_i_465_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.594 r  control_unit/r1_i_407/CO[3]
                         net (fo=1, routed)           0.000    41.594    control_unit/r1_i_407_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.708 r  control_unit/r1_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.708    control_unit/r1_i_305_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.822 r  control_unit/r1_i_177/CO[3]
                         net (fo=1, routed)           0.000    41.822    control_unit/r1_i_177_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.936 r  control_unit/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    41.936    control_unit/r1_i_76_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.207 r  control_unit/r1_i_16/CO[0]
                         net (fo=12, routed)          0.630    42.836    alu/div/B[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    46.741 r  alu/div/r1/P[0]
                         net (fo=1, routed)           0.789    47.530    control_unit/P[0]
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124    47.654 r  control_unit/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    47.654    alu/div/S[0]
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.901 r  alu/div/r0_carry/O[0]
                         net (fo=11, routed)          0.576    48.478    control_unit/O[0]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.299    48.777 r  control_unit/M_reg_temp_q[128]_i_3/O
                         net (fo=4, routed)           0.201    48.977    control_unit/M_reg_temp_q[128]_i_3_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124    49.101 r  control_unit/M_reg_temp_q[80]_i_1/O
                         net (fo=1, routed)           0.000    49.101    regfile/D[80]
    SLICE_X50Y50         FDRE                                         r  regfile/M_reg_temp_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.443    14.847    regfile/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  regfile/M_reg_temp_q_reg[80]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.077    15.068    regfile/M_reg_temp_q_reg[80]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -49.101    
  -------------------------------------------------------------------
                         slack                                -34.033    

Slack (VIOLATED) :        -34.030ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_ypos_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.939ns  (logic 27.472ns (62.523%)  route 16.467ns (37.477%))
  Logic Levels:           101  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=11 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         1.101     6.700    control_unit/M_ctrl_q[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.824 r  control_unit/r1_i_310/O
                         net (fo=56, routed)          0.967     7.791    regfile/M_regfile_rb[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.915 f  regfile/r1_i_326/O
                         net (fo=1, routed)           0.000     7.915    regfile/r1_i_326_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.124 f  regfile/r1_i_225/O
                         net (fo=2, routed)           0.000     8.124    regfile/FSM_sequential_M_ctrl_q_reg[2]_1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.212 f  regfile/r1_i_97/O
                         net (fo=6, routed)           0.619     8.831    control_unit/M_regfile_rb_data[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.319     9.150 r  control_unit/M_reg_temp_q[143]_i_23_comp_1/O
                         net (fo=1, routed)           0.594     9.744    control_unit/M_reg_temp_q[143]_i_23_n_0_repN_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  control_unit/r1_i_419_comp/O
                         net (fo=1, routed)           0.000     9.868    control_unit/r1_i_419_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.381 r  control_unit/r1_i_328/CO[3]
                         net (fo=1, routed)           0.000    10.381    control_unit/r1_i_328_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.498 r  control_unit/r1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.498    control_unit/r1_i_226_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.615 r  control_unit/r1_i_98/CO[3]
                         net (fo=1, routed)           0.000    10.615    control_unit/r1_i_98_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.732 r  control_unit/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.732    control_unit/r1_i_33_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.986 r  control_unit/r1_i_1/CO[0]
                         net (fo=20, routed)          0.698    11.684    control_unit/B[15]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.367    12.051 r  control_unit/r1_i_420/O
                         net (fo=1, routed)           0.000    12.051    control_unit/r1_i_420_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.452 r  control_unit/r1_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.452    control_unit/r1_i_337_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  control_unit/r1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.566    control_unit/r1_i_235_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  control_unit/r1_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.680    control_unit/r1_i_107_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  control_unit/r1_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.794    control_unit/r1_i_34_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  control_unit/r1_i_2/CO[1]
                         net (fo=20, routed)          0.801    13.752    control_unit/B[14]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    14.081 r  control_unit/r1_i_425/O
                         net (fo=1, routed)           0.000    14.081    control_unit/r1_i_425_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.614 r  control_unit/r1_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.614    control_unit/r1_i_342_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  control_unit/r1_i_240/CO[3]
                         net (fo=1, routed)           0.000    14.731    control_unit/r1_i_240_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  control_unit/r1_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.848    control_unit/r1_i_112_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.965 r  control_unit/r1_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.965    control_unit/r1_i_37_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.122 r  control_unit/r1_i_3/CO[1]
                         net (fo=20, routed)          0.686    15.808    control_unit/B[13]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.140 r  control_unit/r1_i_428/O
                         net (fo=1, routed)           0.000    16.140    control_unit/r1_i_428_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.690 r  control_unit/r1_i_347/CO[3]
                         net (fo=1, routed)           0.000    16.690    control_unit/r1_i_347_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  control_unit/r1_i_245/CO[3]
                         net (fo=1, routed)           0.000    16.804    control_unit/r1_i_245_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.918 r  control_unit/r1_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.918    control_unit/r1_i_117_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.032 r  control_unit/r1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.032    control_unit/r1_i_40_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.189 r  control_unit/r1_i_4/CO[1]
                         net (fo=20, routed)          0.914    18.102    control_unit/B[12]
    SLICE_X54Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    18.902 r  control_unit/r1_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.902    control_unit/r1_i_352_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.019 r  control_unit/r1_i_250/CO[3]
                         net (fo=1, routed)           0.000    19.019    control_unit/r1_i_250_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.136 r  control_unit/r1_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.136    control_unit/r1_i_122_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.253 r  control_unit/r1_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.253    control_unit/r1_i_43_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.410 r  control_unit/r1_i_5/CO[1]
                         net (fo=20, routed)          0.604    20.014    control_unit/B[11]
    SLICE_X54Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.817 r  control_unit/r1_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.817    control_unit/r1_i_357_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.934 r  control_unit/r1_i_255/CO[3]
                         net (fo=1, routed)           0.000    20.934    control_unit/r1_i_255_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.051 r  control_unit/r1_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.051    control_unit/r1_i_127_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.168 r  control_unit/r1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.168    control_unit/r1_i_46_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.325 r  control_unit/r1_i_6/CO[1]
                         net (fo=20, routed)          0.740    22.065    control_unit/B[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    22.397 r  control_unit/r1_i_437/O
                         net (fo=1, routed)           0.000    22.397    control_unit/r1_i_437_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.947 r  control_unit/r1_i_362/CO[3]
                         net (fo=1, routed)           0.000    22.947    control_unit/r1_i_362_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  control_unit/r1_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.061    control_unit/r1_i_260_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  control_unit/r1_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.175    control_unit/r1_i_132_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  control_unit/r1_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.289    control_unit/r1_i_49_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.446 r  control_unit/r1_i_7/CO[1]
                         net (fo=20, routed)          0.639    24.086    control_unit/B[9]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.886 r  control_unit/r1_i_367/CO[3]
                         net (fo=1, routed)           0.000    24.886    control_unit/r1_i_367_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.003 r  control_unit/r1_i_265/CO[3]
                         net (fo=1, routed)           0.000    25.003    control_unit/r1_i_265_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.120 r  control_unit/r1_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.120    control_unit/r1_i_137_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.237 r  control_unit/r1_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.237    control_unit/r1_i_52_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.394 r  control_unit/r1_i_8/CO[1]
                         net (fo=20, routed)          0.734    26.128    control_unit/B[8]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    26.460 r  control_unit/r1_i_443/O
                         net (fo=1, routed)           0.000    26.460    control_unit/r1_i_443_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.993 r  control_unit/r1_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.993    control_unit/r1_i_372_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  control_unit/r1_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.110    control_unit/r1_i_270_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  control_unit/r1_i_142/CO[3]
                         net (fo=1, routed)           0.000    27.227    control_unit/r1_i_142_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.344 r  control_unit/r1_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.344    control_unit/r1_i_55_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.501 r  control_unit/r1_i_9/CO[1]
                         net (fo=20, routed)          0.875    28.375    control_unit/B[7]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.163 r  control_unit/r1_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/r1_i_377_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/r1_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/r1_i_275_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  control_unit/r1_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.391    control_unit/r1_i_147_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  control_unit/r1_i_58/CO[3]
                         net (fo=1, routed)           0.001    29.506    control_unit/r1_i_58_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.663 r  control_unit/r1_i_10/CO[1]
                         net (fo=20, routed)          0.767    30.430    control_unit/B[6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.329    30.759 r  control_unit/r1_i_449/O
                         net (fo=1, routed)           0.000    30.759    control_unit/r1_i_449_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  control_unit/r1_i_382/CO[3]
                         net (fo=1, routed)           0.000    31.292    control_unit/r1_i_382_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  control_unit/r1_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.409    control_unit/r1_i_280_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  control_unit/r1_i_152/CO[3]
                         net (fo=1, routed)           0.000    31.526    control_unit/r1_i_152_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  control_unit/r1_i_61/CO[3]
                         net (fo=1, routed)           0.001    31.644    control_unit/r1_i_61_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.801 r  control_unit/r1_i_11/CO[1]
                         net (fo=20, routed)          0.593    32.394    control_unit/B[5]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.726 r  control_unit/r1_i_452/O
                         net (fo=1, routed)           0.000    32.726    control_unit/r1_i_452_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.276 r  control_unit/r1_i_387/CO[3]
                         net (fo=1, routed)           0.001    33.277    control_unit/r1_i_387_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.391 r  control_unit/r1_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.391    control_unit/r1_i_285_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.505 r  control_unit/r1_i_157/CO[3]
                         net (fo=1, routed)           0.000    33.505    control_unit/r1_i_157_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.619 r  control_unit/r1_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.619    control_unit/r1_i_64_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.776 r  control_unit/r1_i_12/CO[1]
                         net (fo=20, routed)          0.637    34.413    control_unit/B[4]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.742 r  control_unit/r1_i_455/O
                         net (fo=1, routed)           0.000    34.742    control_unit/r1_i_455_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.275 r  control_unit/r1_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.275    control_unit/r1_i_392_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.392 r  control_unit/r1_i_290/CO[3]
                         net (fo=1, routed)           0.000    35.392    control_unit/r1_i_290_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.509 r  control_unit/r1_i_162/CO[3]
                         net (fo=1, routed)           0.000    35.509    control_unit/r1_i_162_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.626 r  control_unit/r1_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.626    control_unit/r1_i_67_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.783 r  control_unit/r1_i_13/CO[1]
                         net (fo=20, routed)          0.616    36.399    control_unit/B[3]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.332    36.731 r  control_unit/r1_i_458/O
                         net (fo=1, routed)           0.000    36.731    control_unit/r1_i_458_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.281 r  control_unit/r1_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.281    control_unit/r1_i_397_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  control_unit/r1_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.395    control_unit/r1_i_295_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  control_unit/r1_i_167/CO[3]
                         net (fo=1, routed)           0.000    37.509    control_unit/r1_i_167_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  control_unit/r1_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.623    control_unit/r1_i_70_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.780 r  control_unit/r1_i_14/CO[1]
                         net (fo=20, routed)          0.759    38.538    control_unit/B[2]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.867 r  control_unit/r1_i_461/O
                         net (fo=1, routed)           0.000    38.867    control_unit/r1_i_461_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.400 r  control_unit/r1_i_402/CO[3]
                         net (fo=1, routed)           0.000    39.400    control_unit/r1_i_402_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.517 r  control_unit/r1_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.517    control_unit/r1_i_300_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.634 r  control_unit/r1_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.634    control_unit/r1_i_172_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  control_unit/r1_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.751    control_unit/r1_i_73_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.908 r  control_unit/r1_i_15/CO[1]
                         net (fo=20, routed)          0.821    40.730    control_unit/B[1]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.332    41.062 r  control_unit/r1_i_465/O
                         net (fo=1, routed)           0.000    41.062    control_unit/r1_i_465_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.594 r  control_unit/r1_i_407/CO[3]
                         net (fo=1, routed)           0.000    41.594    control_unit/r1_i_407_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.708 r  control_unit/r1_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.708    control_unit/r1_i_305_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.822 r  control_unit/r1_i_177/CO[3]
                         net (fo=1, routed)           0.000    41.822    control_unit/r1_i_177_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.936 r  control_unit/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    41.936    control_unit/r1_i_76_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.207 r  control_unit/r1_i_16/CO[0]
                         net (fo=12, routed)          0.630    42.836    alu/div/B[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    46.741 r  alu/div/r1/P[0]
                         net (fo=1, routed)           0.789    47.530    control_unit/P[0]
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124    47.654 r  control_unit/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    47.654    alu/div/S[0]
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.901 r  alu/div/r0_carry/O[0]
                         net (fo=11, routed)          0.530    48.431    control_unit/O[0]
    SLICE_X51Y48         LUT4 (Prop_lut4_I1_O)        0.299    48.730 r  control_unit/M_reg_ypos_q[0]_i_1_comp/O
                         net (fo=2, routed)           0.352    49.082    regfile/M_reg_ypos_q_reg[15]_1[0]
    SLICE_X49Y48         FDRE                                         r  regfile/M_reg_ypos_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.452    14.857    regfile/clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  regfile/M_reg_ypos_q_reg[0]_lopt_replica/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)       -0.043    15.052    regfile/M_reg_ypos_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -49.082    
  -------------------------------------------------------------------
                         slack                                -34.030    

Slack (VIOLATED) :        -34.003ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_move_num_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.929ns  (logic 27.472ns (62.538%)  route 16.457ns (37.462%))
  Logic Levels:           101  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=11 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         1.101     6.700    control_unit/M_ctrl_q[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.824 r  control_unit/r1_i_310/O
                         net (fo=56, routed)          0.967     7.791    regfile/M_regfile_rb[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.915 f  regfile/r1_i_326/O
                         net (fo=1, routed)           0.000     7.915    regfile/r1_i_326_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.124 f  regfile/r1_i_225/O
                         net (fo=2, routed)           0.000     8.124    regfile/FSM_sequential_M_ctrl_q_reg[2]_1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.212 f  regfile/r1_i_97/O
                         net (fo=6, routed)           0.619     8.831    control_unit/M_regfile_rb_data[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.319     9.150 r  control_unit/M_reg_temp_q[143]_i_23_comp_1/O
                         net (fo=1, routed)           0.594     9.744    control_unit/M_reg_temp_q[143]_i_23_n_0_repN_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.868 r  control_unit/r1_i_419_comp/O
                         net (fo=1, routed)           0.000     9.868    control_unit/r1_i_419_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.381 r  control_unit/r1_i_328/CO[3]
                         net (fo=1, routed)           0.000    10.381    control_unit/r1_i_328_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.498 r  control_unit/r1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.498    control_unit/r1_i_226_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.615 r  control_unit/r1_i_98/CO[3]
                         net (fo=1, routed)           0.000    10.615    control_unit/r1_i_98_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.732 r  control_unit/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.732    control_unit/r1_i_33_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.986 r  control_unit/r1_i_1/CO[0]
                         net (fo=20, routed)          0.698    11.684    control_unit/B[15]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.367    12.051 r  control_unit/r1_i_420/O
                         net (fo=1, routed)           0.000    12.051    control_unit/r1_i_420_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.452 r  control_unit/r1_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.452    control_unit/r1_i_337_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  control_unit/r1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.566    control_unit/r1_i_235_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  control_unit/r1_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.680    control_unit/r1_i_107_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  control_unit/r1_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.794    control_unit/r1_i_34_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.951 r  control_unit/r1_i_2/CO[1]
                         net (fo=20, routed)          0.801    13.752    control_unit/B[14]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    14.081 r  control_unit/r1_i_425/O
                         net (fo=1, routed)           0.000    14.081    control_unit/r1_i_425_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.614 r  control_unit/r1_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.614    control_unit/r1_i_342_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  control_unit/r1_i_240/CO[3]
                         net (fo=1, routed)           0.000    14.731    control_unit/r1_i_240_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  control_unit/r1_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.848    control_unit/r1_i_112_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.965 r  control_unit/r1_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.965    control_unit/r1_i_37_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.122 r  control_unit/r1_i_3/CO[1]
                         net (fo=20, routed)          0.686    15.808    control_unit/B[13]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.140 r  control_unit/r1_i_428/O
                         net (fo=1, routed)           0.000    16.140    control_unit/r1_i_428_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.690 r  control_unit/r1_i_347/CO[3]
                         net (fo=1, routed)           0.000    16.690    control_unit/r1_i_347_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  control_unit/r1_i_245/CO[3]
                         net (fo=1, routed)           0.000    16.804    control_unit/r1_i_245_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.918 r  control_unit/r1_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.918    control_unit/r1_i_117_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.032 r  control_unit/r1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.032    control_unit/r1_i_40_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.189 r  control_unit/r1_i_4/CO[1]
                         net (fo=20, routed)          0.914    18.102    control_unit/B[12]
    SLICE_X54Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    18.902 r  control_unit/r1_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.902    control_unit/r1_i_352_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.019 r  control_unit/r1_i_250/CO[3]
                         net (fo=1, routed)           0.000    19.019    control_unit/r1_i_250_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.136 r  control_unit/r1_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.136    control_unit/r1_i_122_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.253 r  control_unit/r1_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.253    control_unit/r1_i_43_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.410 r  control_unit/r1_i_5/CO[1]
                         net (fo=20, routed)          0.604    20.014    control_unit/B[11]
    SLICE_X54Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.817 r  control_unit/r1_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.817    control_unit/r1_i_357_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.934 r  control_unit/r1_i_255/CO[3]
                         net (fo=1, routed)           0.000    20.934    control_unit/r1_i_255_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.051 r  control_unit/r1_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.051    control_unit/r1_i_127_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.168 r  control_unit/r1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.168    control_unit/r1_i_46_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.325 r  control_unit/r1_i_6/CO[1]
                         net (fo=20, routed)          0.740    22.065    control_unit/B[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    22.397 r  control_unit/r1_i_437/O
                         net (fo=1, routed)           0.000    22.397    control_unit/r1_i_437_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.947 r  control_unit/r1_i_362/CO[3]
                         net (fo=1, routed)           0.000    22.947    control_unit/r1_i_362_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  control_unit/r1_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.061    control_unit/r1_i_260_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  control_unit/r1_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.175    control_unit/r1_i_132_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  control_unit/r1_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.289    control_unit/r1_i_49_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.446 r  control_unit/r1_i_7/CO[1]
                         net (fo=20, routed)          0.639    24.086    control_unit/B[9]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.886 r  control_unit/r1_i_367/CO[3]
                         net (fo=1, routed)           0.000    24.886    control_unit/r1_i_367_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.003 r  control_unit/r1_i_265/CO[3]
                         net (fo=1, routed)           0.000    25.003    control_unit/r1_i_265_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.120 r  control_unit/r1_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.120    control_unit/r1_i_137_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.237 r  control_unit/r1_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.237    control_unit/r1_i_52_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.394 r  control_unit/r1_i_8/CO[1]
                         net (fo=20, routed)          0.734    26.128    control_unit/B[8]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    26.460 r  control_unit/r1_i_443/O
                         net (fo=1, routed)           0.000    26.460    control_unit/r1_i_443_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.993 r  control_unit/r1_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.993    control_unit/r1_i_372_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.110 r  control_unit/r1_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.110    control_unit/r1_i_270_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.227 r  control_unit/r1_i_142/CO[3]
                         net (fo=1, routed)           0.000    27.227    control_unit/r1_i_142_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.344 r  control_unit/r1_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.344    control_unit/r1_i_55_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.501 r  control_unit/r1_i_9/CO[1]
                         net (fo=20, routed)          0.875    28.375    control_unit/B[7]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.163 r  control_unit/r1_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/r1_i_377_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/r1_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/r1_i_275_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  control_unit/r1_i_147/CO[3]
                         net (fo=1, routed)           0.000    29.391    control_unit/r1_i_147_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  control_unit/r1_i_58/CO[3]
                         net (fo=1, routed)           0.001    29.506    control_unit/r1_i_58_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.663 r  control_unit/r1_i_10/CO[1]
                         net (fo=20, routed)          0.767    30.430    control_unit/B[6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.329    30.759 r  control_unit/r1_i_449/O
                         net (fo=1, routed)           0.000    30.759    control_unit/r1_i_449_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  control_unit/r1_i_382/CO[3]
                         net (fo=1, routed)           0.000    31.292    control_unit/r1_i_382_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  control_unit/r1_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.409    control_unit/r1_i_280_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  control_unit/r1_i_152/CO[3]
                         net (fo=1, routed)           0.000    31.526    control_unit/r1_i_152_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  control_unit/r1_i_61/CO[3]
                         net (fo=1, routed)           0.001    31.644    control_unit/r1_i_61_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.801 r  control_unit/r1_i_11/CO[1]
                         net (fo=20, routed)          0.593    32.394    control_unit/B[5]
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.726 r  control_unit/r1_i_452/O
                         net (fo=1, routed)           0.000    32.726    control_unit/r1_i_452_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.276 r  control_unit/r1_i_387/CO[3]
                         net (fo=1, routed)           0.001    33.277    control_unit/r1_i_387_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.391 r  control_unit/r1_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.391    control_unit/r1_i_285_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.505 r  control_unit/r1_i_157/CO[3]
                         net (fo=1, routed)           0.000    33.505    control_unit/r1_i_157_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.619 r  control_unit/r1_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.619    control_unit/r1_i_64_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.776 r  control_unit/r1_i_12/CO[1]
                         net (fo=20, routed)          0.637    34.413    control_unit/B[4]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.742 r  control_unit/r1_i_455/O
                         net (fo=1, routed)           0.000    34.742    control_unit/r1_i_455_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.275 r  control_unit/r1_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.275    control_unit/r1_i_392_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.392 r  control_unit/r1_i_290/CO[3]
                         net (fo=1, routed)           0.000    35.392    control_unit/r1_i_290_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.509 r  control_unit/r1_i_162/CO[3]
                         net (fo=1, routed)           0.000    35.509    control_unit/r1_i_162_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.626 r  control_unit/r1_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.626    control_unit/r1_i_67_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.783 r  control_unit/r1_i_13/CO[1]
                         net (fo=20, routed)          0.616    36.399    control_unit/B[3]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.332    36.731 r  control_unit/r1_i_458/O
                         net (fo=1, routed)           0.000    36.731    control_unit/r1_i_458_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.281 r  control_unit/r1_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.281    control_unit/r1_i_397_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  control_unit/r1_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.395    control_unit/r1_i_295_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  control_unit/r1_i_167/CO[3]
                         net (fo=1, routed)           0.000    37.509    control_unit/r1_i_167_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  control_unit/r1_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.623    control_unit/r1_i_70_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.780 r  control_unit/r1_i_14/CO[1]
                         net (fo=20, routed)          0.759    38.538    control_unit/B[2]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.867 r  control_unit/r1_i_461/O
                         net (fo=1, routed)           0.000    38.867    control_unit/r1_i_461_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.400 r  control_unit/r1_i_402/CO[3]
                         net (fo=1, routed)           0.000    39.400    control_unit/r1_i_402_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.517 r  control_unit/r1_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.517    control_unit/r1_i_300_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.634 r  control_unit/r1_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.634    control_unit/r1_i_172_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  control_unit/r1_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.751    control_unit/r1_i_73_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.908 r  control_unit/r1_i_15/CO[1]
                         net (fo=20, routed)          0.821    40.730    control_unit/B[1]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.332    41.062 r  control_unit/r1_i_465/O
                         net (fo=1, routed)           0.000    41.062    control_unit/r1_i_465_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.594 r  control_unit/r1_i_407/CO[3]
                         net (fo=1, routed)           0.000    41.594    control_unit/r1_i_407_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.708 r  control_unit/r1_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.708    control_unit/r1_i_305_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.822 r  control_unit/r1_i_177/CO[3]
                         net (fo=1, routed)           0.000    41.822    control_unit/r1_i_177_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.936 r  control_unit/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    41.936    control_unit/r1_i_76_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.207 r  control_unit/r1_i_16/CO[0]
                         net (fo=12, routed)          0.630    42.836    alu/div/B[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    46.741 r  alu/div/r1/P[0]
                         net (fo=1, routed)           0.789    47.530    control_unit/P[0]
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124    47.654 r  control_unit/r0_carry_i_8/O
                         net (fo=1, routed)           0.000    47.654    alu/div/S[0]
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.901 r  alu/div/r0_carry/O[0]
                         net (fo=11, routed)          0.535    48.436    control_unit/O[0]
    SLICE_X48Y50         LUT4 (Prop_lut4_I1_O)        0.299    48.735 r  control_unit/M_reg_move_num_q[0]_i_1_comp/O
                         net (fo=2, routed)           0.337    49.072    regfile/M_reg_move_num_q_reg[15]_1[0]
    SLICE_X50Y49         FDRE                                         r  regfile/M_reg_move_num_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.453    14.858    regfile/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  regfile/M_reg_move_num_q_reg[0]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)       -0.013    15.069    regfile/M_reg_move_num_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -49.072    
  -------------------------------------------------------------------
                         slack                                -34.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ledstrip7/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip7/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.593     1.537    ledstrip7/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  ledstrip7/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ledstrip7/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.114     1.792    ledstrip7/M_bit_ctr_q_reg[3]_0[0]
    SLICE_X64Y39         LUT5 (Prop_lut5_I4_O)        0.048     1.840 r  ledstrip7/M_bit_ctr_q[4]_i_2__6/O
                         net (fo=1, routed)           0.000     1.840    ledstrip7/M_bit_ctr_q[4]_i_2__6_n_0
    SLICE_X64Y39         FDRE                                         r  ledstrip7/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.864     2.054    ledstrip7/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  ledstrip7/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.131     1.681    ledstrip7/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ledstrip0/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip0/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.590     1.534    ledstrip0/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  ledstrip0/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  ledstrip0/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.124     1.799    ledstrip0/M_ctr_q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  ledstrip0/M_ctr_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    ledstrip0/M_ctr_q[4]_i_1__0_n_0
    SLICE_X60Y34         FDRE                                         r  ledstrip0/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.858     2.048    ledstrip0/clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  ledstrip0/M_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.121     1.668    ledstrip0/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ledstrip6/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip6/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.594     1.538    ledstrip6/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  ledstrip6/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  ledstrip6/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.110     1.789    ledstrip6/M_bit_ctr_q_reg[3]_0[0]
    SLICE_X63Y41         LUT5 (Prop_lut5_I4_O)        0.049     1.838 r  ledstrip6/M_bit_ctr_q[4]_i_2__5/O
                         net (fo=1, routed)           0.000     1.838    ledstrip6/M_bit_ctr_q[4]_i_2__5_n_0
    SLICE_X63Y41         FDRE                                         r  ledstrip6/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.865     2.055    ledstrip6/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  ledstrip6/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.107     1.658    ledstrip6/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ledstrip2/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip2/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.337%)  route 0.110ns (36.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.593     1.537    ledstrip2/clk_IBUF_BUFG
    SLICE_X58Y42         FDRE                                         r  ledstrip2/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ledstrip2/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.110     1.788    ledstrip2/M_bit_ctr_q_reg[3]_0[0]
    SLICE_X59Y42         LUT5 (Prop_lut5_I4_O)        0.049     1.837 r  ledstrip2/M_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.837    ledstrip2/M_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X59Y42         FDRE                                         r  ledstrip2/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.863     2.053    ledstrip2/clk_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  ledstrip2/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.107     1.657    ledstrip2/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ledstrip6/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip6/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.157%)  route 0.139ns (42.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.594     1.538    ledstrip6/clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  ledstrip6/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  ledstrip6/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.139     1.818    ledstrip6/M_ctr_q[4]
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  ledstrip6/M_ctr_q[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.863    ledstrip6/M_ctr_q[4]_i_1__6_n_0
    SLICE_X65Y41         FDRE                                         r  ledstrip6/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.865     2.055    ledstrip6/clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  ledstrip6/M_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.092     1.630    ledstrip6/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ledstrip4/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip4/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.862%)  route 0.146ns (41.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.590     1.534    ledstrip4/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  ledstrip4/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  ledstrip4/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.146     1.844    ledstrip4/M_ctr_q[0]
    SLICE_X60Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  ledstrip4/M_ctr_q[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.889    ledstrip4/M_ctr_q[4]_i_1__4_n_0
    SLICE_X60Y36         FDRE                                         r  ledstrip4/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.859     2.049    ledstrip4/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  ledstrip4/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.121     1.655    ledstrip4/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ledstrip7/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip7/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.593     1.537    ledstrip7/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  ledstrip7/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  ledstrip7/M_pixel_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.099     1.764    ledstrip7/M_ledstrip7_pixel[1]
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.099     1.863 r  ledstrip7/M_pixel_ctr_q[2]_i_1__6/O
                         net (fo=1, routed)           0.000     1.863    ledstrip7/M_pixel_ctr_q[2]_i_1__6_n_0
    SLICE_X63Y39         FDRE                                         r  ledstrip7/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.864     2.054    ledstrip7/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  ledstrip7/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.092     1.629    ledstrip7/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ledstrip1/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip1/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.568     1.512    ledstrip1/clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  ledstrip1/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  ledstrip1/M_pixel_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.099     1.739    ledstrip1/M_ledstrip1_pixel[1]
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.099     1.838 r  ledstrip1/M_pixel_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    ledstrip1/M_pixel_ctr_q[2]_i_1__0_n_0
    SLICE_X57Y43         FDRE                                         r  ledstrip1/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.837     2.027    ledstrip1/clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  ledstrip1/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.092     1.604    ledstrip1/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ledstrip6/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip6/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.352%)  route 0.144ns (43.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.594     1.538    ledstrip6/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  ledstrip6/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  ledstrip6/M_pixel_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.144     1.823    ledstrip6/M_ledstrip6_pixel[2]
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  ledstrip6/M_pixel_ctr_q[2]_i_1__5/O
                         net (fo=1, routed)           0.000     1.868    ledstrip6/M_pixel_ctr_q[2]_i_1__5_n_0
    SLICE_X63Y40         FDRE                                         r  ledstrip6/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.865     2.055    ledstrip6/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  ledstrip6/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.092     1.630    ledstrip6/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ledstrip5/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip5/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.566     1.510    ledstrip5/clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  ledstrip5/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ledstrip5/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.146     1.797    ledstrip5/M_ctr_q[0]
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  ledstrip5/M_ctr_q[4]_i_1__5/O
                         net (fo=1, routed)           0.000     1.842    ledstrip5/M_ctr_q[4]_i_1__5_n_0
    SLICE_X49Y43         FDRE                                         r  ledstrip5/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.836     2.026    ledstrip5/clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  ledstrip5/M_ctr_q_reg[4]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.092     1.602    ledstrip5/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.615ns  (logic 5.881ns (35.392%)  route 10.735ns (64.608%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          2.390     3.852    control_unit/toggleSW_IBUF
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.204     6.179    control_unit/FSM_sequential_M_ctrl_q_reg[4]_0[0]
    SLICE_X59Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.303 r  control_unit/br_led0_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.947     7.251    control_unit/M_led_out_row0[176]
    SLICE_X59Y37         LUT3 (Prop_lut3_I1_O)        0.152     7.403 r  control_unit/br_led0_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.667     8.070    ledstrip0/br_led0_OBUF_inst_i_1_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I5_O)        0.326     8.396 r  ledstrip0/br_led0_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.940     9.336    ledstrip0/br_led0_OBUF_inst_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  ledstrip0/br_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.587    13.047    br_led0_OBUF
    T8                   OBUF (Prop_obuf_I_O)         3.569    16.615 r  br_led0_OBUF_inst/O
                         net (fo=0)                   0.000    16.615    br_led0
    T8                                                                r  br_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.589ns  (logic 5.908ns (35.612%)  route 10.682ns (64.388%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          2.390     3.852    control_unit/toggleSW_IBUF
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.447     6.423    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X56Y40         LUT6 (Prop_lut6_I4_O)        0.124     6.547 r  regfile/br_led1_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     6.547    regfile/br_led1_OBUF_inst_i_14_n_0
    SLICE_X56Y40         MUXF7 (Prop_muxf7_I0_O)      0.209     6.756 r  regfile/br_led1_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.578     7.334    regfile/br_led1_OBUF_inst_i_9_n_0
    SLICE_X57Y41         LUT4 (Prop_lut4_I0_O)        0.297     7.631 r  regfile/br_led1_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.048     8.679    ledstrip1/br_led1
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.803 r  ledstrip1/br_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.219    13.022    br_led1_OBUF
    T5                   OBUF (Prop_obuf_I_O)         3.568    16.589 r  br_led1_OBUF_inst/O
                         net (fo=0)                   0.000    16.589    br_led1
    T5                                                                r  br_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.480ns  (logic 5.926ns (35.959%)  route 10.554ns (64.041%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          2.390     3.852    control_unit/toggleSW_IBUF
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.372     6.347    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X59Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.471 r  regfile/br_led2_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     6.471    regfile/br_led2_OBUF_inst_i_19_n_0
    SLICE_X59Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     6.688 r  regfile/br_led2_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.769     7.458    regfile/br_led2_OBUF_inst_i_10_n_0
    SLICE_X59Y41         LUT4 (Prop_lut4_I2_O)        0.299     7.757 r  regfile/br_led2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.667     8.424    ledstrip2/br_led2
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.548 r  ledstrip2/br_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.356    12.904    br_led2_OBUF
    R8                   OBUF (Prop_obuf_I_O)         3.576    16.480 r  br_led2_OBUF_inst/O
                         net (fo=0)                   0.000    16.480    br_led2
    R8                                                                r  br_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.852ns  (logic 6.081ns (38.358%)  route 9.772ns (61.642%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          2.390     3.852    control_unit/toggleSW_IBUF
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.085     6.061    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X59Y37         LUT5 (Prop_lut5_I1_O)        0.150     6.211 r  regfile/br_led4_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.899     7.110    regfile/br_led4_OBUF_inst_i_11_n_0
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.361     7.471 r  regfile/br_led4_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.848     8.319    ledstrip4/br_led4_OBUF_inst_i_1_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.331     8.650 r  ledstrip4/br_led4_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.110     9.761    ledstrip4/br_led4_OBUF_inst_i_3_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.885 r  ledstrip4/br_led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.439    12.324    br_led4_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.529    15.852 r  br_led4_OBUF_inst/O
                         net (fo=0)                   0.000    15.852    br_led4
    J1                                                                r  br_led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.619ns  (logic 5.940ns (38.029%)  route 9.679ns (61.971%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          2.390     3.852    control_unit/toggleSW_IBUF
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.204     6.179    control_unit/FSM_sequential_M_ctrl_q_reg[4]_0[0]
    SLICE_X59Y40         LUT3 (Prop_lut3_I1_O)        0.154     6.333 r  control_unit/br_led7_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.674     7.007    control_unit/M_led_out_row7[104]
    SLICE_X59Y40         LUT3 (Prop_lut3_I0_O)        0.327     7.334 r  control_unit/br_led7_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.811     8.146    control_unit/br_led7_OBUF_inst_i_10_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  control_unit/br_led7_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.716     8.986    ledstrip7/br_led7_OBUF_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.110 r  ledstrip7/br_led7_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.880     9.990    ledstrip7/br_led7_OBUF_inst_i_3_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.124    10.114 r  ledstrip7/br_led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.004    12.118    br_led7_OBUF
    K5                   OBUF (Prop_obuf_I_O)         3.501    15.619 r  br_led7_OBUF_inst/O
                         net (fo=0)                   0.000    15.619    br_led7
    K5                                                                r  br_led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.418ns  (logic 5.991ns (38.858%)  route 9.427ns (61.142%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          2.390     3.852    control_unit/toggleSW_IBUF
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          1.948     5.924    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X57Y40         LUT5 (Prop_lut5_I2_O)        0.124     6.048 r  regfile/br_led5_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.667     6.715    regfile/br_led5_OBUF_inst_i_14_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  regfile/br_led5_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     6.839    regfile/br_led5_OBUF_inst_i_12_n_0
    SLICE_X57Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     7.051 r  regfile/br_led5_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.024     8.075    regfile/br_led5_OBUF_inst_i_9_n_0
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.374 r  regfile/br_led5_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.807     9.181    ledstrip5/br_led5
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.305 r  ledstrip5/br_led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.591    11.896    br_led5_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.522    15.418 r  br_led5_OBUF_inst/O
                         net (fo=0)                   0.000    15.418    br_led5
    H1                                                                r  br_led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.970ns  (logic 5.871ns (39.217%)  route 9.099ns (60.783%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          2.390     3.852    control_unit/toggleSW_IBUF
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.605     6.581    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.705 r  regfile/br_led6_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.000     6.705    regfile/br_led6_OBUF_inst_i_15_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     6.917 r  regfile/br_led6_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.973     7.890    regfile/br_led6_OBUF_inst_i_9_n_0
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.299     8.189 r  regfile/br_led6_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.666     8.855    ledstrip6/br_led6
    SLICE_X64Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.979 r  ledstrip6/br_led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.465    11.444    br_led6_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.526    14.970 r  br_led6_OBUF_inst/O
                         net (fo=0)                   0.000    14.970    br_led6
    G1                                                                r  br_led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.949ns  (logic 5.995ns (40.105%)  route 8.954ns (59.895%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          2.390     3.852    control_unit/toggleSW_IBUF
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.316     6.291    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X59Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.415 r  regfile/br_led3_OBUF_inst_i_19/O
                         net (fo=2, routed)           1.018     7.434    regfile/br_led3_OBUF_inst_i_19_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.558 r  regfile/br_led3_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     7.558    regfile/br_led3_OBUF_inst_i_13_n_0
    SLICE_X60Y39         MUXF7 (Prop_muxf7_I0_O)      0.209     7.767 r  regfile/br_led3_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.824     8.591    ledstrip3/br_led3_OBUF_inst_i_1_2
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.297     8.888 r  ledstrip3/br_led3_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.298     9.186    ledstrip3/br_led3_OBUF_inst_i_4_n_0
    SLICE_X64Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  ledstrip3/br_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.108    11.418    br_led3_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.531    14.949 r  br_led3_OBUF_inst/O
                         net (fo=0)                   0.000    14.949    br_led3
    L2                                                                r  br_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.356ns  (logic 1.597ns (47.590%)  route 1.759ns (52.410%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          0.910     1.140    regfile/toggleSW_IBUF
    SLICE_X61Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.185 r  regfile/br_led3_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.082     1.267    ledstrip3/br_led3_OBUF_inst_i_1_0
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.312 r  ledstrip3/br_led3_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.240     1.553    ledstrip3/br_led3_OBUF_inst_i_3_n_0
    SLICE_X64Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.598 r  ledstrip3/br_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.526     2.124    br_led3_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.356 r  br_led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.356    br_led3
    L2                                                                r  br_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.598ns  (logic 1.594ns (44.312%)  route 2.004ns (55.688%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          0.698     0.928    ledstrip4/toggleSW_IBUF
    SLICE_X59Y37         LUT4 (Prop_lut4_I2_O)        0.045     0.973 r  ledstrip4/br_led4_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.231     1.204    ledstrip4/br_led4_OBUF_inst_i_8_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.249 r  ledstrip4/br_led4_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.441     1.691    ledstrip4/br_led4_OBUF_inst_i_3_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.736 r  ledstrip4/br_led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.633     2.369    br_led4_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.598 r  br_led4_OBUF_inst/O
                         net (fo=0)                   0.000     3.598    br_led4
    J1                                                                r  br_led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.664ns  (logic 1.588ns (43.347%)  route 2.076ns (56.653%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          0.829     1.059    regfile/toggleSW_IBUF
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.104 r  regfile/br_led5_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.141     1.245    ledstrip5/br_led5_OBUF_inst_i_1_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.290 r  ledstrip5/br_led5_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.317     1.607    ledstrip5/br_led5_OBUF_inst_i_3_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.652 r  ledstrip5/br_led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.789     2.441    br_led5_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.664 r  br_led5_OBUF_inst/O
                         net (fo=0)                   0.000     3.664    br_led5
    H1                                                                r  br_led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.776ns  (logic 1.592ns (42.151%)  route 2.184ns (57.849%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          1.129     1.359    regfile/toggleSW_IBUF
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.404 r  regfile/br_led6_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.200     1.605    ledstrip6/br_led6_OBUF_inst_i_1_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.650 r  ledstrip6/br_led6_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.183     1.832    ledstrip6/br_led6_OBUF_inst_i_3_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  ledstrip6/br_led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.672     2.549    br_led6_OBUF
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.776 r  br_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.776    br_led6
    G1                                                                r  br_led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.025ns  (logic 1.567ns (38.928%)  route 2.458ns (61.072%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          1.003     1.233    control_unit/toggleSW_IBUF
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.278 f  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          0.705     1.983    ledstrip7/br_led7_OBUF_inst_i_6[0]
    SLICE_X63Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.028 r  ledstrip7/br_led7_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.278     2.306    ledstrip7/br_led7_OBUF_inst_i_3_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.351 r  ledstrip7/br_led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     2.823    br_led7_OBUF
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.025 r  br_led7_OBUF_inst/O
                         net (fo=0)                   0.000     4.025    br_led7
    K5                                                                r  br_led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.605ns  (logic 1.634ns (35.484%)  route 2.971ns (64.516%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          0.999     1.229    control_unit/toggleSW_IBUF
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.274 r  control_unit/br_led0_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.387     1.661    ledstrip0/br_led0_OBUF_inst_i_1_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.706 r  ledstrip0/br_led0_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.333     2.039    ledstrip0/br_led0_OBUF_inst_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.084 r  ledstrip0/br_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.252     3.336    br_led0_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     4.605 r  br_led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.605    br_led0
    T8                                                                r  br_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.648ns  (logic 1.642ns (35.314%)  route 3.007ns (64.686%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          1.032     1.262    ledstrip2/toggleSW_IBUF
    SLICE_X58Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.307 r  ledstrip2/br_led2_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.220     1.527    ledstrip2/br_led2_OBUF_inst_i_8_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.572 r  ledstrip2/br_led2_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.050     1.623    ledstrip2/br_led2_OBUF_inst_i_3_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.668 r  ledstrip2/br_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.704     3.372    br_led2_OBUF
    R8                   OBUF (Prop_obuf_I_O)         1.277     4.648 r  br_led2_OBUF_inst/O
                         net (fo=0)                   0.000     4.648    br_led2
    R8                                                                r  br_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            br_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.187ns  (logic 1.633ns (31.485%)  route 3.554ns (68.515%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          1.380     1.610    regfile/toggleSW_IBUF
    SLICE_X57Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.655 r  regfile/br_led1_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.135     1.790    ledstrip1/br_led1_OBUF_inst_i_1_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  ledstrip1/br_led1_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.400     2.235    ledstrip1/br_led1_OBUF_inst_i_3_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.280 r  ledstrip1/br_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.639     3.919    br_led1_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     5.187 r  br_led1_OBUF_inst/O
                         net (fo=0)                   0.000     5.187    br_led1
    T5                                                                r  br_led1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.875ns  (logic 4.999ns (26.482%)  route 13.877ns (73.518%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         4.912    10.511    control_unit/M_ctrl_q[2]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_6/O
                         net (fo=3, routed)           0.620    11.255    control_unit/FSM_sequential_M_ctrl_q[5]_i_6_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.379 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.204    13.583    control_unit/FSM_sequential_M_ctrl_q_reg[4]_0[0]
    SLICE_X59Y40         LUT3 (Prop_lut3_I1_O)        0.124    13.707 r  control_unit/br_led0_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.947    14.654    control_unit/M_led_out_row0[176]
    SLICE_X59Y37         LUT3 (Prop_lut3_I1_O)        0.152    14.806 r  control_unit/br_led0_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.667    15.473    ledstrip0/br_led0_OBUF_inst_i_1_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I5_O)        0.326    15.799 r  ledstrip0/br_led0_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.940    16.740    ledstrip0/br_led0_OBUF_inst_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    16.864 r  ledstrip0/br_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.587    20.450    br_led0_OBUF
    T8                   OBUF (Prop_obuf_I_O)         3.569    24.019 r  br_led0_OBUF_inst/O
                         net (fo=0)                   0.000    24.019    br_led0
    T8                                                                r  br_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.849ns  (logic 5.026ns (26.662%)  route 13.824ns (73.338%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         4.912    10.511    control_unit/M_ctrl_q[2]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_6/O
                         net (fo=3, routed)           0.620    11.255    control_unit/FSM_sequential_M_ctrl_q[5]_i_6_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.379 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.447    13.826    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X56Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.950 r  regfile/br_led1_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000    13.950    regfile/br_led1_OBUF_inst_i_14_n_0
    SLICE_X56Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    14.159 r  regfile/br_led1_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.578    14.737    regfile/br_led1_OBUF_inst_i_9_n_0
    SLICE_X57Y41         LUT4 (Prop_lut4_I0_O)        0.297    15.034 r  regfile/br_led1_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.048    16.082    ledstrip1/br_led1
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.124    16.206 r  ledstrip1/br_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.219    20.425    br_led1_OBUF
    T5                   OBUF (Prop_obuf_I_O)         3.568    23.993 r  br_led1_OBUF_inst/O
                         net (fo=0)                   0.000    23.993    br_led1
    T5                                                                r  br_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.740ns  (logic 5.044ns (26.916%)  route 13.696ns (73.084%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         4.912    10.511    control_unit/M_ctrl_q[2]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_6/O
                         net (fo=3, routed)           0.620    11.255    control_unit/FSM_sequential_M_ctrl_q[5]_i_6_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.379 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.372    13.751    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X59Y39         LUT5 (Prop_lut5_I2_O)        0.124    13.875 r  regfile/br_led2_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000    13.875    regfile/br_led2_OBUF_inst_i_19_n_0
    SLICE_X59Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    14.092 r  regfile/br_led2_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.769    14.861    regfile/br_led2_OBUF_inst_i_10_n_0
    SLICE_X59Y41         LUT4 (Prop_lut4_I2_O)        0.299    15.160 r  regfile/br_led2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.667    15.827    ledstrip2/br_led2
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.124    15.951 r  ledstrip2/br_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.356    20.307    br_led2_OBUF
    R8                   OBUF (Prop_obuf_I_O)         3.576    23.884 r  br_led2_OBUF_inst/O
                         net (fo=0)                   0.000    23.884    br_led2
    R8                                                                r  br_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.112ns  (logic 5.199ns (28.702%)  route 12.914ns (71.298%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         4.912    10.511    control_unit/M_ctrl_q[2]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_6/O
                         net (fo=3, routed)           0.620    11.255    control_unit/FSM_sequential_M_ctrl_q[5]_i_6_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.379 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.085    13.464    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X59Y37         LUT5 (Prop_lut5_I1_O)        0.150    13.614 r  regfile/br_led4_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.899    14.513    regfile/br_led4_OBUF_inst_i_11_n_0
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.361    14.874 r  regfile/br_led4_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.848    15.723    ledstrip4/br_led4_OBUF_inst_i_1_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.331    16.054 r  ledstrip4/br_led4_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.110    17.164    ledstrip4/br_led4_OBUF_inst_i_3_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.288 r  ledstrip4/br_led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.439    19.727    br_led4_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.529    23.256 r  br_led4_OBUF_inst/O
                         net (fo=0)                   0.000    23.256    br_led4
    J1                                                                r  br_led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.879ns  (logic 5.058ns (28.288%)  route 12.821ns (71.712%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         4.912    10.511    control_unit/M_ctrl_q[2]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_6/O
                         net (fo=3, routed)           0.620    11.255    control_unit/FSM_sequential_M_ctrl_q[5]_i_6_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.379 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.204    13.583    control_unit/FSM_sequential_M_ctrl_q_reg[4]_0[0]
    SLICE_X59Y40         LUT3 (Prop_lut3_I1_O)        0.154    13.737 r  control_unit/br_led7_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.674    14.411    control_unit/M_led_out_row7[104]
    SLICE_X59Y40         LUT3 (Prop_lut3_I0_O)        0.327    14.738 r  control_unit/br_led7_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.811    15.549    control_unit/br_led7_OBUF_inst_i_10_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I1_O)        0.124    15.673 r  control_unit/br_led7_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.716    16.389    ledstrip7/br_led7_OBUF_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.513 r  ledstrip7/br_led7_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.880    17.393    ledstrip7/br_led7_OBUF_inst_i_3_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.124    17.517 r  ledstrip7/br_led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.004    19.521    br_led7_OBUF
    K5                   OBUF (Prop_obuf_I_O)         3.501    23.022 r  br_led7_OBUF_inst/O
                         net (fo=0)                   0.000    23.022    br_led7
    K5                                                                r  br_led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.678ns  (logic 5.109ns (28.901%)  route 12.569ns (71.099%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         4.912    10.511    control_unit/M_ctrl_q[2]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_6/O
                         net (fo=3, routed)           0.620    11.255    control_unit/FSM_sequential_M_ctrl_q[5]_i_6_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.379 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          1.948    13.327    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X57Y40         LUT5 (Prop_lut5_I2_O)        0.124    13.451 r  regfile/br_led5_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.667    14.118    regfile/br_led5_OBUF_inst_i_14_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.242 r  regfile/br_led5_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000    14.242    regfile/br_led5_OBUF_inst_i_12_n_0
    SLICE_X57Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    14.454 r  regfile/br_led5_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.024    15.478    regfile/br_led5_OBUF_inst_i_9_n_0
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.299    15.777 r  regfile/br_led5_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.807    16.584    ledstrip5/br_led5
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.124    16.708 r  ledstrip5/br_led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.591    19.299    br_led5_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.522    22.822 r  br_led5_OBUF_inst/O
                         net (fo=0)                   0.000    22.822    br_led5
    H1                                                                r  br_led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.230ns  (logic 4.989ns (28.953%)  route 12.241ns (71.047%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         4.912    10.511    control_unit/M_ctrl_q[2]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_6/O
                         net (fo=3, routed)           0.620    11.255    control_unit/FSM_sequential_M_ctrl_q[5]_i_6_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.379 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.605    13.984    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.108 r  regfile/br_led6_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.000    14.108    regfile/br_led6_OBUF_inst_i_15_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    14.320 r  regfile/br_led6_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.973    15.293    regfile/br_led6_OBUF_inst_i_9_n_0
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.299    15.592 r  regfile/br_led6_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.666    16.258    ledstrip6/br_led6
    SLICE_X64Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.382 r  ledstrip6/br_led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.465    18.848    br_led6_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.526    22.373 r  br_led6_OBUF_inst/O
                         net (fo=0)                   0.000    22.373    br_led6
    G1                                                                r  br_led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.209ns  (logic 5.113ns (29.713%)  route 12.096ns (70.287%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]/Q
                         net (fo=101, routed)         4.912    10.511    control_unit/M_ctrl_q[2]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_6/O
                         net (fo=3, routed)           0.620    11.255    control_unit/FSM_sequential_M_ctrl_q[5]_i_6_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.379 r  control_unit/br_led3_OBUF_inst_i_7/O
                         net (fo=64, routed)          2.316    13.695    regfile/br_led6_OBUF_inst_i_3[0]
    SLICE_X59Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.819 r  regfile/br_led3_OBUF_inst_i_19/O
                         net (fo=2, routed)           1.018    14.837    regfile/br_led3_OBUF_inst_i_19_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124    14.961 r  regfile/br_led3_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    14.961    regfile/br_led3_OBUF_inst_i_13_n_0
    SLICE_X60Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    15.170 r  regfile/br_led3_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.824    15.994    ledstrip3/br_led3_OBUF_inst_i_1_2
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.297    16.291 r  ledstrip3/br_led3_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.298    16.589    ledstrip3/br_led3_OBUF_inst_i_4_n_0
    SLICE_X64Y38         LUT6 (Prop_lut6_I3_O)        0.124    16.713 r  ledstrip3/br_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.108    18.821    br_led3_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.531    22.353 r  br_led3_OBUF_inst/O
                         net (fo=0)                   0.000    22.353    br_led3
    L2                                                                r  br_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.747ns  (logic 4.856ns (35.325%)  route 8.891ns (64.675%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.561     5.145    control_unit/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  control_unit/FSM_sequential_M_ctrl_q_reg[5]/Q
                         net (fo=88, routed)          4.250     9.852    control_unit/M_ctrl_q[5]
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  control_unit/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665    10.641    control_unit/M_seg_values[4]
    SLICE_X35Y21         LUT5 (Prop_lut5_I2_O)        0.152    10.793 f  control_unit/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.144    11.937    control_unit/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.354    12.291 r  control_unit/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.831    15.122    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.770    18.892 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.892    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.628ns  (logic 4.866ns (35.704%)  route 8.762ns (64.296%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.559     5.143    control_unit/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  control_unit/FSM_sequential_M_ctrl_q_reg[3]/Q
                         net (fo=96, routed)          3.886     9.485    control_unit/M_ctrl_q[3]
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124     9.609 r  control_unit/io_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.850    10.460    control_unit/M_seg_values[5]
    SLICE_X34Y20         LUT5 (Prop_lut5_I2_O)        0.146    10.606 r  control_unit/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.983    11.589    control_unit/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.358    11.947 r  control_unit/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.043    14.989    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.782    18.771 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.771    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regfile/M_reg_temp_q_reg[50]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.387ns (72.949%)  route 0.514ns (27.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.562     1.506    regfile/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  regfile/M_reg_temp_q_reg[50]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  regfile/M_reg_temp_q_reg[50]_lopt_replica/Q
                         net (fo=1, routed)           0.514     2.161    lopt_4
    R1                   OBUF (Prop_obuf_I_O)         1.246     3.407 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.407    io_led[13]
    R1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_move_num_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.348ns (70.415%)  route 0.566ns (29.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.563     1.507    regfile/clk_IBUF_BUFG
    SLICE_X53Y37         FDSE                                         r  regfile/M_reg_move_num_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  regfile/M_reg_move_num_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.566     2.214    lopt_6
    N4                   OBUF (Prop_obuf_I_O)         1.207     3.420 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.420    io_led[17]
    N4                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_temp_q_reg[33]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.388ns (71.232%)  route 0.561ns (28.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.561     1.505    regfile/clk_IBUF_BUFG
    SLICE_X51Y33         FDRE                                         r  regfile/M_reg_temp_q_reg[33]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  regfile/M_reg_temp_q_reg[33]_lopt_replica/Q
                         net (fo=1, routed)           0.561     2.206    lopt_17
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.454 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.454    io_led[9]
    T2                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_orientation_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.349ns (66.835%)  route 0.669ns (33.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.567     1.511    regfile/clk_IBUF_BUFG
    SLICE_X51Y47         FDRE                                         r  regfile/M_reg_orientation_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  regfile/M_reg_orientation_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.669     2.321    lopt_8
    M5                   OBUF (Prop_obuf_I_O)         1.208     3.529 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.529    io_led[19]
    M5                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_ypos_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.409ns (69.451%)  route 0.620ns (30.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.561     1.505    regfile/clk_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  regfile/M_reg_ypos_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  regfile/M_reg_ypos_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.620     2.288    lopt_15
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.533 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.533    io_led[5]
    T3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_orientation_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.371ns (62.993%)  route 0.805ns (37.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.555     1.499    regfile/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  regfile/M_reg_orientation_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  regfile/M_reg_orientation_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.805     2.445    lopt_11
    P3                   OBUF (Prop_obuf_I_O)         1.230     3.675 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.675    io_led[21]
    P3                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledstrip7/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.449ns (67.365%)  route 0.702ns (32.635%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.593     1.537    ledstrip7/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  ledstrip7/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  ledstrip7/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.230     1.915    ledstrip7/M_bit_ctr_q[4]
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.099     2.014 r  ledstrip7/br_led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     2.486    br_led7_OBUF
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.687 r  br_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.687    br_led7
    K5                                                                r  br_led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_temp_q_reg[48]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.447ns (65.999%)  route 0.745ns (34.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.567     1.511    regfile/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  regfile/M_reg_temp_q_reg[48]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.148     1.659 r  regfile/M_reg_temp_q_reg[48]_lopt_replica/Q
                         net (fo=1, routed)           0.745     2.404    lopt_2
    R3                   OBUF (Prop_obuf_I_O)         1.299     3.703 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.703    io_led[11]
    R3                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_move_num_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.367ns (62.210%)  route 0.830ns (37.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.565     1.509    regfile/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  regfile/M_reg_move_num_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  regfile/M_reg_move_num_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.830     2.480    lopt_5
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.706 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.706    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_move_num_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.363ns (61.516%)  route 0.853ns (38.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.563     1.507    regfile/clk_IBUF_BUFG
    SLICE_X53Y37         FDSE                                         r  regfile/M_reg_move_num_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  regfile/M_reg_move_num_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.853     2.501    lopt_7
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.723 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.723    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.903ns  (logic 1.634ns (27.678%)  route 4.269ns (72.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.483     4.993    reset_cond/rst_n_IBUF
    SLICE_X56Y28         LUT1 (Prop_lut1_I0_O)        0.124     5.117 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.786     5.903    reset_cond/M_reset_cond_in
    SLICE_X54Y35         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y35         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.645ns  (logic 1.634ns (28.941%)  route 4.012ns (71.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.483     4.993    reset_cond/rst_n_IBUF
    SLICE_X56Y28         LUT1 (Prop_lut1_I0_O)        0.124     5.117 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     5.645    reset_cond/M_reset_cond_in
    SLICE_X56Y28         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y28         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.645ns  (logic 1.634ns (28.941%)  route 4.012ns (71.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.483     4.993    reset_cond/rst_n_IBUF
    SLICE_X56Y28         LUT1 (Prop_lut1_I0_O)        0.124     5.117 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     5.645    reset_cond/M_reset_cond_in
    SLICE_X56Y28         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y28         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.645ns  (logic 1.634ns (28.941%)  route 4.012ns (71.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.483     4.993    reset_cond/rst_n_IBUF
    SLICE_X56Y28         LUT1 (Prop_lut1_I0_O)        0.124     5.117 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     5.645    reset_cond/M_reset_cond_in
    SLICE_X56Y28         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y28         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.161ns  (logic 1.710ns (33.135%)  route 3.451ns (66.865%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          1.515     2.977    control_unit/toggleSW_IBUF
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124     3.101 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_3/O
                         net (fo=1, routed)           0.952     4.053    control_unit/FSM_sequential_M_ctrl_q[0]_i_3_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I2_O)        0.124     4.177 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_1/O
                         net (fo=3, routed)           0.984     5.161    control_unit/M_ctrl_d__0[0]
    SLICE_X53Y34         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.446     4.851    control_unit/clk_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica_1/C

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 1.710ns (34.089%)  route 3.306ns (65.911%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          1.515     2.977    control_unit/toggleSW_IBUF
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124     3.101 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_3/O
                         net (fo=1, routed)           0.952     4.053    control_unit/FSM_sequential_M_ctrl_q[0]_i_3_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I2_O)        0.124     4.177 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_1/O
                         net (fo=3, routed)           0.839     5.016    control_unit/M_ctrl_d__0[0]
    SLICE_X48Y32         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.443     4.848    control_unit/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica/C

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.710ns (34.811%)  route 3.202ns (65.189%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          1.515     2.977    control_unit/toggleSW_IBUF
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124     3.101 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_3/O
                         net (fo=1, routed)           0.952     4.053    control_unit/FSM_sequential_M_ctrl_q[0]_i_3_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I2_O)        0.124     4.177 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_1/O
                         net (fo=3, routed)           0.735     4.912    control_unit/M_ctrl_d__0[0]
    SLICE_X49Y29         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.440     4.845    control_unit/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]/C

Slack:                    inf
  Source:                 resetButton
                            (input port)
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.493ns (35.652%)  route 2.695ns (64.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  resetButton (IN)
                         net (fo=0)                   0.000     0.000    resetButton
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  resetButton_IBUF_inst/O
                         net (fo=1, routed)           2.695     4.189    buttoncond_gen_0[4].buttoncond/sync/D[0]
    SLICE_X63Y31         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.509     4.914    buttoncond_gen_0[4].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 leftButton
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.020ns  (logic 1.504ns (37.407%)  route 2.516ns (62.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  leftButton (IN)
                         net (fo=0)                   0.000     0.000    leftButton
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  leftButton_IBUF_inst/O
                         net (fo=1, routed)           2.516     4.020    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X63Y31         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.509     4.914    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rightButton
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.912ns  (logic 1.498ns (38.303%)  route 2.414ns (61.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  rightButton (IN)
                         net (fo=0)                   0.000     0.000    rightButton
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  rightButton_IBUF_inst/O
                         net (fo=1, routed)           2.414     3.912    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X63Y32         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.511     4.916    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 upButton
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.255ns (24.034%)  route 0.805ns (75.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  upButton (IN)
                         net (fo=0)                   0.000     0.000    upButton
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  upButton_IBUF_inst/O
                         net (fo=1, routed)           0.805     1.059    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X64Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.861     2.051    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 downButton
                            (input port)
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.262ns (23.554%)  route 0.850ns (76.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  downButton (IN)
                         net (fo=0)                   0.000     0.000    downButton
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  downButton_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.112    buttoncond_gen_0[3].buttoncond/sync/D[0]
    SLICE_X64Y36         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.861     2.051    buttoncond_gen_0[3].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rightButton
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.266ns (21.142%)  route 0.993ns (78.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  rightButton (IN)
                         net (fo=0)                   0.000     0.000    rightButton
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  rightButton_IBUF_inst/O
                         net (fo=1, routed)           0.993     1.259    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X63Y32         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.858     2.048    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 leftButton
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.271ns (21.126%)  route 1.013ns (78.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  leftButton (IN)
                         net (fo=0)                   0.000     0.000    leftButton
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  leftButton_IBUF_inst/O
                         net (fo=1, routed)           1.013     1.285    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X63Y31         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.857     2.047    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 resetButton
                            (input port)
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.261ns (19.564%)  route 1.073ns (80.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  resetButton (IN)
                         net (fo=0)                   0.000     0.000    resetButton
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  resetButton_IBUF_inst/O
                         net (fo=1, routed)           1.073     1.335    buttoncond_gen_0[4].buttoncond/sync/D[0]
    SLICE_X63Y31         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.857     2.047    buttoncond_gen_0[4].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.320ns (20.329%)  route 1.254ns (79.671%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.861    control_unit/toggleSW_IBUF
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.906 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_3/O
                         net (fo=1, routed)           0.339     1.245    control_unit/FSM_sequential_M_ctrl_q[0]_i_3_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.290 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_1/O
                         net (fo=3, routed)           0.284     1.574    control_unit/M_ctrl_d__0[0]
    SLICE_X49Y29         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.825     2.015    control_unit/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]/C

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.320ns (20.086%)  route 1.273ns (79.914%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.861    control_unit/toggleSW_IBUF
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.906 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_3/O
                         net (fo=1, routed)           0.339     1.245    control_unit/FSM_sequential_M_ctrl_q[0]_i_3_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.290 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_1/O
                         net (fo=3, routed)           0.303     1.593    control_unit/M_ctrl_d__0[0]
    SLICE_X48Y32         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.828     2.018    control_unit/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica/C

Slack:                    inf
  Source:                 toggleSW
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.320ns (19.552%)  route 1.317ns (80.448%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  toggleSW (IN)
                         net (fo=0)                   0.000     0.000    toggleSW
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  toggleSW_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.861    control_unit/toggleSW_IBUF
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.906 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_3/O
                         net (fo=1, routed)           0.339     1.245    control_unit/FSM_sequential_M_ctrl_q[0]_i_3_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.290 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_1/O
                         net (fo=3, routed)           0.347     1.637    control_unit/M_ctrl_d__0[0]
    SLICE_X53Y34         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.831     2.021    control_unit/clk_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]_replica_1/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.084ns  (logic 0.322ns (15.471%)  route 1.762ns (84.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.865    reset_cond/rst_n_IBUF
    SLICE_X56Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.910 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.084    reset_cond/M_reset_cond_in
    SLICE_X56Y28         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y28         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.084ns  (logic 0.322ns (15.471%)  route 1.762ns (84.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.865    reset_cond/rst_n_IBUF
    SLICE_X56Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.910 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.084    reset_cond/M_reset_cond_in
    SLICE_X56Y28         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y28         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C





