/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [10:0] celloutsig_0_0z;
  wire [25:0] celloutsig_0_10z;
  reg [13:0] celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire [15:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [9:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  reg [12:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_68z;
  wire [32:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [25:0] celloutsig_1_14z;
  wire [17:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~((celloutsig_0_0z[3] | celloutsig_0_8z) & celloutsig_0_36z[1]);
  assign celloutsig_0_45z = ~((celloutsig_0_15z | celloutsig_0_27z[5]) & celloutsig_0_36z[1]);
  assign celloutsig_0_62z = ~((celloutsig_0_58z | celloutsig_0_29z) & celloutsig_0_3z[3]);
  assign celloutsig_0_15z = ~((celloutsig_0_12z[2] | celloutsig_0_5z) & celloutsig_0_2z);
  assign celloutsig_0_17z = ~((celloutsig_0_10z[6] | celloutsig_0_3z[3]) & celloutsig_0_10z[21]);
  assign celloutsig_0_43z = ~(celloutsig_0_20z[0] ^ in_data[52]);
  assign celloutsig_0_58z = ~(celloutsig_0_56z[12] ^ celloutsig_0_45z);
  assign celloutsig_0_63z = ~(celloutsig_0_62z ^ celloutsig_0_36z[1]);
  assign celloutsig_0_68z = ~(celloutsig_0_52z ^ celloutsig_0_23z[2]);
  assign celloutsig_1_0z = ~(in_data[161] ^ in_data[96]);
  assign celloutsig_0_14z = ~(in_data[93] ^ celloutsig_0_9z[1]);
  assign celloutsig_0_16z = ~(celloutsig_0_5z ^ celloutsig_0_0z[3]);
  assign celloutsig_0_19z = ~(celloutsig_0_10z[3] ^ celloutsig_0_8z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[5] ^ celloutsig_0_1z[14]);
  assign celloutsig_0_29z = ~(celloutsig_0_17z ^ celloutsig_0_28z[2]);
  assign celloutsig_0_30z = ~(celloutsig_0_19z ^ celloutsig_0_25z[1]);
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= in_data[101:96];
  reg [28:0] _18_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 29'h00000000;
    else _18_ <= { _00_[1:0], celloutsig_1_3z, _00_, celloutsig_1_12z };
  assign out_data[124:96] = _18_;
  assign celloutsig_0_0z = in_data[28:18] & in_data[63:53];
  assign celloutsig_0_4z = { celloutsig_0_1z[8:4], celloutsig_0_0z } & { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_11z[11:2] & { in_data[16:8], celloutsig_0_2z };
  assign celloutsig_0_28z = celloutsig_0_20z[3:0] & { celloutsig_0_13z[7:6], celloutsig_0_17z, celloutsig_0_5z };
  assign celloutsig_0_47z = { celloutsig_0_46z[7:1], celloutsig_0_20z } == { celloutsig_0_33z[8:1], celloutsig_0_38z, celloutsig_0_14z, celloutsig_0_43z, celloutsig_0_14z };
  assign celloutsig_0_5z = celloutsig_0_1z[19:11] == celloutsig_0_0z[9:1];
  assign celloutsig_0_52z = { celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_19z } == celloutsig_0_10z[17:13];
  assign celloutsig_0_60z = celloutsig_0_23z[7:4] == { celloutsig_0_32z, celloutsig_0_29z };
  assign celloutsig_0_6z = celloutsig_0_1z[14:0] == { in_data[15:13], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_4z[15:2] == in_data[73:60];
  assign celloutsig_0_36z = celloutsig_0_7z[2:0] % { 1'h1, celloutsig_0_24z[2:1] };
  assign celloutsig_0_46z = celloutsig_0_23z % { 1'h1, celloutsig_0_39z[8:2] };
  assign celloutsig_0_69z = { celloutsig_0_13z[9:3], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_60z } % { 1'h1, celloutsig_0_33z[11:0], celloutsig_0_15z, celloutsig_0_58z, celloutsig_0_33z, celloutsig_0_47z, celloutsig_0_63z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[113:107], celloutsig_1_1z } % { 1'h1, celloutsig_1_8z[10:5], celloutsig_1_1z[10:1], in_data[96] };
  assign celloutsig_1_11z = celloutsig_1_1z[9:2] % { 1'h1, celloutsig_1_3z[10:9], celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_1z[8:1] % { 1'h1, celloutsig_1_6z[7:1] };
  assign celloutsig_1_18z = { celloutsig_1_6z[14], celloutsig_1_0z, celloutsig_1_6z } % { 1'h1, celloutsig_1_14z[6:3], celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_10z[3:0], celloutsig_0_2z } % { 1'h1, celloutsig_0_18z[5:2] };
  assign celloutsig_0_21z = celloutsig_0_3z[3:1] % { 1'h1, celloutsig_0_11z[10:9] };
  assign celloutsig_0_3z = celloutsig_0_1z[13:9] >> { celloutsig_0_0z[10:7], celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_1z[8:5], celloutsig_1_0z } >> celloutsig_1_1z[5:1];
  assign celloutsig_1_4z = { celloutsig_1_1z[7:3], celloutsig_1_0z, celloutsig_1_2z } >> { celloutsig_1_3z[4:0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[2], celloutsig_1_1z } >> { in_data[104], celloutsig_1_2z, _00_ };
  assign celloutsig_1_9z = celloutsig_1_6z[3:0] >> celloutsig_1_4z[3:0];
  assign celloutsig_0_24z = celloutsig_0_4z[5:1] >> { celloutsig_0_9z[8:7], celloutsig_0_21z };
  assign celloutsig_0_27z = { celloutsig_0_9z[4:1], celloutsig_0_3z } >> celloutsig_0_11z[10:2];
  assign celloutsig_0_32z = celloutsig_0_28z[3:1] ^ celloutsig_0_4z[5:3];
  assign celloutsig_0_33z = { celloutsig_0_0z[10:4], celloutsig_0_27z } ^ { celloutsig_0_0z[8:4], celloutsig_0_9z };
  assign celloutsig_0_39z = { celloutsig_0_0z[10:5], celloutsig_0_5z, celloutsig_0_21z } ^ { celloutsig_0_4z[10:3], celloutsig_0_38z, celloutsig_0_30z };
  assign celloutsig_0_7z = { in_data[92], celloutsig_0_3z } ^ celloutsig_0_4z[8:3];
  assign celloutsig_1_1z = in_data[145:135] ^ { in_data[151:145], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z[7:5], celloutsig_1_3z } ^ { celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_12z[4:2], celloutsig_1_8z, celloutsig_1_1z } ^ { celloutsig_1_10z[11:6], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_3z } ^ { in_data[56:52], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_10z = { celloutsig_0_9z[10:2], celloutsig_0_4z, celloutsig_0_6z } ^ { celloutsig_0_0z[10:2], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[64:45] ^ { celloutsig_0_0z[9:1], celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_4z[10:4] ^ { celloutsig_0_13z[5:1], celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_1z[15:11], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_17z } ^ celloutsig_0_9z[10:3];
  assign celloutsig_0_25z = { celloutsig_0_18z[6:4], celloutsig_0_6z } ^ in_data[40:37];
  always_latch
    if (!clkin_data[0]) celloutsig_0_56z = 13'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_56z = { celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_43z, celloutsig_0_21z };
  always_latch
    if (clkin_data[0]) celloutsig_0_11z = 14'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_11z = { celloutsig_0_7z[4:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  always_latch
    if (clkin_data[0]) celloutsig_0_12z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_12z = celloutsig_0_9z[4:2];
  assign { out_data[145:128], out_data[32:0] } = { celloutsig_1_18z, celloutsig_0_68z, celloutsig_0_69z[32:1] };
endmodule
