/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 *
 * Author: Nick.wen <nick.wen@mediatek.com>
 *
 */

#include "mtk_imgsys-cmdq-qof.h"
#include "mtk_imgsys-cmdq-qof-reg.h"

/**
 * @brief List all qof related data.
 *   such as larb golden.
 */
#define QOF_REG_BASE			(0x34016000)
#define QOF_IMG_EVENT_A			(0x340C0000)
#define QOF_IMG_EVENT_B			(0x340D0000)
#define QOF_IMG_EVENT_C			(0x340E0000)
#define MMPC_REG_BASE		    (0x31B50000)
#define HWCCF_REG_BASE			(0x31c00000)
#define RTFF_REG_BASE			(0x34780000)
#define RTFF_REG_MAIN_BASE		(RTFF_REG_BASE+0x118)
#define RTFF_REG_DIP_BASE		(RTFF_REG_BASE+0x110)
#define RTFF_REG_DIP_CINE_BASE	(RTFF_REG_BASE+0x114)
#define RTFF_REG_TRAW_BASE		(RTFF_REG_BASE+0x11c)
#define RTFF_REG_WPE_EIS_BASE	(RTFF_REG_BASE+0x120)
#define RTFF_REG_WPE_TNR_BASE	(RTFF_REG_BASE+0x124)
#define RTFF_REG_WPE_LITE_BASE	(RTFF_REG_BASE+0x128)


/* MTCMOS related */
#define ISP_TRAW_PWR_CON		(MMPC_REG_BASE+0x000)
#define ISP_DIP_PWR_CON			(MMPC_REG_BASE+0x004)
#define ISP_DIP_CINE_PWR_CON    (MMPC_REG_BASE+0x008)
#define ISP_MAIN_PWR_CON		(MMPC_REG_BASE+0x00C)
#define ISP_VCORE_PWR_CON		(MMPC_REG_BASE+0x010)
#define ISP_WPE_EIS_PWR_CON		(MMPC_REG_BASE+0x014)
#define ISP_WPE_TNR_PWR_CON		(MMPC_REG_BASE+0x018)
#define ISP_WPE_LITE_PWR_CON	(MMPC_REG_BASE+0x01C)

/* HWCCF related */
#define HWCCF_LINK_SET_ADDR		(HWCCF_REG_BASE+0x3FB0)
#define HWCCF_LINK_CLR_ADDR		(HWCCF_REG_BASE+0x3FB4)
#define HWCCF_LINK_STA_ADDR		(HWCCF_REG_BASE+0x3FB8)

/* CG macro */
#define IMG_CG_IMGSYS_MAIN		(0x34010000)
#define DIP_CINE_DIP1		    (0x34170000)
#define IMG_CG_DIP_NR1_DIP1		(0x34120000)
#define IMG_CG_DIP_NR2_DIP1		(0x34150000)
#define IMG_CG_DIP_TOP_DIP1		(0x34100000)
#define IMG_CG_TRAW_CAP_DIP1	(0x34740000)
#define IMG_CG_TRAW_DIP1		(0x34700000)
#define IMG_CG_WPE1_DIP1		(0x34200000)
#define IMG_CG_WPE2_DIP1		(0x34500000)
#define IMG_CG_WPE3_DIP1		(0x34600000)

/*PM related */
#define IMG_PM_DIP (0x34784000 + 0x80)
#define IMG_PM_TRAW (0x34785000 + 0x80)
#define IMG_PM_WPE_EIS (0x34786000 + 0x80)
#define IMG_PM_WPE_TNR (0x34787000 + 0x80)
#define IMG_PM_WPE_LITE (0x34788000 + 0x80)
#define IMG_PM_DIP_CINE (0x34789000 + 0x80)

/* debug dummy reg */
#define IMG_DEBUG_DUMMY_REG_0	(0x34010020)
#define IMG_DEBUG_DUMMY_REG_1	(0x34010024)
#define IMG_DEBUG_DUMMY_REG_2	(QOF_REG_BASE + 0x00000A78)
#define IMG_DEBUG_DUMMY_REG_3	(QOF_REG_BASE + 0x00000A7C)
#define IMG_DEBUG_DUMMY_REG_4	(QOF_REG_BASE + 0x00000A80)
#define IMG_DEBUG_DUMMY_REG_5	(QOF_REG_BASE + 0x00000A84)

/* QOF related */
#define QOF_SPARE_VALUE_TO_BE_FIX		 (0)

#ifndef BIT_ULL
#define BIT_ULL(n)			  ((uint64_t) 1ULL << (n))
#endif /* BIT_ULL */
#define BIT_PERIOD(st, ed)	  (((BIT(ed) - 1) - (BIT(st) - 1)) + BIT(ed))

struct imgsys_cg_data common_cg_data = {
	.clr_ofs = 0x8,
	.sta_ofs = 0
};

#define QOF_SPARE_REG_FOOTPRINT	(QOF_REG_BASE + 0x00000A78)
enum QOF_FOOTPRINT_BIT {
	/*1*/QOF_FOOTPRINT_BIT_IN_ADD_CRITIAL = 1,
	/*2*/QOF_FOOTPRINT_BIT_BEFORE_ADD,
	/*3*/QOF_FOOTPRINT_BIT_AFTER_ADD,
	/*4*/QOF_FOOTPRINT_BIT_MODULE_INIT,
	/*5*/QOF_FOOTPRINT_BIT_DL_RESET,
	/*6*/QOF_FOOTPRINT_BIT_RESTORE_ING,
	/*7*/QOF_FOOTPRINT_BIT_RESTORE_DONE,
	/*8*/QOF_FOOTPRINT_BIT_ADD_DONE,
	/*9*/QOF_FOOTPRINT_WAIT_FOR_PWR_UP,
	/*10*/QOF_FOOTPRINT_BIT_OUT_ADD_CRITIAL,
	/*11*/QOF_FOOTPRINT_BIT_IN_SUB_CRITIAL,
	/*12*/QOF_FOOTPRINT_BIT_BEFORE_SUB,
	/*13*/QOF_FOOTPRINT_BIT_AFTER_SUB,
	/*14*/QOF_FOOTPRINT_BIT_SUB_DONE,
	/*15*/QOF_FOOTPRINT_BIT_OUT_SUB_CRITIAL,
};

enum QOF_USER {
	QOF_USER_GCE,
	QOF_USER_MAX,
};

enum CHECK_MODE {
	CHECK_MTCMOS,
	CHECK_QOF,
	CHECK_MODE_MAX,
};

enum IMG_GCE_PWR_THREAD_ID {
	IMG_GCE_THREAD_PWR_START,
	IMG_GCE_THREAD_DIP = IMG_GCE_THREAD_PWR_START,
	IMG_GCE_THREAD_TRAW,
	IMG_GCE_THREAD_WPE_1_EIS,
	IMG_GCE_THREAD_WPE_2_TNR,
	IMG_GCE_THREAD_WPE_3_LITE,
	IMG_GCE_THREAD_PWR_END,
};
#define QOF_TOTAL_THREAD (IMG_GCE_THREAD_PWR_END - IMG_GCE_THREAD_PWR_START)

enum QOF_SUPPORT_MODULE {
	QOF_SUPPORT_START,
	QOF_SUPPORT_DIP = QOF_SUPPORT_START,
	QOF_SUPPORT_TRAW,
	QOF_SUPPORT_WPE_EIS,
	QOF_SUPPORT_WPE_TNR,
	QOF_SUPPORT_WPE_LITE,
	QOF_TOTAL_MODULE,
};

/* QOF register */
enum MAPED_RG_LIST {
	MAPED_RG_LIST_START,
	/* MTCMOS related */
	MAPED_RG_ISP_TRAW_PWR_CON = MAPED_RG_LIST_START,
	MAPED_RG_ISP_DIP_PWR_CON,
	MAPED_RG_ISP_MAIN_PWR_CON,
	MAPED_RG_ISP_VCORE_PWR_CON,
	MAPED_RG_ISP_WPE_EIS_PWR_CON,
	MAPED_RG_ISP_WPE_TNR_PWR_CON,
	MAPED_RG_ISP_WPE_LITE_PWR_CON,
	/* CG related */
	MAPED_RG_IMG_CG_IMGSYS_MAIN,
	MAPED_RG_IMG_CG_DIP_NR1_DIP1,
	MAPED_RG_IMG_CG_DIP_NR2_DIP1,
	MAPED_RG_IMG_CG_DIP_TOP_DIP1,
	MAPED_RG_IMG_CG_TRAW_CAP_DIP1,
	MAPED_RG_IMG_CG_TRAW_DIP1,
	MAPED_RG_IMG_CG_WPE1_DIP1,
	MAPED_RG_IMG_CG_WPE2_DIP1,
	MAPED_RG_IMG_CG_WPE3_DIP1,
	/* qof related */
	MAPED_RG_QOF_REG_BASE,
	MAPED_RG_QOF_CNT_A_REG_BASE,
	MAPED_RG_QOF_CNT_B_REG_BASE,
	MAPED_RG_QOF_CNT_C_REG_BASE,
	MAPED_RG_MMPC_REG_BASE,
	/* HWCCF related */
	MAPED_RG_HWCCF_REG_SET,
	MAPED_RG_HWCCF_REG_CLR,
	MAPED_RG_HWCCF_REG_STA,
	MAPED_RG_HWCCF_REG_BASE,
	/* RTFF related*/
	MAPED_RG_RTFF_MAIN_BASE,
	MAPED_RG_RTFF_DIP_BASE,
	MAPED_RG_RTFF_DIP_CINE_BASE,
	MAPED_RG_RTFF_TRAW_BASE,
	MAPED_RG_RTFF_WPE_EIS_BASE,
	MAPED_RG_RTFF_WPE_TNR_BASE,
	MAPED_RG_RTFF_WPE_LITE_BASE,
	/* PM related */
	MAPED_RG_QOF_PM_DIP,
	MAPED_RG_QOF_PM_TRAW,
	MAPED_RG_QOF_PM_WPE_EIS,
	MAPED_RG_QOF_PM_WPE_TNR,
	MAPED_RG_QOF_PM_WPE_LITE,
	MAPED_RG_IMG_DEBUG_DUMMY_REG_0,
	MAPED_RG_IMG_DEBUG_DUMMY_REG_1,
	MAPED_RG_IMG_DEBUG_DUMMY_REG_2,
	MAPED_RG_IMG_DEBUG_DUMMY_REG_3,
	MAPED_RG_IMG_DEBUG_DUMMY_REG_4,
	MAPED_RG_IMG_DEBUG_DUMMY_REG_5,
	MAPED_RG_LIST_ED = MAPED_RG_IMG_DEBUG_DUMMY_REG_5,
};
#define MAPED_RG_LIST_NUM (MAPED_RG_LIST_ED - MAPED_RG_LIST_START + 1)

enum IMG_CG_TYPE {
	IMG_CG_DIP_NR1_DIP1_TYPE,
	IMG_CG_DIP_NR2_DIP1_TYPE,
	IMG_CG_DIP_TOP_DIP1_TYPE,
	IMG_CG_TRAW_CAP_DIP1_TYPE,
	IMG_CG_TRAW_DIP1_TYPE,
	IMG_CG_WPE1_DIP1_TYPE,
	IMG_CG_WPE2_DIP1_TYPE,
	IMG_CG_WPE3_DIP1_TYPE,
	IMG_CG_END,
};

enum MTCMOS_REG_NAME {
	MTCMOS_ISP_PWR_CON,

	MTCMOS_REG_TOTAL_NUM,
};

enum QOF_REG_LIST_NAME {
	QOF_REG_IMG_DDREN_HW_EN,
	QOF_REG_IMG_EVENT_CNT_ADD,
	QOF_REG_IMG_VM_A,
	QOF_REG_IMG_VM_B,
	QOF_REG_IMG_VM_C,
	QOF_REG_IMG_ITC_SRC_SEL,
	QOF_REG_IMG_HW_CLR_EN,
	QOF_REG_IMG_HW_SET_EN,
	QOF_REG_IMG_OFF_ITC_W_EN,
	QOF_REG_IMG_ON_ITC_W_EN,
	QOF_REG_IMG_HW_SEQ_EN,
	QOF_REG_IMG_HW_HWCCF_EN,
	QOF_REG_IMG_RTC_EN,
	QOF_REG_IMG_GCE_RESTORE_EN,
	QOF_REG_IMG_GCE_SAVE_EN,
	QOF_REG_IMG_PWR_ACK_2ND_WAIT_TH,
	QOF_REG_IMG_PWR_ACK_WAIT_TH,
	QOF_REG_IMG_QOF_ENG_EN,
	QOF_REG_IMG_EVENT_CNT_SUB,
	QOF_REG_IMG_GCE_SAVE_DONE,
	QOF_REG_IMG_POWER_STATE,
	QOF_REG_IMG_GCE_RESTORE_DONE,
	QOF_REG_IMG_APMCU_SET,
	QOF_REG_IMG_APMCU_CLR,
	QOF_REG_IMG_QOF_VOTER_DBG,
	QOF_REG_IMG_QOF_DONE_STATUS,
	QOF_REG_IMG_ITC_STATUS,
	QOF_REG_IMG_QOF_STATE_DBG,
	QOF_REG_IMG_QOF_MTC_ST_LSB,
	QOF_REG_IMG_QOF_MTC_ST_MSB2,
	QOF_REG_IMG_HWCCF_SW_VOTE_ON,
	QOF_REG_IMG_HWCCF_SW_VOTE_OFF,
	QOF_REG_IMG_OPT_MTC_ACT,
	QOF_REG_IMG_QOF_SPARE1_TOP,
	QOF_REG_IMG_SCP_SET,
	QOF_REG_IMG_SCP_CLR,
	QOF_REG_IMG_HWCCF_SW_VOTER_OFF_SUB_OUTER,
	QOF_REG_IMG_HWCCF_SW_VOTER_ON_SUB_OUTER,
	QOF_REG_IMG_HWCCF_MTCMOS,
	QOF_REG_IMG_HWCCF_DIP_CINE,
	QOF_REG_IMG_TRG_OFF_CNT,
	QOF_REG_IMG_TRG_ON_CNT,
	QOF_REG_IMG_PWR_CG_UNGATING,
	QOF_REG_IMG_PM_STA,
	QOF_REG_IMG_HWCCF_ACK_STA,
	QOF_REG_IMG_HWCCF_REQ_STA,
	QOF_REG_DEBUG_DUMMY,
	QOF_REG_TOTAL_NUM,
};

enum HWCCF_REG {
	HWCCF_REG_LINK_SET,
	HWCCF_REG_LINK_CLR,
	HWCCF_REG_LINK_STA,
	HWCCF_REG_TOTAL_NUM,
};

const struct reg_table_unit qof_reg_table[QOF_TOTAL_MODULE][QOF_REG_TOTAL_NUM] = {
	[QOF_SUPPORT_DIP] = // DIP
	{
		[QOF_REG_IMG_DDREN_HW_EN] = {
			//QOF_REG_IMG_DDREN_HW_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(19),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_DDREN_HW_EN_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_DDREN_HW_EN_1,
		},
		[QOF_REG_IMG_EVENT_CNT_ADD] = {
			// QOF_REG_IMG_EVENT_CNT_ADD
			.addr = QOF_IMG_EVENT_A,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(1, 0)),
			.field = REG_FLD(1, 0),
		},
		[QOF_REG_IMG_VM_A] = {
			.addr = QOF_IMG_EVENT_A + 0x14,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_VM_B] = {
			.addr = QOF_IMG_EVENT_B + 0x14,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_VM_C] = {
			.addr = QOF_IMG_EVENT_C + 0x14,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_ITC_SRC_SEL] = {
			// QOF_REG_IMG_ITC_SRC_SEL
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TOP_CTL),
			.val = BIT(24),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_1),
			.field = QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_1,
		},
		[QOF_REG_IMG_HW_CLR_EN] = {
			// QOF_IMG_HW_CLR_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(14),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_HW_CLR_EN_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_HW_CLR_EN_1,
		},
		[QOF_REG_IMG_HW_SET_EN] = {
			// QOF_IMG_HW_SET_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(13),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_HW_SET_EN_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_HW_SET_EN_1,
		},
		[QOF_REG_IMG_OFF_ITC_W_EN] = {
			// QOF_IMG_OFF_ITC_W_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(12),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_OFF_ITC_W_EN_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_OFF_ITC_W_EN_1,
		},
		[QOF_REG_IMG_ON_ITC_W_EN] = {
			// QOF_IMG_ON_ITC_W_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(11),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_ON_ITC_W_EN_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_ON_ITC_W_EN_1,
		},
		[QOF_REG_IMG_HW_SEQ_EN] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_POWER_CTL_MODE_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_POWER_CTL_MODE_1,
		},
		[QOF_REG_IMG_HW_HWCCF_EN] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = 0,
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_POWER_CTL_MODE_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_POWER_CTL_MODE_1,
		},
		[QOF_REG_IMG_RTC_EN] = {
			// QOF_IMG_RTC_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(9),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_RTC_EN_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_RTC_EN_1,
		},
		[QOF_REG_IMG_GCE_RESTORE_EN] = {
			// QOF_IMG_GCE_RESTORE_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_1),
			.val = BIT(2),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_RESTORE_EN_1),
			.field = QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_RESTORE_EN_1,
		},
		[QOF_REG_IMG_GCE_SAVE_EN] = {
			// QOF_IMG_GCE_SAVE_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_1),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_SAVE_EN_1),
			.field = QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_SAVE_EN_1,
		},
		[QOF_REG_IMG_PWR_ACK_2ND_WAIT_TH] = {
			// QOF_IMG_PWR_ACK_2ND_WAIT_TH
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_POWER_ACK_CYCLE_1),
			.val = 0x5140000, // bit 16~31 =‘h514
			.mask = REG_FLD_MASK(QOF_IMG_QOF_POWER_ACK_CYCLE_1_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_1),
			.field = QOF_IMG_QOF_POWER_ACK_CYCLE_1_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_1,
		},
		[QOF_REG_IMG_PWR_ACK_WAIT_TH] = {
			// QOF_IMG_PWR_ACK_WAIT_TH
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_POWER_ACK_CYCLE_1),
			.val = 0x514, //  =‘h514
			.mask = REG_FLD_MASK(QOF_IMG_QOF_POWER_ACK_CYCLE_1_FLD_QOF_IMG_PWR_ACK_WAIT_TH_1),
			.field = QOF_IMG_QOF_POWER_ACK_CYCLE_1_FLD_QOF_IMG_PWR_ACK_WAIT_TH_1,
		},
		[QOF_REG_IMG_QOF_ENG_EN] = {
			// QOF_IMG_QOF_ENG_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TOP_CTL),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_1),
			.field = QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_1,
		},
		[QOF_REG_IMG_EVENT_CNT_SUB] = {
			// TODO: Need to check CODA
			// QOF_IMG_EVENT_CNT_SUB
			.addr = QOF_IMG_EVENT_A,
			.val = BIT(1),
			.mask = REG_FLD_MASK(REG_FLD(1, 1)),
			.field = REG_FLD(1, 1),
		},
		[QOF_REG_IMG_GCE_SAVE_DONE] = {
			// QOF_IMG_GCE_SAVE_DONE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_1),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_SAVE_DONE_1),
			.field = QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_SAVE_DONE_1,
		},
		[QOF_REG_IMG_POWER_STATE] = {
			// QOF_IMG_POWER_STATE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_STATE_DBG_1),
			.val = BIT_PERIOD(0, 7),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_STATE_DBG_1_FLD_QOF_IMG_POWER_STATE_1),
			.field = QOF_IMG_QOF_STATE_DBG_1_FLD_QOF_IMG_POWER_STATE_1,
		},
		[QOF_REG_IMG_GCE_RESTORE_DONE] = {
			// QOF_REG_IMG_GCE_RESTORE_DONE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_1),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_RESTORE_DONE_1),
			.field = QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_RESTORE_DONE_1,
		},
		[QOF_REG_IMG_APMCU_SET] = {
			// QOF_REG_IMG_APMCU_SET
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_APMCU_SET_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_APMCU_SET_1,
		},
		[QOF_REG_IMG_APMCU_CLR] = {
			// QOF_IMG_APMCU_CLR
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_APMCU_CLR_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_APMCU_CLR_1,
		},
		[QOF_REG_IMG_QOF_VOTER_DBG] = {
			// TODO : naming refine
			// QOF_IMG_QOF_VOTER_DBG
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_VOTER_DBG_1),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_VOTER_DBG_1_FLD_QOF_IMG_VOTE_1),
			.field = QOF_IMG_QOF_VOTER_DBG_1_FLD_QOF_IMG_VOTE_1,
		},
		[QOF_REG_IMG_QOF_DONE_STATUS] = {
			// TODO : naming refine
			// QOF_REG_IMG_QOF_DONE_STATUS
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_DONE_STATUS_1),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_DONE_STATUS_1_FLD_QOF_IMG_CFG_ON_DONE_1),
			.field = QOF_IMG_QOF_DONE_STATUS_1_FLD_QOF_IMG_CFG_ON_DONE_1,
		},
		[QOF_REG_IMG_ITC_STATUS] = {
			// QOF_REG_IMG_ITC_STATUS
			.addr = (QOF_REG_BASE + QOF_IMG_ITC_STATUS),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS),
			.field = QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS,
		},
		[QOF_REG_IMG_QOF_STATE_DBG] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_STATE_DBG
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_STATE_DBG_1),
			.val = BIT(3),
			.mask = BIT(3),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_QOF_MTC_ST_LSB] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_MTC_ST_LSB
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_MTC_ST_LSB_1),
			.val = BIT(3),
			.mask = BIT(3),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_QOF_MTC_ST_MSB2] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_MTC_ST_MSB2
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_MTC_ST_MSB2_1),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_MTC_ST_MSB2_1_FLD_QOF_IMG_MTCMOS_ST_MSB2_1),
			.field = QOF_IMG_QOF_MTC_ST_MSB2_1_FLD_QOF_IMG_MTCMOS_ST_MSB2_1,
		},
		[QOF_REG_IMG_OPT_MTC_ACT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(23),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_OPT_MTC_ACT_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_OPT_MTC_ACT_1,
		},
		[QOF_REG_IMG_QOF_SPARE1_TOP] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_SPARE1_TOP),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_SPARE1_TOP_FLD_QOF_IMG_QOF_SPARE1_TOP),
			.field = QOF_IMG_QOF_SPARE1_TOP_FLD_QOF_IMG_QOF_SPARE1_TOP,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTE_OFF] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_HWCCF_SW_CTL),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_1),
			.field = QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_1,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTE_ON] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_HWCCF_SW_CTL),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_1),
			.field = QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_1,
		},
		[QOF_REG_IMG_SCP_CLR] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_SCP_CLR_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_SCP_CLR_1,
		},
		[QOF_REG_IMG_SCP_SET] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_1),
			.val = BIT(2),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_SCP_SET_1),
			.field = QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_SCP_SET_1,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTER_OFF_SUB_OUTER] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_SPARE1_TOP),
			.val = BIT(2),
			.mask = REG_FLD_MASK(REG_FLD(1, 2)),
			.field = REG_FLD(1, 2),
		},
		[QOF_REG_IMG_HWCCF_SW_VOTER_ON_SUB_OUTER] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_SPARE1_TOP),
			.val = BIT(3),
			.mask = REG_FLD_MASK(REG_FLD(1, 3)),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_HWCCF_MTCMOS] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_SPARE2_TOP),
			.val = BIT(2),
			.mask = REG_FLD_MASK(REG_FLD(1, 2)),
			.field = REG_FLD(1, 2),
		},
		[QOF_REG_IMG_HWCCF_DIP_CINE] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_SPARE2_TOP),
			.val = BIT(22),
			.mask = REG_FLD_MASK(REG_FLD(1, 22)),
			.field = REG_FLD(1, 22),
		},
		[QOF_REG_IMG_TRG_OFF_CNT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TRIG_CNT_1),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TRIG_CNT_1_FLD_QOF_IMG_TRG_OFF_CNT_1),
			.field = QOF_IMG_QOF_TRIG_CNT_1_FLD_QOF_IMG_TRG_OFF_CNT_1,
		},
		[QOF_REG_IMG_TRG_ON_CNT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TRIG_CNT_1),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TRIG_CNT_1_FLD_QOF_IMG_TRG_ON_CNT_1),
			.field = QOF_IMG_QOF_TRIG_CNT_1_FLD_QOF_IMG_TRG_ON_CNT_1,
		},
		[QOF_REG_IMG_PWR_CG_UNGATING] = {
			.addr = (IMG_CG_DIP_TOP_DIP1),
			.val = 0,
			.mask = BIT(0),
			.field = BIT(0),
		},
		[QOF_REG_IMG_PM_STA] = {
			.addr = (IMG_PM_DIP),
			.val = BIT(1),
			.mask = REG_FLD_MASK(REG_FLD(1, 1)),
			.field = REG_FLD(1, 1),
		},
		[QOF_REG_DEBUG_DUMMY] = {
			.addr = (IMG_DEBUG_DUMMY_REG_0),
			.val = 0,
			.mask = REG_FLD_MASK(REG_FLD(32, 0)),
			.field = REG_FLD(32, 0),
		},
	},

	[QOF_SUPPORT_TRAW] = // TRAW
	{
		[QOF_REG_IMG_DDREN_HW_EN] = {
			//QOF_REG_IMG_DDREN_HW_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(19),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_DDREN_HW_EN_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_DDREN_HW_EN_2,
		},
		[QOF_REG_IMG_EVENT_CNT_ADD] = {
			// TODO : need to check CODA
			// QOF_REG_IMG_EVENT_CNT_ADD
			.addr = QOF_IMG_EVENT_A + 0x4,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(1, 0)),
			.field = REG_FLD(1, 0),
		},
		[QOF_REG_IMG_VM_A] = {
			.addr = QOF_IMG_EVENT_A + 0x18,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_VM_B] = {
			.addr = QOF_IMG_EVENT_B + 0x18,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_VM_C] = {
			.addr = QOF_IMG_EVENT_C + 0x18,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_ITC_SRC_SEL] = {
			// QOF_REG_IMG_ITC_SRC_SEL
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TOP_CTL),
			.val = BIT(25),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_2),
			.field = QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_2,
		},
		[QOF_REG_IMG_HW_CLR_EN] = {
			// QOF_IMG_HW_CLR_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(14),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_HW_CLR_EN_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_HW_CLR_EN_2,
		},
		[QOF_REG_IMG_HW_SET_EN] = {
			// QOF_IMG_HW_SET_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(13),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_HW_SET_EN_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_HW_SET_EN_2,
		},
		[QOF_REG_IMG_OFF_ITC_W_EN] = {
			// QOF_IMG_OFF_ITC_W_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(12),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_OFF_ITC_W_EN_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_OFF_ITC_W_EN_2,
		},
		[QOF_REG_IMG_ON_ITC_W_EN] = {
			// QOF_IMG_ON_ITC_W_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(11),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_ON_ITC_W_EN_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_ON_ITC_W_EN_2,
		},
		[QOF_REG_IMG_HW_SEQ_EN] = {
			// TODO: Need to check CODA
			// QOF_IMG_HW_SEQ_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_POWER_CTL_MODE_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_POWER_CTL_MODE_2,
		},
		[QOF_REG_IMG_HW_HWCCF_EN] = {
			// TODO: Need to check CODA
			// QOF_IMG_HW_SEQ_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = 0,
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_POWER_CTL_MODE_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_POWER_CTL_MODE_2,
		},
		[QOF_REG_IMG_RTC_EN] = {
			// QOF_IMG_RTC_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(9),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_RTC_EN_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_RTC_EN_2,
		},
		[QOF_REG_IMG_GCE_RESTORE_EN] = {
			// QOF_IMG_GCE_RESTORE_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_2),
			.val = BIT(2),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_RESTORE_EN_2),
			.field = QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_RESTORE_EN_2,
		},
		[QOF_REG_IMG_GCE_SAVE_EN] = {
			// QOF_IMG_GCE_SAVE_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_2),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_SAVE_EN_2),
			.field = QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_SAVE_EN_2,
		},
		[QOF_REG_IMG_PWR_ACK_2ND_WAIT_TH] = {
			// QOF_IMG_PWR_ACK_2ND_WAIT_TH
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_POWER_ACK_CYCLE_2),
			.val = 0x5140000, // bit 16~31 =‘h514
			.mask = REG_FLD_MASK(QOF_IMG_QOF_POWER_ACK_CYCLE_2_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_2),
			.field = QOF_IMG_QOF_POWER_ACK_CYCLE_2_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_2,
		},
		[QOF_REG_IMG_PWR_ACK_WAIT_TH] = {
			// QOF_IMG_PWR_ACK_WAIT_TH
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_POWER_ACK_CYCLE_2),
			.val = 0x514, //  =‘h514
			.mask = REG_FLD_MASK(QOF_IMG_QOF_POWER_ACK_CYCLE_2_FLD_QOF_IMG_PWR_ACK_WAIT_TH_2),
			.field = QOF_IMG_QOF_POWER_ACK_CYCLE_2_FLD_QOF_IMG_PWR_ACK_WAIT_TH_2,
		},
		[QOF_REG_IMG_QOF_ENG_EN] = {
			// QOF_IMG_QOF_ENG_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TOP_CTL),
			.val = BIT(4),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_2),
			.field = QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_2,
		},
		[QOF_REG_IMG_EVENT_CNT_SUB] = {
			// TODO: Need to check CODA
			// QOF_IMG_EVENT_CNT_SUB
			.addr = QOF_IMG_EVENT_A + 0x4,
			.val = BIT(1),
			.mask = REG_FLD_MASK(REG_FLD(1, 1)),
			.field = REG_FLD(1, 1),
		},
		[QOF_REG_IMG_GCE_SAVE_DONE] = {
			// QOF_IMG_GCE_SAVE_DONE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_2),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_SAVE_DONE_2),
			.field = QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_SAVE_DONE_2,
		},
		[QOF_REG_IMG_POWER_STATE] = {
			// QOF_IMG_POWER_STATE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_STATE_DBG_2),
			.val = BIT_PERIOD(0, 7),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_STATE_DBG_2_FLD_QOF_IMG_POWER_STATE_2),
			.field = QOF_IMG_QOF_STATE_DBG_2_FLD_QOF_IMG_POWER_STATE_2,
		},
		[QOF_REG_IMG_GCE_RESTORE_DONE] = {
			// QOF_REG_IMG_GCE_RESTORE_DONE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_2),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_RESTORE_DONE_2),
			.field = QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_RESTORE_DONE_2,
		},
		[QOF_REG_IMG_APMCU_SET] = {
			// QOF_REG_IMG_APMCU_SET
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_APMCU_SET_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_APMCU_SET_2,
		},
		[QOF_REG_IMG_APMCU_CLR] = {
			// QOF_IMG_APMCU_CLR
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_APMCU_CLR_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_APMCU_CLR_2,
		},
		[QOF_REG_IMG_QOF_VOTER_DBG] = {
			// TODO : naming refine
			// QOF_IMG_QOF_VOTER_DBG
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_VOTER_DBG_2),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_VOTER_DBG_2_FLD_QOF_IMG_VOTE_2),
			.field = QOF_IMG_QOF_VOTER_DBG_2_FLD_QOF_IMG_VOTE_2,
		},
		[QOF_REG_IMG_QOF_DONE_STATUS] = {
			// TODO : naming refine
			// QOF_REG_IMG_QOF_DONE_STATUS
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_DONE_STATUS_2),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_DONE_STATUS_2_FLD_QOF_IMG_CFG_ON_DONE_2),
			.field = QOF_IMG_QOF_DONE_STATUS_2_FLD_QOF_IMG_CFG_ON_DONE_2,
		},
		[QOF_REG_IMG_ITC_STATUS] = {
			// QOF_REG_IMG_ITC_STATUS
			.addr = (QOF_REG_BASE + QOF_IMG_ITC_STATUS),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS),
			.field = QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS,
		},
		[QOF_REG_IMG_QOF_STATE_DBG] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_STATE_DBG
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_STATE_DBG_2),
			.val = BIT(3),
			.mask = BIT(3),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_QOF_MTC_ST_LSB] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_MTC_ST_LSB
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_MTC_ST_LSB_2),
			.val = BIT(3),
			.mask = BIT(3),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_QOF_MTC_ST_MSB2] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_MTC_ST_MSB2
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_MTC_ST_MSB2_2),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_MTC_ST_MSB2_2_FLD_QOF_IMG_MTCMOS_ST_MSB2_2),
			.field = QOF_IMG_QOF_MTC_ST_MSB2_2_FLD_QOF_IMG_MTCMOS_ST_MSB2_2,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTE_OFF] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_HWCCF_SW_CTL),
			.val = BIT(5),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_2),
			.field = QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_2,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTE_ON] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_HWCCF_SW_CTL),
			.val = BIT(4),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_2),
			.field = QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_2,
		},
		[QOF_REG_IMG_SCP_CLR] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_SCP_CLR_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_SCP_CLR_2,
		},
		[QOF_REG_IMG_SCP_SET] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_2),
			.val = BIT(2),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_SCP_SET_2),
			.field = QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_SCP_SET_2,
		},
		[QOF_REG_IMG_HWCCF_MTCMOS] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_SPARE2_TOP),
			.val = BIT(6),
			.mask = REG_FLD_MASK(REG_FLD(1, 6)),
			.field = REG_FLD(1, 6),
		},
		[QOF_REG_IMG_TRG_OFF_CNT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TRIG_CNT_2),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TRIG_CNT_2_FLD_QOF_IMG_TRG_OFF_CNT_2),
			.field = QOF_IMG_QOF_TRIG_CNT_2_FLD_QOF_IMG_TRG_OFF_CNT_2,
		},
		[QOF_REG_IMG_TRG_ON_CNT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TRIG_CNT_2),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TRIG_CNT_2_FLD_QOF_IMG_TRG_ON_CNT_2),
			.field = QOF_IMG_QOF_TRIG_CNT_2_FLD_QOF_IMG_TRG_ON_CNT_2,
		},
		[QOF_REG_IMG_PWR_CG_UNGATING] = {
			.addr = (IMG_CG_TRAW_DIP1),
			.val = 0,
			.mask = BIT(2),
			.field = BIT(2),
		},
		[QOF_REG_IMG_PM_STA] = {
			.addr = (IMG_PM_TRAW),
			.val = BIT(1),
			.mask = REG_FLD_MASK(REG_FLD(1, 1)),
			.field = REG_FLD(1, 1),
		},
		[QOF_REG_DEBUG_DUMMY] = {
			.addr = (IMG_DEBUG_DUMMY_REG_1),
			.val = 0,
			.mask = REG_FLD_MASK(REG_FLD(32, 0)),
			.field = REG_FLD(32, 0),
		},
	},

	[QOF_SUPPORT_WPE_EIS] =
	{
		[QOF_REG_IMG_DDREN_HW_EN] = {
			//QOF_REG_IMG_DDREN_HW_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(19),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_DDREN_HW_EN_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_DDREN_HW_EN_3,
		},
		[QOF_REG_IMG_EVENT_CNT_ADD] = {
			// TODO : need to check CODA
			// QOF_REG_IMG_EVENT_CNT_ADD
			.addr = QOF_IMG_EVENT_A + 0x8,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(1, 0)),
			.field = REG_FLD(1, 0),
		},
		[QOF_REG_IMG_VM_A] = {
			.addr = QOF_IMG_EVENT_A + 0x1c,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_VM_B] = {
			.addr = QOF_IMG_EVENT_B + 0x1c,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_VM_C] = {
			.addr = QOF_IMG_EVENT_C + 0x1c,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_ITC_SRC_SEL] = {
			// QOF_REG_IMG_ITC_SRC_SEL
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TOP_CTL),
			.val = BIT(26),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_3),
			.field = QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_3,
		},
		[QOF_REG_IMG_HW_CLR_EN] = {
			// QOF_IMG_HW_CLR_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(14),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_HW_CLR_EN_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_HW_CLR_EN_3,
		},
		[QOF_REG_IMG_HW_SET_EN] = {
			// QOF_IMG_HW_SET_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(13),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_HW_SET_EN_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_HW_SET_EN_3,
		},
		[QOF_REG_IMG_OFF_ITC_W_EN] = {
			// QOF_IMG_OFF_ITC_W_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(12),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_OFF_ITC_W_EN_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_OFF_ITC_W_EN_3,
		},
		[QOF_REG_IMG_ON_ITC_W_EN] = {
			// QOF_IMG_ON_ITC_W_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(11),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_ON_ITC_W_EN_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_ON_ITC_W_EN_3,
		},
		[QOF_REG_IMG_HW_SEQ_EN] = {
			// TODO: Need to check CODA
			// QOF_IMG_HW_SEQ_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_POWER_CTL_MODE_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_POWER_CTL_MODE_3,
		},
		[QOF_REG_IMG_HW_HWCCF_EN] = {
			// TODO: Need to check CODA
			// QOF_IMG_HW_SEQ_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = 0,
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_POWER_CTL_MODE_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_POWER_CTL_MODE_3,
		},
		[QOF_REG_IMG_RTC_EN] = {
			// QOF_IMG_RTC_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(9),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_RTC_EN_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_RTC_EN_3,
		},
		[QOF_REG_IMG_GCE_RESTORE_EN] = {
			// QOF_IMG_GCE_RESTORE_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_3),
			.val = BIT(2),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_RESTORE_EN_3),
			.field = QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_RESTORE_EN_3,
		},
		[QOF_REG_IMG_GCE_SAVE_EN] = {
			// QOF_IMG_GCE_SAVE_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_3),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_SAVE_EN_3),
			.field = QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_SAVE_EN_3,
		},
		[QOF_REG_IMG_PWR_ACK_2ND_WAIT_TH] = {
			// QOF_IMG_PWR_ACK_3ND_WAIT_TH
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_POWER_ACK_CYCLE_3),
			.val = 0x5140000, // bit 16~31 =‘h514
			.mask = REG_FLD_MASK(QOF_IMG_QOF_POWER_ACK_CYCLE_3_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_3),
			.field = QOF_IMG_QOF_POWER_ACK_CYCLE_3_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_3,
		},
		[QOF_REG_IMG_PWR_ACK_WAIT_TH] = {
			// QOF_IMG_PWR_ACK_WAIT_TH
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_POWER_ACK_CYCLE_3),
			.val = 0x514, //  =‘h514
			.mask = REG_FLD_MASK(QOF_IMG_QOF_POWER_ACK_CYCLE_3_FLD_QOF_IMG_PWR_ACK_WAIT_TH_3),
			.field = QOF_IMG_QOF_POWER_ACK_CYCLE_3_FLD_QOF_IMG_PWR_ACK_WAIT_TH_3,
		},
		[QOF_REG_IMG_QOF_ENG_EN] = {
			// QOF_IMG_QOF_ENG_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TOP_CTL),
			.val = BIT(5),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_3),
			.field = QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_3,
		},
		[QOF_REG_IMG_EVENT_CNT_SUB] = {
			// TODO: Need to check CODA
			// QOF_IMG_EVENT_CNT_SUB
			.addr = QOF_IMG_EVENT_A + 0x8,
			.val = BIT(1),
			.mask = REG_FLD_MASK(REG_FLD(1, 1)),
			.field = REG_FLD(1, 1),
		},
		[QOF_REG_IMG_GCE_SAVE_DONE] = {
			// QOF_IMG_GCE_SAVE_DONE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_3),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_SAVE_DONE_3),
			.field = QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_SAVE_DONE_3,
		},
		[QOF_REG_IMG_POWER_STATE] = {
			// QOF_IMG_POWER_STATE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_STATE_DBG_3),
			.val = BIT_PERIOD(0, 7),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_STATE_DBG_3_FLD_QOF_IMG_POWER_STATE_3),
			.field = QOF_IMG_QOF_STATE_DBG_3_FLD_QOF_IMG_POWER_STATE_3,
		},
		[QOF_REG_IMG_GCE_RESTORE_DONE] = {
			// QOF_REG_IMG_GCE_RESTORE_DONE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_3),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_RESTORE_DONE_3),
			.field = QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_RESTORE_DONE_3,
		},
		[QOF_REG_IMG_APMCU_SET] = {
			// QOF_REG_IMG_APMCU_SET
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_APMCU_SET_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_APMCU_SET_3,
		},
		[QOF_REG_IMG_APMCU_CLR] = {
			// QOF_IMG_APMCU_CLR
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_APMCU_CLR_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_APMCU_CLR_3,
		},
		[QOF_REG_IMG_QOF_VOTER_DBG] = {
			// TODO : naming refine
			// QOF_IMG_QOF_VOTER_DBG
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_VOTER_DBG_3),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_VOTER_DBG_3_FLD_QOF_IMG_VOTE_3),
			.field = QOF_IMG_QOF_VOTER_DBG_3_FLD_QOF_IMG_VOTE_3,
		},
		[QOF_REG_IMG_QOF_DONE_STATUS] = {
			// TODO : naming refine
			// QOF_REG_IMG_QOF_DONE_STATUS
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_DONE_STATUS_3),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_DONE_STATUS_3_FLD_QOF_IMG_CFG_ON_DONE_3),
			.field = QOF_IMG_QOF_DONE_STATUS_3_FLD_QOF_IMG_CFG_ON_DONE_3,
		},
		[QOF_REG_IMG_ITC_STATUS] = {
			// QOF_REG_IMG_ITC_STATUS
			.addr = (QOF_REG_BASE + QOF_IMG_ITC_STATUS),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS),
			.field = QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS,
		},
		[QOF_REG_IMG_QOF_STATE_DBG] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_STATE_DBG
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_STATE_DBG_3),
			.val = BIT(3),
			.mask = BIT(3),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_QOF_MTC_ST_LSB] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_MTC_ST_LSB
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_MTC_ST_LSB_3),
			.val = BIT(3),
			.mask = BIT(3),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_QOF_MTC_ST_MSB2] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_MTC_ST_MSB2
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_MTC_ST_MSB2_3),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_MTC_ST_MSB2_3_FLD_QOF_IMG_MTCMOS_ST_MSB2_3),
			.field = QOF_IMG_QOF_MTC_ST_MSB2_3_FLD_QOF_IMG_MTCMOS_ST_MSB2_3,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTE_OFF] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_HWCCF_SW_CTL),
			.val = BIT(9),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_3),
			.field = QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_3,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTE_ON] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_HWCCF_SW_CTL),
			.val = BIT(8),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_3),
			.field = QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_3,
		},
		[QOF_REG_IMG_SCP_CLR] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_SCP_CLR_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_SCP_CLR_3,
		},
		[QOF_REG_IMG_SCP_SET] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_3),
			.val = BIT(2),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_SCP_SET_3),
			.field = QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_SCP_SET_3,
		},
		[QOF_REG_IMG_HWCCF_MTCMOS] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_SPARE2_TOP),
			.val = BIT(10),
			.mask = REG_FLD_MASK(REG_FLD(1, 10)),
			.field = REG_FLD(1, 10),
		},
		[QOF_REG_IMG_TRG_OFF_CNT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TRIG_CNT_3),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TRIG_CNT_3_FLD_QOF_IMG_TRG_OFF_CNT_3),
			.field = QOF_IMG_QOF_TRIG_CNT_3_FLD_QOF_IMG_TRG_OFF_CNT_3,
		},
		[QOF_REG_IMG_TRG_ON_CNT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TRIG_CNT_3),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TRIG_CNT_3_FLD_QOF_IMG_TRG_ON_CNT_3),
			.field = QOF_IMG_QOF_TRIG_CNT_3_FLD_QOF_IMG_TRG_ON_CNT_3,
		},
		[QOF_REG_IMG_PWR_CG_UNGATING] = {
			.addr = (IMG_CG_WPE1_DIP1),
			.val = 0,
			.mask = BIT(8) | BIT(6) | BIT(5) | BIT(4),
			.field = BIT(8) | BIT(6) | BIT(5) | BIT(4),
		},
		[QOF_REG_IMG_PM_STA] = {
			.addr = (IMG_PM_WPE_EIS),
			.val = BIT(1),
			.mask = REG_FLD_MASK(REG_FLD(1, 1)),
			.field = REG_FLD(1, 1),
		},
		[QOF_REG_DEBUG_DUMMY] = {
			.addr = (IMG_DEBUG_DUMMY_REG_2),
			.val = 0,
			.mask = REG_FLD_MASK(REG_FLD(32, 0)),
			.field = REG_FLD(32, 0),
		},
	},

	[QOF_SUPPORT_WPE_TNR] =
	{
		[QOF_REG_IMG_DDREN_HW_EN] = {
			//QOF_REG_IMG_DDREN_HW_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(19),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_DDREN_HW_EN_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_DDREN_HW_EN_4,
		},
		[QOF_REG_IMG_EVENT_CNT_ADD] = {
			// TODO : need to check CODA
			// QOF_REG_IMG_EVENT_CNT_ADD
			.addr = QOF_IMG_EVENT_A + 0xc,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(1, 0)),
			.field = REG_FLD(1, 0),
		},
		[QOF_REG_IMG_VM_A] = {
			.addr = QOF_IMG_EVENT_A + 0x20,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_VM_B] = {
			.addr = QOF_IMG_EVENT_B + 0x20,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_VM_C] = {
			.addr = QOF_IMG_EVENT_C + 0x20,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_ITC_SRC_SEL] = {
			// QOF_REG_IMG_ITC_SRC_SEL
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TOP_CTL),
			.val = BIT(27),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_4),
			.field = QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_4,
		},
		[QOF_REG_IMG_HW_CLR_EN] = {
			// QOF_IMG_HW_CLR_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(14),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_HW_CLR_EN_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_HW_CLR_EN_4,
		},
		[QOF_REG_IMG_HW_SET_EN] = {
			// QOF_IMG_HW_SET_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(13),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_HW_SET_EN_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_HW_SET_EN_4,
		},
		[QOF_REG_IMG_OFF_ITC_W_EN] = {
			// QOF_IMG_OFF_ITC_W_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(12),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_OFF_ITC_W_EN_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_OFF_ITC_W_EN_4,
		},
		[QOF_REG_IMG_ON_ITC_W_EN] = {
			// QOF_IMG_ON_ITC_W_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(11),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_ON_ITC_W_EN_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_ON_ITC_W_EN_4,
		},
		[QOF_REG_IMG_HW_SEQ_EN] = {
			// TODO: Need to check CODA
			// QOF_IMG_HW_SEQ_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_POWER_CTL_MODE_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_POWER_CTL_MODE_4,
		},
		[QOF_REG_IMG_HW_HWCCF_EN] = {
			// TODO: Need to check CODA
			// QOF_IMG_HW_SEQ_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = 0,
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_POWER_CTL_MODE_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_POWER_CTL_MODE_4,
		},
		[QOF_REG_IMG_RTC_EN] = {
			// QOF_IMG_RTC_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(9),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_RTC_EN_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_RTC_EN_4,
		},
		[QOF_REG_IMG_GCE_RESTORE_EN] = {
			// QOF_IMG_GCE_RESTORE_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_4),
			.val = BIT(2),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_RESTORE_EN_4),
			.field = QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_RESTORE_EN_4,
		},
		[QOF_REG_IMG_GCE_SAVE_EN] = {
			// QOF_IMG_GCE_SAVE_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_4),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_SAVE_EN_4),
			.field = QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_SAVE_EN_4,
		},
		[QOF_REG_IMG_PWR_ACK_2ND_WAIT_TH] = {
			// QOF_IMG_PWR_ACK_4ND_WAIT_TH
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_POWER_ACK_CYCLE_4),
			.val = 0x5140000, // bit 16~31 =‘h514
			.mask = REG_FLD_MASK(QOF_IMG_QOF_POWER_ACK_CYCLE_4_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_4),
			.field = QOF_IMG_QOF_POWER_ACK_CYCLE_4_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_4,
		},
		[QOF_REG_IMG_PWR_ACK_WAIT_TH] = {
			// QOF_IMG_PWR_ACK_WAIT_TH
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_POWER_ACK_CYCLE_4),
			.val = 0x514, //  =‘h514
			.mask = REG_FLD_MASK(QOF_IMG_QOF_POWER_ACK_CYCLE_4_FLD_QOF_IMG_PWR_ACK_WAIT_TH_4),
			.field = QOF_IMG_QOF_POWER_ACK_CYCLE_4_FLD_QOF_IMG_PWR_ACK_WAIT_TH_4,
		},
		[QOF_REG_IMG_QOF_ENG_EN] = {
			// QOF_IMG_QOF_ENG_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TOP_CTL),
			.val = BIT(6),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_4),
			.field = QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_4,
		},
		[QOF_REG_IMG_EVENT_CNT_SUB] = {
			// TODO: Need to check CODA
			// QOF_IMG_EVENT_CNT_SUB
			.addr = QOF_IMG_EVENT_A + 0xc,
			.val = BIT(1),
			.mask = REG_FLD_MASK(REG_FLD(1, 1)),
			.field = REG_FLD(1, 1),
		},
		[QOF_REG_IMG_GCE_SAVE_DONE] = {
			// QOF_IMG_GCE_SAVE_DONE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_4),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_SAVE_DONE_4),
			.field = QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_SAVE_DONE_4,
		},
		[QOF_REG_IMG_POWER_STATE] = {
			// QOF_IMG_POWER_STATE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_STATE_DBG_4),
			.val = BIT_PERIOD(0, 7),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_STATE_DBG_4_FLD_QOF_IMG_POWER_STATE_4),
			.field = QOF_IMG_QOF_STATE_DBG_4_FLD_QOF_IMG_POWER_STATE_4,
		},
		[QOF_REG_IMG_GCE_RESTORE_DONE] = {
			// QOF_REG_IMG_GCE_RESTORE_DONE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_4),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_RESTORE_DONE_4),
			.field = QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_RESTORE_DONE_4,
		},
		[QOF_REG_IMG_APMCU_SET] = {
			// QOF_REG_IMG_APMCU_SET
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_APMCU_SET_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_APMCU_SET_4,
		},
		[QOF_REG_IMG_APMCU_CLR] = {
			// QOF_IMG_APMCU_CLR
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_APMCU_CLR_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_APMCU_CLR_4,
		},
		[QOF_REG_IMG_QOF_VOTER_DBG] = {
			// TODO : naming refine
			// QOF_IMG_QOF_VOTER_DBG
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_VOTER_DBG_4),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_VOTER_DBG_4_FLD_QOF_IMG_VOTE_4),
			.field = QOF_IMG_QOF_VOTER_DBG_4_FLD_QOF_IMG_VOTE_4,
		},
		[QOF_REG_IMG_QOF_DONE_STATUS] = {
			// TODO : naming refine
			// QOF_REG_IMG_QOF_DONE_STATUS
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_DONE_STATUS_4),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_DONE_STATUS_4_FLD_QOF_IMG_CFG_ON_DONE_4),
			.field = QOF_IMG_QOF_DONE_STATUS_4_FLD_QOF_IMG_CFG_ON_DONE_4,
		},
		[QOF_REG_IMG_ITC_STATUS] = {
			// QOF_REG_IMG_ITC_STATUS
			.addr = (QOF_REG_BASE + QOF_IMG_ITC_STATUS),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS),
			.field = QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS,
		},
		[QOF_REG_IMG_QOF_STATE_DBG] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_STATE_DBG
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_STATE_DBG_4),
			.val = BIT(3),
			.mask = BIT(3),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_QOF_MTC_ST_LSB] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_MTC_ST_LSB
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_MTC_ST_LSB_4),
			.val = BIT(3),
			.mask = BIT(3),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_QOF_MTC_ST_MSB2] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_MTC_ST_MSB2
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_MTC_ST_MSB2_4),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_MTC_ST_MSB2_4_FLD_QOF_IMG_MTCMOS_ST_MSB2_4),
			.field = QOF_IMG_QOF_MTC_ST_MSB2_4_FLD_QOF_IMG_MTCMOS_ST_MSB2_4,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTE_OFF] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_HWCCF_SW_CTL),
			.val = BIT(13),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_4),
			.field = QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_4,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTE_ON] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_HWCCF_SW_CTL),
			.val = BIT(12),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_4),
			.field = QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_4,
		},
		[QOF_REG_IMG_SCP_CLR] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_SCP_CLR_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_SCP_CLR_4,
		},
		[QOF_REG_IMG_SCP_SET] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_4),
			.val = BIT(2),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_SCP_SET_4),
			.field = QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_SCP_SET_4,
		},
		[QOF_REG_IMG_HWCCF_MTCMOS] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_SPARE2_TOP),
			.val = BIT(14),
			.mask = REG_FLD_MASK(REG_FLD(1, 14)),
			.field = REG_FLD(1, 14),
		},
		[QOF_REG_IMG_TRG_OFF_CNT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TRIG_CNT_4),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TRIG_CNT_4_FLD_QOF_IMG_TRG_OFF_CNT_4),
			.field = QOF_IMG_QOF_TRIG_CNT_4_FLD_QOF_IMG_TRG_OFF_CNT_4,
		},
		[QOF_REG_IMG_TRG_ON_CNT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TRIG_CNT_4),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TRIG_CNT_4_FLD_QOF_IMG_TRG_ON_CNT_4),
			.field = QOF_IMG_QOF_TRIG_CNT_4_FLD_QOF_IMG_TRG_ON_CNT_4,
		},
		[QOF_REG_IMG_PWR_CG_UNGATING] = {
			.addr = (IMG_CG_WPE2_DIP1),
			.val = 0,
			.mask = BIT(8) | BIT(6) | BIT(5) | BIT(4),
			.field = BIT(8) | BIT(6) | BIT(5) | BIT(4),
		},
		[QOF_REG_IMG_PM_STA] = {
			.addr = (IMG_PM_WPE_TNR),
			.val = BIT(1),
			.mask = REG_FLD_MASK(REG_FLD(1, 1)),
			.field = REG_FLD(1, 1),
		},
		[QOF_REG_DEBUG_DUMMY] = {
			.addr = (IMG_DEBUG_DUMMY_REG_3),
			.val = 0,
			.mask = REG_FLD_MASK(REG_FLD(32, 0)),
			.field = REG_FLD(32, 0),
		},
	},

	[QOF_SUPPORT_WPE_LITE] =
	{
		[QOF_REG_IMG_DDREN_HW_EN] = {
			//QOF_REG_IMG_DDREN_HW_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(19),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_DDREN_HW_EN_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_DDREN_HW_EN_5,
		},
		[QOF_REG_IMG_EVENT_CNT_ADD] = {
			// TODO : need to check CODA
			// QOF_REG_IMG_EVENT_CNT_ADD
			.addr = QOF_IMG_EVENT_A + 0x10,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(1, 0)),
			.field = REG_FLD(1, 0),
		},
		[QOF_REG_IMG_VM_A] = {
			.addr = QOF_IMG_EVENT_A + 0x24,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_VM_B] = {
			.addr = QOF_IMG_EVENT_B + 0x24,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_VM_C] = {
			.addr = QOF_IMG_EVENT_C + 0x24,
			.val = BIT(0),
			.mask = REG_FLD_MASK(REG_FLD(7, 0)),
			.field = REG_FLD(7, 0),
		},
		[QOF_REG_IMG_ITC_SRC_SEL] = {
			// QOF_REG_IMG_ITC_SRC_SEL
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TOP_CTL),
			.val = BIT(28),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_5),
			.field = QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_5,
		},
		[QOF_REG_IMG_HW_CLR_EN] = {
			// QOF_IMG_HW_CLR_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(14),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_HW_CLR_EN_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_HW_CLR_EN_5,
		},
		[QOF_REG_IMG_HW_SET_EN] = {
			// QOF_IMG_HW_SET_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(13),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_HW_SET_EN_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_HW_SET_EN_5,
		},
		[QOF_REG_IMG_OFF_ITC_W_EN] = {
			// QOF_IMG_OFF_ITC_W_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(12),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_OFF_ITC_W_EN_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_OFF_ITC_W_EN_5,
		},
		[QOF_REG_IMG_ON_ITC_W_EN] = {
			// QOF_IMG_ON_ITC_W_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(11),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_ON_ITC_W_EN_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_ON_ITC_W_EN_5,
		},
		[QOF_REG_IMG_HW_SEQ_EN] = {
			// TODO: Need to check CODA
			// QOF_IMG_HW_SEQ_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_POWER_CTL_MODE_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_POWER_CTL_MODE_5,
		},
		[QOF_REG_IMG_HW_HWCCF_EN] = {
			// TODO: Need to check CODA
			// QOF_IMG_HW_SEQ_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = 0,
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_POWER_CTL_MODE_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_POWER_CTL_MODE_5,
		},
		[QOF_REG_IMG_RTC_EN] = {
			// QOF_IMG_RTC_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(9),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_RTC_EN_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_RTC_EN_5,
		},
		[QOF_REG_IMG_GCE_RESTORE_EN] = {
			// QOF_IMG_GCE_RESTORE_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_5),
			.val = BIT(2),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_RESTORE_EN_5),
			.field = QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_RESTORE_EN_5,
		},
		[QOF_REG_IMG_GCE_SAVE_EN] = {
			// QOF_IMG_GCE_SAVE_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_5),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_SAVE_EN_5),
			.field = QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_SAVE_EN_5,
		},
		[QOF_REG_IMG_PWR_ACK_2ND_WAIT_TH] = {
			// QOF_IMG_PWR_ACK_5ND_WAIT_TH
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_POWER_ACK_CYCLE_5),
			.val = 0x5140000, // bit 16~31 =‘h514
			.mask = REG_FLD_MASK(QOF_IMG_QOF_POWER_ACK_CYCLE_5_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_5),
			.field = QOF_IMG_QOF_POWER_ACK_CYCLE_5_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_5,
		},
		[QOF_REG_IMG_PWR_ACK_WAIT_TH] = {
			// QOF_IMG_PWR_ACK_WAIT_TH
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_POWER_ACK_CYCLE_5),
			.val = 0x514, //  =‘h514
			.mask = REG_FLD_MASK(QOF_IMG_QOF_POWER_ACK_CYCLE_5_FLD_QOF_IMG_PWR_ACK_WAIT_TH_5),
			.field = QOF_IMG_QOF_POWER_ACK_CYCLE_5_FLD_QOF_IMG_PWR_ACK_WAIT_TH_5,
		},
		[QOF_REG_IMG_QOF_ENG_EN] = {
			// QOF_IMG_QOF_ENG_EN
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TOP_CTL),
			.val = BIT(7),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_5),
			.field = QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_5,
		},
		[QOF_REG_IMG_EVENT_CNT_SUB] = {
			// TODO: Need to check CODA
			// QOF_IMG_EVENT_CNT_SUB
			.addr = QOF_IMG_EVENT_A + 0x10,
			.val = BIT(1),
			.mask = REG_FLD_MASK(REG_FLD(1, 1)),
			.field = REG_FLD(1, 1),
		},
		[QOF_REG_IMG_GCE_SAVE_DONE] = {
			// QOF_IMG_GCE_SAVE_DONE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_5),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_SAVE_DONE_5),
			.field = QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_SAVE_DONE_5,
		},
		[QOF_REG_IMG_POWER_STATE] = {
			// QOF_IMG_POWER_STATE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_STATE_DBG_5),
			.val = BIT_PERIOD(0, 7),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_STATE_DBG_5_FLD_QOF_IMG_POWER_STATE_5),
			.field = QOF_IMG_QOF_STATE_DBG_5_FLD_QOF_IMG_POWER_STATE_5,
		},
		[QOF_REG_IMG_GCE_RESTORE_DONE] = {
			// QOF_REG_IMG_GCE_RESTORE_DONE
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_GCE_CTL_5),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_RESTORE_DONE_5),
			.field = QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_RESTORE_DONE_5,
		},
		[QOF_REG_IMG_APMCU_SET] = {
			// QOF_REG_IMG_APMCU_SET
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_APMCU_SET_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_APMCU_SET_5,
		},
		[QOF_REG_IMG_APMCU_CLR] = {
			// QOF_IMG_APMCU_CLR
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(1),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_APMCU_CLR_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_APMCU_CLR_5,
		},
		[QOF_REG_IMG_QOF_VOTER_DBG] = {
			// TODO : naming refine
			// QOF_IMG_QOF_VOTER_DBG
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_VOTER_DBG_5),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_VOTER_DBG_5_FLD_QOF_IMG_VOTE_5),
			.field = QOF_IMG_QOF_VOTER_DBG_5_FLD_QOF_IMG_VOTE_5,
		},
		[QOF_REG_IMG_QOF_DONE_STATUS] = {
			// TODO : naming refine
			// QOF_REG_IMG_QOF_DONE_STATUS
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_DONE_STATUS_5),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_DONE_STATUS_5_FLD_QOF_IMG_CFG_ON_DONE_5),
			.field = QOF_IMG_QOF_DONE_STATUS_5_FLD_QOF_IMG_CFG_ON_DONE_5,
		},
		[QOF_REG_IMG_ITC_STATUS] = {
			// QOF_REG_IMG_ITC_STATUS
			.addr = (QOF_REG_BASE + QOF_IMG_ITC_STATUS),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS),
			.field = QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS,
		},
		[QOF_REG_IMG_QOF_STATE_DBG] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_STATE_DBG
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_STATE_DBG_5),
			.val = BIT(3),
			.mask = BIT(3),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_QOF_MTC_ST_LSB] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_MTC_ST_LSB
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_MTC_ST_LSB_5),
			.val = BIT(3),
			.mask = BIT(3),
			.field = REG_FLD(1, 3),
		},
		[QOF_REG_IMG_QOF_MTC_ST_MSB2] = {
			// TODO : check mask
			// QOF_REG_IMG_QOF_MTC_ST_MSB2
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_MTC_ST_MSB2_5),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_MTC_ST_MSB2_5_FLD_QOF_IMG_MTCMOS_ST_MSB2_5),
			.field = QOF_IMG_QOF_MTC_ST_MSB2_5_FLD_QOF_IMG_MTCMOS_ST_MSB2_5,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTE_OFF] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_HWCCF_SW_CTL),
			.val = BIT(17),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_5),
			.field = QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_5,
		},
		[QOF_REG_IMG_HWCCF_SW_VOTE_ON] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_HWCCF_SW_CTL),
			.val = BIT(16),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_5),
			.field = QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_5,
		},
		[QOF_REG_IMG_SCP_CLR] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(3),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_SCP_CLR_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_SCP_CLR_5,
		},
		[QOF_REG_IMG_SCP_SET] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_CTL_5),
			.val = BIT(2),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_SCP_SET_5),
			.field = QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_SCP_SET_5,
		},
		[QOF_REG_IMG_HWCCF_MTCMOS] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_SPARE2_TOP),
			.val = BIT(18),
			.mask = REG_FLD_MASK(REG_FLD(1, 18)),
			.field = REG_FLD(1, 18),
		},
		[QOF_REG_IMG_TRG_OFF_CNT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TRIG_CNT_5),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TRIG_CNT_5_FLD_QOF_IMG_TRG_OFF_CNT_5),
			.field = QOF_IMG_QOF_TRIG_CNT_5_FLD_QOF_IMG_TRG_OFF_CNT_5,
		},
		[QOF_REG_IMG_TRG_ON_CNT] = {
			.addr = (QOF_REG_BASE + QOF_IMG_QOF_TRIG_CNT_5),
			.val = BIT(0),
			.mask = REG_FLD_MASK(QOF_IMG_QOF_TRIG_CNT_5_FLD_QOF_IMG_TRG_ON_CNT_5),
			.field = QOF_IMG_QOF_TRIG_CNT_5_FLD_QOF_IMG_TRG_ON_CNT_5,
		},
		[QOF_REG_IMG_PWR_CG_UNGATING] = {
			.addr = (IMG_CG_WPE3_DIP1),
			.val = 0,
			.mask = BIT(8) | BIT(6) | BIT(5) | BIT(4),
			.field = BIT(8) | BIT(6) | BIT(5) | BIT(4),
		},
		[QOF_REG_IMG_PM_STA] = {
			.addr = (IMG_PM_WPE_LITE),
			.val = BIT(1),
			.mask = REG_FLD_MASK(REG_FLD(1, 1)),
			.field = REG_FLD(1, 1),
		},
		[QOF_REG_DEBUG_DUMMY] = {
			.addr = (IMG_DEBUG_DUMMY_REG_4),
			.val = 0,
			.mask = REG_FLD_MASK(REG_FLD(32, 0)),
			.field = REG_FLD(32, 0),
		},
	},
};
