INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CS202ComputerOrganization/lab9/project_1/project_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CS202ComputerOrganization/lab9/project_1/project_1.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CS202ComputerOrganization/lab9/project_1/project_1.srcs/sim_1/new/tb_dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CS202ComputerOrganization/lab9/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
