Timing Analyzer report for ring_counter
Thu Sep 07 13:51:42 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_i'
 13. Slow 1200mV 85C Model Setup: 'clk_div:clk_div_inst|counter[21]'
 14. Slow 1200mV 85C Model Hold: 'clk_i'
 15. Slow 1200mV 85C Model Hold: 'clk_div:clk_div_inst|counter[21]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk_i'
 24. Slow 1200mV 0C Model Setup: 'clk_div:clk_div_inst|counter[21]'
 25. Slow 1200mV 0C Model Hold: 'clk_i'
 26. Slow 1200mV 0C Model Hold: 'clk_div:clk_div_inst|counter[21]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk_i'
 34. Fast 1200mV 0C Model Setup: 'clk_div:clk_div_inst|counter[21]'
 35. Fast 1200mV 0C Model Hold: 'clk_i'
 36. Fast 1200mV 0C Model Hold: 'clk_div:clk_div_inst|counter[21]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ring_counter                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; clk_div:clk_div_inst|counter[21] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:clk_div_inst|counter[21] } ;
; clk_i                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_i }                            ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                               ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 332.56 MHz  ; 250.0 MHz       ; clk_i                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1108.65 MHz ; 437.64 MHz      ; clk_div:clk_div_inst|counter[21] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                       ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_i                            ; -2.007 ; -23.938       ;
; clk_div:clk_div_inst|counter[21] ; 0.098  ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; clk_i                            ; 0.407 ; 0.000         ;
; clk_div:clk_div_inst|counter[21] ; 0.444 ; 0.000         ;
+----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_i                            ; -3.000 ; -31.270       ;
; clk_div:clk_div_inst|counter[21] ; -1.285 ; -10.280       ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_i'                                                                                                                                   ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.007 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.920      ;
; -1.921 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.834      ;
; -1.916 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.829      ;
; -1.875 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.788      ;
; -1.785 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.698      ;
; -1.740 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.653      ;
; -1.653 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.566      ;
; -1.638 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.511     ; 2.125      ;
; -1.607 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.520      ;
; -1.550 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.511     ; 2.037      ;
; -1.520 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.433      ;
; -1.507 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.511     ; 1.994      ;
; -1.474 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.800      ;
; -1.474 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.387      ;
; -1.470 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.796      ;
; -1.462 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.788      ;
; -1.443 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.769      ;
; -1.419 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.511     ; 1.906      ;
; -1.404 ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; clk_i       ; 0.500        ; 2.880      ; 5.004      ;
; -1.388 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.301      ;
; -1.378 ; clk_div:clk_div_inst|counter[18] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.511     ; 1.865      ;
; -1.376 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.702      ;
; -1.371 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.697      ;
; -1.359 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.272      ;
; -1.355 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.268      ;
; -1.347 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.260      ;
; -1.342 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.668      ;
; -1.342 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.259      ;
; -1.342 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.668      ;
; -1.338 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.664      ;
; -1.330 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.656      ;
; -1.330 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.656      ;
; -1.328 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.241      ;
; -1.311 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.637      ;
; -1.311 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.637      ;
; -1.293 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.511     ; 1.780      ;
; -1.261 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.174      ;
; -1.256 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.169      ;
; -1.251 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.168      ;
; -1.246 ; clk_div:clk_div_inst|counter[20] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.511     ; 1.733      ;
; -1.244 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.570      ;
; -1.240 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.566      ;
; -1.239 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.565      ;
; -1.227 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.140      ;
; -1.223 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.140      ;
; -1.219 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.136      ;
; -1.215 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.128      ;
; -1.211 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.128      ;
; -1.210 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.536      ;
; -1.210 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.536      ;
; -1.210 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.536      ;
; -1.206 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.532      ;
; -1.198 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.524      ;
; -1.198 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.524      ;
; -1.196 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.109      ;
; -1.195 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.521      ;
; -1.192 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.109      ;
; -1.179 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.505      ;
; -1.179 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.505      ;
; -1.176 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.502      ;
; -1.157 ; clk_div:clk_div_inst|counter[19] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.511     ; 1.644      ;
; -1.125 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.038      ;
; -1.125 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.042      ;
; -1.120 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.037      ;
; -1.112 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.438      ;
; -1.108 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.434      ;
; -1.108 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.434      ;
; -1.107 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; -0.098     ; 2.007      ;
; -1.107 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.433      ;
; -1.095 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 2.008      ;
; -1.093 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; -0.098     ; 1.993      ;
; -1.091 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[8]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.008      ;
; -1.091 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.008      ;
; -1.087 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[8]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 2.004      ;
; -1.080 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 1.993      ;
; -1.079 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[7]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 1.996      ;
; -1.079 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 1.996      ;
; -1.078 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[14] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.404      ;
; -1.078 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.404      ;
; -1.078 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.404      ;
; -1.078 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.404      ;
; -1.074 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; -0.098     ; 1.974      ;
; -1.074 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[14] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.400      ;
; -1.066 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[13] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.392      ;
; -1.066 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.392      ;
; -1.063 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.389      ;
; -1.062 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.388      ;
; -1.061 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 1.974      ;
; -1.060 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 1.977      ;
; -1.060 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[8]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 1.977      ;
; -1.047 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.373      ;
; -1.047 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[14] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.373      ;
; -1.044 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.370      ;
; -1.043 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.369      ;
; -1.005 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; -0.098     ; 1.905      ;
; -0.993 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.085     ; 1.906      ;
; -0.993 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[7]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 1.910      ;
; -0.989 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 1.906      ;
; -0.988 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[7]  ; clk_i                            ; clk_i       ; 1.000        ; -0.081     ; 1.905      ;
; -0.980 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[13] ; clk_i                            ; clk_i       ; 1.000        ; 0.328      ; 2.306      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:clk_div_inst|counter[21]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.098 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.079     ; 0.821      ;
; 0.099 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.079     ; 0.820      ;
; 0.103 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.079     ; 0.816      ;
; 0.105 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.079     ; 0.814      ;
; 0.106 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.079     ; 0.813      ;
; 0.106 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.079     ; 0.813      ;
; 0.108 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.079     ; 0.811      ;
; 0.108 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.079     ; 0.811      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_i'                                                                                                               ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[0]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.674      ;
; 0.522 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.219      ;
; 0.539 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.236      ;
; 0.616 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 0.900      ;
; 0.617 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 0.901      ;
; 0.619 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 0.903      ;
; 0.620 ; clk_div:clk_div_inst|counter[20] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 0.904      ;
; 0.620 ; clk_div:clk_div_inst|counter[18] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 0.904      ;
; 0.621 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 0.905      ;
; 0.622 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 0.906      ;
; 0.623 ; clk_div:clk_div_inst|counter[19] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 0.907      ;
; 0.632 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[10] ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.899      ;
; 0.633 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[8]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.900      ;
; 0.633 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[6]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.900      ;
; 0.635 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[12] ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[4]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.902      ;
; 0.636 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[2]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[11] ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.904      ;
; 0.638 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[9]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[7]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.905      ;
; 0.639 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[5]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.906      ;
; 0.643 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.340      ;
; 0.648 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.345      ;
; 0.650 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.343      ;
; 0.652 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[1]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.919      ;
; 0.652 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[1]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.919      ;
; 0.660 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.357      ;
; 0.665 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.362      ;
; 0.670 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.363      ;
; 0.769 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.466      ;
; 0.771 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.464      ;
; 0.774 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.471      ;
; 0.776 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.469      ;
; 0.777 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.470      ;
; 0.786 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.483      ;
; 0.791 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.484      ;
; 0.791 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.488      ;
; 0.796 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.489      ;
; 0.796 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.489      ;
; 0.895 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.592      ;
; 0.897 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.590      ;
; 0.898 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.591      ;
; 0.900 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.597      ;
; 0.902 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.595      ;
; 0.903 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.596      ;
; 0.903 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.596      ;
; 0.912 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.609      ;
; 0.917 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.610      ;
; 0.917 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.610      ;
; 0.917 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.614      ;
; 0.922 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.615      ;
; 0.922 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.615      ;
; 0.923 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.616      ;
; 0.934 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.218      ;
; 0.935 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.219      ;
; 0.937 ; clk_div:clk_div_inst|counter[18] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.221      ;
; 0.946 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.230      ;
; 0.948 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.232      ;
; 0.949 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.233      ;
; 0.950 ; clk_div:clk_div_inst|counter[19] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.234      ;
; 0.951 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[9]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.218      ;
; 0.951 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[7]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.218      ;
; 0.951 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.235      ;
; 0.952 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[5]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.219      ;
; 0.953 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.220      ;
; 0.953 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.237      ;
; 0.954 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[11] ; clk_i        ; clk_i       ; 0.000        ; 0.077      ; 1.217      ;
; 0.954 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.238      ;
; 0.962 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[2]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.229      ;
; 0.964 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[12] ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.231      ;
; 0.965 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[10] ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.232      ;
; 0.965 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[8]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.232      ;
; 0.965 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[2]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.232      ;
; 0.966 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[6]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.233      ;
; 0.966 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[4]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.233      ;
; 0.967 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.234      ;
; 0.970 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[9]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.237      ;
; 0.970 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[7]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.238      ;
; 0.971 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[5]  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.238      ;
; 0.974 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[11] ; clk_i        ; clk_i       ; 0.000        ; 0.077      ; 1.237      ;
; 1.021 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.718      ;
; 1.023 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.716      ;
; 1.024 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.717      ;
; 1.024 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.717      ;
; 1.028 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.721      ;
; 1.029 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.722      ;
; 1.029 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.722      ;
; 1.030 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.723      ;
; 1.038 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.511      ; 1.735      ;
; 1.043 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.736      ;
; 1.043 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.736      ;
; 1.044 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.737      ;
; 1.048 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.741      ;
; 1.048 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.741      ;
; 1.049 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.742      ;
; 1.049 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.507      ; 1.742      ;
; 1.055 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.339      ;
; 1.056 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.098      ; 1.340      ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:clk_div_inst|counter[21]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.444 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.079      ; 0.709      ;
; 0.444 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.079      ; 0.709      ;
; 0.451 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.079      ; 0.720      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 373.83 MHz  ; 250.0 MHz       ; clk_i                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1223.99 MHz ; 437.64 MHz      ; clk_div:clk_div_inst|counter[21] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_i                            ; -1.675 ; -19.116       ;
; clk_div:clk_div_inst|counter[21] ; 0.183  ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; clk_i                            ; 0.364 ; 0.000         ;
; clk_div:clk_div_inst|counter[21] ; 0.402 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_i                            ; -3.000 ; -31.270       ;
; clk_div:clk_div_inst|counter[21] ; -1.285 ; -10.280       ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_i'                                                                                                                                    ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.675 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.598      ;
; -1.601 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.524      ;
; -1.595 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.518      ;
; -1.559 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.482      ;
; -1.480 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.403      ;
; -1.439 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.362      ;
; -1.367 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.468     ; 1.898      ;
; -1.364 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.287      ;
; -1.322 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.245      ;
; -1.291 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.468     ; 1.822      ;
; -1.252 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.468     ; 1.783      ;
; -1.247 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.170      ;
; -1.205 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.128      ;
; -1.198 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.501      ;
; -1.194 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.497      ;
; -1.184 ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; clk_i       ; 0.500        ; 2.614      ; 4.500      ;
; -1.179 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.482      ;
; -1.176 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.468     ; 1.707      ;
; -1.150 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.453      ;
; -1.140 ; clk_div:clk_div_inst|counter[18] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.468     ; 1.671      ;
; -1.130 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.053      ;
; -1.114 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.037      ;
; -1.110 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.033      ;
; -1.105 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.408      ;
; -1.099 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.402      ;
; -1.095 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 2.018      ;
; -1.090 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 2.016      ;
; -1.082 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.385      ;
; -1.082 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.385      ;
; -1.078 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.381      ;
; -1.066 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.468     ; 1.597      ;
; -1.066 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.989      ;
; -1.063 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.366      ;
; -1.063 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.366      ;
; -1.034 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.337      ;
; -1.034 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.337      ;
; -1.024 ; clk_div:clk_div_inst|counter[20] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.468     ; 1.555      ;
; -1.021 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.944      ;
; -1.015 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.938      ;
; -1.011 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.937      ;
; -0.998 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.921      ;
; -0.995 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.921      ;
; -0.991 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.917      ;
; -0.989 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.292      ;
; -0.984 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.287      ;
; -0.983 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.286      ;
; -0.979 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.902      ;
; -0.976 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.902      ;
; -0.966 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.269      ;
; -0.966 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.269      ;
; -0.966 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.269      ;
; -0.962 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.265      ;
; -0.950 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.873      ;
; -0.947 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.250      ;
; -0.947 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.250      ;
; -0.947 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.873      ;
; -0.945 ; clk_div:clk_div_inst|counter[19] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.468     ; 1.476      ;
; -0.943 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.246      ;
; -0.918 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.221      ;
; -0.918 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.221      ;
; -0.914 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.217      ;
; -0.902 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.828      ;
; -0.900 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.823      ;
; -0.896 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.822      ;
; -0.894 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; -0.088     ; 1.805      ;
; -0.882 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.805      ;
; -0.879 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[8]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.805      ;
; -0.879 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.805      ;
; -0.875 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[8]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.801      ;
; -0.873 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.176      ;
; -0.871 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; -0.088     ; 1.782      ;
; -0.868 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.171      ;
; -0.868 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.171      ;
; -0.867 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.170      ;
; -0.860 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[7]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.786      ;
; -0.860 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.786      ;
; -0.859 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.782      ;
; -0.850 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[14] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.153      ;
; -0.850 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.153      ;
; -0.850 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.153      ;
; -0.850 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.153      ;
; -0.846 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[14] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.149      ;
; -0.842 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; -0.088     ; 1.753      ;
; -0.831 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[13] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.134      ;
; -0.831 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.134      ;
; -0.831 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.757      ;
; -0.831 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[8]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.757      ;
; -0.830 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.753      ;
; -0.827 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.130      ;
; -0.826 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.129      ;
; -0.802 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.105      ;
; -0.802 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[14] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.105      ;
; -0.798 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.101      ;
; -0.797 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.304      ; 2.100      ;
; -0.795 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; -0.088     ; 1.706      ;
; -0.786 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[7]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.712      ;
; -0.784 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.076     ; 1.707      ;
; -0.781 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.707      ;
; -0.780 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[7]  ; clk_i                            ; clk_i       ; 1.000        ; -0.073     ; 1.706      ;
; -0.778 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; -0.088     ; 1.689      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:clk_div_inst|counter[21]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.183 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.070     ; 0.746      ;
; 0.184 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.070     ; 0.745      ;
; 0.195 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.070     ; 0.734      ;
; 0.197 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.070     ; 0.732      ;
; 0.197 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.070     ; 0.732      ;
; 0.198 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.070     ; 0.731      ;
; 0.199 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.070     ; 0.730      ;
; 0.200 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.070     ; 0.729      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_i'                                                                                                                ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[0]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.608      ;
; 0.473 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.112      ;
; 0.487 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.126      ;
; 0.563 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 0.822      ;
; 0.564 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 0.823      ;
; 0.565 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 0.824      ;
; 0.568 ; clk_div:clk_div_inst|counter[20] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 0.827      ;
; 0.568 ; clk_div:clk_div_inst|counter[18] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 0.827      ;
; 0.568 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 0.827      ;
; 0.569 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 0.828      ;
; 0.570 ; clk_div:clk_div_inst|counter[19] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 0.829      ;
; 0.572 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.211      ;
; 0.577 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[10] ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.821      ;
; 0.578 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[8]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.822      ;
; 0.578 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[6]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.822      ;
; 0.581 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[12] ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.825      ;
; 0.581 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.217      ;
; 0.582 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[4]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.826      ;
; 0.582 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[2]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.826      ;
; 0.583 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[11] ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.827      ;
; 0.583 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[9]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.827      ;
; 0.583 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[7]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.827      ;
; 0.583 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.222      ;
; 0.584 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[5]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.828      ;
; 0.586 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.225      ;
; 0.597 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.236      ;
; 0.598 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[1]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[1]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.236      ;
; 0.680 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.316      ;
; 0.682 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.321      ;
; 0.691 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.327      ;
; 0.692 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.328      ;
; 0.693 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.332      ;
; 0.696 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.335      ;
; 0.699 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.335      ;
; 0.707 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.346      ;
; 0.710 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.346      ;
; 0.710 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.346      ;
; 0.790 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.426      ;
; 0.791 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.427      ;
; 0.792 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.431      ;
; 0.801 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.437      ;
; 0.802 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.438      ;
; 0.802 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.438      ;
; 0.803 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.442      ;
; 0.806 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.445      ;
; 0.809 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.445      ;
; 0.809 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.445      ;
; 0.817 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.456      ;
; 0.820 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.456      ;
; 0.820 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.456      ;
; 0.821 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.457      ;
; 0.849 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.108      ;
; 0.850 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.109      ;
; 0.853 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.112      ;
; 0.855 ; clk_div:clk_div_inst|counter[18] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.114      ;
; 0.856 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.115      ;
; 0.857 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.116      ;
; 0.858 ; clk_div:clk_div_inst|counter[19] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.117      ;
; 0.864 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[9]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.108      ;
; 0.864 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[7]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.108      ;
; 0.864 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.123      ;
; 0.866 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[11] ; clk_i        ; clk_i       ; 0.000        ; 0.070      ; 1.107      ;
; 0.867 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.126      ;
; 0.867 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[2]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.111      ;
; 0.868 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.127      ;
; 0.869 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[5]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.113      ;
; 0.869 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.113      ;
; 0.871 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[10] ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.115      ;
; 0.871 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[8]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.115      ;
; 0.871 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[12] ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.115      ;
; 0.871 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[2]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.115      ;
; 0.872 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[6]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.116      ;
; 0.872 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[4]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.116      ;
; 0.878 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.122      ;
; 0.882 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[9]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.126      ;
; 0.882 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.126      ;
; 0.883 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[7]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.127      ;
; 0.883 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[5]  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.127      ;
; 0.885 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[11] ; clk_i        ; clk_i       ; 0.000        ; 0.070      ; 1.126      ;
; 0.900 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.536      ;
; 0.901 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.537      ;
; 0.901 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.537      ;
; 0.902 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.541      ;
; 0.911 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.547      ;
; 0.912 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.548      ;
; 0.912 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.548      ;
; 0.916 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.468      ; 1.555      ;
; 0.917 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.553      ;
; 0.919 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.555      ;
; 0.919 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.555      ;
; 0.920 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.556      ;
; 0.930 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.566      ;
; 0.930 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.566      ;
; 0.931 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.567      ;
; 0.931 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.465      ; 1.567      ;
; 0.948 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.207      ;
; 0.949 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.088      ; 1.208      ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:clk_div_inst|counter[21]'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.402 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.070      ; 0.643      ;
; 0.403 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.070      ; 0.644      ;
; 0.417 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.070      ; 0.658      ;
; 0.417 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.070      ; 0.658      ;
; 0.418 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.070      ; 0.659      ;
; 0.419 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.070      ; 0.660      ;
; 0.421 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.070      ; 0.662      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_i                            ; -0.724 ; -2.278        ;
; clk_div:clk_div_inst|counter[21] ; 0.559  ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; clk_i                            ; 0.188 ; 0.000         ;
; clk_div:clk_div_inst|counter[21] ; 0.200 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_i                            ; -3.000 ; -31.548       ;
; clk_div:clk_div_inst|counter[21] ; -1.000 ; -8.000        ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_i'                                                                                                                                    ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.724 ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; clk_i       ; 0.500        ; 1.447      ; 2.753      ;
; -0.493 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.436      ;
; -0.444 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.387      ;
; -0.443 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.386      ;
; -0.424 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.367      ;
; -0.376 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.319      ;
; -0.352 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.295      ;
; -0.308 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.251      ;
; -0.285 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.228      ;
; -0.283 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.245     ; 1.025      ;
; -0.240 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.183      ;
; -0.238 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.245     ; 0.980      ;
; -0.234 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.372      ;
; -0.230 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.368      ;
; -0.220 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.358      ;
; -0.219 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.357      ;
; -0.216 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.159      ;
; -0.214 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.245     ; 0.956      ;
; -0.181 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.319      ;
; -0.180 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.318      ;
; -0.172 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.115      ;
; -0.170 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.245     ; 0.912      ;
; -0.166 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.304      ;
; -0.165 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.303      ;
; -0.162 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.300      ;
; -0.161 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.299      ;
; -0.157 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.100      ;
; -0.153 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.096      ;
; -0.152 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.290      ;
; -0.151 ; clk_div:clk_div_inst|counter[18] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.245     ; 0.893      ;
; -0.151 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.043     ; 1.095      ;
; -0.151 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.289      ;
; -0.151 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.289      ;
; -0.143 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.086      ;
; -0.142 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.085      ;
; -0.113 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.251      ;
; -0.113 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.251      ;
; -0.112 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.250      ;
; -0.104 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.047      ;
; -0.103 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.043     ; 1.047      ;
; -0.103 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.046      ;
; -0.101 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.245     ; 0.843      ;
; -0.098 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.236      ;
; -0.097 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.235      ;
; -0.094 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.232      ;
; -0.093 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.231      ;
; -0.093 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.231      ;
; -0.089 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.227      ;
; -0.088 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.031      ;
; -0.087 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 1.032      ;
; -0.084 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.222      ;
; -0.084 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.027      ;
; -0.084 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.222      ;
; -0.083 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 1.028      ;
; -0.083 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.221      ;
; -0.083 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.221      ;
; -0.082 ; clk_div:clk_div_inst|counter[20] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.245     ; 0.824      ;
; -0.074 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 1.017      ;
; -0.073 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 1.018      ;
; -0.072 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 1.017      ;
; -0.045 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.183      ;
; -0.045 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.183      ;
; -0.045 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.183      ;
; -0.044 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.182      ;
; -0.036 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 0.979      ;
; -0.035 ; clk_div:clk_div_inst|counter[19] ; clk_div:clk_div_inst|counter[21] ; clk_i                            ; clk_i       ; 1.000        ; -0.245     ; 0.777      ;
; -0.034 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 0.979      ;
; -0.033 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 0.978      ;
; -0.030 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[14] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.168      ;
; -0.029 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.167      ;
; -0.026 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[13] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.164      ;
; -0.026 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.164      ;
; -0.025 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.163      ;
; -0.025 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.163      ;
; -0.024 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; -0.050     ; 0.961      ;
; -0.022 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.160      ;
; -0.021 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.159      ;
; -0.020 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; -0.050     ; 0.957      ;
; -0.019 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[8]  ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 0.964      ;
; -0.018 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 0.963      ;
; -0.016 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.154      ;
; -0.016 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 0.959      ;
; -0.016 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[18] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.154      ;
; -0.016 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[14] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.154      ;
; -0.015 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[7]  ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 0.960      ;
; -0.015 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[16] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.153      ;
; -0.015 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[14] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.153      ;
; -0.014 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[9]  ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 0.959      ;
; -0.013 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[20] ; clk_i                            ; clk_i       ; 1.000        ; -0.050     ; 0.950      ;
; -0.012 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[11] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 0.955      ;
; -0.007 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[12] ; clk_i                            ; clk_i       ; 1.000        ; -0.044     ; 0.950      ;
; -0.005 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[8]  ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 0.950      ;
; -0.004 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[10] ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 0.949      ;
; -0.004 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[8]  ; clk_i                            ; clk_i       ; 1.000        ; -0.042     ; 0.949      ;
; 0.023  ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.115      ;
; 0.023  ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[17] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.115      ;
; 0.023  ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[15] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.115      ;
; 0.023  ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[13] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.115      ;
; 0.024  ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[13] ; clk_i                            ; clk_i       ; 1.000        ; 0.151      ; 1.114      ;
; 0.025  ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[19] ; clk_i                            ; clk_i       ; 1.000        ; -0.050     ; 0.912      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:clk_div_inst|counter[21]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.559 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.040     ; 0.388      ;
; 0.560 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.040     ; 0.387      ;
; 0.562 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.040     ; 0.385      ;
; 0.563 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.040     ; 0.384      ;
; 0.563 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.040     ; 0.384      ;
; 0.564 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.040     ; 0.383      ;
; 0.565 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.040     ; 0.382      ;
; 0.567 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 1.000        ; -0.040     ; 0.380      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_i'                                                                                                                ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[0]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.314      ;
; 0.234 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.563      ;
; 0.247 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.576      ;
; 0.280 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.414      ;
; 0.281 ; clk_div:clk_div_inst|counter[20] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; clk_div:clk_div_inst|counter[18] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.415      ;
; 0.282 ; clk_div:clk_div_inst|counter[19] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.416      ;
; 0.282 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.416      ;
; 0.282 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.416      ;
; 0.286 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[10] ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.412      ;
; 0.287 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[12] ; clk_i        ; clk_i       ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[8]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[11] ; clk_i        ; clk_i       ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[6]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[2]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[9]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[4]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[7]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[5]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.416      ;
; 0.294 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[1]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[1]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.626      ;
; 0.300 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.627      ;
; 0.300 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.629      ;
; 0.310 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.639      ;
; 0.313 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.642      ;
; 0.315 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.642      ;
; 0.363 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.692      ;
; 0.363 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.690      ;
; 0.366 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.695      ;
; 0.366 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.693      ;
; 0.367 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.694      ;
; 0.376 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.705      ;
; 0.378 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.705      ;
; 0.379 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.708      ;
; 0.381 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.708      ;
; 0.382 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.709      ;
; 0.429 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.758      ;
; 0.429 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.563      ;
; 0.429 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.563      ;
; 0.429 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.756      ;
; 0.430 ; clk_div:clk_div_inst|counter[18] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.564      ;
; 0.430 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.757      ;
; 0.432 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.759      ;
; 0.432 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.761      ;
; 0.433 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.760      ;
; 0.434 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.761      ;
; 0.436 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[11] ; clk_i        ; clk_i       ; 0.000        ; 0.041      ; 0.561      ;
; 0.436 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[9]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.562      ;
; 0.437 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[7]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.563      ;
; 0.438 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[5]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.564      ;
; 0.439 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.573      ;
; 0.440 ; clk_div:clk_div_inst|counter[19] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.574      ;
; 0.442 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.771      ;
; 0.442 ; clk_div:clk_div_inst|counter[17] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.576      ;
; 0.443 ; clk_div:clk_div_inst|counter[13] ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.577      ;
; 0.443 ; clk_div:clk_div_inst|counter[15] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.577      ;
; 0.444 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.771      ;
; 0.445 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.772      ;
; 0.445 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.774      ;
; 0.446 ; clk_div:clk_div_inst|counter[11] ; clk_div:clk_div_inst|counter[12] ; clk_i        ; clk_i       ; 0.000        ; 0.043      ; 0.573      ;
; 0.446 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[2]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[10] ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[4]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.774      ;
; 0.448 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[8]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[6]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.775      ;
; 0.448 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.775      ;
; 0.448 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[2]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; clk_div:clk_div_inst|counter[1]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clk_div:clk_div_inst|counter[3]  ; clk_div:clk_div_inst|counter[5]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; clk_div:clk_div_inst|counter[9]  ; clk_div:clk_div_inst|counter[11] ; clk_i        ; clk_i       ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; clk_div:clk_div_inst|counter[7]  ; clk_div:clk_div_inst|counter[9]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clk_div:clk_div_inst|counter[5]  ; clk_div:clk_div_inst|counter[7]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clk_div:clk_div_inst|counter[0]  ; clk_div:clk_div_inst|counter[3]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.577      ;
; 0.492 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.626      ;
; 0.492 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.626      ;
; 0.493 ; clk_div:clk_div_inst|counter[18] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.627      ;
; 0.495 ; clk_div:clk_div_inst|counter[14] ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.629      ;
; 0.495 ; clk_div:clk_div_inst|counter[16] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.050      ; 0.629      ;
; 0.495 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[18] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.822      ;
; 0.495 ; clk_div:clk_div_inst|counter[12] ; clk_div:clk_div_inst|counter[20] ; clk_i        ; clk_i       ; 0.000        ; 0.245      ; 0.824      ;
; 0.496 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[16] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.823      ;
; 0.497 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[14] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.824      ;
; 0.498 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[19] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.825      ;
; 0.499 ; clk_div:clk_div_inst|counter[10] ; clk_div:clk_div_inst|counter[12] ; clk_i        ; clk_i       ; 0.000        ; 0.041      ; 0.624      ;
; 0.499 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[10] ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; clk_div:clk_div_inst|counter[8]  ; clk_div:clk_div_inst|counter[17] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.826      ;
; 0.500 ; clk_div:clk_div_inst|counter[2]  ; clk_div:clk_div_inst|counter[4]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[8]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; clk_div:clk_div_inst|counter[6]  ; clk_div:clk_div_inst|counter[15] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.827      ;
; 0.501 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[6]  ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.627      ;
; 0.501 ; clk_div:clk_div_inst|counter[4]  ; clk_div:clk_div_inst|counter[13] ; clk_i        ; clk_i       ; 0.000        ; 0.243      ; 0.828      ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:clk_div_inst|counter[21]'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.200 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_5_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_3_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_4_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_6_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_7_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.040      ; 0.328      ;
; 0.205 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_2_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.040      ; 0.329      ;
; 0.206 ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_8_inst|q_o ; ring_counter_top:ring_counter_top_inst|d_ff:d_ff_1_inst|q_o ; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 0.000        ; 0.040      ; 0.330      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+-----------------------------------+---------+-------+----------+---------+---------------------+
; Clock                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -2.007  ; 0.188 ; N/A      ; N/A     ; -3.000              ;
;  clk_div:clk_div_inst|counter[21] ; 0.098   ; 0.200 ; N/A      ; N/A     ; -1.285              ;
;  clk_i                            ; -2.007  ; 0.188 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                   ; -23.938 ; 0.0   ; 0.0      ; 0.0     ; -41.55              ;
;  clk_div:clk_div_inst|counter[21] ; 0.000   ; 0.000 ; N/A      ; N/A     ; -10.280             ;
;  clk_i                            ; -23.938 ; 0.000 ; N/A      ; N/A     ; -31.548             ;
+-----------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; counter_o[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; counter_o[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; counter_o[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; counter_o[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; counter_o[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; counter_o[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; counter_o[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; counter_o[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_i               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_i                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; counter_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; counter_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; counter_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; counter_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; counter_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; counter_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; counter_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; counter_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; counter_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; counter_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; counter_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 8        ; 0        ; 0        ; 0        ;
; clk_div:clk_div_inst|counter[21] ; clk_i                            ; 1        ; 1        ; 0        ; 0        ;
; clk_i                            ; clk_i                            ; 252      ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; 8        ; 0        ; 0        ; 0        ;
; clk_div:clk_div_inst|counter[21] ; clk_i                            ; 1        ; 1        ; 0        ; 0        ;
; clk_i                            ; clk_i                            ; 252      ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                     ;
+----------------------------------+----------------------------------+------+-------------+
; Target                           ; Clock                            ; Type ; Status      ;
+----------------------------------+----------------------------------+------+-------------+
; clk_div:clk_div_inst|counter[21] ; clk_div:clk_div_inst|counter[21] ; Base ; Constrained ;
; clk_i                            ; clk_i                            ; Base ; Constrained ;
+----------------------------------+----------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; counter_o[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; counter_o[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_o[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Sep 07 13:51:41 2023
Info: Command: quartus_sta ring_counter -c ring_counter
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ring_counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_i clk_i
    Info (332105): create_clock -period 1.000 -name clk_div:clk_div_inst|counter[21] clk_div:clk_div_inst|counter[21]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.007             -23.938 clk_i 
    Info (332119):     0.098               0.000 clk_div:clk_div_inst|counter[21] 
Info (332146): Worst-case hold slack is 0.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.407               0.000 clk_i 
    Info (332119):     0.444               0.000 clk_div:clk_div_inst|counter[21] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.270 clk_i 
    Info (332119):    -1.285             -10.280 clk_div:clk_div_inst|counter[21] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.675
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.675             -19.116 clk_i 
    Info (332119):     0.183               0.000 clk_div:clk_div_inst|counter[21] 
Info (332146): Worst-case hold slack is 0.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.364               0.000 clk_i 
    Info (332119):     0.402               0.000 clk_div:clk_div_inst|counter[21] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.270 clk_i 
    Info (332119):    -1.285             -10.280 clk_div:clk_div_inst|counter[21] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.724              -2.278 clk_i 
    Info (332119):     0.559               0.000 clk_div:clk_div_inst|counter[21] 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 clk_i 
    Info (332119):     0.200               0.000 clk_div:clk_div_inst|counter[21] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.548 clk_i 
    Info (332119):    -1.000              -8.000 clk_div:clk_div_inst|counter[21] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Thu Sep 07 13:51:42 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


