

================================================================
== Vivado HLS Report for 'fir_fixed'
================================================================
* Date:           Tue Dec 31 18:49:24 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        project_process
* Solution:       unroll_factor_66
* Product family: zynq
* Target device:  xc7z007s-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  191|  256|  191|  256|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- SHIFT   |  134|  199|        67|          -|          -|     2|    no    |
        |- MAC     |   54|   54|        36|          -|          -|     1|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 105
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 69 3 
3 --> 69 4 
4 --> 69 5 
5 --> 69 6 
6 --> 69 7 
7 --> 69 8 
8 --> 69 9 
9 --> 69 10 
10 --> 69 11 
11 --> 69 12 
12 --> 69 13 
13 --> 69 14 
14 --> 69 15 
15 --> 69 16 
16 --> 69 17 
17 --> 69 18 
18 --> 69 19 
19 --> 69 20 
20 --> 69 21 
21 --> 69 22 
22 --> 69 23 
23 --> 69 24 
24 --> 69 25 
25 --> 69 26 
26 --> 69 27 
27 --> 69 28 
28 --> 69 29 
29 --> 69 30 
30 --> 69 31 
31 --> 69 32 
32 --> 69 33 
33 --> 69 34 
34 --> 69 35 
35 --> 69 36 
36 --> 69 37 
37 --> 69 38 
38 --> 39 69 
39 --> 40 69 
40 --> 41 69 
41 --> 42 69 
42 --> 43 69 
43 --> 44 69 
44 --> 45 69 
45 --> 46 69 
46 --> 47 69 
47 --> 48 69 
48 --> 49 69 
49 --> 50 69 
50 --> 51 69 
51 --> 52 69 
52 --> 53 69 
53 --> 54 69 
54 --> 55 69 
55 --> 56 69 
56 --> 57 69 
57 --> 58 69 
58 --> 59 69 
59 --> 60 69 
60 --> 61 69 
61 --> 62 69 
62 --> 63 69 
63 --> 64 69 
64 --> 65 69 
65 --> 66 69 
66 --> 67 69 
67 --> 68 69 
68 --> 2 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 70 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %x_V), !map !41"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %h_V), !map !47"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %y_V), !map !53"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @fir_fixed_str) nounwind"   --->   Operation 109 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)" [fir_fixed.cpp:3]   --->   Operation 110 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.76ns)   --->   "br label %0" [fir_fixed.cpp:8]   --->   Operation 111 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%i_0_0 = phi i8 [ 99, %codeRepl ], [ %add_ln12_65, %174 ]" [fir_fixed.cpp:12]   --->   Operation 112 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%i_0_0_cast = sext i8 %i_0_0 to i32" [fir_fixed.cpp:12]   --->   Operation 113 'sext' 'i_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 114 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_0_0, i32 7)" [fir_fixed.cpp:8]   --->   Operation 115 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %.preheader.preheader, label %3" [fir_fixed.cpp:8]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fir_fixed.cpp:9]   --->   Operation 117 'specloopname' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.55ns)   --->   "%icmp_ln9 = icmp eq i8 %i_0_0, 0" [fir_fixed.cpp:9]   --->   Operation 118 'icmp' 'icmp_ln9' <Predicate = (!tmp_33)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %4" [fir_fixed.cpp:9]   --->   Operation 119 'br' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln12 = add i8 %i_0_0, -1" [fir_fixed.cpp:12]   --->   Operation 120 'add' 'add_ln12' <Predicate = (!tmp_33 & !icmp_ln9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i8 %add_ln12 to i64" [fir_fixed.cpp:12]   --->   Operation 121 'zext' 'zext_ln12_1' <Predicate = (!tmp_33 & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%regs_V_addr = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_1" [fir_fixed.cpp:12]   --->   Operation 122 'getelementptr' 'regs_V_addr' <Predicate = (!tmp_33 & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (3.25ns)   --->   "%regs_V_load = load i16* %regs_V_addr, align 2" [fir_fixed.cpp:12]   --->   Operation 123 'load' 'regs_V_load' <Predicate = (!tmp_33 & !icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 124 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 124 'store' <Predicate = (!tmp_33 & icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br label %1" [fir_fixed.cpp:10]   --->   Operation 125 'br' <Predicate = (!tmp_33 & icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i32 %i_0_0_cast to i64" [fir_fixed.cpp:12]   --->   Operation 126 'zext' 'zext_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 127 [1/2] (3.25ns)   --->   "%regs_V_load = load i16* %regs_V_addr, align 2" [fir_fixed.cpp:12]   --->   Operation 127 'load' 'regs_V_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%regs_V_addr_1 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12" [fir_fixed.cpp:12]   --->   Operation 128 'getelementptr' 'regs_V_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (3.25ns)   --->   "store i16 %regs_V_load, i16* %regs_V_addr_1, align 2" [fir_fixed.cpp:12]   --->   Operation 129 'store' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 130 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.91ns)   --->   "%add_ln8 = add i8 %i_0_0, -1" [fir_fixed.cpp:8]   --->   Operation 131 'add' 'add_ln8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i8 %add_ln8 to i32" [fir_fixed.cpp:8]   --->   Operation 132 'sext' 'sext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.55ns)   --->   "%icmp_ln8 = icmp sgt i8 %i_0_0, 0" [fir_fixed.cpp:8]   --->   Operation 133 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %.preheader.preheader" [fir_fixed.cpp:8]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln9_1 = icmp eq i8 %add_ln8, 0" [fir_fixed.cpp:9]   --->   Operation 135 'icmp' 'icmp_ln9_1' <Predicate = (icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %6, label %8" [fir_fixed.cpp:9]   --->   Operation 136 'br' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln12_1 = add i8 %i_0_0, -2" [fir_fixed.cpp:12]   --->   Operation 137 'add' 'add_ln12_1' <Predicate = (icmp_ln8 & !icmp_ln9_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i8 %add_ln12_1 to i32" [fir_fixed.cpp:12]   --->   Operation 138 'sext' 'sext_ln12' <Predicate = (icmp_ln8 & !icmp_ln9_1)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i32 %sext_ln12 to i64" [fir_fixed.cpp:12]   --->   Operation 139 'zext' 'zext_ln12_3' <Predicate = (icmp_ln8 & !icmp_ln9_1)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%regs_V_addr_2 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_3" [fir_fixed.cpp:12]   --->   Operation 140 'getelementptr' 'regs_V_addr_2' <Predicate = (icmp_ln8 & !icmp_ln9_1)> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%regs_V_load_1 = load i16* %regs_V_addr_2, align 2" [fir_fixed.cpp:12]   --->   Operation 141 'load' 'regs_V_load_1' <Predicate = (icmp_ln8 & !icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 142 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 142 'store' <Predicate = (icmp_ln8 & icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "br label %5" [fir_fixed.cpp:10]   --->   Operation 143 'br' <Predicate = (icmp_ln8 & icmp_ln9_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i32 %sext_ln8 to i64" [fir_fixed.cpp:12]   --->   Operation 144 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_4 : Operation 145 [1/2] (3.25ns)   --->   "%regs_V_load_1 = load i16* %regs_V_addr_2, align 2" [fir_fixed.cpp:12]   --->   Operation 145 'load' 'regs_V_load_1' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%regs_V_addr_14 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_2" [fir_fixed.cpp:12]   --->   Operation 146 'getelementptr' 'regs_V_addr_14' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_1, i16* %regs_V_addr_14, align 2" [fir_fixed.cpp:12]   --->   Operation 147 'store' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 148 'br' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.91ns)   --->   "%add_ln8_1 = add i8 %i_0_0, -2" [fir_fixed.cpp:8]   --->   Operation 149 'add' 'add_ln8_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln8_1 = sext i8 %add_ln8_1 to i32" [fir_fixed.cpp:8]   --->   Operation 150 'sext' 'sext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_1, i32 7)" [fir_fixed.cpp:8]   --->   Operation 151 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %tmp_65, label %.preheader.preheader, label %11" [fir_fixed.cpp:8]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (1.55ns)   --->   "%icmp_ln9_2 = icmp eq i8 %add_ln8_1, 0" [fir_fixed.cpp:9]   --->   Operation 153 'icmp' 'icmp_ln9_2' <Predicate = (!tmp_65)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_2, label %10, label %12" [fir_fixed.cpp:9]   --->   Operation 154 'br' <Predicate = (!tmp_65)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.91ns)   --->   "%add_ln12_2 = add i8 %i_0_0, -3" [fir_fixed.cpp:12]   --->   Operation 155 'add' 'add_ln12_2' <Predicate = (!tmp_65 & !icmp_ln9_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i8 %add_ln12_2 to i32" [fir_fixed.cpp:12]   --->   Operation 156 'sext' 'sext_ln12_1' <Predicate = (!tmp_65 & !icmp_ln9_2)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i32 %sext_ln12_1 to i64" [fir_fixed.cpp:12]   --->   Operation 157 'zext' 'zext_ln12_5' <Predicate = (!tmp_65 & !icmp_ln9_2)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%regs_V_addr_26 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_5" [fir_fixed.cpp:12]   --->   Operation 158 'getelementptr' 'regs_V_addr_26' <Predicate = (!tmp_65 & !icmp_ln9_2)> <Delay = 0.00>
ST_4 : Operation 159 [2/2] (3.25ns)   --->   "%regs_V_load_2 = load i16* %regs_V_addr_26, align 2" [fir_fixed.cpp:12]   --->   Operation 159 'load' 'regs_V_load_2' <Predicate = (!tmp_65 & !icmp_ln9_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 160 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 160 'store' <Predicate = (!tmp_65 & icmp_ln9_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br label %9" [fir_fixed.cpp:10]   --->   Operation 161 'br' <Predicate = (!tmp_65 & icmp_ln9_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i32 %sext_ln8_1 to i64" [fir_fixed.cpp:12]   --->   Operation 162 'zext' 'zext_ln12_4' <Predicate = (!icmp_ln9_2)> <Delay = 0.00>
ST_5 : Operation 163 [1/2] (3.25ns)   --->   "%regs_V_load_2 = load i16* %regs_V_addr_26, align 2" [fir_fixed.cpp:12]   --->   Operation 163 'load' 'regs_V_load_2' <Predicate = (!icmp_ln9_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%regs_V_addr_66 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_4" [fir_fixed.cpp:12]   --->   Operation 164 'getelementptr' 'regs_V_addr_66' <Predicate = (!icmp_ln9_2)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_2, i16* %regs_V_addr_66, align 2" [fir_fixed.cpp:12]   --->   Operation 165 'store' <Predicate = (!icmp_ln9_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 166 'br' <Predicate = (!icmp_ln9_2)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (1.91ns)   --->   "%add_ln8_2 = add i8 %i_0_0, -3" [fir_fixed.cpp:8]   --->   Operation 167 'add' 'add_ln8_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln8_2 = sext i8 %add_ln8_2 to i32" [fir_fixed.cpp:8]   --->   Operation 168 'sext' 'sext_ln8_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_2, i32 7)" [fir_fixed.cpp:8]   --->   Operation 169 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %tmp_66, label %.preheader.preheader, label %15" [fir_fixed.cpp:8]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.55ns)   --->   "%icmp_ln9_3 = icmp eq i8 %add_ln8_2, 0" [fir_fixed.cpp:9]   --->   Operation 171 'icmp' 'icmp_ln9_3' <Predicate = (!tmp_66)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_3, label %14, label %16" [fir_fixed.cpp:9]   --->   Operation 172 'br' <Predicate = (!tmp_66)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (1.91ns)   --->   "%add_ln12_3 = add i8 %i_0_0, -4" [fir_fixed.cpp:12]   --->   Operation 173 'add' 'add_ln12_3' <Predicate = (!tmp_66 & !icmp_ln9_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i8 %add_ln12_3 to i32" [fir_fixed.cpp:12]   --->   Operation 174 'sext' 'sext_ln12_2' <Predicate = (!tmp_66 & !icmp_ln9_3)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i32 %sext_ln12_2 to i64" [fir_fixed.cpp:12]   --->   Operation 175 'zext' 'zext_ln12_7' <Predicate = (!tmp_66 & !icmp_ln9_3)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%regs_V_addr_3 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_7" [fir_fixed.cpp:12]   --->   Operation 176 'getelementptr' 'regs_V_addr_3' <Predicate = (!tmp_66 & !icmp_ln9_3)> <Delay = 0.00>
ST_5 : Operation 177 [2/2] (3.25ns)   --->   "%regs_V_load_3 = load i16* %regs_V_addr_3, align 2" [fir_fixed.cpp:12]   --->   Operation 177 'load' 'regs_V_load_3' <Predicate = (!tmp_66 & !icmp_ln9_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_5 : Operation 178 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 178 'store' <Predicate = (!tmp_66 & icmp_ln9_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br label %13" [fir_fixed.cpp:10]   --->   Operation 179 'br' <Predicate = (!tmp_66 & icmp_ln9_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i32 %sext_ln8_2 to i64" [fir_fixed.cpp:12]   --->   Operation 180 'zext' 'zext_ln12_6' <Predicate = (!icmp_ln9_3)> <Delay = 0.00>
ST_6 : Operation 181 [1/2] (3.25ns)   --->   "%regs_V_load_3 = load i16* %regs_V_addr_3, align 2" [fir_fixed.cpp:12]   --->   Operation 181 'load' 'regs_V_load_3' <Predicate = (!icmp_ln9_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%regs_V_addr_67 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_6" [fir_fixed.cpp:12]   --->   Operation 182 'getelementptr' 'regs_V_addr_67' <Predicate = (!icmp_ln9_3)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_3, i16* %regs_V_addr_67, align 2" [fir_fixed.cpp:12]   --->   Operation 183 'store' <Predicate = (!icmp_ln9_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 184 'br' <Predicate = (!icmp_ln9_3)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (1.91ns)   --->   "%add_ln8_3 = add i8 %i_0_0, -4" [fir_fixed.cpp:8]   --->   Operation 185 'add' 'add_ln8_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln8_3 = sext i8 %add_ln8_3 to i32" [fir_fixed.cpp:8]   --->   Operation 186 'sext' 'sext_ln8_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_3, i32 7)" [fir_fixed.cpp:8]   --->   Operation 187 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %tmp_67, label %.preheader.preheader, label %19" [fir_fixed.cpp:8]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (1.55ns)   --->   "%icmp_ln9_4 = icmp eq i8 %add_ln8_3, 0" [fir_fixed.cpp:9]   --->   Operation 189 'icmp' 'icmp_ln9_4' <Predicate = (!tmp_67)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_4, label %18, label %20" [fir_fixed.cpp:9]   --->   Operation 190 'br' <Predicate = (!tmp_67)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.91ns)   --->   "%add_ln12_4 = add i8 %i_0_0, -5" [fir_fixed.cpp:12]   --->   Operation 191 'add' 'add_ln12_4' <Predicate = (!tmp_67 & !icmp_ln9_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i8 %add_ln12_4 to i32" [fir_fixed.cpp:12]   --->   Operation 192 'sext' 'sext_ln12_3' <Predicate = (!tmp_67 & !icmp_ln9_4)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln12_9 = zext i32 %sext_ln12_3 to i64" [fir_fixed.cpp:12]   --->   Operation 193 'zext' 'zext_ln12_9' <Predicate = (!tmp_67 & !icmp_ln9_4)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%regs_V_addr_4 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_9" [fir_fixed.cpp:12]   --->   Operation 194 'getelementptr' 'regs_V_addr_4' <Predicate = (!tmp_67 & !icmp_ln9_4)> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (3.25ns)   --->   "%regs_V_load_4 = load i16* %regs_V_addr_4, align 2" [fir_fixed.cpp:12]   --->   Operation 195 'load' 'regs_V_load_4' <Predicate = (!tmp_67 & !icmp_ln9_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_6 : Operation 196 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 196 'store' <Predicate = (!tmp_67 & icmp_ln9_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "br label %17" [fir_fixed.cpp:10]   --->   Operation 197 'br' <Predicate = (!tmp_67 & icmp_ln9_4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln12_8 = zext i32 %sext_ln8_3 to i64" [fir_fixed.cpp:12]   --->   Operation 198 'zext' 'zext_ln12_8' <Predicate = (!icmp_ln9_4)> <Delay = 0.00>
ST_7 : Operation 199 [1/2] (3.25ns)   --->   "%regs_V_load_4 = load i16* %regs_V_addr_4, align 2" [fir_fixed.cpp:12]   --->   Operation 199 'load' 'regs_V_load_4' <Predicate = (!icmp_ln9_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%regs_V_addr_68 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_8" [fir_fixed.cpp:12]   --->   Operation 200 'getelementptr' 'regs_V_addr_68' <Predicate = (!icmp_ln9_4)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_4, i16* %regs_V_addr_68, align 2" [fir_fixed.cpp:12]   --->   Operation 201 'store' <Predicate = (!icmp_ln9_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "br label %17"   --->   Operation 202 'br' <Predicate = (!icmp_ln9_4)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (1.91ns)   --->   "%add_ln8_4 = add i8 %i_0_0, -5" [fir_fixed.cpp:8]   --->   Operation 203 'add' 'add_ln8_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln8_4 = sext i8 %add_ln8_4 to i32" [fir_fixed.cpp:8]   --->   Operation 204 'sext' 'sext_ln8_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_4, i32 7)" [fir_fixed.cpp:8]   --->   Operation 205 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %tmp_68, label %.preheader.preheader, label %23" [fir_fixed.cpp:8]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (1.55ns)   --->   "%icmp_ln9_5 = icmp eq i8 %add_ln8_4, 0" [fir_fixed.cpp:9]   --->   Operation 207 'icmp' 'icmp_ln9_5' <Predicate = (!tmp_68)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_5, label %22, label %24" [fir_fixed.cpp:9]   --->   Operation 208 'br' <Predicate = (!tmp_68)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (1.91ns)   --->   "%add_ln12_5 = add i8 %i_0_0, -6" [fir_fixed.cpp:12]   --->   Operation 209 'add' 'add_ln12_5' <Predicate = (!tmp_68 & !icmp_ln9_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i8 %add_ln12_5 to i32" [fir_fixed.cpp:12]   --->   Operation 210 'sext' 'sext_ln12_4' <Predicate = (!tmp_68 & !icmp_ln9_5)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln12_11 = zext i32 %sext_ln12_4 to i64" [fir_fixed.cpp:12]   --->   Operation 211 'zext' 'zext_ln12_11' <Predicate = (!tmp_68 & !icmp_ln9_5)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%regs_V_addr_5 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_11" [fir_fixed.cpp:12]   --->   Operation 212 'getelementptr' 'regs_V_addr_5' <Predicate = (!tmp_68 & !icmp_ln9_5)> <Delay = 0.00>
ST_7 : Operation 213 [2/2] (3.25ns)   --->   "%regs_V_load_5 = load i16* %regs_V_addr_5, align 2" [fir_fixed.cpp:12]   --->   Operation 213 'load' 'regs_V_load_5' <Predicate = (!tmp_68 & !icmp_ln9_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_7 : Operation 214 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 214 'store' <Predicate = (!tmp_68 & icmp_ln9_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "br label %21" [fir_fixed.cpp:10]   --->   Operation 215 'br' <Predicate = (!tmp_68 & icmp_ln9_5)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln12_10 = zext i32 %sext_ln8_4 to i64" [fir_fixed.cpp:12]   --->   Operation 216 'zext' 'zext_ln12_10' <Predicate = (!icmp_ln9_5)> <Delay = 0.00>
ST_8 : Operation 217 [1/2] (3.25ns)   --->   "%regs_V_load_5 = load i16* %regs_V_addr_5, align 2" [fir_fixed.cpp:12]   --->   Operation 217 'load' 'regs_V_load_5' <Predicate = (!icmp_ln9_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%regs_V_addr_69 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_10" [fir_fixed.cpp:12]   --->   Operation 218 'getelementptr' 'regs_V_addr_69' <Predicate = (!icmp_ln9_5)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_5, i16* %regs_V_addr_69, align 2" [fir_fixed.cpp:12]   --->   Operation 219 'store' <Predicate = (!icmp_ln9_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "br label %21"   --->   Operation 220 'br' <Predicate = (!icmp_ln9_5)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (1.91ns)   --->   "%add_ln8_5 = add i8 %i_0_0, -6" [fir_fixed.cpp:8]   --->   Operation 221 'add' 'add_ln8_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln8_5 = sext i8 %add_ln8_5 to i32" [fir_fixed.cpp:8]   --->   Operation 222 'sext' 'sext_ln8_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_5, i32 7)" [fir_fixed.cpp:8]   --->   Operation 223 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %tmp_69, label %.preheader.preheader, label %27" [fir_fixed.cpp:8]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (1.55ns)   --->   "%icmp_ln9_6 = icmp eq i8 %add_ln8_5, 0" [fir_fixed.cpp:9]   --->   Operation 225 'icmp' 'icmp_ln9_6' <Predicate = (!tmp_69)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_6, label %26, label %28" [fir_fixed.cpp:9]   --->   Operation 226 'br' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (1.91ns)   --->   "%add_ln12_6 = add i8 %i_0_0, -7" [fir_fixed.cpp:12]   --->   Operation 227 'add' 'add_ln12_6' <Predicate = (!tmp_69 & !icmp_ln9_6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i8 %add_ln12_6 to i32" [fir_fixed.cpp:12]   --->   Operation 228 'sext' 'sext_ln12_5' <Predicate = (!tmp_69 & !icmp_ln9_6)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln12_13 = zext i32 %sext_ln12_5 to i64" [fir_fixed.cpp:12]   --->   Operation 229 'zext' 'zext_ln12_13' <Predicate = (!tmp_69 & !icmp_ln9_6)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%regs_V_addr_6 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_13" [fir_fixed.cpp:12]   --->   Operation 230 'getelementptr' 'regs_V_addr_6' <Predicate = (!tmp_69 & !icmp_ln9_6)> <Delay = 0.00>
ST_8 : Operation 231 [2/2] (3.25ns)   --->   "%regs_V_load_6 = load i16* %regs_V_addr_6, align 2" [fir_fixed.cpp:12]   --->   Operation 231 'load' 'regs_V_load_6' <Predicate = (!tmp_69 & !icmp_ln9_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_8 : Operation 232 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 232 'store' <Predicate = (!tmp_69 & icmp_ln9_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "br label %25" [fir_fixed.cpp:10]   --->   Operation 233 'br' <Predicate = (!tmp_69 & icmp_ln9_6)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln12_12 = zext i32 %sext_ln8_5 to i64" [fir_fixed.cpp:12]   --->   Operation 234 'zext' 'zext_ln12_12' <Predicate = (!icmp_ln9_6)> <Delay = 0.00>
ST_9 : Operation 235 [1/2] (3.25ns)   --->   "%regs_V_load_6 = load i16* %regs_V_addr_6, align 2" [fir_fixed.cpp:12]   --->   Operation 235 'load' 'regs_V_load_6' <Predicate = (!icmp_ln9_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%regs_V_addr_70 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_12" [fir_fixed.cpp:12]   --->   Operation 236 'getelementptr' 'regs_V_addr_70' <Predicate = (!icmp_ln9_6)> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_6, i16* %regs_V_addr_70, align 2" [fir_fixed.cpp:12]   --->   Operation 237 'store' <Predicate = (!icmp_ln9_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "br label %25"   --->   Operation 238 'br' <Predicate = (!icmp_ln9_6)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (1.91ns)   --->   "%add_ln8_6 = add i8 %i_0_0, -7" [fir_fixed.cpp:8]   --->   Operation 239 'add' 'add_ln8_6' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln8_6 = sext i8 %add_ln8_6 to i32" [fir_fixed.cpp:8]   --->   Operation 240 'sext' 'sext_ln8_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_6, i32 7)" [fir_fixed.cpp:8]   --->   Operation 241 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %tmp_70, label %.preheader.preheader, label %31" [fir_fixed.cpp:8]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (1.55ns)   --->   "%icmp_ln9_7 = icmp eq i8 %add_ln8_6, 0" [fir_fixed.cpp:9]   --->   Operation 243 'icmp' 'icmp_ln9_7' <Predicate = (!tmp_70)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_7, label %30, label %32" [fir_fixed.cpp:9]   --->   Operation 244 'br' <Predicate = (!tmp_70)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (1.91ns)   --->   "%add_ln12_7 = add i8 %i_0_0, -8" [fir_fixed.cpp:12]   --->   Operation 245 'add' 'add_ln12_7' <Predicate = (!tmp_70 & !icmp_ln9_7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln12_6 = sext i8 %add_ln12_7 to i32" [fir_fixed.cpp:12]   --->   Operation 246 'sext' 'sext_ln12_6' <Predicate = (!tmp_70 & !icmp_ln9_7)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln12_15 = zext i32 %sext_ln12_6 to i64" [fir_fixed.cpp:12]   --->   Operation 247 'zext' 'zext_ln12_15' <Predicate = (!tmp_70 & !icmp_ln9_7)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%regs_V_addr_7 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_15" [fir_fixed.cpp:12]   --->   Operation 248 'getelementptr' 'regs_V_addr_7' <Predicate = (!tmp_70 & !icmp_ln9_7)> <Delay = 0.00>
ST_9 : Operation 249 [2/2] (3.25ns)   --->   "%regs_V_load_7 = load i16* %regs_V_addr_7, align 2" [fir_fixed.cpp:12]   --->   Operation 249 'load' 'regs_V_load_7' <Predicate = (!tmp_70 & !icmp_ln9_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_9 : Operation 250 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 250 'store' <Predicate = (!tmp_70 & icmp_ln9_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "br label %29" [fir_fixed.cpp:10]   --->   Operation 251 'br' <Predicate = (!tmp_70 & icmp_ln9_7)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln12_14 = zext i32 %sext_ln8_6 to i64" [fir_fixed.cpp:12]   --->   Operation 252 'zext' 'zext_ln12_14' <Predicate = (!icmp_ln9_7)> <Delay = 0.00>
ST_10 : Operation 253 [1/2] (3.25ns)   --->   "%regs_V_load_7 = load i16* %regs_V_addr_7, align 2" [fir_fixed.cpp:12]   --->   Operation 253 'load' 'regs_V_load_7' <Predicate = (!icmp_ln9_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%regs_V_addr_71 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_14" [fir_fixed.cpp:12]   --->   Operation 254 'getelementptr' 'regs_V_addr_71' <Predicate = (!icmp_ln9_7)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_7, i16* %regs_V_addr_71, align 2" [fir_fixed.cpp:12]   --->   Operation 255 'store' <Predicate = (!icmp_ln9_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "br label %29"   --->   Operation 256 'br' <Predicate = (!icmp_ln9_7)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (1.91ns)   --->   "%add_ln8_7 = add i8 %i_0_0, -8" [fir_fixed.cpp:8]   --->   Operation 257 'add' 'add_ln8_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln8_7 = sext i8 %add_ln8_7 to i32" [fir_fixed.cpp:8]   --->   Operation 258 'sext' 'sext_ln8_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_7, i32 7)" [fir_fixed.cpp:8]   --->   Operation 259 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %tmp_71, label %.preheader.preheader, label %35" [fir_fixed.cpp:8]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (1.55ns)   --->   "%icmp_ln9_8 = icmp eq i8 %add_ln8_7, 0" [fir_fixed.cpp:9]   --->   Operation 261 'icmp' 'icmp_ln9_8' <Predicate = (!tmp_71)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_8, label %34, label %36" [fir_fixed.cpp:9]   --->   Operation 262 'br' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (1.91ns)   --->   "%add_ln12_8 = add i8 %i_0_0, -9" [fir_fixed.cpp:12]   --->   Operation 263 'add' 'add_ln12_8' <Predicate = (!tmp_71 & !icmp_ln9_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln12_7 = sext i8 %add_ln12_8 to i32" [fir_fixed.cpp:12]   --->   Operation 264 'sext' 'sext_ln12_7' <Predicate = (!tmp_71 & !icmp_ln9_8)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln12_17 = zext i32 %sext_ln12_7 to i64" [fir_fixed.cpp:12]   --->   Operation 265 'zext' 'zext_ln12_17' <Predicate = (!tmp_71 & !icmp_ln9_8)> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%regs_V_addr_8 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_17" [fir_fixed.cpp:12]   --->   Operation 266 'getelementptr' 'regs_V_addr_8' <Predicate = (!tmp_71 & !icmp_ln9_8)> <Delay = 0.00>
ST_10 : Operation 267 [2/2] (3.25ns)   --->   "%regs_V_load_8 = load i16* %regs_V_addr_8, align 2" [fir_fixed.cpp:12]   --->   Operation 267 'load' 'regs_V_load_8' <Predicate = (!tmp_71 & !icmp_ln9_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_10 : Operation 268 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 268 'store' <Predicate = (!tmp_71 & icmp_ln9_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "br label %33" [fir_fixed.cpp:10]   --->   Operation 269 'br' <Predicate = (!tmp_71 & icmp_ln9_8)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.50>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln12_16 = zext i32 %sext_ln8_7 to i64" [fir_fixed.cpp:12]   --->   Operation 270 'zext' 'zext_ln12_16' <Predicate = (!icmp_ln9_8)> <Delay = 0.00>
ST_11 : Operation 271 [1/2] (3.25ns)   --->   "%regs_V_load_8 = load i16* %regs_V_addr_8, align 2" [fir_fixed.cpp:12]   --->   Operation 271 'load' 'regs_V_load_8' <Predicate = (!icmp_ln9_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%regs_V_addr_72 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_16" [fir_fixed.cpp:12]   --->   Operation 272 'getelementptr' 'regs_V_addr_72' <Predicate = (!icmp_ln9_8)> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_8, i16* %regs_V_addr_72, align 2" [fir_fixed.cpp:12]   --->   Operation 273 'store' <Predicate = (!icmp_ln9_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "br label %33"   --->   Operation 274 'br' <Predicate = (!icmp_ln9_8)> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (1.91ns)   --->   "%add_ln8_8 = add i8 %i_0_0, -9" [fir_fixed.cpp:8]   --->   Operation 275 'add' 'add_ln8_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln8_8 = sext i8 %add_ln8_8 to i32" [fir_fixed.cpp:8]   --->   Operation 276 'sext' 'sext_ln8_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_8, i32 7)" [fir_fixed.cpp:8]   --->   Operation 277 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %tmp_72, label %.preheader.preheader, label %39" [fir_fixed.cpp:8]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (1.55ns)   --->   "%icmp_ln9_9 = icmp eq i8 %add_ln8_8, 0" [fir_fixed.cpp:9]   --->   Operation 279 'icmp' 'icmp_ln9_9' <Predicate = (!tmp_72)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_9, label %38, label %40" [fir_fixed.cpp:9]   --->   Operation 280 'br' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (1.91ns)   --->   "%add_ln12_9 = add i8 %i_0_0, -10" [fir_fixed.cpp:12]   --->   Operation 281 'add' 'add_ln12_9' <Predicate = (!tmp_72 & !icmp_ln9_9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln12_8 = sext i8 %add_ln12_9 to i32" [fir_fixed.cpp:12]   --->   Operation 282 'sext' 'sext_ln12_8' <Predicate = (!tmp_72 & !icmp_ln9_9)> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln12_19 = zext i32 %sext_ln12_8 to i64" [fir_fixed.cpp:12]   --->   Operation 283 'zext' 'zext_ln12_19' <Predicate = (!tmp_72 & !icmp_ln9_9)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%regs_V_addr_9 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_19" [fir_fixed.cpp:12]   --->   Operation 284 'getelementptr' 'regs_V_addr_9' <Predicate = (!tmp_72 & !icmp_ln9_9)> <Delay = 0.00>
ST_11 : Operation 285 [2/2] (3.25ns)   --->   "%regs_V_load_9 = load i16* %regs_V_addr_9, align 2" [fir_fixed.cpp:12]   --->   Operation 285 'load' 'regs_V_load_9' <Predicate = (!tmp_72 & !icmp_ln9_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_11 : Operation 286 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 286 'store' <Predicate = (!tmp_72 & icmp_ln9_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "br label %37" [fir_fixed.cpp:10]   --->   Operation 287 'br' <Predicate = (!tmp_72 & icmp_ln9_9)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.50>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln12_18 = zext i32 %sext_ln8_8 to i64" [fir_fixed.cpp:12]   --->   Operation 288 'zext' 'zext_ln12_18' <Predicate = (!icmp_ln9_9)> <Delay = 0.00>
ST_12 : Operation 289 [1/2] (3.25ns)   --->   "%regs_V_load_9 = load i16* %regs_V_addr_9, align 2" [fir_fixed.cpp:12]   --->   Operation 289 'load' 'regs_V_load_9' <Predicate = (!icmp_ln9_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%regs_V_addr_73 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_18" [fir_fixed.cpp:12]   --->   Operation 290 'getelementptr' 'regs_V_addr_73' <Predicate = (!icmp_ln9_9)> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_9, i16* %regs_V_addr_73, align 2" [fir_fixed.cpp:12]   --->   Operation 291 'store' <Predicate = (!icmp_ln9_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "br label %37"   --->   Operation 292 'br' <Predicate = (!icmp_ln9_9)> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (1.91ns)   --->   "%add_ln8_9 = add i8 %i_0_0, -10" [fir_fixed.cpp:8]   --->   Operation 293 'add' 'add_ln8_9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln8_9 = sext i8 %add_ln8_9 to i32" [fir_fixed.cpp:8]   --->   Operation 294 'sext' 'sext_ln8_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_9, i32 7)" [fir_fixed.cpp:8]   --->   Operation 295 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %tmp_73, label %.preheader.preheader, label %43" [fir_fixed.cpp:8]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (1.55ns)   --->   "%icmp_ln9_10 = icmp eq i8 %add_ln8_9, 0" [fir_fixed.cpp:9]   --->   Operation 297 'icmp' 'icmp_ln9_10' <Predicate = (!tmp_73)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_10, label %42, label %44" [fir_fixed.cpp:9]   --->   Operation 298 'br' <Predicate = (!tmp_73)> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (1.91ns)   --->   "%add_ln12_10 = add i8 %i_0_0, -11" [fir_fixed.cpp:12]   --->   Operation 299 'add' 'add_ln12_10' <Predicate = (!tmp_73 & !icmp_ln9_10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln12_9 = sext i8 %add_ln12_10 to i32" [fir_fixed.cpp:12]   --->   Operation 300 'sext' 'sext_ln12_9' <Predicate = (!tmp_73 & !icmp_ln9_10)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln12_21 = zext i32 %sext_ln12_9 to i64" [fir_fixed.cpp:12]   --->   Operation 301 'zext' 'zext_ln12_21' <Predicate = (!tmp_73 & !icmp_ln9_10)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%regs_V_addr_10 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_21" [fir_fixed.cpp:12]   --->   Operation 302 'getelementptr' 'regs_V_addr_10' <Predicate = (!tmp_73 & !icmp_ln9_10)> <Delay = 0.00>
ST_12 : Operation 303 [2/2] (3.25ns)   --->   "%regs_V_load_10 = load i16* %regs_V_addr_10, align 2" [fir_fixed.cpp:12]   --->   Operation 303 'load' 'regs_V_load_10' <Predicate = (!tmp_73 & !icmp_ln9_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_12 : Operation 304 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 304 'store' <Predicate = (!tmp_73 & icmp_ln9_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "br label %41" [fir_fixed.cpp:10]   --->   Operation 305 'br' <Predicate = (!tmp_73 & icmp_ln9_10)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.50>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln12_20 = zext i32 %sext_ln8_9 to i64" [fir_fixed.cpp:12]   --->   Operation 306 'zext' 'zext_ln12_20' <Predicate = (!icmp_ln9_10)> <Delay = 0.00>
ST_13 : Operation 307 [1/2] (3.25ns)   --->   "%regs_V_load_10 = load i16* %regs_V_addr_10, align 2" [fir_fixed.cpp:12]   --->   Operation 307 'load' 'regs_V_load_10' <Predicate = (!icmp_ln9_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%regs_V_addr_74 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_20" [fir_fixed.cpp:12]   --->   Operation 308 'getelementptr' 'regs_V_addr_74' <Predicate = (!icmp_ln9_10)> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_10, i16* %regs_V_addr_74, align 2" [fir_fixed.cpp:12]   --->   Operation 309 'store' <Predicate = (!icmp_ln9_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "br label %41"   --->   Operation 310 'br' <Predicate = (!icmp_ln9_10)> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (1.91ns)   --->   "%add_ln8_10 = add i8 %i_0_0, -11" [fir_fixed.cpp:8]   --->   Operation 311 'add' 'add_ln8_10' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln8_10 = sext i8 %add_ln8_10 to i32" [fir_fixed.cpp:8]   --->   Operation 312 'sext' 'sext_ln8_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_10, i32 7)" [fir_fixed.cpp:8]   --->   Operation 313 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "br i1 %tmp_74, label %.preheader.preheader, label %47" [fir_fixed.cpp:8]   --->   Operation 314 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (1.55ns)   --->   "%icmp_ln9_11 = icmp eq i8 %add_ln8_10, 0" [fir_fixed.cpp:9]   --->   Operation 315 'icmp' 'icmp_ln9_11' <Predicate = (!tmp_74)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_11, label %46, label %48" [fir_fixed.cpp:9]   --->   Operation 316 'br' <Predicate = (!tmp_74)> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (1.91ns)   --->   "%add_ln12_11 = add i8 %i_0_0, -12" [fir_fixed.cpp:12]   --->   Operation 317 'add' 'add_ln12_11' <Predicate = (!tmp_74 & !icmp_ln9_11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln12_10 = sext i8 %add_ln12_11 to i32" [fir_fixed.cpp:12]   --->   Operation 318 'sext' 'sext_ln12_10' <Predicate = (!tmp_74 & !icmp_ln9_11)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln12_23 = zext i32 %sext_ln12_10 to i64" [fir_fixed.cpp:12]   --->   Operation 319 'zext' 'zext_ln12_23' <Predicate = (!tmp_74 & !icmp_ln9_11)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%regs_V_addr_11 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_23" [fir_fixed.cpp:12]   --->   Operation 320 'getelementptr' 'regs_V_addr_11' <Predicate = (!tmp_74 & !icmp_ln9_11)> <Delay = 0.00>
ST_13 : Operation 321 [2/2] (3.25ns)   --->   "%regs_V_load_11 = load i16* %regs_V_addr_11, align 2" [fir_fixed.cpp:12]   --->   Operation 321 'load' 'regs_V_load_11' <Predicate = (!tmp_74 & !icmp_ln9_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_13 : Operation 322 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 322 'store' <Predicate = (!tmp_74 & icmp_ln9_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "br label %45" [fir_fixed.cpp:10]   --->   Operation 323 'br' <Predicate = (!tmp_74 & icmp_ln9_11)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.50>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln12_22 = zext i32 %sext_ln8_10 to i64" [fir_fixed.cpp:12]   --->   Operation 324 'zext' 'zext_ln12_22' <Predicate = (!icmp_ln9_11)> <Delay = 0.00>
ST_14 : Operation 325 [1/2] (3.25ns)   --->   "%regs_V_load_11 = load i16* %regs_V_addr_11, align 2" [fir_fixed.cpp:12]   --->   Operation 325 'load' 'regs_V_load_11' <Predicate = (!icmp_ln9_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%regs_V_addr_75 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_22" [fir_fixed.cpp:12]   --->   Operation 326 'getelementptr' 'regs_V_addr_75' <Predicate = (!icmp_ln9_11)> <Delay = 0.00>
ST_14 : Operation 327 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_11, i16* %regs_V_addr_75, align 2" [fir_fixed.cpp:12]   --->   Operation 327 'store' <Predicate = (!icmp_ln9_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_14 : Operation 328 [1/1] (0.00ns)   --->   "br label %45"   --->   Operation 328 'br' <Predicate = (!icmp_ln9_11)> <Delay = 0.00>
ST_14 : Operation 329 [1/1] (1.91ns)   --->   "%add_ln8_11 = add i8 %i_0_0, -12" [fir_fixed.cpp:8]   --->   Operation 329 'add' 'add_ln8_11' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln8_11 = sext i8 %add_ln8_11 to i32" [fir_fixed.cpp:8]   --->   Operation 330 'sext' 'sext_ln8_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_11, i32 7)" [fir_fixed.cpp:8]   --->   Operation 331 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "br i1 %tmp_75, label %.preheader.preheader, label %51" [fir_fixed.cpp:8]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (1.55ns)   --->   "%icmp_ln9_12 = icmp eq i8 %add_ln8_11, 0" [fir_fixed.cpp:9]   --->   Operation 333 'icmp' 'icmp_ln9_12' <Predicate = (!tmp_75)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_12, label %50, label %52" [fir_fixed.cpp:9]   --->   Operation 334 'br' <Predicate = (!tmp_75)> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (1.91ns)   --->   "%add_ln12_12 = add i8 %i_0_0, -13" [fir_fixed.cpp:12]   --->   Operation 335 'add' 'add_ln12_12' <Predicate = (!tmp_75 & !icmp_ln9_12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln12_11 = sext i8 %add_ln12_12 to i32" [fir_fixed.cpp:12]   --->   Operation 336 'sext' 'sext_ln12_11' <Predicate = (!tmp_75 & !icmp_ln9_12)> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln12_25 = zext i32 %sext_ln12_11 to i64" [fir_fixed.cpp:12]   --->   Operation 337 'zext' 'zext_ln12_25' <Predicate = (!tmp_75 & !icmp_ln9_12)> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%regs_V_addr_12 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_25" [fir_fixed.cpp:12]   --->   Operation 338 'getelementptr' 'regs_V_addr_12' <Predicate = (!tmp_75 & !icmp_ln9_12)> <Delay = 0.00>
ST_14 : Operation 339 [2/2] (3.25ns)   --->   "%regs_V_load_12 = load i16* %regs_V_addr_12, align 2" [fir_fixed.cpp:12]   --->   Operation 339 'load' 'regs_V_load_12' <Predicate = (!tmp_75 & !icmp_ln9_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_14 : Operation 340 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 340 'store' <Predicate = (!tmp_75 & icmp_ln9_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "br label %49" [fir_fixed.cpp:10]   --->   Operation 341 'br' <Predicate = (!tmp_75 & icmp_ln9_12)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.50>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln12_24 = zext i32 %sext_ln8_11 to i64" [fir_fixed.cpp:12]   --->   Operation 342 'zext' 'zext_ln12_24' <Predicate = (!icmp_ln9_12)> <Delay = 0.00>
ST_15 : Operation 343 [1/2] (3.25ns)   --->   "%regs_V_load_12 = load i16* %regs_V_addr_12, align 2" [fir_fixed.cpp:12]   --->   Operation 343 'load' 'regs_V_load_12' <Predicate = (!icmp_ln9_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%regs_V_addr_76 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_24" [fir_fixed.cpp:12]   --->   Operation 344 'getelementptr' 'regs_V_addr_76' <Predicate = (!icmp_ln9_12)> <Delay = 0.00>
ST_15 : Operation 345 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_12, i16* %regs_V_addr_76, align 2" [fir_fixed.cpp:12]   --->   Operation 345 'store' <Predicate = (!icmp_ln9_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "br label %49"   --->   Operation 346 'br' <Predicate = (!icmp_ln9_12)> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (1.91ns)   --->   "%add_ln8_12 = add i8 %i_0_0, -13" [fir_fixed.cpp:8]   --->   Operation 347 'add' 'add_ln8_12' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln8_12 = sext i8 %add_ln8_12 to i32" [fir_fixed.cpp:8]   --->   Operation 348 'sext' 'sext_ln8_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_12, i32 7)" [fir_fixed.cpp:8]   --->   Operation 349 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "br i1 %tmp_76, label %.preheader.preheader, label %55" [fir_fixed.cpp:8]   --->   Operation 350 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 351 [1/1] (1.55ns)   --->   "%icmp_ln9_13 = icmp eq i8 %add_ln8_12, 0" [fir_fixed.cpp:9]   --->   Operation 351 'icmp' 'icmp_ln9_13' <Predicate = (!tmp_76)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_13, label %54, label %56" [fir_fixed.cpp:9]   --->   Operation 352 'br' <Predicate = (!tmp_76)> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (1.91ns)   --->   "%add_ln12_13 = add i8 %i_0_0, -14" [fir_fixed.cpp:12]   --->   Operation 353 'add' 'add_ln12_13' <Predicate = (!tmp_76 & !icmp_ln9_13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln12_12 = sext i8 %add_ln12_13 to i32" [fir_fixed.cpp:12]   --->   Operation 354 'sext' 'sext_ln12_12' <Predicate = (!tmp_76 & !icmp_ln9_13)> <Delay = 0.00>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln12_27 = zext i32 %sext_ln12_12 to i64" [fir_fixed.cpp:12]   --->   Operation 355 'zext' 'zext_ln12_27' <Predicate = (!tmp_76 & !icmp_ln9_13)> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (0.00ns)   --->   "%regs_V_addr_13 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_27" [fir_fixed.cpp:12]   --->   Operation 356 'getelementptr' 'regs_V_addr_13' <Predicate = (!tmp_76 & !icmp_ln9_13)> <Delay = 0.00>
ST_15 : Operation 357 [2/2] (3.25ns)   --->   "%regs_V_load_13 = load i16* %regs_V_addr_13, align 2" [fir_fixed.cpp:12]   --->   Operation 357 'load' 'regs_V_load_13' <Predicate = (!tmp_76 & !icmp_ln9_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_15 : Operation 358 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 358 'store' <Predicate = (!tmp_76 & icmp_ln9_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_15 : Operation 359 [1/1] (0.00ns)   --->   "br label %53" [fir_fixed.cpp:10]   --->   Operation 359 'br' <Predicate = (!tmp_76 & icmp_ln9_13)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.50>
ST_16 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln12_26 = zext i32 %sext_ln8_12 to i64" [fir_fixed.cpp:12]   --->   Operation 360 'zext' 'zext_ln12_26' <Predicate = (!icmp_ln9_13)> <Delay = 0.00>
ST_16 : Operation 361 [1/2] (3.25ns)   --->   "%regs_V_load_13 = load i16* %regs_V_addr_13, align 2" [fir_fixed.cpp:12]   --->   Operation 361 'load' 'regs_V_load_13' <Predicate = (!icmp_ln9_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%regs_V_addr_77 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_26" [fir_fixed.cpp:12]   --->   Operation 362 'getelementptr' 'regs_V_addr_77' <Predicate = (!icmp_ln9_13)> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_13, i16* %regs_V_addr_77, align 2" [fir_fixed.cpp:12]   --->   Operation 363 'store' <Predicate = (!icmp_ln9_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_16 : Operation 364 [1/1] (0.00ns)   --->   "br label %53"   --->   Operation 364 'br' <Predicate = (!icmp_ln9_13)> <Delay = 0.00>
ST_16 : Operation 365 [1/1] (1.91ns)   --->   "%add_ln8_13 = add i8 %i_0_0, -14" [fir_fixed.cpp:8]   --->   Operation 365 'add' 'add_ln8_13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln8_13 = sext i8 %add_ln8_13 to i32" [fir_fixed.cpp:8]   --->   Operation 366 'sext' 'sext_ln8_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_13, i32 7)" [fir_fixed.cpp:8]   --->   Operation 367 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "br i1 %tmp_77, label %.preheader.preheader, label %59" [fir_fixed.cpp:8]   --->   Operation 368 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (1.55ns)   --->   "%icmp_ln9_14 = icmp eq i8 %add_ln8_13, 0" [fir_fixed.cpp:9]   --->   Operation 369 'icmp' 'icmp_ln9_14' <Predicate = (!tmp_77)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_14, label %58, label %60" [fir_fixed.cpp:9]   --->   Operation 370 'br' <Predicate = (!tmp_77)> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (1.91ns)   --->   "%add_ln12_14 = add i8 %i_0_0, -15" [fir_fixed.cpp:12]   --->   Operation 371 'add' 'add_ln12_14' <Predicate = (!tmp_77 & !icmp_ln9_14)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln12_13 = sext i8 %add_ln12_14 to i32" [fir_fixed.cpp:12]   --->   Operation 372 'sext' 'sext_ln12_13' <Predicate = (!tmp_77 & !icmp_ln9_14)> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln12_29 = zext i32 %sext_ln12_13 to i64" [fir_fixed.cpp:12]   --->   Operation 373 'zext' 'zext_ln12_29' <Predicate = (!tmp_77 & !icmp_ln9_14)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%regs_V_addr_78 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_29" [fir_fixed.cpp:12]   --->   Operation 374 'getelementptr' 'regs_V_addr_78' <Predicate = (!tmp_77 & !icmp_ln9_14)> <Delay = 0.00>
ST_16 : Operation 375 [2/2] (3.25ns)   --->   "%regs_V_load_14 = load i16* %regs_V_addr_78, align 2" [fir_fixed.cpp:12]   --->   Operation 375 'load' 'regs_V_load_14' <Predicate = (!tmp_77 & !icmp_ln9_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_16 : Operation 376 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 376 'store' <Predicate = (!tmp_77 & icmp_ln9_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "br label %57" [fir_fixed.cpp:10]   --->   Operation 377 'br' <Predicate = (!tmp_77 & icmp_ln9_14)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.50>
ST_17 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln12_28 = zext i32 %sext_ln8_13 to i64" [fir_fixed.cpp:12]   --->   Operation 378 'zext' 'zext_ln12_28' <Predicate = (!icmp_ln9_14)> <Delay = 0.00>
ST_17 : Operation 379 [1/2] (3.25ns)   --->   "%regs_V_load_14 = load i16* %regs_V_addr_78, align 2" [fir_fixed.cpp:12]   --->   Operation 379 'load' 'regs_V_load_14' <Predicate = (!icmp_ln9_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%regs_V_addr_79 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_28" [fir_fixed.cpp:12]   --->   Operation 380 'getelementptr' 'regs_V_addr_79' <Predicate = (!icmp_ln9_14)> <Delay = 0.00>
ST_17 : Operation 381 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_14, i16* %regs_V_addr_79, align 2" [fir_fixed.cpp:12]   --->   Operation 381 'store' <Predicate = (!icmp_ln9_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_17 : Operation 382 [1/1] (0.00ns)   --->   "br label %57"   --->   Operation 382 'br' <Predicate = (!icmp_ln9_14)> <Delay = 0.00>
ST_17 : Operation 383 [1/1] (1.91ns)   --->   "%add_ln8_14 = add i8 %i_0_0, -15" [fir_fixed.cpp:8]   --->   Operation 383 'add' 'add_ln8_14' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln8_14 = sext i8 %add_ln8_14 to i32" [fir_fixed.cpp:8]   --->   Operation 384 'sext' 'sext_ln8_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_14, i32 7)" [fir_fixed.cpp:8]   --->   Operation 385 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "br i1 %tmp_78, label %.preheader.preheader, label %63" [fir_fixed.cpp:8]   --->   Operation 386 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 387 [1/1] (1.55ns)   --->   "%icmp_ln9_15 = icmp eq i8 %add_ln8_14, 0" [fir_fixed.cpp:9]   --->   Operation 387 'icmp' 'icmp_ln9_15' <Predicate = (!tmp_78)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_15, label %62, label %64" [fir_fixed.cpp:9]   --->   Operation 388 'br' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (1.91ns)   --->   "%add_ln12_15 = add i8 %i_0_0, -16" [fir_fixed.cpp:12]   --->   Operation 389 'add' 'add_ln12_15' <Predicate = (!tmp_78 & !icmp_ln9_15)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln12_14 = sext i8 %add_ln12_15 to i32" [fir_fixed.cpp:12]   --->   Operation 390 'sext' 'sext_ln12_14' <Predicate = (!tmp_78 & !icmp_ln9_15)> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln12_31 = zext i32 %sext_ln12_14 to i64" [fir_fixed.cpp:12]   --->   Operation 391 'zext' 'zext_ln12_31' <Predicate = (!tmp_78 & !icmp_ln9_15)> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%regs_V_addr_15 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_31" [fir_fixed.cpp:12]   --->   Operation 392 'getelementptr' 'regs_V_addr_15' <Predicate = (!tmp_78 & !icmp_ln9_15)> <Delay = 0.00>
ST_17 : Operation 393 [2/2] (3.25ns)   --->   "%regs_V_load_15 = load i16* %regs_V_addr_15, align 2" [fir_fixed.cpp:12]   --->   Operation 393 'load' 'regs_V_load_15' <Predicate = (!tmp_78 & !icmp_ln9_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_17 : Operation 394 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 394 'store' <Predicate = (!tmp_78 & icmp_ln9_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "br label %61" [fir_fixed.cpp:10]   --->   Operation 395 'br' <Predicate = (!tmp_78 & icmp_ln9_15)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.50>
ST_18 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln12_30 = zext i32 %sext_ln8_14 to i64" [fir_fixed.cpp:12]   --->   Operation 396 'zext' 'zext_ln12_30' <Predicate = (!icmp_ln9_15)> <Delay = 0.00>
ST_18 : Operation 397 [1/2] (3.25ns)   --->   "%regs_V_load_15 = load i16* %regs_V_addr_15, align 2" [fir_fixed.cpp:12]   --->   Operation 397 'load' 'regs_V_load_15' <Predicate = (!icmp_ln9_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_18 : Operation 398 [1/1] (0.00ns)   --->   "%regs_V_addr_80 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_30" [fir_fixed.cpp:12]   --->   Operation 398 'getelementptr' 'regs_V_addr_80' <Predicate = (!icmp_ln9_15)> <Delay = 0.00>
ST_18 : Operation 399 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_15, i16* %regs_V_addr_80, align 2" [fir_fixed.cpp:12]   --->   Operation 399 'store' <Predicate = (!icmp_ln9_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_18 : Operation 400 [1/1] (0.00ns)   --->   "br label %61"   --->   Operation 400 'br' <Predicate = (!icmp_ln9_15)> <Delay = 0.00>
ST_18 : Operation 401 [1/1] (1.91ns)   --->   "%add_ln8_15 = add i8 %i_0_0, -16" [fir_fixed.cpp:8]   --->   Operation 401 'add' 'add_ln8_15' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln8_15 = sext i8 %add_ln8_15 to i32" [fir_fixed.cpp:8]   --->   Operation 402 'sext' 'sext_ln8_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_15, i32 7)" [fir_fixed.cpp:8]   --->   Operation 403 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 404 [1/1] (0.00ns)   --->   "br i1 %tmp_79, label %.preheader.preheader, label %67" [fir_fixed.cpp:8]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 405 [1/1] (1.55ns)   --->   "%icmp_ln9_16 = icmp eq i8 %add_ln8_15, 0" [fir_fixed.cpp:9]   --->   Operation 405 'icmp' 'icmp_ln9_16' <Predicate = (!tmp_79)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 406 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_16, label %66, label %68" [fir_fixed.cpp:9]   --->   Operation 406 'br' <Predicate = (!tmp_79)> <Delay = 0.00>
ST_18 : Operation 407 [1/1] (1.91ns)   --->   "%add_ln12_16 = add i8 %i_0_0, -17" [fir_fixed.cpp:12]   --->   Operation 407 'add' 'add_ln12_16' <Predicate = (!tmp_79 & !icmp_ln9_16)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln12_15 = sext i8 %add_ln12_16 to i32" [fir_fixed.cpp:12]   --->   Operation 408 'sext' 'sext_ln12_15' <Predicate = (!tmp_79 & !icmp_ln9_16)> <Delay = 0.00>
ST_18 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln12_33 = zext i32 %sext_ln12_15 to i64" [fir_fixed.cpp:12]   --->   Operation 409 'zext' 'zext_ln12_33' <Predicate = (!tmp_79 & !icmp_ln9_16)> <Delay = 0.00>
ST_18 : Operation 410 [1/1] (0.00ns)   --->   "%regs_V_addr_16 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_33" [fir_fixed.cpp:12]   --->   Operation 410 'getelementptr' 'regs_V_addr_16' <Predicate = (!tmp_79 & !icmp_ln9_16)> <Delay = 0.00>
ST_18 : Operation 411 [2/2] (3.25ns)   --->   "%regs_V_load_16 = load i16* %regs_V_addr_16, align 2" [fir_fixed.cpp:12]   --->   Operation 411 'load' 'regs_V_load_16' <Predicate = (!tmp_79 & !icmp_ln9_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_18 : Operation 412 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 412 'store' <Predicate = (!tmp_79 & icmp_ln9_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_18 : Operation 413 [1/1] (0.00ns)   --->   "br label %65" [fir_fixed.cpp:10]   --->   Operation 413 'br' <Predicate = (!tmp_79 & icmp_ln9_16)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.50>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln12_32 = zext i32 %sext_ln8_15 to i64" [fir_fixed.cpp:12]   --->   Operation 414 'zext' 'zext_ln12_32' <Predicate = (!icmp_ln9_16)> <Delay = 0.00>
ST_19 : Operation 415 [1/2] (3.25ns)   --->   "%regs_V_load_16 = load i16* %regs_V_addr_16, align 2" [fir_fixed.cpp:12]   --->   Operation 415 'load' 'regs_V_load_16' <Predicate = (!icmp_ln9_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "%regs_V_addr_81 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_32" [fir_fixed.cpp:12]   --->   Operation 416 'getelementptr' 'regs_V_addr_81' <Predicate = (!icmp_ln9_16)> <Delay = 0.00>
ST_19 : Operation 417 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_16, i16* %regs_V_addr_81, align 2" [fir_fixed.cpp:12]   --->   Operation 417 'store' <Predicate = (!icmp_ln9_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "br label %65"   --->   Operation 418 'br' <Predicate = (!icmp_ln9_16)> <Delay = 0.00>
ST_19 : Operation 419 [1/1] (1.91ns)   --->   "%add_ln8_16 = add i8 %i_0_0, -17" [fir_fixed.cpp:8]   --->   Operation 419 'add' 'add_ln8_16' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln8_16 = sext i8 %add_ln8_16 to i32" [fir_fixed.cpp:8]   --->   Operation 420 'sext' 'sext_ln8_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_16, i32 7)" [fir_fixed.cpp:8]   --->   Operation 421 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "br i1 %tmp_80, label %.preheader.preheader, label %71" [fir_fixed.cpp:8]   --->   Operation 422 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 423 [1/1] (1.55ns)   --->   "%icmp_ln9_17 = icmp eq i8 %add_ln8_16, 0" [fir_fixed.cpp:9]   --->   Operation 423 'icmp' 'icmp_ln9_17' <Predicate = (!tmp_80)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_17, label %70, label %72" [fir_fixed.cpp:9]   --->   Operation 424 'br' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_19 : Operation 425 [1/1] (1.91ns)   --->   "%add_ln12_17 = add i8 %i_0_0, -18" [fir_fixed.cpp:12]   --->   Operation 425 'add' 'add_ln12_17' <Predicate = (!tmp_80 & !icmp_ln9_17)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln12_16 = sext i8 %add_ln12_17 to i32" [fir_fixed.cpp:12]   --->   Operation 426 'sext' 'sext_ln12_16' <Predicate = (!tmp_80 & !icmp_ln9_17)> <Delay = 0.00>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln12_35 = zext i32 %sext_ln12_16 to i64" [fir_fixed.cpp:12]   --->   Operation 427 'zext' 'zext_ln12_35' <Predicate = (!tmp_80 & !icmp_ln9_17)> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (0.00ns)   --->   "%regs_V_addr_17 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_35" [fir_fixed.cpp:12]   --->   Operation 428 'getelementptr' 'regs_V_addr_17' <Predicate = (!tmp_80 & !icmp_ln9_17)> <Delay = 0.00>
ST_19 : Operation 429 [2/2] (3.25ns)   --->   "%regs_V_load_17 = load i16* %regs_V_addr_17, align 2" [fir_fixed.cpp:12]   --->   Operation 429 'load' 'regs_V_load_17' <Predicate = (!tmp_80 & !icmp_ln9_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_19 : Operation 430 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 430 'store' <Predicate = (!tmp_80 & icmp_ln9_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_19 : Operation 431 [1/1] (0.00ns)   --->   "br label %69" [fir_fixed.cpp:10]   --->   Operation 431 'br' <Predicate = (!tmp_80 & icmp_ln9_17)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.50>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln12_34 = zext i32 %sext_ln8_16 to i64" [fir_fixed.cpp:12]   --->   Operation 432 'zext' 'zext_ln12_34' <Predicate = (!icmp_ln9_17)> <Delay = 0.00>
ST_20 : Operation 433 [1/2] (3.25ns)   --->   "%regs_V_load_17 = load i16* %regs_V_addr_17, align 2" [fir_fixed.cpp:12]   --->   Operation 433 'load' 'regs_V_load_17' <Predicate = (!icmp_ln9_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%regs_V_addr_82 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_34" [fir_fixed.cpp:12]   --->   Operation 434 'getelementptr' 'regs_V_addr_82' <Predicate = (!icmp_ln9_17)> <Delay = 0.00>
ST_20 : Operation 435 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_17, i16* %regs_V_addr_82, align 2" [fir_fixed.cpp:12]   --->   Operation 435 'store' <Predicate = (!icmp_ln9_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_20 : Operation 436 [1/1] (0.00ns)   --->   "br label %69"   --->   Operation 436 'br' <Predicate = (!icmp_ln9_17)> <Delay = 0.00>
ST_20 : Operation 437 [1/1] (1.91ns)   --->   "%add_ln8_17 = add i8 %i_0_0, -18" [fir_fixed.cpp:8]   --->   Operation 437 'add' 'add_ln8_17' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln8_17 = sext i8 %add_ln8_17 to i32" [fir_fixed.cpp:8]   --->   Operation 438 'sext' 'sext_ln8_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_17, i32 7)" [fir_fixed.cpp:8]   --->   Operation 439 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (0.00ns)   --->   "br i1 %tmp_81, label %.preheader.preheader, label %75" [fir_fixed.cpp:8]   --->   Operation 440 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 441 [1/1] (1.55ns)   --->   "%icmp_ln9_18 = icmp eq i8 %add_ln8_17, 0" [fir_fixed.cpp:9]   --->   Operation 441 'icmp' 'icmp_ln9_18' <Predicate = (!tmp_81)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 442 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_18, label %74, label %76" [fir_fixed.cpp:9]   --->   Operation 442 'br' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_20 : Operation 443 [1/1] (1.91ns)   --->   "%add_ln12_18 = add i8 %i_0_0, -19" [fir_fixed.cpp:12]   --->   Operation 443 'add' 'add_ln12_18' <Predicate = (!tmp_81 & !icmp_ln9_18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln12_17 = sext i8 %add_ln12_18 to i32" [fir_fixed.cpp:12]   --->   Operation 444 'sext' 'sext_ln12_17' <Predicate = (!tmp_81 & !icmp_ln9_18)> <Delay = 0.00>
ST_20 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln12_37 = zext i32 %sext_ln12_17 to i64" [fir_fixed.cpp:12]   --->   Operation 445 'zext' 'zext_ln12_37' <Predicate = (!tmp_81 & !icmp_ln9_18)> <Delay = 0.00>
ST_20 : Operation 446 [1/1] (0.00ns)   --->   "%regs_V_addr_18 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_37" [fir_fixed.cpp:12]   --->   Operation 446 'getelementptr' 'regs_V_addr_18' <Predicate = (!tmp_81 & !icmp_ln9_18)> <Delay = 0.00>
ST_20 : Operation 447 [2/2] (3.25ns)   --->   "%regs_V_load_18 = load i16* %regs_V_addr_18, align 2" [fir_fixed.cpp:12]   --->   Operation 447 'load' 'regs_V_load_18' <Predicate = (!tmp_81 & !icmp_ln9_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_20 : Operation 448 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 448 'store' <Predicate = (!tmp_81 & icmp_ln9_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "br label %73" [fir_fixed.cpp:10]   --->   Operation 449 'br' <Predicate = (!tmp_81 & icmp_ln9_18)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.50>
ST_21 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln12_36 = zext i32 %sext_ln8_17 to i64" [fir_fixed.cpp:12]   --->   Operation 450 'zext' 'zext_ln12_36' <Predicate = (!icmp_ln9_18)> <Delay = 0.00>
ST_21 : Operation 451 [1/2] (3.25ns)   --->   "%regs_V_load_18 = load i16* %regs_V_addr_18, align 2" [fir_fixed.cpp:12]   --->   Operation 451 'load' 'regs_V_load_18' <Predicate = (!icmp_ln9_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_21 : Operation 452 [1/1] (0.00ns)   --->   "%regs_V_addr_83 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_36" [fir_fixed.cpp:12]   --->   Operation 452 'getelementptr' 'regs_V_addr_83' <Predicate = (!icmp_ln9_18)> <Delay = 0.00>
ST_21 : Operation 453 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_18, i16* %regs_V_addr_83, align 2" [fir_fixed.cpp:12]   --->   Operation 453 'store' <Predicate = (!icmp_ln9_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_21 : Operation 454 [1/1] (0.00ns)   --->   "br label %73"   --->   Operation 454 'br' <Predicate = (!icmp_ln9_18)> <Delay = 0.00>
ST_21 : Operation 455 [1/1] (1.91ns)   --->   "%add_ln8_18 = add i8 %i_0_0, -19" [fir_fixed.cpp:8]   --->   Operation 455 'add' 'add_ln8_18' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln8_18 = sext i8 %add_ln8_18 to i32" [fir_fixed.cpp:8]   --->   Operation 456 'sext' 'sext_ln8_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_18, i32 7)" [fir_fixed.cpp:8]   --->   Operation 457 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 458 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %.preheader.preheader, label %79" [fir_fixed.cpp:8]   --->   Operation 458 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 459 [1/1] (1.55ns)   --->   "%icmp_ln9_19 = icmp eq i8 %add_ln8_18, 0" [fir_fixed.cpp:9]   --->   Operation 459 'icmp' 'icmp_ln9_19' <Predicate = (!tmp_82)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_19, label %78, label %80" [fir_fixed.cpp:9]   --->   Operation 460 'br' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_21 : Operation 461 [1/1] (1.91ns)   --->   "%add_ln12_19 = add i8 %i_0_0, -20" [fir_fixed.cpp:12]   --->   Operation 461 'add' 'add_ln12_19' <Predicate = (!tmp_82 & !icmp_ln9_19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln12_18 = sext i8 %add_ln12_19 to i32" [fir_fixed.cpp:12]   --->   Operation 462 'sext' 'sext_ln12_18' <Predicate = (!tmp_82 & !icmp_ln9_19)> <Delay = 0.00>
ST_21 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln12_39 = zext i32 %sext_ln12_18 to i64" [fir_fixed.cpp:12]   --->   Operation 463 'zext' 'zext_ln12_39' <Predicate = (!tmp_82 & !icmp_ln9_19)> <Delay = 0.00>
ST_21 : Operation 464 [1/1] (0.00ns)   --->   "%regs_V_addr_19 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_39" [fir_fixed.cpp:12]   --->   Operation 464 'getelementptr' 'regs_V_addr_19' <Predicate = (!tmp_82 & !icmp_ln9_19)> <Delay = 0.00>
ST_21 : Operation 465 [2/2] (3.25ns)   --->   "%regs_V_load_19 = load i16* %regs_V_addr_19, align 2" [fir_fixed.cpp:12]   --->   Operation 465 'load' 'regs_V_load_19' <Predicate = (!tmp_82 & !icmp_ln9_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_21 : Operation 466 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 466 'store' <Predicate = (!tmp_82 & icmp_ln9_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_21 : Operation 467 [1/1] (0.00ns)   --->   "br label %77" [fir_fixed.cpp:10]   --->   Operation 467 'br' <Predicate = (!tmp_82 & icmp_ln9_19)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.50>
ST_22 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln12_38 = zext i32 %sext_ln8_18 to i64" [fir_fixed.cpp:12]   --->   Operation 468 'zext' 'zext_ln12_38' <Predicate = (!icmp_ln9_19)> <Delay = 0.00>
ST_22 : Operation 469 [1/2] (3.25ns)   --->   "%regs_V_load_19 = load i16* %regs_V_addr_19, align 2" [fir_fixed.cpp:12]   --->   Operation 469 'load' 'regs_V_load_19' <Predicate = (!icmp_ln9_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_22 : Operation 470 [1/1] (0.00ns)   --->   "%regs_V_addr_84 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_38" [fir_fixed.cpp:12]   --->   Operation 470 'getelementptr' 'regs_V_addr_84' <Predicate = (!icmp_ln9_19)> <Delay = 0.00>
ST_22 : Operation 471 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_19, i16* %regs_V_addr_84, align 2" [fir_fixed.cpp:12]   --->   Operation 471 'store' <Predicate = (!icmp_ln9_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "br label %77"   --->   Operation 472 'br' <Predicate = (!icmp_ln9_19)> <Delay = 0.00>
ST_22 : Operation 473 [1/1] (1.91ns)   --->   "%add_ln8_19 = add i8 %i_0_0, -20" [fir_fixed.cpp:8]   --->   Operation 473 'add' 'add_ln8_19' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln8_19 = sext i8 %add_ln8_19 to i32" [fir_fixed.cpp:8]   --->   Operation 474 'sext' 'sext_ln8_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_19, i32 7)" [fir_fixed.cpp:8]   --->   Operation 475 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 476 [1/1] (0.00ns)   --->   "br i1 %tmp_83, label %.preheader.preheader, label %83" [fir_fixed.cpp:8]   --->   Operation 476 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 477 [1/1] (1.55ns)   --->   "%icmp_ln9_20 = icmp eq i8 %add_ln8_19, 0" [fir_fixed.cpp:9]   --->   Operation 477 'icmp' 'icmp_ln9_20' <Predicate = (!tmp_83)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_20, label %82, label %84" [fir_fixed.cpp:9]   --->   Operation 478 'br' <Predicate = (!tmp_83)> <Delay = 0.00>
ST_22 : Operation 479 [1/1] (1.91ns)   --->   "%add_ln12_20 = add i8 %i_0_0, -21" [fir_fixed.cpp:12]   --->   Operation 479 'add' 'add_ln12_20' <Predicate = (!tmp_83 & !icmp_ln9_20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln12_19 = sext i8 %add_ln12_20 to i32" [fir_fixed.cpp:12]   --->   Operation 480 'sext' 'sext_ln12_19' <Predicate = (!tmp_83 & !icmp_ln9_20)> <Delay = 0.00>
ST_22 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln12_41 = zext i32 %sext_ln12_19 to i64" [fir_fixed.cpp:12]   --->   Operation 481 'zext' 'zext_ln12_41' <Predicate = (!tmp_83 & !icmp_ln9_20)> <Delay = 0.00>
ST_22 : Operation 482 [1/1] (0.00ns)   --->   "%regs_V_addr_20 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_41" [fir_fixed.cpp:12]   --->   Operation 482 'getelementptr' 'regs_V_addr_20' <Predicate = (!tmp_83 & !icmp_ln9_20)> <Delay = 0.00>
ST_22 : Operation 483 [2/2] (3.25ns)   --->   "%regs_V_load_20 = load i16* %regs_V_addr_20, align 2" [fir_fixed.cpp:12]   --->   Operation 483 'load' 'regs_V_load_20' <Predicate = (!tmp_83 & !icmp_ln9_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_22 : Operation 484 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 484 'store' <Predicate = (!tmp_83 & icmp_ln9_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_22 : Operation 485 [1/1] (0.00ns)   --->   "br label %81" [fir_fixed.cpp:10]   --->   Operation 485 'br' <Predicate = (!tmp_83 & icmp_ln9_20)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.50>
ST_23 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln12_40 = zext i32 %sext_ln8_19 to i64" [fir_fixed.cpp:12]   --->   Operation 486 'zext' 'zext_ln12_40' <Predicate = (!icmp_ln9_20)> <Delay = 0.00>
ST_23 : Operation 487 [1/2] (3.25ns)   --->   "%regs_V_load_20 = load i16* %regs_V_addr_20, align 2" [fir_fixed.cpp:12]   --->   Operation 487 'load' 'regs_V_load_20' <Predicate = (!icmp_ln9_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_23 : Operation 488 [1/1] (0.00ns)   --->   "%regs_V_addr_85 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_40" [fir_fixed.cpp:12]   --->   Operation 488 'getelementptr' 'regs_V_addr_85' <Predicate = (!icmp_ln9_20)> <Delay = 0.00>
ST_23 : Operation 489 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_20, i16* %regs_V_addr_85, align 2" [fir_fixed.cpp:12]   --->   Operation 489 'store' <Predicate = (!icmp_ln9_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_23 : Operation 490 [1/1] (0.00ns)   --->   "br label %81"   --->   Operation 490 'br' <Predicate = (!icmp_ln9_20)> <Delay = 0.00>
ST_23 : Operation 491 [1/1] (1.91ns)   --->   "%add_ln8_20 = add i8 %i_0_0, -21" [fir_fixed.cpp:8]   --->   Operation 491 'add' 'add_ln8_20' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln8_20 = sext i8 %add_ln8_20 to i32" [fir_fixed.cpp:8]   --->   Operation 492 'sext' 'sext_ln8_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_20, i32 7)" [fir_fixed.cpp:8]   --->   Operation 493 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 494 [1/1] (0.00ns)   --->   "br i1 %tmp_84, label %.preheader.preheader, label %87" [fir_fixed.cpp:8]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 495 [1/1] (1.55ns)   --->   "%icmp_ln9_21 = icmp eq i8 %add_ln8_20, 0" [fir_fixed.cpp:9]   --->   Operation 495 'icmp' 'icmp_ln9_21' <Predicate = (!tmp_84)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_21, label %86, label %88" [fir_fixed.cpp:9]   --->   Operation 496 'br' <Predicate = (!tmp_84)> <Delay = 0.00>
ST_23 : Operation 497 [1/1] (1.91ns)   --->   "%add_ln12_21 = add i8 %i_0_0, -22" [fir_fixed.cpp:12]   --->   Operation 497 'add' 'add_ln12_21' <Predicate = (!tmp_84 & !icmp_ln9_21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln12_20 = sext i8 %add_ln12_21 to i32" [fir_fixed.cpp:12]   --->   Operation 498 'sext' 'sext_ln12_20' <Predicate = (!tmp_84 & !icmp_ln9_21)> <Delay = 0.00>
ST_23 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln12_43 = zext i32 %sext_ln12_20 to i64" [fir_fixed.cpp:12]   --->   Operation 499 'zext' 'zext_ln12_43' <Predicate = (!tmp_84 & !icmp_ln9_21)> <Delay = 0.00>
ST_23 : Operation 500 [1/1] (0.00ns)   --->   "%regs_V_addr_21 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_43" [fir_fixed.cpp:12]   --->   Operation 500 'getelementptr' 'regs_V_addr_21' <Predicate = (!tmp_84 & !icmp_ln9_21)> <Delay = 0.00>
ST_23 : Operation 501 [2/2] (3.25ns)   --->   "%regs_V_load_21 = load i16* %regs_V_addr_21, align 2" [fir_fixed.cpp:12]   --->   Operation 501 'load' 'regs_V_load_21' <Predicate = (!tmp_84 & !icmp_ln9_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_23 : Operation 502 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 502 'store' <Predicate = (!tmp_84 & icmp_ln9_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_23 : Operation 503 [1/1] (0.00ns)   --->   "br label %85" [fir_fixed.cpp:10]   --->   Operation 503 'br' <Predicate = (!tmp_84 & icmp_ln9_21)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.50>
ST_24 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln12_42 = zext i32 %sext_ln8_20 to i64" [fir_fixed.cpp:12]   --->   Operation 504 'zext' 'zext_ln12_42' <Predicate = (!icmp_ln9_21)> <Delay = 0.00>
ST_24 : Operation 505 [1/2] (3.25ns)   --->   "%regs_V_load_21 = load i16* %regs_V_addr_21, align 2" [fir_fixed.cpp:12]   --->   Operation 505 'load' 'regs_V_load_21' <Predicate = (!icmp_ln9_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_24 : Operation 506 [1/1] (0.00ns)   --->   "%regs_V_addr_86 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_42" [fir_fixed.cpp:12]   --->   Operation 506 'getelementptr' 'regs_V_addr_86' <Predicate = (!icmp_ln9_21)> <Delay = 0.00>
ST_24 : Operation 507 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_21, i16* %regs_V_addr_86, align 2" [fir_fixed.cpp:12]   --->   Operation 507 'store' <Predicate = (!icmp_ln9_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_24 : Operation 508 [1/1] (0.00ns)   --->   "br label %85"   --->   Operation 508 'br' <Predicate = (!icmp_ln9_21)> <Delay = 0.00>
ST_24 : Operation 509 [1/1] (1.91ns)   --->   "%add_ln8_21 = add i8 %i_0_0, -22" [fir_fixed.cpp:8]   --->   Operation 509 'add' 'add_ln8_21' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln8_21 = sext i8 %add_ln8_21 to i32" [fir_fixed.cpp:8]   --->   Operation 510 'sext' 'sext_ln8_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_21, i32 7)" [fir_fixed.cpp:8]   --->   Operation 511 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 512 [1/1] (0.00ns)   --->   "br i1 %tmp_85, label %.preheader.preheader, label %91" [fir_fixed.cpp:8]   --->   Operation 512 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 513 [1/1] (1.55ns)   --->   "%icmp_ln9_22 = icmp eq i8 %add_ln8_21, 0" [fir_fixed.cpp:9]   --->   Operation 513 'icmp' 'icmp_ln9_22' <Predicate = (!tmp_85)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 514 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_22, label %90, label %92" [fir_fixed.cpp:9]   --->   Operation 514 'br' <Predicate = (!tmp_85)> <Delay = 0.00>
ST_24 : Operation 515 [1/1] (1.91ns)   --->   "%add_ln12_22 = add i8 %i_0_0, -23" [fir_fixed.cpp:12]   --->   Operation 515 'add' 'add_ln12_22' <Predicate = (!tmp_85 & !icmp_ln9_22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln12_21 = sext i8 %add_ln12_22 to i32" [fir_fixed.cpp:12]   --->   Operation 516 'sext' 'sext_ln12_21' <Predicate = (!tmp_85 & !icmp_ln9_22)> <Delay = 0.00>
ST_24 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln12_45 = zext i32 %sext_ln12_21 to i64" [fir_fixed.cpp:12]   --->   Operation 517 'zext' 'zext_ln12_45' <Predicate = (!tmp_85 & !icmp_ln9_22)> <Delay = 0.00>
ST_24 : Operation 518 [1/1] (0.00ns)   --->   "%regs_V_addr_22 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_45" [fir_fixed.cpp:12]   --->   Operation 518 'getelementptr' 'regs_V_addr_22' <Predicate = (!tmp_85 & !icmp_ln9_22)> <Delay = 0.00>
ST_24 : Operation 519 [2/2] (3.25ns)   --->   "%regs_V_load_22 = load i16* %regs_V_addr_22, align 2" [fir_fixed.cpp:12]   --->   Operation 519 'load' 'regs_V_load_22' <Predicate = (!tmp_85 & !icmp_ln9_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_24 : Operation 520 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 520 'store' <Predicate = (!tmp_85 & icmp_ln9_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_24 : Operation 521 [1/1] (0.00ns)   --->   "br label %89" [fir_fixed.cpp:10]   --->   Operation 521 'br' <Predicate = (!tmp_85 & icmp_ln9_22)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.50>
ST_25 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln12_44 = zext i32 %sext_ln8_21 to i64" [fir_fixed.cpp:12]   --->   Operation 522 'zext' 'zext_ln12_44' <Predicate = (!icmp_ln9_22)> <Delay = 0.00>
ST_25 : Operation 523 [1/2] (3.25ns)   --->   "%regs_V_load_22 = load i16* %regs_V_addr_22, align 2" [fir_fixed.cpp:12]   --->   Operation 523 'load' 'regs_V_load_22' <Predicate = (!icmp_ln9_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_25 : Operation 524 [1/1] (0.00ns)   --->   "%regs_V_addr_87 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_44" [fir_fixed.cpp:12]   --->   Operation 524 'getelementptr' 'regs_V_addr_87' <Predicate = (!icmp_ln9_22)> <Delay = 0.00>
ST_25 : Operation 525 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_22, i16* %regs_V_addr_87, align 2" [fir_fixed.cpp:12]   --->   Operation 525 'store' <Predicate = (!icmp_ln9_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_25 : Operation 526 [1/1] (0.00ns)   --->   "br label %89"   --->   Operation 526 'br' <Predicate = (!icmp_ln9_22)> <Delay = 0.00>
ST_25 : Operation 527 [1/1] (1.91ns)   --->   "%add_ln8_22 = add i8 %i_0_0, -23" [fir_fixed.cpp:8]   --->   Operation 527 'add' 'add_ln8_22' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln8_22 = sext i8 %add_ln8_22 to i32" [fir_fixed.cpp:8]   --->   Operation 528 'sext' 'sext_ln8_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_22, i32 7)" [fir_fixed.cpp:8]   --->   Operation 529 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 530 [1/1] (0.00ns)   --->   "br i1 %tmp_86, label %.preheader.preheader, label %95" [fir_fixed.cpp:8]   --->   Operation 530 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 531 [1/1] (1.55ns)   --->   "%icmp_ln9_23 = icmp eq i8 %add_ln8_22, 0" [fir_fixed.cpp:9]   --->   Operation 531 'icmp' 'icmp_ln9_23' <Predicate = (!tmp_86)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 532 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_23, label %94, label %96" [fir_fixed.cpp:9]   --->   Operation 532 'br' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_25 : Operation 533 [1/1] (1.91ns)   --->   "%add_ln12_23 = add i8 %i_0_0, -24" [fir_fixed.cpp:12]   --->   Operation 533 'add' 'add_ln12_23' <Predicate = (!tmp_86 & !icmp_ln9_23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln12_22 = sext i8 %add_ln12_23 to i32" [fir_fixed.cpp:12]   --->   Operation 534 'sext' 'sext_ln12_22' <Predicate = (!tmp_86 & !icmp_ln9_23)> <Delay = 0.00>
ST_25 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln12_47 = zext i32 %sext_ln12_22 to i64" [fir_fixed.cpp:12]   --->   Operation 535 'zext' 'zext_ln12_47' <Predicate = (!tmp_86 & !icmp_ln9_23)> <Delay = 0.00>
ST_25 : Operation 536 [1/1] (0.00ns)   --->   "%regs_V_addr_23 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_47" [fir_fixed.cpp:12]   --->   Operation 536 'getelementptr' 'regs_V_addr_23' <Predicate = (!tmp_86 & !icmp_ln9_23)> <Delay = 0.00>
ST_25 : Operation 537 [2/2] (3.25ns)   --->   "%regs_V_load_23 = load i16* %regs_V_addr_23, align 2" [fir_fixed.cpp:12]   --->   Operation 537 'load' 'regs_V_load_23' <Predicate = (!tmp_86 & !icmp_ln9_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_25 : Operation 538 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 538 'store' <Predicate = (!tmp_86 & icmp_ln9_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_25 : Operation 539 [1/1] (0.00ns)   --->   "br label %93" [fir_fixed.cpp:10]   --->   Operation 539 'br' <Predicate = (!tmp_86 & icmp_ln9_23)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.50>
ST_26 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln12_46 = zext i32 %sext_ln8_22 to i64" [fir_fixed.cpp:12]   --->   Operation 540 'zext' 'zext_ln12_46' <Predicate = (!icmp_ln9_23)> <Delay = 0.00>
ST_26 : Operation 541 [1/2] (3.25ns)   --->   "%regs_V_load_23 = load i16* %regs_V_addr_23, align 2" [fir_fixed.cpp:12]   --->   Operation 541 'load' 'regs_V_load_23' <Predicate = (!icmp_ln9_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_26 : Operation 542 [1/1] (0.00ns)   --->   "%regs_V_addr_88 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_46" [fir_fixed.cpp:12]   --->   Operation 542 'getelementptr' 'regs_V_addr_88' <Predicate = (!icmp_ln9_23)> <Delay = 0.00>
ST_26 : Operation 543 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_23, i16* %regs_V_addr_88, align 2" [fir_fixed.cpp:12]   --->   Operation 543 'store' <Predicate = (!icmp_ln9_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_26 : Operation 544 [1/1] (0.00ns)   --->   "br label %93"   --->   Operation 544 'br' <Predicate = (!icmp_ln9_23)> <Delay = 0.00>
ST_26 : Operation 545 [1/1] (1.91ns)   --->   "%add_ln8_23 = add i8 %i_0_0, -24" [fir_fixed.cpp:8]   --->   Operation 545 'add' 'add_ln8_23' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln8_23 = sext i8 %add_ln8_23 to i32" [fir_fixed.cpp:8]   --->   Operation 546 'sext' 'sext_ln8_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_23, i32 7)" [fir_fixed.cpp:8]   --->   Operation 547 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 548 [1/1] (0.00ns)   --->   "br i1 %tmp_87, label %.preheader.preheader, label %99" [fir_fixed.cpp:8]   --->   Operation 548 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 549 [1/1] (1.55ns)   --->   "%icmp_ln9_24 = icmp eq i8 %add_ln8_23, 0" [fir_fixed.cpp:9]   --->   Operation 549 'icmp' 'icmp_ln9_24' <Predicate = (!tmp_87)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 550 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_24, label %98, label %100" [fir_fixed.cpp:9]   --->   Operation 550 'br' <Predicate = (!tmp_87)> <Delay = 0.00>
ST_26 : Operation 551 [1/1] (1.91ns)   --->   "%add_ln12_24 = add i8 %i_0_0, -25" [fir_fixed.cpp:12]   --->   Operation 551 'add' 'add_ln12_24' <Predicate = (!tmp_87 & !icmp_ln9_24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln12_23 = sext i8 %add_ln12_24 to i32" [fir_fixed.cpp:12]   --->   Operation 552 'sext' 'sext_ln12_23' <Predicate = (!tmp_87 & !icmp_ln9_24)> <Delay = 0.00>
ST_26 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln12_49 = zext i32 %sext_ln12_23 to i64" [fir_fixed.cpp:12]   --->   Operation 553 'zext' 'zext_ln12_49' <Predicate = (!tmp_87 & !icmp_ln9_24)> <Delay = 0.00>
ST_26 : Operation 554 [1/1] (0.00ns)   --->   "%regs_V_addr_24 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_49" [fir_fixed.cpp:12]   --->   Operation 554 'getelementptr' 'regs_V_addr_24' <Predicate = (!tmp_87 & !icmp_ln9_24)> <Delay = 0.00>
ST_26 : Operation 555 [2/2] (3.25ns)   --->   "%regs_V_load_24 = load i16* %regs_V_addr_24, align 2" [fir_fixed.cpp:12]   --->   Operation 555 'load' 'regs_V_load_24' <Predicate = (!tmp_87 & !icmp_ln9_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_26 : Operation 556 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 556 'store' <Predicate = (!tmp_87 & icmp_ln9_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_26 : Operation 557 [1/1] (0.00ns)   --->   "br label %97" [fir_fixed.cpp:10]   --->   Operation 557 'br' <Predicate = (!tmp_87 & icmp_ln9_24)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 6.50>
ST_27 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln12_48 = zext i32 %sext_ln8_23 to i64" [fir_fixed.cpp:12]   --->   Operation 558 'zext' 'zext_ln12_48' <Predicate = (!icmp_ln9_24)> <Delay = 0.00>
ST_27 : Operation 559 [1/2] (3.25ns)   --->   "%regs_V_load_24 = load i16* %regs_V_addr_24, align 2" [fir_fixed.cpp:12]   --->   Operation 559 'load' 'regs_V_load_24' <Predicate = (!icmp_ln9_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_27 : Operation 560 [1/1] (0.00ns)   --->   "%regs_V_addr_89 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_48" [fir_fixed.cpp:12]   --->   Operation 560 'getelementptr' 'regs_V_addr_89' <Predicate = (!icmp_ln9_24)> <Delay = 0.00>
ST_27 : Operation 561 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_24, i16* %regs_V_addr_89, align 2" [fir_fixed.cpp:12]   --->   Operation 561 'store' <Predicate = (!icmp_ln9_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_27 : Operation 562 [1/1] (0.00ns)   --->   "br label %97"   --->   Operation 562 'br' <Predicate = (!icmp_ln9_24)> <Delay = 0.00>
ST_27 : Operation 563 [1/1] (1.91ns)   --->   "%add_ln8_24 = add i8 %i_0_0, -25" [fir_fixed.cpp:8]   --->   Operation 563 'add' 'add_ln8_24' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln8_24 = sext i8 %add_ln8_24 to i32" [fir_fixed.cpp:8]   --->   Operation 564 'sext' 'sext_ln8_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_24, i32 7)" [fir_fixed.cpp:8]   --->   Operation 565 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 566 [1/1] (0.00ns)   --->   "br i1 %tmp_88, label %.preheader.preheader, label %103" [fir_fixed.cpp:8]   --->   Operation 566 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 567 [1/1] (1.55ns)   --->   "%icmp_ln9_25 = icmp eq i8 %add_ln8_24, 0" [fir_fixed.cpp:9]   --->   Operation 567 'icmp' 'icmp_ln9_25' <Predicate = (!tmp_88)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 568 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_25, label %102, label %104" [fir_fixed.cpp:9]   --->   Operation 568 'br' <Predicate = (!tmp_88)> <Delay = 0.00>
ST_27 : Operation 569 [1/1] (1.91ns)   --->   "%add_ln12_25 = add i8 %i_0_0, -26" [fir_fixed.cpp:12]   --->   Operation 569 'add' 'add_ln12_25' <Predicate = (!tmp_88 & !icmp_ln9_25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln12_24 = sext i8 %add_ln12_25 to i32" [fir_fixed.cpp:12]   --->   Operation 570 'sext' 'sext_ln12_24' <Predicate = (!tmp_88 & !icmp_ln9_25)> <Delay = 0.00>
ST_27 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln12_51 = zext i32 %sext_ln12_24 to i64" [fir_fixed.cpp:12]   --->   Operation 571 'zext' 'zext_ln12_51' <Predicate = (!tmp_88 & !icmp_ln9_25)> <Delay = 0.00>
ST_27 : Operation 572 [1/1] (0.00ns)   --->   "%regs_V_addr_25 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_51" [fir_fixed.cpp:12]   --->   Operation 572 'getelementptr' 'regs_V_addr_25' <Predicate = (!tmp_88 & !icmp_ln9_25)> <Delay = 0.00>
ST_27 : Operation 573 [2/2] (3.25ns)   --->   "%regs_V_load_25 = load i16* %regs_V_addr_25, align 2" [fir_fixed.cpp:12]   --->   Operation 573 'load' 'regs_V_load_25' <Predicate = (!tmp_88 & !icmp_ln9_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_27 : Operation 574 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 574 'store' <Predicate = (!tmp_88 & icmp_ln9_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_27 : Operation 575 [1/1] (0.00ns)   --->   "br label %101" [fir_fixed.cpp:10]   --->   Operation 575 'br' <Predicate = (!tmp_88 & icmp_ln9_25)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.50>
ST_28 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln12_50 = zext i32 %sext_ln8_24 to i64" [fir_fixed.cpp:12]   --->   Operation 576 'zext' 'zext_ln12_50' <Predicate = (!icmp_ln9_25)> <Delay = 0.00>
ST_28 : Operation 577 [1/2] (3.25ns)   --->   "%regs_V_load_25 = load i16* %regs_V_addr_25, align 2" [fir_fixed.cpp:12]   --->   Operation 577 'load' 'regs_V_load_25' <Predicate = (!icmp_ln9_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_28 : Operation 578 [1/1] (0.00ns)   --->   "%regs_V_addr_90 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_50" [fir_fixed.cpp:12]   --->   Operation 578 'getelementptr' 'regs_V_addr_90' <Predicate = (!icmp_ln9_25)> <Delay = 0.00>
ST_28 : Operation 579 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_25, i16* %regs_V_addr_90, align 2" [fir_fixed.cpp:12]   --->   Operation 579 'store' <Predicate = (!icmp_ln9_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_28 : Operation 580 [1/1] (0.00ns)   --->   "br label %101"   --->   Operation 580 'br' <Predicate = (!icmp_ln9_25)> <Delay = 0.00>
ST_28 : Operation 581 [1/1] (1.91ns)   --->   "%add_ln8_25 = add i8 %i_0_0, -26" [fir_fixed.cpp:8]   --->   Operation 581 'add' 'add_ln8_25' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln8_25 = sext i8 %add_ln8_25 to i32" [fir_fixed.cpp:8]   --->   Operation 582 'sext' 'sext_ln8_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_25, i32 7)" [fir_fixed.cpp:8]   --->   Operation 583 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 584 [1/1] (0.00ns)   --->   "br i1 %tmp_89, label %.preheader.preheader, label %107" [fir_fixed.cpp:8]   --->   Operation 584 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 585 [1/1] (1.55ns)   --->   "%icmp_ln9_26 = icmp eq i8 %add_ln8_25, 0" [fir_fixed.cpp:9]   --->   Operation 585 'icmp' 'icmp_ln9_26' <Predicate = (!tmp_89)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 586 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_26, label %106, label %108" [fir_fixed.cpp:9]   --->   Operation 586 'br' <Predicate = (!tmp_89)> <Delay = 0.00>
ST_28 : Operation 587 [1/1] (1.91ns)   --->   "%add_ln12_26 = add i8 %i_0_0, -27" [fir_fixed.cpp:12]   --->   Operation 587 'add' 'add_ln12_26' <Predicate = (!tmp_89 & !icmp_ln9_26)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln12_25 = sext i8 %add_ln12_26 to i32" [fir_fixed.cpp:12]   --->   Operation 588 'sext' 'sext_ln12_25' <Predicate = (!tmp_89 & !icmp_ln9_26)> <Delay = 0.00>
ST_28 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln12_53 = zext i32 %sext_ln12_25 to i64" [fir_fixed.cpp:12]   --->   Operation 589 'zext' 'zext_ln12_53' <Predicate = (!tmp_89 & !icmp_ln9_26)> <Delay = 0.00>
ST_28 : Operation 590 [1/1] (0.00ns)   --->   "%regs_V_addr_91 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_53" [fir_fixed.cpp:12]   --->   Operation 590 'getelementptr' 'regs_V_addr_91' <Predicate = (!tmp_89 & !icmp_ln9_26)> <Delay = 0.00>
ST_28 : Operation 591 [2/2] (3.25ns)   --->   "%regs_V_load_26 = load i16* %regs_V_addr_91, align 2" [fir_fixed.cpp:12]   --->   Operation 591 'load' 'regs_V_load_26' <Predicate = (!tmp_89 & !icmp_ln9_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_28 : Operation 592 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 592 'store' <Predicate = (!tmp_89 & icmp_ln9_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_28 : Operation 593 [1/1] (0.00ns)   --->   "br label %105" [fir_fixed.cpp:10]   --->   Operation 593 'br' <Predicate = (!tmp_89 & icmp_ln9_26)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 6.50>
ST_29 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln12_52 = zext i32 %sext_ln8_25 to i64" [fir_fixed.cpp:12]   --->   Operation 594 'zext' 'zext_ln12_52' <Predicate = (!icmp_ln9_26)> <Delay = 0.00>
ST_29 : Operation 595 [1/2] (3.25ns)   --->   "%regs_V_load_26 = load i16* %regs_V_addr_91, align 2" [fir_fixed.cpp:12]   --->   Operation 595 'load' 'regs_V_load_26' <Predicate = (!icmp_ln9_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_29 : Operation 596 [1/1] (0.00ns)   --->   "%regs_V_addr_92 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_52" [fir_fixed.cpp:12]   --->   Operation 596 'getelementptr' 'regs_V_addr_92' <Predicate = (!icmp_ln9_26)> <Delay = 0.00>
ST_29 : Operation 597 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_26, i16* %regs_V_addr_92, align 2" [fir_fixed.cpp:12]   --->   Operation 597 'store' <Predicate = (!icmp_ln9_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_29 : Operation 598 [1/1] (0.00ns)   --->   "br label %105"   --->   Operation 598 'br' <Predicate = (!icmp_ln9_26)> <Delay = 0.00>
ST_29 : Operation 599 [1/1] (1.91ns)   --->   "%add_ln8_26 = add i8 %i_0_0, -27" [fir_fixed.cpp:8]   --->   Operation 599 'add' 'add_ln8_26' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln8_26 = sext i8 %add_ln8_26 to i32" [fir_fixed.cpp:8]   --->   Operation 600 'sext' 'sext_ln8_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_26, i32 7)" [fir_fixed.cpp:8]   --->   Operation 601 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 602 [1/1] (0.00ns)   --->   "br i1 %tmp_90, label %.preheader.preheader, label %111" [fir_fixed.cpp:8]   --->   Operation 602 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 603 [1/1] (1.55ns)   --->   "%icmp_ln9_27 = icmp eq i8 %add_ln8_26, 0" [fir_fixed.cpp:9]   --->   Operation 603 'icmp' 'icmp_ln9_27' <Predicate = (!tmp_90)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 604 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_27, label %110, label %112" [fir_fixed.cpp:9]   --->   Operation 604 'br' <Predicate = (!tmp_90)> <Delay = 0.00>
ST_29 : Operation 605 [1/1] (1.91ns)   --->   "%add_ln12_27 = add i8 %i_0_0, -28" [fir_fixed.cpp:12]   --->   Operation 605 'add' 'add_ln12_27' <Predicate = (!tmp_90 & !icmp_ln9_27)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln12_26 = sext i8 %add_ln12_27 to i32" [fir_fixed.cpp:12]   --->   Operation 606 'sext' 'sext_ln12_26' <Predicate = (!tmp_90 & !icmp_ln9_27)> <Delay = 0.00>
ST_29 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln12_55 = zext i32 %sext_ln12_26 to i64" [fir_fixed.cpp:12]   --->   Operation 607 'zext' 'zext_ln12_55' <Predicate = (!tmp_90 & !icmp_ln9_27)> <Delay = 0.00>
ST_29 : Operation 608 [1/1] (0.00ns)   --->   "%regs_V_addr_27 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_55" [fir_fixed.cpp:12]   --->   Operation 608 'getelementptr' 'regs_V_addr_27' <Predicate = (!tmp_90 & !icmp_ln9_27)> <Delay = 0.00>
ST_29 : Operation 609 [2/2] (3.25ns)   --->   "%regs_V_load_27 = load i16* %regs_V_addr_27, align 2" [fir_fixed.cpp:12]   --->   Operation 609 'load' 'regs_V_load_27' <Predicate = (!tmp_90 & !icmp_ln9_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_29 : Operation 610 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 610 'store' <Predicate = (!tmp_90 & icmp_ln9_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_29 : Operation 611 [1/1] (0.00ns)   --->   "br label %109" [fir_fixed.cpp:10]   --->   Operation 611 'br' <Predicate = (!tmp_90 & icmp_ln9_27)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 6.50>
ST_30 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln12_54 = zext i32 %sext_ln8_26 to i64" [fir_fixed.cpp:12]   --->   Operation 612 'zext' 'zext_ln12_54' <Predicate = (!icmp_ln9_27)> <Delay = 0.00>
ST_30 : Operation 613 [1/2] (3.25ns)   --->   "%regs_V_load_27 = load i16* %regs_V_addr_27, align 2" [fir_fixed.cpp:12]   --->   Operation 613 'load' 'regs_V_load_27' <Predicate = (!icmp_ln9_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_30 : Operation 614 [1/1] (0.00ns)   --->   "%regs_V_addr_93 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_54" [fir_fixed.cpp:12]   --->   Operation 614 'getelementptr' 'regs_V_addr_93' <Predicate = (!icmp_ln9_27)> <Delay = 0.00>
ST_30 : Operation 615 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_27, i16* %regs_V_addr_93, align 2" [fir_fixed.cpp:12]   --->   Operation 615 'store' <Predicate = (!icmp_ln9_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_30 : Operation 616 [1/1] (0.00ns)   --->   "br label %109"   --->   Operation 616 'br' <Predicate = (!icmp_ln9_27)> <Delay = 0.00>
ST_30 : Operation 617 [1/1] (1.91ns)   --->   "%add_ln8_27 = add i8 %i_0_0, -28" [fir_fixed.cpp:8]   --->   Operation 617 'add' 'add_ln8_27' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln8_27 = sext i8 %add_ln8_27 to i32" [fir_fixed.cpp:8]   --->   Operation 618 'sext' 'sext_ln8_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_27, i32 7)" [fir_fixed.cpp:8]   --->   Operation 619 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 620 [1/1] (0.00ns)   --->   "br i1 %tmp_91, label %.preheader.preheader, label %115" [fir_fixed.cpp:8]   --->   Operation 620 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 621 [1/1] (1.55ns)   --->   "%icmp_ln9_28 = icmp eq i8 %add_ln8_27, 0" [fir_fixed.cpp:9]   --->   Operation 621 'icmp' 'icmp_ln9_28' <Predicate = (!tmp_91)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 622 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_28, label %114, label %116" [fir_fixed.cpp:9]   --->   Operation 622 'br' <Predicate = (!tmp_91)> <Delay = 0.00>
ST_30 : Operation 623 [1/1] (1.91ns)   --->   "%add_ln12_28 = add i8 %i_0_0, -29" [fir_fixed.cpp:12]   --->   Operation 623 'add' 'add_ln12_28' <Predicate = (!tmp_91 & !icmp_ln9_28)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln12_27 = sext i8 %add_ln12_28 to i32" [fir_fixed.cpp:12]   --->   Operation 624 'sext' 'sext_ln12_27' <Predicate = (!tmp_91 & !icmp_ln9_28)> <Delay = 0.00>
ST_30 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln12_57 = zext i32 %sext_ln12_27 to i64" [fir_fixed.cpp:12]   --->   Operation 625 'zext' 'zext_ln12_57' <Predicate = (!tmp_91 & !icmp_ln9_28)> <Delay = 0.00>
ST_30 : Operation 626 [1/1] (0.00ns)   --->   "%regs_V_addr_28 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_57" [fir_fixed.cpp:12]   --->   Operation 626 'getelementptr' 'regs_V_addr_28' <Predicate = (!tmp_91 & !icmp_ln9_28)> <Delay = 0.00>
ST_30 : Operation 627 [2/2] (3.25ns)   --->   "%regs_V_load_28 = load i16* %regs_V_addr_28, align 2" [fir_fixed.cpp:12]   --->   Operation 627 'load' 'regs_V_load_28' <Predicate = (!tmp_91 & !icmp_ln9_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_30 : Operation 628 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 628 'store' <Predicate = (!tmp_91 & icmp_ln9_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_30 : Operation 629 [1/1] (0.00ns)   --->   "br label %113" [fir_fixed.cpp:10]   --->   Operation 629 'br' <Predicate = (!tmp_91 & icmp_ln9_28)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 6.50>
ST_31 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln12_56 = zext i32 %sext_ln8_27 to i64" [fir_fixed.cpp:12]   --->   Operation 630 'zext' 'zext_ln12_56' <Predicate = (!icmp_ln9_28)> <Delay = 0.00>
ST_31 : Operation 631 [1/2] (3.25ns)   --->   "%regs_V_load_28 = load i16* %regs_V_addr_28, align 2" [fir_fixed.cpp:12]   --->   Operation 631 'load' 'regs_V_load_28' <Predicate = (!icmp_ln9_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_31 : Operation 632 [1/1] (0.00ns)   --->   "%regs_V_addr_94 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_56" [fir_fixed.cpp:12]   --->   Operation 632 'getelementptr' 'regs_V_addr_94' <Predicate = (!icmp_ln9_28)> <Delay = 0.00>
ST_31 : Operation 633 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_28, i16* %regs_V_addr_94, align 2" [fir_fixed.cpp:12]   --->   Operation 633 'store' <Predicate = (!icmp_ln9_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_31 : Operation 634 [1/1] (0.00ns)   --->   "br label %113"   --->   Operation 634 'br' <Predicate = (!icmp_ln9_28)> <Delay = 0.00>
ST_31 : Operation 635 [1/1] (1.91ns)   --->   "%add_ln8_28 = add i8 %i_0_0, -29" [fir_fixed.cpp:8]   --->   Operation 635 'add' 'add_ln8_28' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln8_28 = sext i8 %add_ln8_28 to i32" [fir_fixed.cpp:8]   --->   Operation 636 'sext' 'sext_ln8_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_28, i32 7)" [fir_fixed.cpp:8]   --->   Operation 637 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 638 [1/1] (0.00ns)   --->   "br i1 %tmp_92, label %.preheader.preheader, label %119" [fir_fixed.cpp:8]   --->   Operation 638 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 639 [1/1] (1.55ns)   --->   "%icmp_ln9_29 = icmp eq i8 %add_ln8_28, 0" [fir_fixed.cpp:9]   --->   Operation 639 'icmp' 'icmp_ln9_29' <Predicate = (!tmp_92)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 640 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_29, label %118, label %120" [fir_fixed.cpp:9]   --->   Operation 640 'br' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_31 : Operation 641 [1/1] (1.91ns)   --->   "%add_ln12_29 = add i8 %i_0_0, -30" [fir_fixed.cpp:12]   --->   Operation 641 'add' 'add_ln12_29' <Predicate = (!tmp_92 & !icmp_ln9_29)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln12_28 = sext i8 %add_ln12_29 to i32" [fir_fixed.cpp:12]   --->   Operation 642 'sext' 'sext_ln12_28' <Predicate = (!tmp_92 & !icmp_ln9_29)> <Delay = 0.00>
ST_31 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln12_59 = zext i32 %sext_ln12_28 to i64" [fir_fixed.cpp:12]   --->   Operation 643 'zext' 'zext_ln12_59' <Predicate = (!tmp_92 & !icmp_ln9_29)> <Delay = 0.00>
ST_31 : Operation 644 [1/1] (0.00ns)   --->   "%regs_V_addr_29 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_59" [fir_fixed.cpp:12]   --->   Operation 644 'getelementptr' 'regs_V_addr_29' <Predicate = (!tmp_92 & !icmp_ln9_29)> <Delay = 0.00>
ST_31 : Operation 645 [2/2] (3.25ns)   --->   "%regs_V_load_29 = load i16* %regs_V_addr_29, align 2" [fir_fixed.cpp:12]   --->   Operation 645 'load' 'regs_V_load_29' <Predicate = (!tmp_92 & !icmp_ln9_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_31 : Operation 646 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 646 'store' <Predicate = (!tmp_92 & icmp_ln9_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_31 : Operation 647 [1/1] (0.00ns)   --->   "br label %117" [fir_fixed.cpp:10]   --->   Operation 647 'br' <Predicate = (!tmp_92 & icmp_ln9_29)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.50>
ST_32 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln12_58 = zext i32 %sext_ln8_28 to i64" [fir_fixed.cpp:12]   --->   Operation 648 'zext' 'zext_ln12_58' <Predicate = (!icmp_ln9_29)> <Delay = 0.00>
ST_32 : Operation 649 [1/2] (3.25ns)   --->   "%regs_V_load_29 = load i16* %regs_V_addr_29, align 2" [fir_fixed.cpp:12]   --->   Operation 649 'load' 'regs_V_load_29' <Predicate = (!icmp_ln9_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_32 : Operation 650 [1/1] (0.00ns)   --->   "%regs_V_addr_95 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_58" [fir_fixed.cpp:12]   --->   Operation 650 'getelementptr' 'regs_V_addr_95' <Predicate = (!icmp_ln9_29)> <Delay = 0.00>
ST_32 : Operation 651 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_29, i16* %regs_V_addr_95, align 2" [fir_fixed.cpp:12]   --->   Operation 651 'store' <Predicate = (!icmp_ln9_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_32 : Operation 652 [1/1] (0.00ns)   --->   "br label %117"   --->   Operation 652 'br' <Predicate = (!icmp_ln9_29)> <Delay = 0.00>
ST_32 : Operation 653 [1/1] (1.91ns)   --->   "%add_ln8_29 = add i8 %i_0_0, -30" [fir_fixed.cpp:8]   --->   Operation 653 'add' 'add_ln8_29' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln8_29 = sext i8 %add_ln8_29 to i32" [fir_fixed.cpp:8]   --->   Operation 654 'sext' 'sext_ln8_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_29, i32 7)" [fir_fixed.cpp:8]   --->   Operation 655 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 656 [1/1] (0.00ns)   --->   "br i1 %tmp_93, label %.preheader.preheader, label %123" [fir_fixed.cpp:8]   --->   Operation 656 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 657 [1/1] (1.55ns)   --->   "%icmp_ln9_30 = icmp eq i8 %add_ln8_29, 0" [fir_fixed.cpp:9]   --->   Operation 657 'icmp' 'icmp_ln9_30' <Predicate = (!tmp_93)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 658 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_30, label %122, label %124" [fir_fixed.cpp:9]   --->   Operation 658 'br' <Predicate = (!tmp_93)> <Delay = 0.00>
ST_32 : Operation 659 [1/1] (1.91ns)   --->   "%add_ln12_30 = add i8 %i_0_0, -31" [fir_fixed.cpp:12]   --->   Operation 659 'add' 'add_ln12_30' <Predicate = (!tmp_93 & !icmp_ln9_30)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln12_29 = sext i8 %add_ln12_30 to i32" [fir_fixed.cpp:12]   --->   Operation 660 'sext' 'sext_ln12_29' <Predicate = (!tmp_93 & !icmp_ln9_30)> <Delay = 0.00>
ST_32 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln12_61 = zext i32 %sext_ln12_29 to i64" [fir_fixed.cpp:12]   --->   Operation 661 'zext' 'zext_ln12_61' <Predicate = (!tmp_93 & !icmp_ln9_30)> <Delay = 0.00>
ST_32 : Operation 662 [1/1] (0.00ns)   --->   "%regs_V_addr_30 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_61" [fir_fixed.cpp:12]   --->   Operation 662 'getelementptr' 'regs_V_addr_30' <Predicate = (!tmp_93 & !icmp_ln9_30)> <Delay = 0.00>
ST_32 : Operation 663 [2/2] (3.25ns)   --->   "%regs_V_load_30 = load i16* %regs_V_addr_30, align 2" [fir_fixed.cpp:12]   --->   Operation 663 'load' 'regs_V_load_30' <Predicate = (!tmp_93 & !icmp_ln9_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_32 : Operation 664 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 664 'store' <Predicate = (!tmp_93 & icmp_ln9_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_32 : Operation 665 [1/1] (0.00ns)   --->   "br label %121" [fir_fixed.cpp:10]   --->   Operation 665 'br' <Predicate = (!tmp_93 & icmp_ln9_30)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 6.50>
ST_33 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln12_60 = zext i32 %sext_ln8_29 to i64" [fir_fixed.cpp:12]   --->   Operation 666 'zext' 'zext_ln12_60' <Predicate = (!icmp_ln9_30)> <Delay = 0.00>
ST_33 : Operation 667 [1/2] (3.25ns)   --->   "%regs_V_load_30 = load i16* %regs_V_addr_30, align 2" [fir_fixed.cpp:12]   --->   Operation 667 'load' 'regs_V_load_30' <Predicate = (!icmp_ln9_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_33 : Operation 668 [1/1] (0.00ns)   --->   "%regs_V_addr_96 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_60" [fir_fixed.cpp:12]   --->   Operation 668 'getelementptr' 'regs_V_addr_96' <Predicate = (!icmp_ln9_30)> <Delay = 0.00>
ST_33 : Operation 669 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_30, i16* %regs_V_addr_96, align 2" [fir_fixed.cpp:12]   --->   Operation 669 'store' <Predicate = (!icmp_ln9_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_33 : Operation 670 [1/1] (0.00ns)   --->   "br label %121"   --->   Operation 670 'br' <Predicate = (!icmp_ln9_30)> <Delay = 0.00>
ST_33 : Operation 671 [1/1] (1.91ns)   --->   "%add_ln8_30 = add i8 %i_0_0, -31" [fir_fixed.cpp:8]   --->   Operation 671 'add' 'add_ln8_30' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln8_30 = sext i8 %add_ln8_30 to i32" [fir_fixed.cpp:8]   --->   Operation 672 'sext' 'sext_ln8_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_30, i32 7)" [fir_fixed.cpp:8]   --->   Operation 673 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 674 [1/1] (0.00ns)   --->   "br i1 %tmp_94, label %.preheader.preheader, label %127" [fir_fixed.cpp:8]   --->   Operation 674 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 675 [1/1] (1.55ns)   --->   "%icmp_ln9_31 = icmp eq i8 %add_ln8_30, 0" [fir_fixed.cpp:9]   --->   Operation 675 'icmp' 'icmp_ln9_31' <Predicate = (!tmp_94)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 676 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_31, label %126, label %128" [fir_fixed.cpp:9]   --->   Operation 676 'br' <Predicate = (!tmp_94)> <Delay = 0.00>
ST_33 : Operation 677 [1/1] (1.91ns)   --->   "%add_ln12_31 = add i8 %i_0_0, -32" [fir_fixed.cpp:12]   --->   Operation 677 'add' 'add_ln12_31' <Predicate = (!tmp_94 & !icmp_ln9_31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln12_30 = sext i8 %add_ln12_31 to i32" [fir_fixed.cpp:12]   --->   Operation 678 'sext' 'sext_ln12_30' <Predicate = (!tmp_94 & !icmp_ln9_31)> <Delay = 0.00>
ST_33 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln12_63 = zext i32 %sext_ln12_30 to i64" [fir_fixed.cpp:12]   --->   Operation 679 'zext' 'zext_ln12_63' <Predicate = (!tmp_94 & !icmp_ln9_31)> <Delay = 0.00>
ST_33 : Operation 680 [1/1] (0.00ns)   --->   "%regs_V_addr_31 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_63" [fir_fixed.cpp:12]   --->   Operation 680 'getelementptr' 'regs_V_addr_31' <Predicate = (!tmp_94 & !icmp_ln9_31)> <Delay = 0.00>
ST_33 : Operation 681 [2/2] (3.25ns)   --->   "%regs_V_load_31 = load i16* %regs_V_addr_31, align 2" [fir_fixed.cpp:12]   --->   Operation 681 'load' 'regs_V_load_31' <Predicate = (!tmp_94 & !icmp_ln9_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_33 : Operation 682 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 682 'store' <Predicate = (!tmp_94 & icmp_ln9_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_33 : Operation 683 [1/1] (0.00ns)   --->   "br label %125" [fir_fixed.cpp:10]   --->   Operation 683 'br' <Predicate = (!tmp_94 & icmp_ln9_31)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.50>
ST_34 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln12_62 = zext i32 %sext_ln8_30 to i64" [fir_fixed.cpp:12]   --->   Operation 684 'zext' 'zext_ln12_62' <Predicate = (!icmp_ln9_31)> <Delay = 0.00>
ST_34 : Operation 685 [1/2] (3.25ns)   --->   "%regs_V_load_31 = load i16* %regs_V_addr_31, align 2" [fir_fixed.cpp:12]   --->   Operation 685 'load' 'regs_V_load_31' <Predicate = (!icmp_ln9_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_34 : Operation 686 [1/1] (0.00ns)   --->   "%regs_V_addr_97 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_62" [fir_fixed.cpp:12]   --->   Operation 686 'getelementptr' 'regs_V_addr_97' <Predicate = (!icmp_ln9_31)> <Delay = 0.00>
ST_34 : Operation 687 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_31, i16* %regs_V_addr_97, align 2" [fir_fixed.cpp:12]   --->   Operation 687 'store' <Predicate = (!icmp_ln9_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_34 : Operation 688 [1/1] (0.00ns)   --->   "br label %125"   --->   Operation 688 'br' <Predicate = (!icmp_ln9_31)> <Delay = 0.00>
ST_34 : Operation 689 [1/1] (1.91ns)   --->   "%add_ln8_31 = add i8 %i_0_0, -32" [fir_fixed.cpp:8]   --->   Operation 689 'add' 'add_ln8_31' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln8_31 = sext i8 %add_ln8_31 to i32" [fir_fixed.cpp:8]   --->   Operation 690 'sext' 'sext_ln8_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_31, i32 7)" [fir_fixed.cpp:8]   --->   Operation 691 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 692 [1/1] (0.00ns)   --->   "br i1 %tmp_95, label %.preheader.preheader, label %131" [fir_fixed.cpp:8]   --->   Operation 692 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 693 [1/1] (1.55ns)   --->   "%icmp_ln9_32 = icmp eq i8 %add_ln8_31, 0" [fir_fixed.cpp:9]   --->   Operation 693 'icmp' 'icmp_ln9_32' <Predicate = (!tmp_95)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 694 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_32, label %130, label %132" [fir_fixed.cpp:9]   --->   Operation 694 'br' <Predicate = (!tmp_95)> <Delay = 0.00>
ST_34 : Operation 695 [1/1] (1.91ns)   --->   "%add_ln12_32 = add i8 %i_0_0, -33" [fir_fixed.cpp:12]   --->   Operation 695 'add' 'add_ln12_32' <Predicate = (!tmp_95 & !icmp_ln9_32)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln12_31 = sext i8 %add_ln12_32 to i32" [fir_fixed.cpp:12]   --->   Operation 696 'sext' 'sext_ln12_31' <Predicate = (!tmp_95 & !icmp_ln9_32)> <Delay = 0.00>
ST_34 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln12_65 = zext i32 %sext_ln12_31 to i64" [fir_fixed.cpp:12]   --->   Operation 697 'zext' 'zext_ln12_65' <Predicate = (!tmp_95 & !icmp_ln9_32)> <Delay = 0.00>
ST_34 : Operation 698 [1/1] (0.00ns)   --->   "%regs_V_addr_32 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_65" [fir_fixed.cpp:12]   --->   Operation 698 'getelementptr' 'regs_V_addr_32' <Predicate = (!tmp_95 & !icmp_ln9_32)> <Delay = 0.00>
ST_34 : Operation 699 [2/2] (3.25ns)   --->   "%regs_V_load_32 = load i16* %regs_V_addr_32, align 2" [fir_fixed.cpp:12]   --->   Operation 699 'load' 'regs_V_load_32' <Predicate = (!tmp_95 & !icmp_ln9_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_34 : Operation 700 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 700 'store' <Predicate = (!tmp_95 & icmp_ln9_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_34 : Operation 701 [1/1] (0.00ns)   --->   "br label %129" [fir_fixed.cpp:10]   --->   Operation 701 'br' <Predicate = (!tmp_95 & icmp_ln9_32)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 6.50>
ST_35 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln12_64 = zext i32 %sext_ln8_31 to i64" [fir_fixed.cpp:12]   --->   Operation 702 'zext' 'zext_ln12_64' <Predicate = (!icmp_ln9_32)> <Delay = 0.00>
ST_35 : Operation 703 [1/2] (3.25ns)   --->   "%regs_V_load_32 = load i16* %regs_V_addr_32, align 2" [fir_fixed.cpp:12]   --->   Operation 703 'load' 'regs_V_load_32' <Predicate = (!icmp_ln9_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_35 : Operation 704 [1/1] (0.00ns)   --->   "%regs_V_addr_98 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_64" [fir_fixed.cpp:12]   --->   Operation 704 'getelementptr' 'regs_V_addr_98' <Predicate = (!icmp_ln9_32)> <Delay = 0.00>
ST_35 : Operation 705 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_32, i16* %regs_V_addr_98, align 2" [fir_fixed.cpp:12]   --->   Operation 705 'store' <Predicate = (!icmp_ln9_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_35 : Operation 706 [1/1] (0.00ns)   --->   "br label %129"   --->   Operation 706 'br' <Predicate = (!icmp_ln9_32)> <Delay = 0.00>
ST_35 : Operation 707 [1/1] (1.91ns)   --->   "%add_ln8_32 = add i8 %i_0_0, -33" [fir_fixed.cpp:8]   --->   Operation 707 'add' 'add_ln8_32' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln8_32 = sext i8 %add_ln8_32 to i32" [fir_fixed.cpp:8]   --->   Operation 708 'sext' 'sext_ln8_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_32, i32 7)" [fir_fixed.cpp:8]   --->   Operation 709 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 710 [1/1] (0.00ns)   --->   "br i1 %tmp_96, label %.preheader.preheader, label %135" [fir_fixed.cpp:8]   --->   Operation 710 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 711 [1/1] (1.55ns)   --->   "%icmp_ln9_33 = icmp eq i8 %add_ln8_32, 0" [fir_fixed.cpp:9]   --->   Operation 711 'icmp' 'icmp_ln9_33' <Predicate = (!tmp_96)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 712 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_33, label %134, label %136" [fir_fixed.cpp:9]   --->   Operation 712 'br' <Predicate = (!tmp_96)> <Delay = 0.00>
ST_35 : Operation 713 [1/1] (1.91ns)   --->   "%add_ln12_33 = add i8 %i_0_0, -34" [fir_fixed.cpp:12]   --->   Operation 713 'add' 'add_ln12_33' <Predicate = (!tmp_96 & !icmp_ln9_33)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln12_32 = sext i8 %add_ln12_33 to i32" [fir_fixed.cpp:12]   --->   Operation 714 'sext' 'sext_ln12_32' <Predicate = (!tmp_96 & !icmp_ln9_33)> <Delay = 0.00>
ST_35 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln12_67 = zext i32 %sext_ln12_32 to i64" [fir_fixed.cpp:12]   --->   Operation 715 'zext' 'zext_ln12_67' <Predicate = (!tmp_96 & !icmp_ln9_33)> <Delay = 0.00>
ST_35 : Operation 716 [1/1] (0.00ns)   --->   "%regs_V_addr_33 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_67" [fir_fixed.cpp:12]   --->   Operation 716 'getelementptr' 'regs_V_addr_33' <Predicate = (!tmp_96 & !icmp_ln9_33)> <Delay = 0.00>
ST_35 : Operation 717 [2/2] (3.25ns)   --->   "%regs_V_load_33 = load i16* %regs_V_addr_33, align 2" [fir_fixed.cpp:12]   --->   Operation 717 'load' 'regs_V_load_33' <Predicate = (!tmp_96 & !icmp_ln9_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_35 : Operation 718 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 718 'store' <Predicate = (!tmp_96 & icmp_ln9_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_35 : Operation 719 [1/1] (0.00ns)   --->   "br label %133" [fir_fixed.cpp:10]   --->   Operation 719 'br' <Predicate = (!tmp_96 & icmp_ln9_33)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 6.50>
ST_36 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln12_66 = zext i32 %sext_ln8_32 to i64" [fir_fixed.cpp:12]   --->   Operation 720 'zext' 'zext_ln12_66' <Predicate = (!icmp_ln9_33)> <Delay = 0.00>
ST_36 : Operation 721 [1/2] (3.25ns)   --->   "%regs_V_load_33 = load i16* %regs_V_addr_33, align 2" [fir_fixed.cpp:12]   --->   Operation 721 'load' 'regs_V_load_33' <Predicate = (!icmp_ln9_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_36 : Operation 722 [1/1] (0.00ns)   --->   "%regs_V_addr_99 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_66" [fir_fixed.cpp:12]   --->   Operation 722 'getelementptr' 'regs_V_addr_99' <Predicate = (!icmp_ln9_33)> <Delay = 0.00>
ST_36 : Operation 723 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_33, i16* %regs_V_addr_99, align 2" [fir_fixed.cpp:12]   --->   Operation 723 'store' <Predicate = (!icmp_ln9_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_36 : Operation 724 [1/1] (0.00ns)   --->   "br label %133"   --->   Operation 724 'br' <Predicate = (!icmp_ln9_33)> <Delay = 0.00>
ST_36 : Operation 725 [1/1] (1.91ns)   --->   "%add_ln8_33 = add i8 %i_0_0, -34" [fir_fixed.cpp:8]   --->   Operation 725 'add' 'add_ln8_33' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln8_33 = sext i8 %add_ln8_33 to i32" [fir_fixed.cpp:8]   --->   Operation 726 'sext' 'sext_ln8_33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_33, i32 7)" [fir_fixed.cpp:8]   --->   Operation 727 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 728 [1/1] (0.00ns)   --->   "br i1 %tmp_97, label %.preheader.preheader, label %139" [fir_fixed.cpp:8]   --->   Operation 728 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 729 [1/1] (1.55ns)   --->   "%icmp_ln9_34 = icmp eq i8 %add_ln8_33, 0" [fir_fixed.cpp:9]   --->   Operation 729 'icmp' 'icmp_ln9_34' <Predicate = (!tmp_97)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 730 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_34, label %138, label %140" [fir_fixed.cpp:9]   --->   Operation 730 'br' <Predicate = (!tmp_97)> <Delay = 0.00>
ST_36 : Operation 731 [1/1] (1.91ns)   --->   "%add_ln12_34 = add i8 %i_0_0, -35" [fir_fixed.cpp:12]   --->   Operation 731 'add' 'add_ln12_34' <Predicate = (!tmp_97 & !icmp_ln9_34)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln12_33 = sext i8 %add_ln12_34 to i32" [fir_fixed.cpp:12]   --->   Operation 732 'sext' 'sext_ln12_33' <Predicate = (!tmp_97 & !icmp_ln9_34)> <Delay = 0.00>
ST_36 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln12_69 = zext i32 %sext_ln12_33 to i64" [fir_fixed.cpp:12]   --->   Operation 733 'zext' 'zext_ln12_69' <Predicate = (!tmp_97 & !icmp_ln9_34)> <Delay = 0.00>
ST_36 : Operation 734 [1/1] (0.00ns)   --->   "%regs_V_addr_34 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_69" [fir_fixed.cpp:12]   --->   Operation 734 'getelementptr' 'regs_V_addr_34' <Predicate = (!tmp_97 & !icmp_ln9_34)> <Delay = 0.00>
ST_36 : Operation 735 [2/2] (3.25ns)   --->   "%regs_V_load_34 = load i16* %regs_V_addr_34, align 2" [fir_fixed.cpp:12]   --->   Operation 735 'load' 'regs_V_load_34' <Predicate = (!tmp_97 & !icmp_ln9_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 37 <SV = 36> <Delay = 6.50>
ST_37 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln12_68 = zext i32 %sext_ln8_33 to i64" [fir_fixed.cpp:12]   --->   Operation 736 'zext' 'zext_ln12_68' <Predicate = (!icmp_ln9_34)> <Delay = 0.00>
ST_37 : Operation 737 [1/2] (3.25ns)   --->   "%regs_V_load_34 = load i16* %regs_V_addr_34, align 2" [fir_fixed.cpp:12]   --->   Operation 737 'load' 'regs_V_load_34' <Predicate = (!icmp_ln9_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_37 : Operation 738 [1/1] (0.00ns)   --->   "%regs_V_addr_100 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_68" [fir_fixed.cpp:12]   --->   Operation 738 'getelementptr' 'regs_V_addr_100' <Predicate = (!icmp_ln9_34)> <Delay = 0.00>
ST_37 : Operation 739 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_34, i16* %regs_V_addr_100, align 2" [fir_fixed.cpp:12]   --->   Operation 739 'store' <Predicate = (!icmp_ln9_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_37 : Operation 740 [1/1] (0.00ns)   --->   "br label %137"   --->   Operation 740 'br' <Predicate = (!icmp_ln9_34)> <Delay = 0.00>
ST_37 : Operation 741 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 741 'store' <Predicate = (icmp_ln9_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_37 : Operation 742 [1/1] (0.00ns)   --->   "br label %137" [fir_fixed.cpp:10]   --->   Operation 742 'br' <Predicate = (icmp_ln9_34)> <Delay = 0.00>
ST_37 : Operation 743 [1/1] (1.91ns)   --->   "%add_ln8_34 = add i8 %i_0_0, -35" [fir_fixed.cpp:8]   --->   Operation 743 'add' 'add_ln8_34' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln8_34 = sext i8 %add_ln8_34 to i32" [fir_fixed.cpp:8]   --->   Operation 744 'sext' 'sext_ln8_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln8_34, i32 7)" [fir_fixed.cpp:8]   --->   Operation 745 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 746 [1/1] (0.00ns)   --->   "br i1 %tmp_98, label %.preheader.preheader, label %143" [fir_fixed.cpp:8]   --->   Operation 746 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 747 [1/1] (1.55ns)   --->   "%icmp_ln9_35 = icmp eq i8 %add_ln8_34, 0" [fir_fixed.cpp:9]   --->   Operation 747 'icmp' 'icmp_ln9_35' <Predicate = (!tmp_98)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 748 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_35, label %142, label %144" [fir_fixed.cpp:9]   --->   Operation 748 'br' <Predicate = (!tmp_98)> <Delay = 0.00>
ST_37 : Operation 749 [1/1] (1.91ns)   --->   "%add_ln12_35 = add i8 %i_0_0, -36" [fir_fixed.cpp:12]   --->   Operation 749 'add' 'add_ln12_35' <Predicate = (!tmp_98 & !icmp_ln9_35)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln12_34 = sext i8 %add_ln12_35 to i32" [fir_fixed.cpp:12]   --->   Operation 750 'sext' 'sext_ln12_34' <Predicate = (!tmp_98 & !icmp_ln9_35)> <Delay = 0.00>
ST_37 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln12_71 = zext i32 %sext_ln12_34 to i64" [fir_fixed.cpp:12]   --->   Operation 751 'zext' 'zext_ln12_71' <Predicate = (!tmp_98 & !icmp_ln9_35)> <Delay = 0.00>
ST_37 : Operation 752 [1/1] (0.00ns)   --->   "%regs_V_addr_35 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_71" [fir_fixed.cpp:12]   --->   Operation 752 'getelementptr' 'regs_V_addr_35' <Predicate = (!tmp_98 & !icmp_ln9_35)> <Delay = 0.00>
ST_37 : Operation 753 [2/2] (3.25ns)   --->   "%regs_V_load_35 = load i16* %regs_V_addr_35, align 2" [fir_fixed.cpp:12]   --->   Operation 753 'load' 'regs_V_load_35' <Predicate = (!tmp_98 & !icmp_ln9_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 38 <SV = 37> <Delay = 6.50>
ST_38 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln12_70 = zext i32 %sext_ln8_34 to i64" [fir_fixed.cpp:12]   --->   Operation 754 'zext' 'zext_ln12_70' <Predicate = (!icmp_ln9_35)> <Delay = 0.00>
ST_38 : Operation 755 [1/2] (3.25ns)   --->   "%regs_V_load_35 = load i16* %regs_V_addr_35, align 2" [fir_fixed.cpp:12]   --->   Operation 755 'load' 'regs_V_load_35' <Predicate = (!icmp_ln9_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_38 : Operation 756 [1/1] (0.00ns)   --->   "%regs_V_addr_101 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_70" [fir_fixed.cpp:12]   --->   Operation 756 'getelementptr' 'regs_V_addr_101' <Predicate = (!icmp_ln9_35)> <Delay = 0.00>
ST_38 : Operation 757 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_35, i16* %regs_V_addr_101, align 2" [fir_fixed.cpp:12]   --->   Operation 757 'store' <Predicate = (!icmp_ln9_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_38 : Operation 758 [1/1] (0.00ns)   --->   "br label %141"   --->   Operation 758 'br' <Predicate = (!icmp_ln9_35)> <Delay = 0.00>
ST_38 : Operation 759 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 759 'store' <Predicate = (icmp_ln9_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_38 : Operation 760 [1/1] (0.00ns)   --->   "br label %141" [fir_fixed.cpp:10]   --->   Operation 760 'br' <Predicate = (icmp_ln9_35)> <Delay = 0.00>
ST_38 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i8 %i_0_0 to i7" [fir_fixed.cpp:8]   --->   Operation 761 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 762 [1/1] (1.91ns)   --->   "%add_ln8_35 = add i8 -36, %i_0_0" [fir_fixed.cpp:8]   --->   Operation 762 'add' 'add_ln8_35' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln8_35 = sext i8 %add_ln8_35 to i32" [fir_fixed.cpp:8]   --->   Operation 763 'sext' 'sext_ln8_35' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 764 [1/1] (1.87ns)   --->   "%add_ln8_36 = add i7 -36, %trunc_ln8" [fir_fixed.cpp:8]   --->   Operation 764 'add' 'add_ln8_36' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_36, i32 6)" [fir_fixed.cpp:8]   --->   Operation 765 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 766 [1/1] (0.00ns)   --->   "br i1 %tmp_99, label %.preheader.preheader, label %145" [fir_fixed.cpp:8]   --->   Operation 766 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 767 [1/1] (1.91ns)   --->   "%add_ln12_36 = add i8 %i_0_0, -37" [fir_fixed.cpp:12]   --->   Operation 767 'add' 'add_ln12_36' <Predicate = (!tmp_99)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln12_35 = sext i8 %add_ln12_36 to i32" [fir_fixed.cpp:12]   --->   Operation 768 'sext' 'sext_ln12_35' <Predicate = (!tmp_99)> <Delay = 0.00>
ST_38 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln12_73 = zext i32 %sext_ln12_35 to i64" [fir_fixed.cpp:12]   --->   Operation 769 'zext' 'zext_ln12_73' <Predicate = (!tmp_99)> <Delay = 0.00>
ST_38 : Operation 770 [1/1] (0.00ns)   --->   "%regs_V_addr_36 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_73" [fir_fixed.cpp:12]   --->   Operation 770 'getelementptr' 'regs_V_addr_36' <Predicate = (!tmp_99)> <Delay = 0.00>
ST_38 : Operation 771 [2/2] (3.25ns)   --->   "%regs_V_load_36 = load i16* %regs_V_addr_36, align 2" [fir_fixed.cpp:12]   --->   Operation 771 'load' 'regs_V_load_36' <Predicate = (!tmp_99)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 39 <SV = 38> <Delay = 6.50>
ST_39 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln12_72 = zext i32 %sext_ln8_35 to i64" [fir_fixed.cpp:12]   --->   Operation 772 'zext' 'zext_ln12_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 773 [1/2] (3.25ns)   --->   "%regs_V_load_36 = load i16* %regs_V_addr_36, align 2" [fir_fixed.cpp:12]   --->   Operation 773 'load' 'regs_V_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_39 : Operation 774 [1/1] (0.00ns)   --->   "%regs_V_addr_102 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_72" [fir_fixed.cpp:12]   --->   Operation 774 'getelementptr' 'regs_V_addr_102' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 775 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_36, i16* %regs_V_addr_102, align 2" [fir_fixed.cpp:12]   --->   Operation 775 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_39 : Operation 776 [1/1] (1.87ns)   --->   "%add_ln8_37 = add i7 %trunc_ln8, -37" [fir_fixed.cpp:8]   --->   Operation 776 'add' 'add_ln8_37' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_37, i32 6)" [fir_fixed.cpp:8]   --->   Operation 777 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 778 [1/1] (0.00ns)   --->   "br i1 %tmp_100, label %.preheader.preheader, label %146" [fir_fixed.cpp:8]   --->   Operation 778 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 779 [1/1] (1.91ns)   --->   "%add_ln12_37 = add i8 %i_0_0, -38" [fir_fixed.cpp:12]   --->   Operation 779 'add' 'add_ln12_37' <Predicate = (!tmp_100)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln12_36 = sext i8 %add_ln12_37 to i32" [fir_fixed.cpp:12]   --->   Operation 780 'sext' 'sext_ln12_36' <Predicate = (!tmp_100)> <Delay = 0.00>
ST_39 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln12_74 = zext i32 %sext_ln12_36 to i64" [fir_fixed.cpp:12]   --->   Operation 781 'zext' 'zext_ln12_74' <Predicate = (!tmp_100)> <Delay = 0.00>
ST_39 : Operation 782 [1/1] (0.00ns)   --->   "%regs_V_addr_37 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_74" [fir_fixed.cpp:12]   --->   Operation 782 'getelementptr' 'regs_V_addr_37' <Predicate = (!tmp_100)> <Delay = 0.00>
ST_39 : Operation 783 [2/2] (3.25ns)   --->   "%regs_V_load_37 = load i16* %regs_V_addr_37, align 2" [fir_fixed.cpp:12]   --->   Operation 783 'load' 'regs_V_load_37' <Predicate = (!tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 40 <SV = 39> <Delay = 6.50>
ST_40 : Operation 784 [1/2] (3.25ns)   --->   "%regs_V_load_37 = load i16* %regs_V_addr_37, align 2" [fir_fixed.cpp:12]   --->   Operation 784 'load' 'regs_V_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_40 : Operation 785 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_37, i16* %regs_V_addr_36, align 2" [fir_fixed.cpp:12]   --->   Operation 785 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_40 : Operation 786 [1/1] (1.87ns)   --->   "%add_ln8_38 = add i7 %trunc_ln8, -38" [fir_fixed.cpp:8]   --->   Operation 786 'add' 'add_ln8_38' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_38, i32 6)" [fir_fixed.cpp:8]   --->   Operation 787 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 788 [1/1] (0.00ns)   --->   "br i1 %tmp_101, label %.preheader.preheader, label %147" [fir_fixed.cpp:8]   --->   Operation 788 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 789 [1/1] (1.91ns)   --->   "%add_ln12_38 = add i8 %i_0_0, -39" [fir_fixed.cpp:12]   --->   Operation 789 'add' 'add_ln12_38' <Predicate = (!tmp_101)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln12_37 = sext i8 %add_ln12_38 to i32" [fir_fixed.cpp:12]   --->   Operation 790 'sext' 'sext_ln12_37' <Predicate = (!tmp_101)> <Delay = 0.00>
ST_40 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln12_75 = zext i32 %sext_ln12_37 to i64" [fir_fixed.cpp:12]   --->   Operation 791 'zext' 'zext_ln12_75' <Predicate = (!tmp_101)> <Delay = 0.00>
ST_40 : Operation 792 [1/1] (0.00ns)   --->   "%regs_V_addr_38 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_75" [fir_fixed.cpp:12]   --->   Operation 792 'getelementptr' 'regs_V_addr_38' <Predicate = (!tmp_101)> <Delay = 0.00>
ST_40 : Operation 793 [2/2] (3.25ns)   --->   "%regs_V_load_38 = load i16* %regs_V_addr_38, align 2" [fir_fixed.cpp:12]   --->   Operation 793 'load' 'regs_V_load_38' <Predicate = (!tmp_101)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 41 <SV = 40> <Delay = 6.50>
ST_41 : Operation 794 [1/2] (3.25ns)   --->   "%regs_V_load_38 = load i16* %regs_V_addr_38, align 2" [fir_fixed.cpp:12]   --->   Operation 794 'load' 'regs_V_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_41 : Operation 795 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_38, i16* %regs_V_addr_37, align 2" [fir_fixed.cpp:12]   --->   Operation 795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_41 : Operation 796 [1/1] (1.87ns)   --->   "%add_ln8_39 = add i7 %trunc_ln8, -39" [fir_fixed.cpp:8]   --->   Operation 796 'add' 'add_ln8_39' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_39, i32 6)" [fir_fixed.cpp:8]   --->   Operation 797 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 798 [1/1] (0.00ns)   --->   "br i1 %tmp_102, label %.preheader.preheader, label %148" [fir_fixed.cpp:8]   --->   Operation 798 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 799 [1/1] (1.91ns)   --->   "%add_ln12_39 = add i8 %i_0_0, -40" [fir_fixed.cpp:12]   --->   Operation 799 'add' 'add_ln12_39' <Predicate = (!tmp_102)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln12_38 = sext i8 %add_ln12_39 to i32" [fir_fixed.cpp:12]   --->   Operation 800 'sext' 'sext_ln12_38' <Predicate = (!tmp_102)> <Delay = 0.00>
ST_41 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln12_76 = zext i32 %sext_ln12_38 to i64" [fir_fixed.cpp:12]   --->   Operation 801 'zext' 'zext_ln12_76' <Predicate = (!tmp_102)> <Delay = 0.00>
ST_41 : Operation 802 [1/1] (0.00ns)   --->   "%regs_V_addr_39 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_76" [fir_fixed.cpp:12]   --->   Operation 802 'getelementptr' 'regs_V_addr_39' <Predicate = (!tmp_102)> <Delay = 0.00>
ST_41 : Operation 803 [2/2] (3.25ns)   --->   "%regs_V_load_39 = load i16* %regs_V_addr_39, align 2" [fir_fixed.cpp:12]   --->   Operation 803 'load' 'regs_V_load_39' <Predicate = (!tmp_102)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 42 <SV = 41> <Delay = 6.50>
ST_42 : Operation 804 [1/2] (3.25ns)   --->   "%regs_V_load_39 = load i16* %regs_V_addr_39, align 2" [fir_fixed.cpp:12]   --->   Operation 804 'load' 'regs_V_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_42 : Operation 805 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_39, i16* %regs_V_addr_38, align 2" [fir_fixed.cpp:12]   --->   Operation 805 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_42 : Operation 806 [1/1] (1.87ns)   --->   "%add_ln8_40 = add i7 %trunc_ln8, -40" [fir_fixed.cpp:8]   --->   Operation 806 'add' 'add_ln8_40' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_40, i32 6)" [fir_fixed.cpp:8]   --->   Operation 807 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 808 [1/1] (0.00ns)   --->   "br i1 %tmp_103, label %.preheader.preheader, label %149" [fir_fixed.cpp:8]   --->   Operation 808 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 809 [1/1] (1.91ns)   --->   "%add_ln12_40 = add i8 %i_0_0, -41" [fir_fixed.cpp:12]   --->   Operation 809 'add' 'add_ln12_40' <Predicate = (!tmp_103)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln12_39 = sext i8 %add_ln12_40 to i32" [fir_fixed.cpp:12]   --->   Operation 810 'sext' 'sext_ln12_39' <Predicate = (!tmp_103)> <Delay = 0.00>
ST_42 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln12_77 = zext i32 %sext_ln12_39 to i64" [fir_fixed.cpp:12]   --->   Operation 811 'zext' 'zext_ln12_77' <Predicate = (!tmp_103)> <Delay = 0.00>
ST_42 : Operation 812 [1/1] (0.00ns)   --->   "%regs_V_addr_40 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_77" [fir_fixed.cpp:12]   --->   Operation 812 'getelementptr' 'regs_V_addr_40' <Predicate = (!tmp_103)> <Delay = 0.00>
ST_42 : Operation 813 [2/2] (3.25ns)   --->   "%regs_V_load_40 = load i16* %regs_V_addr_40, align 2" [fir_fixed.cpp:12]   --->   Operation 813 'load' 'regs_V_load_40' <Predicate = (!tmp_103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 43 <SV = 42> <Delay = 6.50>
ST_43 : Operation 814 [1/2] (3.25ns)   --->   "%regs_V_load_40 = load i16* %regs_V_addr_40, align 2" [fir_fixed.cpp:12]   --->   Operation 814 'load' 'regs_V_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_43 : Operation 815 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_40, i16* %regs_V_addr_39, align 2" [fir_fixed.cpp:12]   --->   Operation 815 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_43 : Operation 816 [1/1] (1.87ns)   --->   "%add_ln8_41 = add i7 %trunc_ln8, -41" [fir_fixed.cpp:8]   --->   Operation 816 'add' 'add_ln8_41' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_41, i32 6)" [fir_fixed.cpp:8]   --->   Operation 817 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 818 [1/1] (0.00ns)   --->   "br i1 %tmp_104, label %.preheader.preheader, label %150" [fir_fixed.cpp:8]   --->   Operation 818 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 819 [1/1] (1.91ns)   --->   "%add_ln12_41 = add i8 %i_0_0, -42" [fir_fixed.cpp:12]   --->   Operation 819 'add' 'add_ln12_41' <Predicate = (!tmp_104)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln12_40 = sext i8 %add_ln12_41 to i32" [fir_fixed.cpp:12]   --->   Operation 820 'sext' 'sext_ln12_40' <Predicate = (!tmp_104)> <Delay = 0.00>
ST_43 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln12_78 = zext i32 %sext_ln12_40 to i64" [fir_fixed.cpp:12]   --->   Operation 821 'zext' 'zext_ln12_78' <Predicate = (!tmp_104)> <Delay = 0.00>
ST_43 : Operation 822 [1/1] (0.00ns)   --->   "%regs_V_addr_41 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_78" [fir_fixed.cpp:12]   --->   Operation 822 'getelementptr' 'regs_V_addr_41' <Predicate = (!tmp_104)> <Delay = 0.00>
ST_43 : Operation 823 [2/2] (3.25ns)   --->   "%regs_V_load_41 = load i16* %regs_V_addr_41, align 2" [fir_fixed.cpp:12]   --->   Operation 823 'load' 'regs_V_load_41' <Predicate = (!tmp_104)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 44 <SV = 43> <Delay = 6.50>
ST_44 : Operation 824 [1/2] (3.25ns)   --->   "%regs_V_load_41 = load i16* %regs_V_addr_41, align 2" [fir_fixed.cpp:12]   --->   Operation 824 'load' 'regs_V_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_44 : Operation 825 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_41, i16* %regs_V_addr_40, align 2" [fir_fixed.cpp:12]   --->   Operation 825 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_44 : Operation 826 [1/1] (1.87ns)   --->   "%add_ln8_42 = add i7 %trunc_ln8, -42" [fir_fixed.cpp:8]   --->   Operation 826 'add' 'add_ln8_42' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_42, i32 6)" [fir_fixed.cpp:8]   --->   Operation 827 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 828 [1/1] (0.00ns)   --->   "br i1 %tmp_105, label %.preheader.preheader, label %151" [fir_fixed.cpp:8]   --->   Operation 828 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 829 [1/1] (1.91ns)   --->   "%add_ln12_42 = add i8 %i_0_0, -43" [fir_fixed.cpp:12]   --->   Operation 829 'add' 'add_ln12_42' <Predicate = (!tmp_105)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln12_41 = sext i8 %add_ln12_42 to i32" [fir_fixed.cpp:12]   --->   Operation 830 'sext' 'sext_ln12_41' <Predicate = (!tmp_105)> <Delay = 0.00>
ST_44 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln12_79 = zext i32 %sext_ln12_41 to i64" [fir_fixed.cpp:12]   --->   Operation 831 'zext' 'zext_ln12_79' <Predicate = (!tmp_105)> <Delay = 0.00>
ST_44 : Operation 832 [1/1] (0.00ns)   --->   "%regs_V_addr_42 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_79" [fir_fixed.cpp:12]   --->   Operation 832 'getelementptr' 'regs_V_addr_42' <Predicate = (!tmp_105)> <Delay = 0.00>
ST_44 : Operation 833 [2/2] (3.25ns)   --->   "%regs_V_load_42 = load i16* %regs_V_addr_42, align 2" [fir_fixed.cpp:12]   --->   Operation 833 'load' 'regs_V_load_42' <Predicate = (!tmp_105)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 45 <SV = 44> <Delay = 6.50>
ST_45 : Operation 834 [1/2] (3.25ns)   --->   "%regs_V_load_42 = load i16* %regs_V_addr_42, align 2" [fir_fixed.cpp:12]   --->   Operation 834 'load' 'regs_V_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_45 : Operation 835 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_42, i16* %regs_V_addr_41, align 2" [fir_fixed.cpp:12]   --->   Operation 835 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_45 : Operation 836 [1/1] (1.87ns)   --->   "%add_ln8_43 = add i7 %trunc_ln8, -43" [fir_fixed.cpp:8]   --->   Operation 836 'add' 'add_ln8_43' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_43, i32 6)" [fir_fixed.cpp:8]   --->   Operation 837 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 838 [1/1] (0.00ns)   --->   "br i1 %tmp_106, label %.preheader.preheader, label %152" [fir_fixed.cpp:8]   --->   Operation 838 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 839 [1/1] (1.91ns)   --->   "%add_ln12_43 = add i8 %i_0_0, -44" [fir_fixed.cpp:12]   --->   Operation 839 'add' 'add_ln12_43' <Predicate = (!tmp_106)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln12_42 = sext i8 %add_ln12_43 to i32" [fir_fixed.cpp:12]   --->   Operation 840 'sext' 'sext_ln12_42' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_45 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln12_80 = zext i32 %sext_ln12_42 to i64" [fir_fixed.cpp:12]   --->   Operation 841 'zext' 'zext_ln12_80' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_45 : Operation 842 [1/1] (0.00ns)   --->   "%regs_V_addr_43 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_80" [fir_fixed.cpp:12]   --->   Operation 842 'getelementptr' 'regs_V_addr_43' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_45 : Operation 843 [2/2] (3.25ns)   --->   "%regs_V_load_43 = load i16* %regs_V_addr_43, align 2" [fir_fixed.cpp:12]   --->   Operation 843 'load' 'regs_V_load_43' <Predicate = (!tmp_106)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 46 <SV = 45> <Delay = 6.50>
ST_46 : Operation 844 [1/2] (3.25ns)   --->   "%regs_V_load_43 = load i16* %regs_V_addr_43, align 2" [fir_fixed.cpp:12]   --->   Operation 844 'load' 'regs_V_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_46 : Operation 845 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_43, i16* %regs_V_addr_42, align 2" [fir_fixed.cpp:12]   --->   Operation 845 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_46 : Operation 846 [1/1] (1.87ns)   --->   "%add_ln8_44 = add i7 %trunc_ln8, -44" [fir_fixed.cpp:8]   --->   Operation 846 'add' 'add_ln8_44' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_44, i32 6)" [fir_fixed.cpp:8]   --->   Operation 847 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 848 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %.preheader.preheader, label %153" [fir_fixed.cpp:8]   --->   Operation 848 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 849 [1/1] (1.91ns)   --->   "%add_ln12_44 = add i8 %i_0_0, -45" [fir_fixed.cpp:12]   --->   Operation 849 'add' 'add_ln12_44' <Predicate = (!tmp_107)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln12_43 = sext i8 %add_ln12_44 to i32" [fir_fixed.cpp:12]   --->   Operation 850 'sext' 'sext_ln12_43' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_46 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln12_81 = zext i32 %sext_ln12_43 to i64" [fir_fixed.cpp:12]   --->   Operation 851 'zext' 'zext_ln12_81' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_46 : Operation 852 [1/1] (0.00ns)   --->   "%regs_V_addr_44 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_81" [fir_fixed.cpp:12]   --->   Operation 852 'getelementptr' 'regs_V_addr_44' <Predicate = (!tmp_107)> <Delay = 0.00>
ST_46 : Operation 853 [2/2] (3.25ns)   --->   "%regs_V_load_44 = load i16* %regs_V_addr_44, align 2" [fir_fixed.cpp:12]   --->   Operation 853 'load' 'regs_V_load_44' <Predicate = (!tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 47 <SV = 46> <Delay = 6.50>
ST_47 : Operation 854 [1/2] (3.25ns)   --->   "%regs_V_load_44 = load i16* %regs_V_addr_44, align 2" [fir_fixed.cpp:12]   --->   Operation 854 'load' 'regs_V_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_47 : Operation 855 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_44, i16* %regs_V_addr_43, align 2" [fir_fixed.cpp:12]   --->   Operation 855 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_47 : Operation 856 [1/1] (1.87ns)   --->   "%add_ln8_45 = add i7 %trunc_ln8, -45" [fir_fixed.cpp:8]   --->   Operation 856 'add' 'add_ln8_45' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_45, i32 6)" [fir_fixed.cpp:8]   --->   Operation 857 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 858 [1/1] (0.00ns)   --->   "br i1 %tmp_108, label %.preheader.preheader, label %154" [fir_fixed.cpp:8]   --->   Operation 858 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 859 [1/1] (1.91ns)   --->   "%add_ln12_45 = add i8 %i_0_0, -46" [fir_fixed.cpp:12]   --->   Operation 859 'add' 'add_ln12_45' <Predicate = (!tmp_108)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln12_44 = sext i8 %add_ln12_45 to i32" [fir_fixed.cpp:12]   --->   Operation 860 'sext' 'sext_ln12_44' <Predicate = (!tmp_108)> <Delay = 0.00>
ST_47 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln12_82 = zext i32 %sext_ln12_44 to i64" [fir_fixed.cpp:12]   --->   Operation 861 'zext' 'zext_ln12_82' <Predicate = (!tmp_108)> <Delay = 0.00>
ST_47 : Operation 862 [1/1] (0.00ns)   --->   "%regs_V_addr_45 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_82" [fir_fixed.cpp:12]   --->   Operation 862 'getelementptr' 'regs_V_addr_45' <Predicate = (!tmp_108)> <Delay = 0.00>
ST_47 : Operation 863 [2/2] (3.25ns)   --->   "%regs_V_load_45 = load i16* %regs_V_addr_45, align 2" [fir_fixed.cpp:12]   --->   Operation 863 'load' 'regs_V_load_45' <Predicate = (!tmp_108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 48 <SV = 47> <Delay = 6.50>
ST_48 : Operation 864 [1/2] (3.25ns)   --->   "%regs_V_load_45 = load i16* %regs_V_addr_45, align 2" [fir_fixed.cpp:12]   --->   Operation 864 'load' 'regs_V_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_48 : Operation 865 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_45, i16* %regs_V_addr_44, align 2" [fir_fixed.cpp:12]   --->   Operation 865 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_48 : Operation 866 [1/1] (1.87ns)   --->   "%add_ln8_46 = add i7 %trunc_ln8, -46" [fir_fixed.cpp:8]   --->   Operation 866 'add' 'add_ln8_46' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_46, i32 6)" [fir_fixed.cpp:8]   --->   Operation 867 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 868 [1/1] (0.00ns)   --->   "br i1 %tmp_109, label %.preheader.preheader, label %155" [fir_fixed.cpp:8]   --->   Operation 868 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 869 [1/1] (1.91ns)   --->   "%add_ln12_46 = add i8 %i_0_0, -47" [fir_fixed.cpp:12]   --->   Operation 869 'add' 'add_ln12_46' <Predicate = (!tmp_109)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln12_45 = sext i8 %add_ln12_46 to i32" [fir_fixed.cpp:12]   --->   Operation 870 'sext' 'sext_ln12_45' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_48 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln12_83 = zext i32 %sext_ln12_45 to i64" [fir_fixed.cpp:12]   --->   Operation 871 'zext' 'zext_ln12_83' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_48 : Operation 872 [1/1] (0.00ns)   --->   "%regs_V_addr_46 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_83" [fir_fixed.cpp:12]   --->   Operation 872 'getelementptr' 'regs_V_addr_46' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_48 : Operation 873 [2/2] (3.25ns)   --->   "%regs_V_load_46 = load i16* %regs_V_addr_46, align 2" [fir_fixed.cpp:12]   --->   Operation 873 'load' 'regs_V_load_46' <Predicate = (!tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 49 <SV = 48> <Delay = 6.50>
ST_49 : Operation 874 [1/2] (3.25ns)   --->   "%regs_V_load_46 = load i16* %regs_V_addr_46, align 2" [fir_fixed.cpp:12]   --->   Operation 874 'load' 'regs_V_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_49 : Operation 875 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_46, i16* %regs_V_addr_45, align 2" [fir_fixed.cpp:12]   --->   Operation 875 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_49 : Operation 876 [1/1] (1.87ns)   --->   "%add_ln8_47 = add i7 %trunc_ln8, -47" [fir_fixed.cpp:8]   --->   Operation 876 'add' 'add_ln8_47' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_47, i32 6)" [fir_fixed.cpp:8]   --->   Operation 877 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 878 [1/1] (0.00ns)   --->   "br i1 %tmp_110, label %.preheader.preheader, label %156" [fir_fixed.cpp:8]   --->   Operation 878 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 879 [1/1] (1.91ns)   --->   "%add_ln12_47 = add i8 %i_0_0, -48" [fir_fixed.cpp:12]   --->   Operation 879 'add' 'add_ln12_47' <Predicate = (!tmp_110)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln12_46 = sext i8 %add_ln12_47 to i32" [fir_fixed.cpp:12]   --->   Operation 880 'sext' 'sext_ln12_46' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_49 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln12_84 = zext i32 %sext_ln12_46 to i64" [fir_fixed.cpp:12]   --->   Operation 881 'zext' 'zext_ln12_84' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_49 : Operation 882 [1/1] (0.00ns)   --->   "%regs_V_addr_47 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_84" [fir_fixed.cpp:12]   --->   Operation 882 'getelementptr' 'regs_V_addr_47' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_49 : Operation 883 [2/2] (3.25ns)   --->   "%regs_V_load_47 = load i16* %regs_V_addr_47, align 2" [fir_fixed.cpp:12]   --->   Operation 883 'load' 'regs_V_load_47' <Predicate = (!tmp_110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 50 <SV = 49> <Delay = 6.50>
ST_50 : Operation 884 [1/2] (3.25ns)   --->   "%regs_V_load_47 = load i16* %regs_V_addr_47, align 2" [fir_fixed.cpp:12]   --->   Operation 884 'load' 'regs_V_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_50 : Operation 885 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_47, i16* %regs_V_addr_46, align 2" [fir_fixed.cpp:12]   --->   Operation 885 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_50 : Operation 886 [1/1] (1.87ns)   --->   "%add_ln8_48 = add i7 %trunc_ln8, -48" [fir_fixed.cpp:8]   --->   Operation 886 'add' 'add_ln8_48' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_48, i32 6)" [fir_fixed.cpp:8]   --->   Operation 887 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 888 [1/1] (0.00ns)   --->   "br i1 %tmp_111, label %.preheader.preheader, label %157" [fir_fixed.cpp:8]   --->   Operation 888 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 889 [1/1] (1.91ns)   --->   "%add_ln12_48 = add i8 %i_0_0, -49" [fir_fixed.cpp:12]   --->   Operation 889 'add' 'add_ln12_48' <Predicate = (!tmp_111)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln12_47 = sext i8 %add_ln12_48 to i32" [fir_fixed.cpp:12]   --->   Operation 890 'sext' 'sext_ln12_47' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_50 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln12_85 = zext i32 %sext_ln12_47 to i64" [fir_fixed.cpp:12]   --->   Operation 891 'zext' 'zext_ln12_85' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_50 : Operation 892 [1/1] (0.00ns)   --->   "%regs_V_addr_48 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_85" [fir_fixed.cpp:12]   --->   Operation 892 'getelementptr' 'regs_V_addr_48' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_50 : Operation 893 [2/2] (3.25ns)   --->   "%regs_V_load_48 = load i16* %regs_V_addr_48, align 2" [fir_fixed.cpp:12]   --->   Operation 893 'load' 'regs_V_load_48' <Predicate = (!tmp_111)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 51 <SV = 50> <Delay = 6.50>
ST_51 : Operation 894 [1/2] (3.25ns)   --->   "%regs_V_load_48 = load i16* %regs_V_addr_48, align 2" [fir_fixed.cpp:12]   --->   Operation 894 'load' 'regs_V_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_51 : Operation 895 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_48, i16* %regs_V_addr_47, align 2" [fir_fixed.cpp:12]   --->   Operation 895 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_51 : Operation 896 [1/1] (1.87ns)   --->   "%add_ln8_49 = add i7 %trunc_ln8, -49" [fir_fixed.cpp:8]   --->   Operation 896 'add' 'add_ln8_49' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_49, i32 6)" [fir_fixed.cpp:8]   --->   Operation 897 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 898 [1/1] (0.00ns)   --->   "br i1 %tmp_112, label %.preheader.preheader, label %158" [fir_fixed.cpp:8]   --->   Operation 898 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 899 [1/1] (1.91ns)   --->   "%add_ln12_49 = add i8 %i_0_0, -50" [fir_fixed.cpp:12]   --->   Operation 899 'add' 'add_ln12_49' <Predicate = (!tmp_112)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln12_48 = sext i8 %add_ln12_49 to i32" [fir_fixed.cpp:12]   --->   Operation 900 'sext' 'sext_ln12_48' <Predicate = (!tmp_112)> <Delay = 0.00>
ST_51 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln12_86 = zext i32 %sext_ln12_48 to i64" [fir_fixed.cpp:12]   --->   Operation 901 'zext' 'zext_ln12_86' <Predicate = (!tmp_112)> <Delay = 0.00>
ST_51 : Operation 902 [1/1] (0.00ns)   --->   "%regs_V_addr_49 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_86" [fir_fixed.cpp:12]   --->   Operation 902 'getelementptr' 'regs_V_addr_49' <Predicate = (!tmp_112)> <Delay = 0.00>
ST_51 : Operation 903 [2/2] (3.25ns)   --->   "%regs_V_load_49 = load i16* %regs_V_addr_49, align 2" [fir_fixed.cpp:12]   --->   Operation 903 'load' 'regs_V_load_49' <Predicate = (!tmp_112)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 52 <SV = 51> <Delay = 6.50>
ST_52 : Operation 904 [1/2] (3.25ns)   --->   "%regs_V_load_49 = load i16* %regs_V_addr_49, align 2" [fir_fixed.cpp:12]   --->   Operation 904 'load' 'regs_V_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_52 : Operation 905 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_49, i16* %regs_V_addr_48, align 2" [fir_fixed.cpp:12]   --->   Operation 905 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_52 : Operation 906 [1/1] (1.87ns)   --->   "%add_ln8_50 = add i7 %trunc_ln8, -50" [fir_fixed.cpp:8]   --->   Operation 906 'add' 'add_ln8_50' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_50, i32 6)" [fir_fixed.cpp:8]   --->   Operation 907 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 908 [1/1] (0.00ns)   --->   "br i1 %tmp_113, label %.preheader.preheader, label %159" [fir_fixed.cpp:8]   --->   Operation 908 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 909 [1/1] (1.91ns)   --->   "%add_ln12_50 = add i8 %i_0_0, -51" [fir_fixed.cpp:12]   --->   Operation 909 'add' 'add_ln12_50' <Predicate = (!tmp_113)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln12_49 = sext i8 %add_ln12_50 to i32" [fir_fixed.cpp:12]   --->   Operation 910 'sext' 'sext_ln12_49' <Predicate = (!tmp_113)> <Delay = 0.00>
ST_52 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln12_87 = zext i32 %sext_ln12_49 to i64" [fir_fixed.cpp:12]   --->   Operation 911 'zext' 'zext_ln12_87' <Predicate = (!tmp_113)> <Delay = 0.00>
ST_52 : Operation 912 [1/1] (0.00ns)   --->   "%regs_V_addr_50 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_87" [fir_fixed.cpp:12]   --->   Operation 912 'getelementptr' 'regs_V_addr_50' <Predicate = (!tmp_113)> <Delay = 0.00>
ST_52 : Operation 913 [2/2] (3.25ns)   --->   "%regs_V_load_50 = load i16* %regs_V_addr_50, align 2" [fir_fixed.cpp:12]   --->   Operation 913 'load' 'regs_V_load_50' <Predicate = (!tmp_113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 53 <SV = 52> <Delay = 6.50>
ST_53 : Operation 914 [1/2] (3.25ns)   --->   "%regs_V_load_50 = load i16* %regs_V_addr_50, align 2" [fir_fixed.cpp:12]   --->   Operation 914 'load' 'regs_V_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_53 : Operation 915 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_50, i16* %regs_V_addr_49, align 2" [fir_fixed.cpp:12]   --->   Operation 915 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_53 : Operation 916 [1/1] (1.87ns)   --->   "%add_ln8_51 = add i7 %trunc_ln8, -51" [fir_fixed.cpp:8]   --->   Operation 916 'add' 'add_ln8_51' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_51, i32 6)" [fir_fixed.cpp:8]   --->   Operation 917 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 918 [1/1] (0.00ns)   --->   "br i1 %tmp_114, label %.preheader.preheader, label %160" [fir_fixed.cpp:8]   --->   Operation 918 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 919 [1/1] (1.91ns)   --->   "%add_ln12_51 = add i8 %i_0_0, -52" [fir_fixed.cpp:12]   --->   Operation 919 'add' 'add_ln12_51' <Predicate = (!tmp_114)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln12_50 = sext i8 %add_ln12_51 to i32" [fir_fixed.cpp:12]   --->   Operation 920 'sext' 'sext_ln12_50' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_53 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln12_88 = zext i32 %sext_ln12_50 to i64" [fir_fixed.cpp:12]   --->   Operation 921 'zext' 'zext_ln12_88' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_53 : Operation 922 [1/1] (0.00ns)   --->   "%regs_V_addr_51 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_88" [fir_fixed.cpp:12]   --->   Operation 922 'getelementptr' 'regs_V_addr_51' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_53 : Operation 923 [2/2] (3.25ns)   --->   "%regs_V_load_51 = load i16* %regs_V_addr_51, align 2" [fir_fixed.cpp:12]   --->   Operation 923 'load' 'regs_V_load_51' <Predicate = (!tmp_114)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 54 <SV = 53> <Delay = 6.50>
ST_54 : Operation 924 [1/2] (3.25ns)   --->   "%regs_V_load_51 = load i16* %regs_V_addr_51, align 2" [fir_fixed.cpp:12]   --->   Operation 924 'load' 'regs_V_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_54 : Operation 925 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_51, i16* %regs_V_addr_50, align 2" [fir_fixed.cpp:12]   --->   Operation 925 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_54 : Operation 926 [1/1] (1.87ns)   --->   "%add_ln8_52 = add i7 %trunc_ln8, -52" [fir_fixed.cpp:8]   --->   Operation 926 'add' 'add_ln8_52' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_52, i32 6)" [fir_fixed.cpp:8]   --->   Operation 927 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 928 [1/1] (0.00ns)   --->   "br i1 %tmp_115, label %.preheader.preheader, label %161" [fir_fixed.cpp:8]   --->   Operation 928 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 929 [1/1] (1.91ns)   --->   "%add_ln12_52 = add i8 %i_0_0, -53" [fir_fixed.cpp:12]   --->   Operation 929 'add' 'add_ln12_52' <Predicate = (!tmp_115)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln12_51 = sext i8 %add_ln12_52 to i32" [fir_fixed.cpp:12]   --->   Operation 930 'sext' 'sext_ln12_51' <Predicate = (!tmp_115)> <Delay = 0.00>
ST_54 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln12_89 = zext i32 %sext_ln12_51 to i64" [fir_fixed.cpp:12]   --->   Operation 931 'zext' 'zext_ln12_89' <Predicate = (!tmp_115)> <Delay = 0.00>
ST_54 : Operation 932 [1/1] (0.00ns)   --->   "%regs_V_addr_52 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_89" [fir_fixed.cpp:12]   --->   Operation 932 'getelementptr' 'regs_V_addr_52' <Predicate = (!tmp_115)> <Delay = 0.00>
ST_54 : Operation 933 [2/2] (3.25ns)   --->   "%regs_V_load_52 = load i16* %regs_V_addr_52, align 2" [fir_fixed.cpp:12]   --->   Operation 933 'load' 'regs_V_load_52' <Predicate = (!tmp_115)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 55 <SV = 54> <Delay = 6.50>
ST_55 : Operation 934 [1/2] (3.25ns)   --->   "%regs_V_load_52 = load i16* %regs_V_addr_52, align 2" [fir_fixed.cpp:12]   --->   Operation 934 'load' 'regs_V_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_55 : Operation 935 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_52, i16* %regs_V_addr_51, align 2" [fir_fixed.cpp:12]   --->   Operation 935 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_55 : Operation 936 [1/1] (1.87ns)   --->   "%add_ln8_53 = add i7 %trunc_ln8, -53" [fir_fixed.cpp:8]   --->   Operation 936 'add' 'add_ln8_53' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_53, i32 6)" [fir_fixed.cpp:8]   --->   Operation 937 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 938 [1/1] (0.00ns)   --->   "br i1 %tmp_116, label %.preheader.preheader, label %162" [fir_fixed.cpp:8]   --->   Operation 938 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 939 [1/1] (1.91ns)   --->   "%add_ln12_53 = add i8 %i_0_0, -54" [fir_fixed.cpp:12]   --->   Operation 939 'add' 'add_ln12_53' <Predicate = (!tmp_116)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln12_52 = sext i8 %add_ln12_53 to i32" [fir_fixed.cpp:12]   --->   Operation 940 'sext' 'sext_ln12_52' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_55 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln12_90 = zext i32 %sext_ln12_52 to i64" [fir_fixed.cpp:12]   --->   Operation 941 'zext' 'zext_ln12_90' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_55 : Operation 942 [1/1] (0.00ns)   --->   "%regs_V_addr_53 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_90" [fir_fixed.cpp:12]   --->   Operation 942 'getelementptr' 'regs_V_addr_53' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_55 : Operation 943 [2/2] (3.25ns)   --->   "%regs_V_load_53 = load i16* %regs_V_addr_53, align 2" [fir_fixed.cpp:12]   --->   Operation 943 'load' 'regs_V_load_53' <Predicate = (!tmp_116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 56 <SV = 55> <Delay = 6.50>
ST_56 : Operation 944 [1/2] (3.25ns)   --->   "%regs_V_load_53 = load i16* %regs_V_addr_53, align 2" [fir_fixed.cpp:12]   --->   Operation 944 'load' 'regs_V_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_56 : Operation 945 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_53, i16* %regs_V_addr_52, align 2" [fir_fixed.cpp:12]   --->   Operation 945 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_56 : Operation 946 [1/1] (1.87ns)   --->   "%add_ln8_54 = add i7 %trunc_ln8, -54" [fir_fixed.cpp:8]   --->   Operation 946 'add' 'add_ln8_54' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_54, i32 6)" [fir_fixed.cpp:8]   --->   Operation 947 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 948 [1/1] (0.00ns)   --->   "br i1 %tmp_117, label %.preheader.preheader, label %163" [fir_fixed.cpp:8]   --->   Operation 948 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 949 [1/1] (1.91ns)   --->   "%add_ln12_54 = add i8 %i_0_0, -55" [fir_fixed.cpp:12]   --->   Operation 949 'add' 'add_ln12_54' <Predicate = (!tmp_117)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln12_53 = sext i8 %add_ln12_54 to i32" [fir_fixed.cpp:12]   --->   Operation 950 'sext' 'sext_ln12_53' <Predicate = (!tmp_117)> <Delay = 0.00>
ST_56 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln12_91 = zext i32 %sext_ln12_53 to i64" [fir_fixed.cpp:12]   --->   Operation 951 'zext' 'zext_ln12_91' <Predicate = (!tmp_117)> <Delay = 0.00>
ST_56 : Operation 952 [1/1] (0.00ns)   --->   "%regs_V_addr_54 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_91" [fir_fixed.cpp:12]   --->   Operation 952 'getelementptr' 'regs_V_addr_54' <Predicate = (!tmp_117)> <Delay = 0.00>
ST_56 : Operation 953 [2/2] (3.25ns)   --->   "%regs_V_load_54 = load i16* %regs_V_addr_54, align 2" [fir_fixed.cpp:12]   --->   Operation 953 'load' 'regs_V_load_54' <Predicate = (!tmp_117)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 57 <SV = 56> <Delay = 6.50>
ST_57 : Operation 954 [1/2] (3.25ns)   --->   "%regs_V_load_54 = load i16* %regs_V_addr_54, align 2" [fir_fixed.cpp:12]   --->   Operation 954 'load' 'regs_V_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_57 : Operation 955 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_54, i16* %regs_V_addr_53, align 2" [fir_fixed.cpp:12]   --->   Operation 955 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_57 : Operation 956 [1/1] (1.87ns)   --->   "%add_ln8_55 = add i7 %trunc_ln8, -55" [fir_fixed.cpp:8]   --->   Operation 956 'add' 'add_ln8_55' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_55, i32 6)" [fir_fixed.cpp:8]   --->   Operation 957 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 958 [1/1] (0.00ns)   --->   "br i1 %tmp_118, label %.preheader.preheader, label %164" [fir_fixed.cpp:8]   --->   Operation 958 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 959 [1/1] (1.91ns)   --->   "%add_ln12_55 = add i8 %i_0_0, -56" [fir_fixed.cpp:12]   --->   Operation 959 'add' 'add_ln12_55' <Predicate = (!tmp_118)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln12_54 = sext i8 %add_ln12_55 to i32" [fir_fixed.cpp:12]   --->   Operation 960 'sext' 'sext_ln12_54' <Predicate = (!tmp_118)> <Delay = 0.00>
ST_57 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln12_92 = zext i32 %sext_ln12_54 to i64" [fir_fixed.cpp:12]   --->   Operation 961 'zext' 'zext_ln12_92' <Predicate = (!tmp_118)> <Delay = 0.00>
ST_57 : Operation 962 [1/1] (0.00ns)   --->   "%regs_V_addr_55 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_92" [fir_fixed.cpp:12]   --->   Operation 962 'getelementptr' 'regs_V_addr_55' <Predicate = (!tmp_118)> <Delay = 0.00>
ST_57 : Operation 963 [2/2] (3.25ns)   --->   "%regs_V_load_55 = load i16* %regs_V_addr_55, align 2" [fir_fixed.cpp:12]   --->   Operation 963 'load' 'regs_V_load_55' <Predicate = (!tmp_118)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 58 <SV = 57> <Delay = 6.50>
ST_58 : Operation 964 [1/2] (3.25ns)   --->   "%regs_V_load_55 = load i16* %regs_V_addr_55, align 2" [fir_fixed.cpp:12]   --->   Operation 964 'load' 'regs_V_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_58 : Operation 965 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_55, i16* %regs_V_addr_54, align 2" [fir_fixed.cpp:12]   --->   Operation 965 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_58 : Operation 966 [1/1] (1.87ns)   --->   "%add_ln8_56 = add i7 %trunc_ln8, -56" [fir_fixed.cpp:8]   --->   Operation 966 'add' 'add_ln8_56' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_56, i32 6)" [fir_fixed.cpp:8]   --->   Operation 967 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 968 [1/1] (0.00ns)   --->   "br i1 %tmp_119, label %.preheader.preheader, label %165" [fir_fixed.cpp:8]   --->   Operation 968 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 969 [1/1] (1.91ns)   --->   "%add_ln12_56 = add i8 %i_0_0, -57" [fir_fixed.cpp:12]   --->   Operation 969 'add' 'add_ln12_56' <Predicate = (!tmp_119)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln12_55 = sext i8 %add_ln12_56 to i32" [fir_fixed.cpp:12]   --->   Operation 970 'sext' 'sext_ln12_55' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_58 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln12_93 = zext i32 %sext_ln12_55 to i64" [fir_fixed.cpp:12]   --->   Operation 971 'zext' 'zext_ln12_93' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_58 : Operation 972 [1/1] (0.00ns)   --->   "%regs_V_addr_56 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_93" [fir_fixed.cpp:12]   --->   Operation 972 'getelementptr' 'regs_V_addr_56' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_58 : Operation 973 [2/2] (3.25ns)   --->   "%regs_V_load_56 = load i16* %regs_V_addr_56, align 2" [fir_fixed.cpp:12]   --->   Operation 973 'load' 'regs_V_load_56' <Predicate = (!tmp_119)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 59 <SV = 58> <Delay = 6.50>
ST_59 : Operation 974 [1/2] (3.25ns)   --->   "%regs_V_load_56 = load i16* %regs_V_addr_56, align 2" [fir_fixed.cpp:12]   --->   Operation 974 'load' 'regs_V_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_59 : Operation 975 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_56, i16* %regs_V_addr_55, align 2" [fir_fixed.cpp:12]   --->   Operation 975 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_59 : Operation 976 [1/1] (1.87ns)   --->   "%add_ln8_57 = add i7 %trunc_ln8, -57" [fir_fixed.cpp:8]   --->   Operation 976 'add' 'add_ln8_57' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_57, i32 6)" [fir_fixed.cpp:8]   --->   Operation 977 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 978 [1/1] (0.00ns)   --->   "br i1 %tmp_120, label %.preheader.preheader, label %166" [fir_fixed.cpp:8]   --->   Operation 978 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 979 [1/1] (1.91ns)   --->   "%add_ln12_57 = add i8 %i_0_0, -58" [fir_fixed.cpp:12]   --->   Operation 979 'add' 'add_ln12_57' <Predicate = (!tmp_120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln12_56 = sext i8 %add_ln12_57 to i32" [fir_fixed.cpp:12]   --->   Operation 980 'sext' 'sext_ln12_56' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_59 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln12_94 = zext i32 %sext_ln12_56 to i64" [fir_fixed.cpp:12]   --->   Operation 981 'zext' 'zext_ln12_94' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_59 : Operation 982 [1/1] (0.00ns)   --->   "%regs_V_addr_57 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_94" [fir_fixed.cpp:12]   --->   Operation 982 'getelementptr' 'regs_V_addr_57' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_59 : Operation 983 [2/2] (3.25ns)   --->   "%regs_V_load_57 = load i16* %regs_V_addr_57, align 2" [fir_fixed.cpp:12]   --->   Operation 983 'load' 'regs_V_load_57' <Predicate = (!tmp_120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 60 <SV = 59> <Delay = 6.50>
ST_60 : Operation 984 [1/2] (3.25ns)   --->   "%regs_V_load_57 = load i16* %regs_V_addr_57, align 2" [fir_fixed.cpp:12]   --->   Operation 984 'load' 'regs_V_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_60 : Operation 985 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_57, i16* %regs_V_addr_56, align 2" [fir_fixed.cpp:12]   --->   Operation 985 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_60 : Operation 986 [1/1] (1.87ns)   --->   "%add_ln8_58 = add i7 %trunc_ln8, -58" [fir_fixed.cpp:8]   --->   Operation 986 'add' 'add_ln8_58' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_58, i32 6)" [fir_fixed.cpp:8]   --->   Operation 987 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 988 [1/1] (0.00ns)   --->   "br i1 %tmp_121, label %.preheader.preheader, label %167" [fir_fixed.cpp:8]   --->   Operation 988 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 989 [1/1] (1.91ns)   --->   "%add_ln12_58 = add i8 %i_0_0, -59" [fir_fixed.cpp:12]   --->   Operation 989 'add' 'add_ln12_58' <Predicate = (!tmp_121)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln12_57 = sext i8 %add_ln12_58 to i32" [fir_fixed.cpp:12]   --->   Operation 990 'sext' 'sext_ln12_57' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_60 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln12_95 = zext i32 %sext_ln12_57 to i64" [fir_fixed.cpp:12]   --->   Operation 991 'zext' 'zext_ln12_95' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_60 : Operation 992 [1/1] (0.00ns)   --->   "%regs_V_addr_58 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_95" [fir_fixed.cpp:12]   --->   Operation 992 'getelementptr' 'regs_V_addr_58' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_60 : Operation 993 [2/2] (3.25ns)   --->   "%regs_V_load_58 = load i16* %regs_V_addr_58, align 2" [fir_fixed.cpp:12]   --->   Operation 993 'load' 'regs_V_load_58' <Predicate = (!tmp_121)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 61 <SV = 60> <Delay = 6.50>
ST_61 : Operation 994 [1/2] (3.25ns)   --->   "%regs_V_load_58 = load i16* %regs_V_addr_58, align 2" [fir_fixed.cpp:12]   --->   Operation 994 'load' 'regs_V_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_61 : Operation 995 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_58, i16* %regs_V_addr_57, align 2" [fir_fixed.cpp:12]   --->   Operation 995 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_61 : Operation 996 [1/1] (1.87ns)   --->   "%add_ln8_59 = add i7 %trunc_ln8, -59" [fir_fixed.cpp:8]   --->   Operation 996 'add' 'add_ln8_59' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_59, i32 6)" [fir_fixed.cpp:8]   --->   Operation 997 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 998 [1/1] (0.00ns)   --->   "br i1 %tmp_122, label %.preheader.preheader, label %168" [fir_fixed.cpp:8]   --->   Operation 998 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 999 [1/1] (1.91ns)   --->   "%add_ln12_59 = add i8 %i_0_0, -60" [fir_fixed.cpp:12]   --->   Operation 999 'add' 'add_ln12_59' <Predicate = (!tmp_122)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln12_58 = sext i8 %add_ln12_59 to i32" [fir_fixed.cpp:12]   --->   Operation 1000 'sext' 'sext_ln12_58' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_61 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln12_96 = zext i32 %sext_ln12_58 to i64" [fir_fixed.cpp:12]   --->   Operation 1001 'zext' 'zext_ln12_96' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_61 : Operation 1002 [1/1] (0.00ns)   --->   "%regs_V_addr_59 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_96" [fir_fixed.cpp:12]   --->   Operation 1002 'getelementptr' 'regs_V_addr_59' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_61 : Operation 1003 [2/2] (3.25ns)   --->   "%regs_V_load_59 = load i16* %regs_V_addr_59, align 2" [fir_fixed.cpp:12]   --->   Operation 1003 'load' 'regs_V_load_59' <Predicate = (!tmp_122)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 62 <SV = 61> <Delay = 6.50>
ST_62 : Operation 1004 [1/2] (3.25ns)   --->   "%regs_V_load_59 = load i16* %regs_V_addr_59, align 2" [fir_fixed.cpp:12]   --->   Operation 1004 'load' 'regs_V_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_62 : Operation 1005 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_59, i16* %regs_V_addr_58, align 2" [fir_fixed.cpp:12]   --->   Operation 1005 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_62 : Operation 1006 [1/1] (1.87ns)   --->   "%add_ln8_60 = add i7 %trunc_ln8, -60" [fir_fixed.cpp:8]   --->   Operation 1006 'add' 'add_ln8_60' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_60, i32 6)" [fir_fixed.cpp:8]   --->   Operation 1007 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1008 [1/1] (0.00ns)   --->   "br i1 %tmp_123, label %.preheader.preheader, label %169" [fir_fixed.cpp:8]   --->   Operation 1008 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1009 [1/1] (1.91ns)   --->   "%add_ln12_60 = add i8 %i_0_0, -61" [fir_fixed.cpp:12]   --->   Operation 1009 'add' 'add_ln12_60' <Predicate = (!tmp_123)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln12_59 = sext i8 %add_ln12_60 to i32" [fir_fixed.cpp:12]   --->   Operation 1010 'sext' 'sext_ln12_59' <Predicate = (!tmp_123)> <Delay = 0.00>
ST_62 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln12_97 = zext i32 %sext_ln12_59 to i64" [fir_fixed.cpp:12]   --->   Operation 1011 'zext' 'zext_ln12_97' <Predicate = (!tmp_123)> <Delay = 0.00>
ST_62 : Operation 1012 [1/1] (0.00ns)   --->   "%regs_V_addr_60 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_97" [fir_fixed.cpp:12]   --->   Operation 1012 'getelementptr' 'regs_V_addr_60' <Predicate = (!tmp_123)> <Delay = 0.00>
ST_62 : Operation 1013 [2/2] (3.25ns)   --->   "%regs_V_load_60 = load i16* %regs_V_addr_60, align 2" [fir_fixed.cpp:12]   --->   Operation 1013 'load' 'regs_V_load_60' <Predicate = (!tmp_123)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 63 <SV = 62> <Delay = 6.50>
ST_63 : Operation 1014 [1/2] (3.25ns)   --->   "%regs_V_load_60 = load i16* %regs_V_addr_60, align 2" [fir_fixed.cpp:12]   --->   Operation 1014 'load' 'regs_V_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_63 : Operation 1015 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_60, i16* %regs_V_addr_59, align 2" [fir_fixed.cpp:12]   --->   Operation 1015 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_63 : Operation 1016 [1/1] (1.87ns)   --->   "%add_ln8_61 = add i7 %trunc_ln8, -61" [fir_fixed.cpp:8]   --->   Operation 1016 'add' 'add_ln8_61' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_61, i32 6)" [fir_fixed.cpp:8]   --->   Operation 1017 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1018 [1/1] (0.00ns)   --->   "br i1 %tmp_124, label %.preheader.preheader, label %170" [fir_fixed.cpp:8]   --->   Operation 1018 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1019 [1/1] (1.91ns)   --->   "%add_ln12_61 = add i8 %i_0_0, -62" [fir_fixed.cpp:12]   --->   Operation 1019 'add' 'add_ln12_61' <Predicate = (!tmp_124)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln12_60 = sext i8 %add_ln12_61 to i32" [fir_fixed.cpp:12]   --->   Operation 1020 'sext' 'sext_ln12_60' <Predicate = (!tmp_124)> <Delay = 0.00>
ST_63 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln12_98 = zext i32 %sext_ln12_60 to i64" [fir_fixed.cpp:12]   --->   Operation 1021 'zext' 'zext_ln12_98' <Predicate = (!tmp_124)> <Delay = 0.00>
ST_63 : Operation 1022 [1/1] (0.00ns)   --->   "%regs_V_addr_61 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_98" [fir_fixed.cpp:12]   --->   Operation 1022 'getelementptr' 'regs_V_addr_61' <Predicate = (!tmp_124)> <Delay = 0.00>
ST_63 : Operation 1023 [2/2] (3.25ns)   --->   "%regs_V_load_61 = load i16* %regs_V_addr_61, align 2" [fir_fixed.cpp:12]   --->   Operation 1023 'load' 'regs_V_load_61' <Predicate = (!tmp_124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 64 <SV = 63> <Delay = 6.50>
ST_64 : Operation 1024 [1/2] (3.25ns)   --->   "%regs_V_load_61 = load i16* %regs_V_addr_61, align 2" [fir_fixed.cpp:12]   --->   Operation 1024 'load' 'regs_V_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_64 : Operation 1025 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_61, i16* %regs_V_addr_60, align 2" [fir_fixed.cpp:12]   --->   Operation 1025 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_64 : Operation 1026 [1/1] (1.87ns)   --->   "%add_ln8_62 = add i7 %trunc_ln8, -62" [fir_fixed.cpp:8]   --->   Operation 1026 'add' 'add_ln8_62' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_62, i32 6)" [fir_fixed.cpp:8]   --->   Operation 1027 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1028 [1/1] (0.00ns)   --->   "br i1 %tmp_125, label %.preheader.preheader, label %171" [fir_fixed.cpp:8]   --->   Operation 1028 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1029 [1/1] (1.91ns)   --->   "%add_ln12_62 = add i8 %i_0_0, -63" [fir_fixed.cpp:12]   --->   Operation 1029 'add' 'add_ln12_62' <Predicate = (!tmp_125)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln12_61 = sext i8 %add_ln12_62 to i32" [fir_fixed.cpp:12]   --->   Operation 1030 'sext' 'sext_ln12_61' <Predicate = (!tmp_125)> <Delay = 0.00>
ST_64 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln12_99 = zext i32 %sext_ln12_61 to i64" [fir_fixed.cpp:12]   --->   Operation 1031 'zext' 'zext_ln12_99' <Predicate = (!tmp_125)> <Delay = 0.00>
ST_64 : Operation 1032 [1/1] (0.00ns)   --->   "%regs_V_addr_62 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_99" [fir_fixed.cpp:12]   --->   Operation 1032 'getelementptr' 'regs_V_addr_62' <Predicate = (!tmp_125)> <Delay = 0.00>
ST_64 : Operation 1033 [2/2] (3.25ns)   --->   "%regs_V_load_62 = load i16* %regs_V_addr_62, align 2" [fir_fixed.cpp:12]   --->   Operation 1033 'load' 'regs_V_load_62' <Predicate = (!tmp_125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 65 <SV = 64> <Delay = 6.50>
ST_65 : Operation 1034 [1/2] (3.25ns)   --->   "%regs_V_load_62 = load i16* %regs_V_addr_62, align 2" [fir_fixed.cpp:12]   --->   Operation 1034 'load' 'regs_V_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_65 : Operation 1035 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_62, i16* %regs_V_addr_61, align 2" [fir_fixed.cpp:12]   --->   Operation 1035 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_65 : Operation 1036 [1/1] (1.87ns)   --->   "%add_ln8_63 = add i7 %trunc_ln8, -63" [fir_fixed.cpp:8]   --->   Operation 1036 'add' 'add_ln8_63' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_63, i32 6)" [fir_fixed.cpp:8]   --->   Operation 1037 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1038 [1/1] (0.00ns)   --->   "br i1 %tmp_126, label %.preheader.preheader, label %172" [fir_fixed.cpp:8]   --->   Operation 1038 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1039 [1/1] (1.91ns)   --->   "%add_ln12_63 = add i8 -64, %i_0_0" [fir_fixed.cpp:12]   --->   Operation 1039 'add' 'add_ln12_63' <Predicate = (!tmp_126)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln12_62 = sext i8 %add_ln12_63 to i32" [fir_fixed.cpp:12]   --->   Operation 1040 'sext' 'sext_ln12_62' <Predicate = (!tmp_126)> <Delay = 0.00>
ST_65 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln12_100 = zext i32 %sext_ln12_62 to i64" [fir_fixed.cpp:12]   --->   Operation 1041 'zext' 'zext_ln12_100' <Predicate = (!tmp_126)> <Delay = 0.00>
ST_65 : Operation 1042 [1/1] (0.00ns)   --->   "%regs_V_addr_63 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_100" [fir_fixed.cpp:12]   --->   Operation 1042 'getelementptr' 'regs_V_addr_63' <Predicate = (!tmp_126)> <Delay = 0.00>
ST_65 : Operation 1043 [2/2] (3.25ns)   --->   "%regs_V_load_63 = load i16* %regs_V_addr_63, align 2" [fir_fixed.cpp:12]   --->   Operation 1043 'load' 'regs_V_load_63' <Predicate = (!tmp_126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 66 <SV = 65> <Delay = 6.50>
ST_66 : Operation 1044 [1/2] (3.25ns)   --->   "%regs_V_load_63 = load i16* %regs_V_addr_63, align 2" [fir_fixed.cpp:12]   --->   Operation 1044 'load' 'regs_V_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_66 : Operation 1045 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_63, i16* %regs_V_addr_62, align 2" [fir_fixed.cpp:12]   --->   Operation 1045 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_66 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_0_0, i32 6)" [fir_fixed.cpp:8]   --->   Operation 1046 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1047 [1/1] (0.00ns)   --->   "br i1 %tmp_127, label %173, label %.preheader.preheader" [fir_fixed.cpp:8]   --->   Operation 1047 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1048 [1/1] (1.91ns)   --->   "%add_ln12_64 = add i8 %i_0_0, -65" [fir_fixed.cpp:12]   --->   Operation 1048 'add' 'add_ln12_64' <Predicate = (tmp_127)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln12_63 = sext i8 %add_ln12_64 to i32" [fir_fixed.cpp:12]   --->   Operation 1049 'sext' 'sext_ln12_63' <Predicate = (tmp_127)> <Delay = 0.00>
ST_66 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln12_101 = zext i32 %sext_ln12_63 to i64" [fir_fixed.cpp:12]   --->   Operation 1050 'zext' 'zext_ln12_101' <Predicate = (tmp_127)> <Delay = 0.00>
ST_66 : Operation 1051 [1/1] (0.00ns)   --->   "%regs_V_addr_64 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_101" [fir_fixed.cpp:12]   --->   Operation 1051 'getelementptr' 'regs_V_addr_64' <Predicate = (tmp_127)> <Delay = 0.00>
ST_66 : Operation 1052 [2/2] (3.25ns)   --->   "%regs_V_load_64 = load i16* %regs_V_addr_64, align 2" [fir_fixed.cpp:12]   --->   Operation 1052 'load' 'regs_V_load_64' <Predicate = (tmp_127)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_66 : Operation 1053 [1/1] (1.87ns)   --->   "%add_ln8_64 = add i7 %trunc_ln8, 63" [fir_fixed.cpp:8]   --->   Operation 1053 'add' 'add_ln8_64' <Predicate = (tmp_127)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln8_64, i32 6)" [fir_fixed.cpp:8]   --->   Operation 1054 'bitselect' 'tmp_128' <Predicate = (tmp_127)> <Delay = 0.00>

State 67 <SV = 66> <Delay = 6.50>
ST_67 : Operation 1055 [1/2] (3.25ns)   --->   "%regs_V_load_64 = load i16* %regs_V_addr_64, align 2" [fir_fixed.cpp:12]   --->   Operation 1055 'load' 'regs_V_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_67 : Operation 1056 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_64, i16* %regs_V_addr_63, align 2" [fir_fixed.cpp:12]   --->   Operation 1056 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_67 : Operation 1057 [1/1] (0.00ns)   --->   "br i1 %tmp_128, label %.preheader.preheader, label %174" [fir_fixed.cpp:8]   --->   Operation 1057 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1058 [1/1] (1.91ns)   --->   "%add_ln12_65 = add i8 %i_0_0, -66" [fir_fixed.cpp:12]   --->   Operation 1058 'add' 'add_ln12_65' <Predicate = (!tmp_128)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln12_64 = sext i8 %add_ln12_65 to i32" [fir_fixed.cpp:12]   --->   Operation 1059 'sext' 'sext_ln12_64' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_67 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln12_102 = zext i32 %sext_ln12_64 to i64" [fir_fixed.cpp:12]   --->   Operation 1060 'zext' 'zext_ln12_102' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_67 : Operation 1061 [1/1] (0.00ns)   --->   "%regs_V_addr_65 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_102" [fir_fixed.cpp:12]   --->   Operation 1061 'getelementptr' 'regs_V_addr_65' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_67 : Operation 1062 [2/2] (3.25ns)   --->   "%regs_V_load_65 = load i16* %regs_V_addr_65, align 2" [fir_fixed.cpp:12]   --->   Operation 1062 'load' 'regs_V_load_65' <Predicate = (!tmp_128)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 68 <SV = 67> <Delay = 6.50>
ST_68 : Operation 1063 [1/2] (3.25ns)   --->   "%regs_V_load_65 = load i16* %regs_V_addr_65, align 2" [fir_fixed.cpp:12]   --->   Operation 1063 'load' 'regs_V_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_68 : Operation 1064 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_65, i16* %regs_V_addr_64, align 2" [fir_fixed.cpp:12]   --->   Operation 1064 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_68 : Operation 1065 [1/1] (0.00ns)   --->   "br label %0" [fir_fixed.cpp:8]   --->   Operation 1065 'br' <Predicate = true> <Delay = 0.00>

State 69 <SV = 67> <Delay = 1.76>
ST_69 : Operation 1066 [1/1] (1.76ns)   --->   "br label %.preheader.0" [fir_fixed.cpp:14]   --->   Operation 1066 'br' <Predicate = true> <Delay = 1.76>

State 70 <SV = 68> <Delay = 3.25>
ST_70 : Operation 1067 [1/1] (0.00ns)   --->   "%i1_0_0 = phi i7 [ %add_ln14_63, %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34 ], [ 0, %.preheader.preheader ]" [fir_fixed.cpp:14]   --->   Operation 1067 'phi' 'i1_0_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %i1_0_0 to i64" [fir_fixed.cpp:15]   --->   Operation 1068 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1069 [1/1] (0.00ns)   --->   "%h_V_addr = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15" [fir_fixed.cpp:15]   --->   Operation 1069 'getelementptr' 'h_V_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1070 [2/2] (3.25ns)   --->   "%h_V_load = load i16* %h_V_addr, align 2" [fir_fixed.cpp:15]   --->   Operation 1070 'load' 'h_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_70 : Operation 1071 [1/1] (0.00ns)   --->   "%regs_V_addr_103 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15" [fir_fixed.cpp:15]   --->   Operation 1071 'getelementptr' 'regs_V_addr_103' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1072 [2/2] (3.25ns)   --->   "%regs_V_load_66 = load i16* %regs_V_addr_103, align 4" [fir_fixed.cpp:15]   --->   Operation 1072 'load' 'regs_V_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_70 : Operation 1073 [1/1] (0.00ns)   --->   "%or_ln14 = or i7 %i1_0_0, 1" [fir_fixed.cpp:14]   --->   Operation 1073 'or' 'or_ln14' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i7 %or_ln14 to i64" [fir_fixed.cpp:15]   --->   Operation 1074 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1075 [1/1] (0.00ns)   --->   "%h_V_addr_1 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_1" [fir_fixed.cpp:15]   --->   Operation 1075 'getelementptr' 'h_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1076 [2/2] (3.25ns)   --->   "%h_V_load_1 = load i16* %h_V_addr_1, align 2" [fir_fixed.cpp:15]   --->   Operation 1076 'load' 'h_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_70 : Operation 1077 [1/1] (0.00ns)   --->   "%regs_V_addr_104 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_1" [fir_fixed.cpp:15]   --->   Operation 1077 'getelementptr' 'regs_V_addr_104' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1078 [2/2] (3.25ns)   --->   "%regs_V_load_67 = load i16* %regs_V_addr_104, align 2" [fir_fixed.cpp:15]   --->   Operation 1078 'load' 'regs_V_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 71 <SV = 69> <Delay = 5.12>
ST_71 : Operation 1079 [1/2] (3.25ns)   --->   "%h_V_load = load i16* %h_V_addr, align 2" [fir_fixed.cpp:15]   --->   Operation 1079 'load' 'h_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_71 : Operation 1080 [1/2] (3.25ns)   --->   "%regs_V_load_66 = load i16* %regs_V_addr_103, align 4" [fir_fixed.cpp:15]   --->   Operation 1080 'load' 'regs_V_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_71 : Operation 1081 [1/2] (3.25ns)   --->   "%h_V_load_1 = load i16* %h_V_addr_1, align 2" [fir_fixed.cpp:15]   --->   Operation 1081 'load' 'h_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_71 : Operation 1082 [1/2] (3.25ns)   --->   "%regs_V_load_67 = load i16* %regs_V_addr_104, align 2" [fir_fixed.cpp:15]   --->   Operation 1082 'load' 'regs_V_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_71 : Operation 1083 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %i1_0_0, 2" [fir_fixed.cpp:14]   --->   Operation 1083 'add' 'add_ln14' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i7 %add_ln14 to i64" [fir_fixed.cpp:15]   --->   Operation 1084 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1085 [1/1] (0.00ns)   --->   "%h_V_addr_2 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_2" [fir_fixed.cpp:15]   --->   Operation 1085 'getelementptr' 'h_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1086 [2/2] (3.25ns)   --->   "%h_V_load_2 = load i16* %h_V_addr_2, align 2" [fir_fixed.cpp:15]   --->   Operation 1086 'load' 'h_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_71 : Operation 1087 [1/1] (0.00ns)   --->   "%regs_V_addr_105 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_2" [fir_fixed.cpp:15]   --->   Operation 1087 'getelementptr' 'regs_V_addr_105' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1088 [2/2] (3.25ns)   --->   "%regs_V_load_68 = load i16* %regs_V_addr_105, align 4" [fir_fixed.cpp:15]   --->   Operation 1088 'load' 'regs_V_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_71 : Operation 1089 [1/1] (1.87ns)   --->   "%add_ln14_1 = add i7 %i1_0_0, 3" [fir_fixed.cpp:14]   --->   Operation 1089 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i7 %add_ln14_1 to i64" [fir_fixed.cpp:15]   --->   Operation 1090 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1091 [1/1] (0.00ns)   --->   "%h_V_addr_3 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_3" [fir_fixed.cpp:15]   --->   Operation 1091 'getelementptr' 'h_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1092 [2/2] (3.25ns)   --->   "%h_V_load_3 = load i16* %h_V_addr_3, align 2" [fir_fixed.cpp:15]   --->   Operation 1092 'load' 'h_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_71 : Operation 1093 [1/1] (0.00ns)   --->   "%regs_V_addr_106 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_3" [fir_fixed.cpp:15]   --->   Operation 1093 'getelementptr' 'regs_V_addr_106' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1094 [2/2] (3.25ns)   --->   "%regs_V_load_69 = load i16* %regs_V_addr_106, align 2" [fir_fixed.cpp:15]   --->   Operation 1094 'load' 'regs_V_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 72 <SV = 70> <Delay = 9.40>
ST_72 : Operation 1095 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i17 [ %trunc_ln708_1, %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34 ], [ 0, %.preheader.preheader ]" [fir_fixed.cpp:15]   --->   Operation 1095 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %h_V_load to i32" [fir_fixed.cpp:15]   --->   Operation 1096 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %regs_V_load_66 to i32" [fir_fixed.cpp:15]   --->   Operation 1097 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1098 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1118, %sext_ln1116" [fir_fixed.cpp:15]   --->   Operation 1098 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1099 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %p_Val2_0, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1099 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1100 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i32 %mul_ln1118, %shl_ln" [fir_fixed.cpp:15]   --->   Operation 1100 'add' 'add_ln1192' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %h_V_load_1 to i32" [fir_fixed.cpp:15]   --->   Operation 1101 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %regs_V_load_67 to i32" [fir_fixed.cpp:15]   --->   Operation 1102 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1103 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118_1 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_1" [fir_fixed.cpp:15]   --->   Operation 1103 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1104 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1105 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1105 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1106 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i32 %mul_ln1118_1, %shl_ln728_1" [fir_fixed.cpp:15]   --->   Operation 1106 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1107 [1/2] (3.25ns)   --->   "%h_V_load_2 = load i16* %h_V_addr_2, align 2" [fir_fixed.cpp:15]   --->   Operation 1107 'load' 'h_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_72 : Operation 1108 [1/2] (3.25ns)   --->   "%regs_V_load_68 = load i16* %regs_V_addr_105, align 4" [fir_fixed.cpp:15]   --->   Operation 1108 'load' 'regs_V_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_72 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_1, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1109 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1110 [1/2] (3.25ns)   --->   "%h_V_load_3 = load i16* %h_V_addr_3, align 2" [fir_fixed.cpp:15]   --->   Operation 1110 'load' 'h_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_72 : Operation 1111 [1/2] (3.25ns)   --->   "%regs_V_load_69 = load i16* %regs_V_addr_106, align 2" [fir_fixed.cpp:15]   --->   Operation 1111 'load' 'regs_V_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_72 : Operation 1112 [1/1] (1.87ns)   --->   "%add_ln14_2 = add i7 %i1_0_0, 4" [fir_fixed.cpp:14]   --->   Operation 1112 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i7 %add_ln14_2 to i64" [fir_fixed.cpp:15]   --->   Operation 1113 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1114 [1/1] (0.00ns)   --->   "%h_V_addr_4 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_4" [fir_fixed.cpp:15]   --->   Operation 1114 'getelementptr' 'h_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1115 [2/2] (3.25ns)   --->   "%h_V_load_4 = load i16* %h_V_addr_4, align 2" [fir_fixed.cpp:15]   --->   Operation 1115 'load' 'h_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_72 : Operation 1116 [1/1] (0.00ns)   --->   "%regs_V_addr_107 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_4" [fir_fixed.cpp:15]   --->   Operation 1116 'getelementptr' 'regs_V_addr_107' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1117 [2/2] (3.25ns)   --->   "%regs_V_load_70 = load i16* %regs_V_addr_107, align 4" [fir_fixed.cpp:15]   --->   Operation 1117 'load' 'regs_V_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_72 : Operation 1118 [1/1] (1.87ns)   --->   "%add_ln14_3 = add i7 %i1_0_0, 5" [fir_fixed.cpp:14]   --->   Operation 1118 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i7 %add_ln14_3 to i64" [fir_fixed.cpp:15]   --->   Operation 1119 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1120 [1/1] (0.00ns)   --->   "%h_V_addr_5 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_5" [fir_fixed.cpp:15]   --->   Operation 1120 'getelementptr' 'h_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1121 [2/2] (3.25ns)   --->   "%h_V_load_5 = load i16* %h_V_addr_5, align 2" [fir_fixed.cpp:15]   --->   Operation 1121 'load' 'h_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_72 : Operation 1122 [1/1] (0.00ns)   --->   "%regs_V_addr_108 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_5" [fir_fixed.cpp:15]   --->   Operation 1122 'getelementptr' 'regs_V_addr_108' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1123 [2/2] (3.25ns)   --->   "%regs_V_load_71 = load i16* %regs_V_addr_108, align 2" [fir_fixed.cpp:15]   --->   Operation 1123 'load' 'regs_V_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 73 <SV = 71> <Delay = 9.40>
ST_73 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i16 %h_V_load_2 to i32" [fir_fixed.cpp:15]   --->   Operation 1124 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %regs_V_load_68 to i32" [fir_fixed.cpp:15]   --->   Operation 1125 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1126 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_2 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_2" [fir_fixed.cpp:15]   --->   Operation 1126 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1127 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_1, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1127 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1128 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i32 %mul_ln1118_2, %shl_ln728_2" [fir_fixed.cpp:15]   --->   Operation 1128 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i16 %h_V_load_3 to i32" [fir_fixed.cpp:15]   --->   Operation 1129 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %regs_V_load_69 to i32" [fir_fixed.cpp:15]   --->   Operation 1130 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1131 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_3 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_3" [fir_fixed.cpp:15]   --->   Operation 1131 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_2 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_2, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1132 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_2, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1133 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1134 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i32 %mul_ln1118_3, %shl_ln728_3" [fir_fixed.cpp:15]   --->   Operation 1134 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1135 [1/2] (3.25ns)   --->   "%h_V_load_4 = load i16* %h_V_addr_4, align 2" [fir_fixed.cpp:15]   --->   Operation 1135 'load' 'h_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_73 : Operation 1136 [1/2] (3.25ns)   --->   "%regs_V_load_70 = load i16* %regs_V_addr_107, align 4" [fir_fixed.cpp:15]   --->   Operation 1136 'load' 'regs_V_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_73 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_3 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_3, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1137 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1138 [1/2] (3.25ns)   --->   "%h_V_load_5 = load i16* %h_V_addr_5, align 2" [fir_fixed.cpp:15]   --->   Operation 1138 'load' 'h_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_73 : Operation 1139 [1/2] (3.25ns)   --->   "%regs_V_load_71 = load i16* %regs_V_addr_108, align 2" [fir_fixed.cpp:15]   --->   Operation 1139 'load' 'regs_V_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_73 : Operation 1140 [1/1] (1.87ns)   --->   "%add_ln14_4 = add i7 %i1_0_0, 6" [fir_fixed.cpp:14]   --->   Operation 1140 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i7 %add_ln14_4 to i64" [fir_fixed.cpp:15]   --->   Operation 1141 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1142 [1/1] (0.00ns)   --->   "%h_V_addr_6 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_6" [fir_fixed.cpp:15]   --->   Operation 1142 'getelementptr' 'h_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1143 [2/2] (3.25ns)   --->   "%h_V_load_6 = load i16* %h_V_addr_6, align 2" [fir_fixed.cpp:15]   --->   Operation 1143 'load' 'h_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_73 : Operation 1144 [1/1] (0.00ns)   --->   "%regs_V_addr_109 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_6" [fir_fixed.cpp:15]   --->   Operation 1144 'getelementptr' 'regs_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1145 [2/2] (3.25ns)   --->   "%regs_V_load_72 = load i16* %regs_V_addr_109, align 4" [fir_fixed.cpp:15]   --->   Operation 1145 'load' 'regs_V_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_73 : Operation 1146 [1/1] (1.87ns)   --->   "%add_ln14_5 = add i7 %i1_0_0, 7" [fir_fixed.cpp:14]   --->   Operation 1146 'add' 'add_ln14_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i7 %add_ln14_5 to i64" [fir_fixed.cpp:15]   --->   Operation 1147 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1148 [1/1] (0.00ns)   --->   "%h_V_addr_7 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_7" [fir_fixed.cpp:15]   --->   Operation 1148 'getelementptr' 'h_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1149 [2/2] (3.25ns)   --->   "%h_V_load_7 = load i16* %h_V_addr_7, align 2" [fir_fixed.cpp:15]   --->   Operation 1149 'load' 'h_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_73 : Operation 1150 [1/1] (0.00ns)   --->   "%regs_V_addr_110 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_7" [fir_fixed.cpp:15]   --->   Operation 1150 'getelementptr' 'regs_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1151 [2/2] (3.25ns)   --->   "%regs_V_load_73 = load i16* %regs_V_addr_110, align 2" [fir_fixed.cpp:15]   --->   Operation 1151 'load' 'regs_V_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 74 <SV = 72> <Delay = 9.40>
ST_74 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i16 %h_V_load_4 to i32" [fir_fixed.cpp:15]   --->   Operation 1152 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %regs_V_load_70 to i32" [fir_fixed.cpp:15]   --->   Operation 1153 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1154 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_4 = mul nsw i32 %sext_ln1118_4, %sext_ln1116_4" [fir_fixed.cpp:15]   --->   Operation 1154 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1155 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_3, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1155 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1156 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i32 %mul_ln1118_4, %shl_ln728_4" [fir_fixed.cpp:15]   --->   Operation 1156 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i16 %h_V_load_5 to i32" [fir_fixed.cpp:15]   --->   Operation 1157 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %regs_V_load_71 to i32" [fir_fixed.cpp:15]   --->   Operation 1158 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1159 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_5 = mul nsw i32 %sext_ln1118_5, %sext_ln1116_5" [fir_fixed.cpp:15]   --->   Operation 1159 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_4, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1160 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1161 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_4, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1161 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1162 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i32 %mul_ln1118_5, %shl_ln728_5" [fir_fixed.cpp:15]   --->   Operation 1162 'add' 'add_ln1192_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1163 [1/2] (3.25ns)   --->   "%h_V_load_6 = load i16* %h_V_addr_6, align 2" [fir_fixed.cpp:15]   --->   Operation 1163 'load' 'h_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_74 : Operation 1164 [1/2] (3.25ns)   --->   "%regs_V_load_72 = load i16* %regs_V_addr_109, align 4" [fir_fixed.cpp:15]   --->   Operation 1164 'load' 'regs_V_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_74 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_5 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_5, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1165 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1166 [1/2] (3.25ns)   --->   "%h_V_load_7 = load i16* %h_V_addr_7, align 2" [fir_fixed.cpp:15]   --->   Operation 1166 'load' 'h_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_74 : Operation 1167 [1/2] (3.25ns)   --->   "%regs_V_load_73 = load i16* %regs_V_addr_110, align 2" [fir_fixed.cpp:15]   --->   Operation 1167 'load' 'regs_V_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_74 : Operation 1168 [1/1] (1.87ns)   --->   "%add_ln14_6 = add i7 %i1_0_0, 8" [fir_fixed.cpp:14]   --->   Operation 1168 'add' 'add_ln14_6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i7 %add_ln14_6 to i64" [fir_fixed.cpp:15]   --->   Operation 1169 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1170 [1/1] (0.00ns)   --->   "%h_V_addr_8 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_8" [fir_fixed.cpp:15]   --->   Operation 1170 'getelementptr' 'h_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1171 [2/2] (3.25ns)   --->   "%h_V_load_8 = load i16* %h_V_addr_8, align 2" [fir_fixed.cpp:15]   --->   Operation 1171 'load' 'h_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_74 : Operation 1172 [1/1] (0.00ns)   --->   "%regs_V_addr_111 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_8" [fir_fixed.cpp:15]   --->   Operation 1172 'getelementptr' 'regs_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1173 [2/2] (3.25ns)   --->   "%regs_V_load_74 = load i16* %regs_V_addr_111, align 4" [fir_fixed.cpp:15]   --->   Operation 1173 'load' 'regs_V_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_74 : Operation 1174 [1/1] (1.87ns)   --->   "%add_ln14_7 = add i7 %i1_0_0, 9" [fir_fixed.cpp:14]   --->   Operation 1174 'add' 'add_ln14_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i7 %add_ln14_7 to i64" [fir_fixed.cpp:15]   --->   Operation 1175 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1176 [1/1] (0.00ns)   --->   "%h_V_addr_9 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_9" [fir_fixed.cpp:15]   --->   Operation 1176 'getelementptr' 'h_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1177 [2/2] (3.25ns)   --->   "%h_V_load_9 = load i16* %h_V_addr_9, align 2" [fir_fixed.cpp:15]   --->   Operation 1177 'load' 'h_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_74 : Operation 1178 [1/1] (0.00ns)   --->   "%regs_V_addr_112 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_9" [fir_fixed.cpp:15]   --->   Operation 1178 'getelementptr' 'regs_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1179 [2/2] (3.25ns)   --->   "%regs_V_load_75 = load i16* %regs_V_addr_112, align 2" [fir_fixed.cpp:15]   --->   Operation 1179 'load' 'regs_V_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 75 <SV = 73> <Delay = 9.40>
ST_75 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i16 %h_V_load_6 to i32" [fir_fixed.cpp:15]   --->   Operation 1180 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %regs_V_load_72 to i32" [fir_fixed.cpp:15]   --->   Operation 1181 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1182 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_6 = mul nsw i32 %sext_ln1118_6, %sext_ln1116_6" [fir_fixed.cpp:15]   --->   Operation 1182 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1183 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_5, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1183 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1184 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i32 %mul_ln1118_6, %shl_ln728_6" [fir_fixed.cpp:15]   --->   Operation 1184 'add' 'add_ln1192_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i16 %h_V_load_7 to i32" [fir_fixed.cpp:15]   --->   Operation 1185 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %regs_V_load_73 to i32" [fir_fixed.cpp:15]   --->   Operation 1186 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1187 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_7 = mul nsw i32 %sext_ln1118_7, %sext_ln1116_7" [fir_fixed.cpp:15]   --->   Operation 1187 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_6 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_6, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1188 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1189 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_6, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1189 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1190 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i32 %mul_ln1118_7, %shl_ln728_7" [fir_fixed.cpp:15]   --->   Operation 1190 'add' 'add_ln1192_7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1191 [1/2] (3.25ns)   --->   "%h_V_load_8 = load i16* %h_V_addr_8, align 2" [fir_fixed.cpp:15]   --->   Operation 1191 'load' 'h_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_75 : Operation 1192 [1/2] (3.25ns)   --->   "%regs_V_load_74 = load i16* %regs_V_addr_111, align 4" [fir_fixed.cpp:15]   --->   Operation 1192 'load' 'regs_V_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_75 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_7 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_7, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1193 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1194 [1/2] (3.25ns)   --->   "%h_V_load_9 = load i16* %h_V_addr_9, align 2" [fir_fixed.cpp:15]   --->   Operation 1194 'load' 'h_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_75 : Operation 1195 [1/2] (3.25ns)   --->   "%regs_V_load_75 = load i16* %regs_V_addr_112, align 2" [fir_fixed.cpp:15]   --->   Operation 1195 'load' 'regs_V_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_75 : Operation 1196 [1/1] (1.87ns)   --->   "%add_ln14_8 = add i7 %i1_0_0, 10" [fir_fixed.cpp:14]   --->   Operation 1196 'add' 'add_ln14_8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln15_10 = zext i7 %add_ln14_8 to i64" [fir_fixed.cpp:15]   --->   Operation 1197 'zext' 'zext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1198 [1/1] (0.00ns)   --->   "%h_V_addr_10 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_10" [fir_fixed.cpp:15]   --->   Operation 1198 'getelementptr' 'h_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1199 [2/2] (3.25ns)   --->   "%h_V_load_10 = load i16* %h_V_addr_10, align 2" [fir_fixed.cpp:15]   --->   Operation 1199 'load' 'h_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_75 : Operation 1200 [1/1] (0.00ns)   --->   "%regs_V_addr_113 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_10" [fir_fixed.cpp:15]   --->   Operation 1200 'getelementptr' 'regs_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1201 [2/2] (3.25ns)   --->   "%regs_V_load_76 = load i16* %regs_V_addr_113, align 4" [fir_fixed.cpp:15]   --->   Operation 1201 'load' 'regs_V_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_75 : Operation 1202 [1/1] (1.87ns)   --->   "%add_ln14_9 = add i7 %i1_0_0, 11" [fir_fixed.cpp:14]   --->   Operation 1202 'add' 'add_ln14_9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln15_11 = zext i7 %add_ln14_9 to i64" [fir_fixed.cpp:15]   --->   Operation 1203 'zext' 'zext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1204 [1/1] (0.00ns)   --->   "%h_V_addr_11 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_11" [fir_fixed.cpp:15]   --->   Operation 1204 'getelementptr' 'h_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1205 [2/2] (3.25ns)   --->   "%h_V_load_11 = load i16* %h_V_addr_11, align 2" [fir_fixed.cpp:15]   --->   Operation 1205 'load' 'h_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_75 : Operation 1206 [1/1] (0.00ns)   --->   "%regs_V_addr_114 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_11" [fir_fixed.cpp:15]   --->   Operation 1206 'getelementptr' 'regs_V_addr_114' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1207 [2/2] (3.25ns)   --->   "%regs_V_load_77 = load i16* %regs_V_addr_114, align 2" [fir_fixed.cpp:15]   --->   Operation 1207 'load' 'regs_V_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 76 <SV = 74> <Delay = 9.40>
ST_76 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i16 %h_V_load_8 to i32" [fir_fixed.cpp:15]   --->   Operation 1208 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %regs_V_load_74 to i32" [fir_fixed.cpp:15]   --->   Operation 1209 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1210 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1118_8 = mul nsw i32 %sext_ln1118_8, %sext_ln1116_8" [fir_fixed.cpp:15]   --->   Operation 1210 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1211 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_7, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1211 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1212 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i32 %mul_ln1118_8, %shl_ln728_8" [fir_fixed.cpp:15]   --->   Operation 1212 'add' 'add_ln1192_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i16 %h_V_load_9 to i32" [fir_fixed.cpp:15]   --->   Operation 1213 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i16 %regs_V_load_75 to i32" [fir_fixed.cpp:15]   --->   Operation 1214 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1215 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_9 = mul nsw i32 %sext_ln1118_9, %sext_ln1116_9" [fir_fixed.cpp:15]   --->   Operation 1215 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_8 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_8, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1216 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1217 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_8, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1217 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1218 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i32 %mul_ln1118_9, %shl_ln728_9" [fir_fixed.cpp:15]   --->   Operation 1218 'add' 'add_ln1192_9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1219 [1/2] (3.25ns)   --->   "%h_V_load_10 = load i16* %h_V_addr_10, align 2" [fir_fixed.cpp:15]   --->   Operation 1219 'load' 'h_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_76 : Operation 1220 [1/2] (3.25ns)   --->   "%regs_V_load_76 = load i16* %regs_V_addr_113, align 4" [fir_fixed.cpp:15]   --->   Operation 1220 'load' 'regs_V_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_76 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_9 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_9, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1221 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1222 [1/2] (3.25ns)   --->   "%h_V_load_11 = load i16* %h_V_addr_11, align 2" [fir_fixed.cpp:15]   --->   Operation 1222 'load' 'h_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_76 : Operation 1223 [1/2] (3.25ns)   --->   "%regs_V_load_77 = load i16* %regs_V_addr_114, align 2" [fir_fixed.cpp:15]   --->   Operation 1223 'load' 'regs_V_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_76 : Operation 1224 [1/1] (1.87ns)   --->   "%add_ln14_10 = add i7 %i1_0_0, 12" [fir_fixed.cpp:14]   --->   Operation 1224 'add' 'add_ln14_10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln15_12 = zext i7 %add_ln14_10 to i64" [fir_fixed.cpp:15]   --->   Operation 1225 'zext' 'zext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1226 [1/1] (0.00ns)   --->   "%h_V_addr_12 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_12" [fir_fixed.cpp:15]   --->   Operation 1226 'getelementptr' 'h_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1227 [2/2] (3.25ns)   --->   "%h_V_load_12 = load i16* %h_V_addr_12, align 2" [fir_fixed.cpp:15]   --->   Operation 1227 'load' 'h_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_76 : Operation 1228 [1/1] (0.00ns)   --->   "%regs_V_addr_115 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_12" [fir_fixed.cpp:15]   --->   Operation 1228 'getelementptr' 'regs_V_addr_115' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1229 [2/2] (3.25ns)   --->   "%regs_V_load_78 = load i16* %regs_V_addr_115, align 4" [fir_fixed.cpp:15]   --->   Operation 1229 'load' 'regs_V_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_76 : Operation 1230 [1/1] (1.87ns)   --->   "%add_ln14_11 = add i7 %i1_0_0, 13" [fir_fixed.cpp:14]   --->   Operation 1230 'add' 'add_ln14_11' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln15_13 = zext i7 %add_ln14_11 to i64" [fir_fixed.cpp:15]   --->   Operation 1231 'zext' 'zext_ln15_13' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1232 [1/1] (0.00ns)   --->   "%h_V_addr_13 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_13" [fir_fixed.cpp:15]   --->   Operation 1232 'getelementptr' 'h_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1233 [2/2] (3.25ns)   --->   "%h_V_load_13 = load i16* %h_V_addr_13, align 2" [fir_fixed.cpp:15]   --->   Operation 1233 'load' 'h_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_76 : Operation 1234 [1/1] (0.00ns)   --->   "%regs_V_addr_116 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_13" [fir_fixed.cpp:15]   --->   Operation 1234 'getelementptr' 'regs_V_addr_116' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1235 [2/2] (3.25ns)   --->   "%regs_V_load_79 = load i16* %regs_V_addr_116, align 2" [fir_fixed.cpp:15]   --->   Operation 1235 'load' 'regs_V_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 77 <SV = 75> <Delay = 9.40>
ST_77 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i16 %h_V_load_10 to i32" [fir_fixed.cpp:15]   --->   Operation 1236 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %regs_V_load_76 to i32" [fir_fixed.cpp:15]   --->   Operation 1237 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1238 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_10 = mul nsw i32 %sext_ln1118_10, %sext_ln1116_10" [fir_fixed.cpp:15]   --->   Operation 1238 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1239 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_9, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1239 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1240 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i32 %mul_ln1118_10, %shl_ln728_s" [fir_fixed.cpp:15]   --->   Operation 1240 'add' 'add_ln1192_10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i16 %h_V_load_11 to i32" [fir_fixed.cpp:15]   --->   Operation 1241 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i16 %regs_V_load_77 to i32" [fir_fixed.cpp:15]   --->   Operation 1242 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1243 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1118_11 = mul nsw i32 %sext_ln1118_11, %sext_ln1116_11" [fir_fixed.cpp:15]   --->   Operation 1243 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_10, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1244 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1245 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_s, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1245 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1246 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i32 %mul_ln1118_11, %shl_ln728_10" [fir_fixed.cpp:15]   --->   Operation 1246 'add' 'add_ln1192_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1247 [1/2] (3.25ns)   --->   "%h_V_load_12 = load i16* %h_V_addr_12, align 2" [fir_fixed.cpp:15]   --->   Operation 1247 'load' 'h_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_77 : Operation 1248 [1/2] (3.25ns)   --->   "%regs_V_load_78 = load i16* %regs_V_addr_115, align 4" [fir_fixed.cpp:15]   --->   Operation 1248 'load' 'regs_V_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_77 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_10 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_11, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1249 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1250 [1/2] (3.25ns)   --->   "%h_V_load_13 = load i16* %h_V_addr_13, align 2" [fir_fixed.cpp:15]   --->   Operation 1250 'load' 'h_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_77 : Operation 1251 [1/2] (3.25ns)   --->   "%regs_V_load_79 = load i16* %regs_V_addr_116, align 2" [fir_fixed.cpp:15]   --->   Operation 1251 'load' 'regs_V_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_77 : Operation 1252 [1/1] (1.87ns)   --->   "%add_ln14_12 = add i7 %i1_0_0, 14" [fir_fixed.cpp:14]   --->   Operation 1252 'add' 'add_ln14_12' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln15_14 = zext i7 %add_ln14_12 to i64" [fir_fixed.cpp:15]   --->   Operation 1253 'zext' 'zext_ln15_14' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1254 [1/1] (0.00ns)   --->   "%h_V_addr_14 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_14" [fir_fixed.cpp:15]   --->   Operation 1254 'getelementptr' 'h_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1255 [2/2] (3.25ns)   --->   "%h_V_load_14 = load i16* %h_V_addr_14, align 2" [fir_fixed.cpp:15]   --->   Operation 1255 'load' 'h_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_77 : Operation 1256 [1/1] (0.00ns)   --->   "%regs_V_addr_117 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_14" [fir_fixed.cpp:15]   --->   Operation 1256 'getelementptr' 'regs_V_addr_117' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1257 [2/2] (3.25ns)   --->   "%regs_V_load_80 = load i16* %regs_V_addr_117, align 4" [fir_fixed.cpp:15]   --->   Operation 1257 'load' 'regs_V_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_77 : Operation 1258 [1/1] (1.87ns)   --->   "%add_ln14_13 = add i7 %i1_0_0, 15" [fir_fixed.cpp:14]   --->   Operation 1258 'add' 'add_ln14_13' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln15_15 = zext i7 %add_ln14_13 to i64" [fir_fixed.cpp:15]   --->   Operation 1259 'zext' 'zext_ln15_15' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1260 [1/1] (0.00ns)   --->   "%h_V_addr_15 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_15" [fir_fixed.cpp:15]   --->   Operation 1260 'getelementptr' 'h_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1261 [2/2] (3.25ns)   --->   "%h_V_load_15 = load i16* %h_V_addr_15, align 2" [fir_fixed.cpp:15]   --->   Operation 1261 'load' 'h_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_77 : Operation 1262 [1/1] (0.00ns)   --->   "%regs_V_addr_118 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_15" [fir_fixed.cpp:15]   --->   Operation 1262 'getelementptr' 'regs_V_addr_118' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1263 [2/2] (3.25ns)   --->   "%regs_V_load_81 = load i16* %regs_V_addr_118, align 2" [fir_fixed.cpp:15]   --->   Operation 1263 'load' 'regs_V_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 78 <SV = 76> <Delay = 9.40>
ST_78 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i16 %h_V_load_12 to i32" [fir_fixed.cpp:15]   --->   Operation 1264 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i16 %regs_V_load_78 to i32" [fir_fixed.cpp:15]   --->   Operation 1265 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1266 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_12 = mul nsw i32 %sext_ln1118_12, %sext_ln1116_12" [fir_fixed.cpp:15]   --->   Operation 1266 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1267 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_10, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1267 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1268 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i32 %mul_ln1118_12, %shl_ln728_11" [fir_fixed.cpp:15]   --->   Operation 1268 'add' 'add_ln1192_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i16 %h_V_load_13 to i32" [fir_fixed.cpp:15]   --->   Operation 1269 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i16 %regs_V_load_79 to i32" [fir_fixed.cpp:15]   --->   Operation 1270 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1271 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1118_13 = mul nsw i32 %sext_ln1118_13, %sext_ln1116_13" [fir_fixed.cpp:15]   --->   Operation 1271 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_11 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_12, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1272 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1273 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_11, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1273 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1274 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i32 %mul_ln1118_13, %shl_ln728_12" [fir_fixed.cpp:15]   --->   Operation 1274 'add' 'add_ln1192_13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1275 [1/2] (3.25ns)   --->   "%h_V_load_14 = load i16* %h_V_addr_14, align 2" [fir_fixed.cpp:15]   --->   Operation 1275 'load' 'h_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_78 : Operation 1276 [1/2] (3.25ns)   --->   "%regs_V_load_80 = load i16* %regs_V_addr_117, align 4" [fir_fixed.cpp:15]   --->   Operation 1276 'load' 'regs_V_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_78 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_12 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_13, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1277 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1278 [1/2] (3.25ns)   --->   "%h_V_load_15 = load i16* %h_V_addr_15, align 2" [fir_fixed.cpp:15]   --->   Operation 1278 'load' 'h_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_78 : Operation 1279 [1/2] (3.25ns)   --->   "%regs_V_load_81 = load i16* %regs_V_addr_118, align 2" [fir_fixed.cpp:15]   --->   Operation 1279 'load' 'regs_V_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_78 : Operation 1280 [1/1] (1.87ns)   --->   "%add_ln14_14 = add i7 %i1_0_0, 16" [fir_fixed.cpp:14]   --->   Operation 1280 'add' 'add_ln14_14' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln15_16 = zext i7 %add_ln14_14 to i64" [fir_fixed.cpp:15]   --->   Operation 1281 'zext' 'zext_ln15_16' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1282 [1/1] (0.00ns)   --->   "%h_V_addr_16 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_16" [fir_fixed.cpp:15]   --->   Operation 1282 'getelementptr' 'h_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1283 [2/2] (3.25ns)   --->   "%h_V_load_16 = load i16* %h_V_addr_16, align 2" [fir_fixed.cpp:15]   --->   Operation 1283 'load' 'h_V_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_78 : Operation 1284 [1/1] (0.00ns)   --->   "%regs_V_addr_119 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_16" [fir_fixed.cpp:15]   --->   Operation 1284 'getelementptr' 'regs_V_addr_119' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1285 [2/2] (3.25ns)   --->   "%regs_V_load_82 = load i16* %regs_V_addr_119, align 4" [fir_fixed.cpp:15]   --->   Operation 1285 'load' 'regs_V_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_78 : Operation 1286 [1/1] (1.87ns)   --->   "%add_ln14_15 = add i7 %i1_0_0, 17" [fir_fixed.cpp:14]   --->   Operation 1286 'add' 'add_ln14_15' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln15_17 = zext i7 %add_ln14_15 to i64" [fir_fixed.cpp:15]   --->   Operation 1287 'zext' 'zext_ln15_17' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1288 [1/1] (0.00ns)   --->   "%h_V_addr_17 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_17" [fir_fixed.cpp:15]   --->   Operation 1288 'getelementptr' 'h_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1289 [2/2] (3.25ns)   --->   "%h_V_load_17 = load i16* %h_V_addr_17, align 2" [fir_fixed.cpp:15]   --->   Operation 1289 'load' 'h_V_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_78 : Operation 1290 [1/1] (0.00ns)   --->   "%regs_V_addr_120 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_17" [fir_fixed.cpp:15]   --->   Operation 1290 'getelementptr' 'regs_V_addr_120' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1291 [2/2] (3.25ns)   --->   "%regs_V_load_83 = load i16* %regs_V_addr_120, align 2" [fir_fixed.cpp:15]   --->   Operation 1291 'load' 'regs_V_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 79 <SV = 77> <Delay = 9.40>
ST_79 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i16 %h_V_load_14 to i32" [fir_fixed.cpp:15]   --->   Operation 1292 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i16 %regs_V_load_80 to i32" [fir_fixed.cpp:15]   --->   Operation 1293 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1294 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_14 = mul nsw i32 %sext_ln1118_14, %sext_ln1116_14" [fir_fixed.cpp:15]   --->   Operation 1294 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1295 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_12, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1295 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1296 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i32 %mul_ln1118_14, %shl_ln728_13" [fir_fixed.cpp:15]   --->   Operation 1296 'add' 'add_ln1192_14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i16 %h_V_load_15 to i32" [fir_fixed.cpp:15]   --->   Operation 1297 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i16 %regs_V_load_81 to i32" [fir_fixed.cpp:15]   --->   Operation 1298 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1299 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_15 = mul nsw i32 %sext_ln1118_15, %sext_ln1116_15" [fir_fixed.cpp:15]   --->   Operation 1299 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_13 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_14, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1300 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1301 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_13, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1301 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1302 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i32 %mul_ln1118_15, %shl_ln728_14" [fir_fixed.cpp:15]   --->   Operation 1302 'add' 'add_ln1192_15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1303 [1/2] (3.25ns)   --->   "%h_V_load_16 = load i16* %h_V_addr_16, align 2" [fir_fixed.cpp:15]   --->   Operation 1303 'load' 'h_V_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_79 : Operation 1304 [1/2] (3.25ns)   --->   "%regs_V_load_82 = load i16* %regs_V_addr_119, align 4" [fir_fixed.cpp:15]   --->   Operation 1304 'load' 'regs_V_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_79 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_14 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_15, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1305 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1306 [1/2] (3.25ns)   --->   "%h_V_load_17 = load i16* %h_V_addr_17, align 2" [fir_fixed.cpp:15]   --->   Operation 1306 'load' 'h_V_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_79 : Operation 1307 [1/2] (3.25ns)   --->   "%regs_V_load_83 = load i16* %regs_V_addr_120, align 2" [fir_fixed.cpp:15]   --->   Operation 1307 'load' 'regs_V_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_79 : Operation 1308 [1/1] (1.87ns)   --->   "%add_ln14_16 = add i7 %i1_0_0, 18" [fir_fixed.cpp:14]   --->   Operation 1308 'add' 'add_ln14_16' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln15_18 = zext i7 %add_ln14_16 to i64" [fir_fixed.cpp:15]   --->   Operation 1309 'zext' 'zext_ln15_18' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1310 [1/1] (0.00ns)   --->   "%h_V_addr_18 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_18" [fir_fixed.cpp:15]   --->   Operation 1310 'getelementptr' 'h_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1311 [2/2] (3.25ns)   --->   "%h_V_load_18 = load i16* %h_V_addr_18, align 2" [fir_fixed.cpp:15]   --->   Operation 1311 'load' 'h_V_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_79 : Operation 1312 [1/1] (0.00ns)   --->   "%regs_V_addr_121 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_18" [fir_fixed.cpp:15]   --->   Operation 1312 'getelementptr' 'regs_V_addr_121' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1313 [2/2] (3.25ns)   --->   "%regs_V_load_84 = load i16* %regs_V_addr_121, align 4" [fir_fixed.cpp:15]   --->   Operation 1313 'load' 'regs_V_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_79 : Operation 1314 [1/1] (1.87ns)   --->   "%add_ln14_17 = add i7 %i1_0_0, 19" [fir_fixed.cpp:14]   --->   Operation 1314 'add' 'add_ln14_17' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln15_19 = zext i7 %add_ln14_17 to i64" [fir_fixed.cpp:15]   --->   Operation 1315 'zext' 'zext_ln15_19' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1316 [1/1] (0.00ns)   --->   "%h_V_addr_19 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_19" [fir_fixed.cpp:15]   --->   Operation 1316 'getelementptr' 'h_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1317 [2/2] (3.25ns)   --->   "%h_V_load_19 = load i16* %h_V_addr_19, align 2" [fir_fixed.cpp:15]   --->   Operation 1317 'load' 'h_V_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_79 : Operation 1318 [1/1] (0.00ns)   --->   "%regs_V_addr_122 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_19" [fir_fixed.cpp:15]   --->   Operation 1318 'getelementptr' 'regs_V_addr_122' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1319 [2/2] (3.25ns)   --->   "%regs_V_load_85 = load i16* %regs_V_addr_122, align 2" [fir_fixed.cpp:15]   --->   Operation 1319 'load' 'regs_V_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 80 <SV = 78> <Delay = 9.40>
ST_80 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i16 %h_V_load_16 to i32" [fir_fixed.cpp:15]   --->   Operation 1320 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i16 %regs_V_load_82 to i32" [fir_fixed.cpp:15]   --->   Operation 1321 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1322 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1118_16 = mul nsw i32 %sext_ln1118_16, %sext_ln1116_16" [fir_fixed.cpp:15]   --->   Operation 1322 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1323 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_14, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1323 'bitconcatenate' 'shl_ln728_15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1324 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i32 %mul_ln1118_16, %shl_ln728_15" [fir_fixed.cpp:15]   --->   Operation 1324 'add' 'add_ln1192_16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i16 %h_V_load_17 to i32" [fir_fixed.cpp:15]   --->   Operation 1325 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i16 %regs_V_load_83 to i32" [fir_fixed.cpp:15]   --->   Operation 1326 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1327 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1118_17 = mul nsw i32 %sext_ln1118_17, %sext_ln1116_17" [fir_fixed.cpp:15]   --->   Operation 1327 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_15 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_16, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1328 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1329 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_15, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1329 'bitconcatenate' 'shl_ln728_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1330 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i32 %mul_ln1118_17, %shl_ln728_16" [fir_fixed.cpp:15]   --->   Operation 1330 'add' 'add_ln1192_17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1331 [1/2] (3.25ns)   --->   "%h_V_load_18 = load i16* %h_V_addr_18, align 2" [fir_fixed.cpp:15]   --->   Operation 1331 'load' 'h_V_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_80 : Operation 1332 [1/2] (3.25ns)   --->   "%regs_V_load_84 = load i16* %regs_V_addr_121, align 4" [fir_fixed.cpp:15]   --->   Operation 1332 'load' 'regs_V_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_80 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_16 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_17, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1333 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1334 [1/2] (3.25ns)   --->   "%h_V_load_19 = load i16* %h_V_addr_19, align 2" [fir_fixed.cpp:15]   --->   Operation 1334 'load' 'h_V_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_80 : Operation 1335 [1/2] (3.25ns)   --->   "%regs_V_load_85 = load i16* %regs_V_addr_122, align 2" [fir_fixed.cpp:15]   --->   Operation 1335 'load' 'regs_V_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_80 : Operation 1336 [1/1] (1.87ns)   --->   "%add_ln14_18 = add i7 %i1_0_0, 20" [fir_fixed.cpp:14]   --->   Operation 1336 'add' 'add_ln14_18' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln15_20 = zext i7 %add_ln14_18 to i64" [fir_fixed.cpp:15]   --->   Operation 1337 'zext' 'zext_ln15_20' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1338 [1/1] (0.00ns)   --->   "%h_V_addr_20 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_20" [fir_fixed.cpp:15]   --->   Operation 1338 'getelementptr' 'h_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1339 [2/2] (3.25ns)   --->   "%h_V_load_20 = load i16* %h_V_addr_20, align 2" [fir_fixed.cpp:15]   --->   Operation 1339 'load' 'h_V_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_80 : Operation 1340 [1/1] (0.00ns)   --->   "%regs_V_addr_123 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_20" [fir_fixed.cpp:15]   --->   Operation 1340 'getelementptr' 'regs_V_addr_123' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1341 [2/2] (3.25ns)   --->   "%regs_V_load_86 = load i16* %regs_V_addr_123, align 4" [fir_fixed.cpp:15]   --->   Operation 1341 'load' 'regs_V_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_80 : Operation 1342 [1/1] (1.87ns)   --->   "%add_ln14_19 = add i7 %i1_0_0, 21" [fir_fixed.cpp:14]   --->   Operation 1342 'add' 'add_ln14_19' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln15_21 = zext i7 %add_ln14_19 to i64" [fir_fixed.cpp:15]   --->   Operation 1343 'zext' 'zext_ln15_21' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1344 [1/1] (0.00ns)   --->   "%h_V_addr_21 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_21" [fir_fixed.cpp:15]   --->   Operation 1344 'getelementptr' 'h_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1345 [2/2] (3.25ns)   --->   "%h_V_load_21 = load i16* %h_V_addr_21, align 2" [fir_fixed.cpp:15]   --->   Operation 1345 'load' 'h_V_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_80 : Operation 1346 [1/1] (0.00ns)   --->   "%regs_V_addr_124 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_21" [fir_fixed.cpp:15]   --->   Operation 1346 'getelementptr' 'regs_V_addr_124' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1347 [2/2] (3.25ns)   --->   "%regs_V_load_87 = load i16* %regs_V_addr_124, align 2" [fir_fixed.cpp:15]   --->   Operation 1347 'load' 'regs_V_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 81 <SV = 79> <Delay = 9.40>
ST_81 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i16 %h_V_load_18 to i32" [fir_fixed.cpp:15]   --->   Operation 1348 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i16 %regs_V_load_84 to i32" [fir_fixed.cpp:15]   --->   Operation 1349 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1350 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_18 = mul nsw i32 %sext_ln1118_18, %sext_ln1116_18" [fir_fixed.cpp:15]   --->   Operation 1350 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1351 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_16, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1351 'bitconcatenate' 'shl_ln728_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1352 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i32 %mul_ln1118_18, %shl_ln728_17" [fir_fixed.cpp:15]   --->   Operation 1352 'add' 'add_ln1192_18' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i16 %h_V_load_19 to i32" [fir_fixed.cpp:15]   --->   Operation 1353 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i16 %regs_V_load_85 to i32" [fir_fixed.cpp:15]   --->   Operation 1354 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1355 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1118_19 = mul nsw i32 %sext_ln1118_19, %sext_ln1116_19" [fir_fixed.cpp:15]   --->   Operation 1355 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1356 [1/1] (0.00ns)   --->   "%tmp_17 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_18, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1356 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1357 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_17, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1357 'bitconcatenate' 'shl_ln728_18' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1358 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i32 %mul_ln1118_19, %shl_ln728_18" [fir_fixed.cpp:15]   --->   Operation 1358 'add' 'add_ln1192_19' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1359 [1/2] (3.25ns)   --->   "%h_V_load_20 = load i16* %h_V_addr_20, align 2" [fir_fixed.cpp:15]   --->   Operation 1359 'load' 'h_V_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_81 : Operation 1360 [1/2] (3.25ns)   --->   "%regs_V_load_86 = load i16* %regs_V_addr_123, align 4" [fir_fixed.cpp:15]   --->   Operation 1360 'load' 'regs_V_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_81 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_18 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_19, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1361 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1362 [1/2] (3.25ns)   --->   "%h_V_load_21 = load i16* %h_V_addr_21, align 2" [fir_fixed.cpp:15]   --->   Operation 1362 'load' 'h_V_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_81 : Operation 1363 [1/2] (3.25ns)   --->   "%regs_V_load_87 = load i16* %regs_V_addr_124, align 2" [fir_fixed.cpp:15]   --->   Operation 1363 'load' 'regs_V_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_81 : Operation 1364 [1/1] (1.87ns)   --->   "%add_ln14_20 = add i7 %i1_0_0, 22" [fir_fixed.cpp:14]   --->   Operation 1364 'add' 'add_ln14_20' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln15_22 = zext i7 %add_ln14_20 to i64" [fir_fixed.cpp:15]   --->   Operation 1365 'zext' 'zext_ln15_22' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1366 [1/1] (0.00ns)   --->   "%h_V_addr_22 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_22" [fir_fixed.cpp:15]   --->   Operation 1366 'getelementptr' 'h_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1367 [2/2] (3.25ns)   --->   "%h_V_load_22 = load i16* %h_V_addr_22, align 2" [fir_fixed.cpp:15]   --->   Operation 1367 'load' 'h_V_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_81 : Operation 1368 [1/1] (0.00ns)   --->   "%regs_V_addr_125 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_22" [fir_fixed.cpp:15]   --->   Operation 1368 'getelementptr' 'regs_V_addr_125' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1369 [2/2] (3.25ns)   --->   "%regs_V_load_88 = load i16* %regs_V_addr_125, align 4" [fir_fixed.cpp:15]   --->   Operation 1369 'load' 'regs_V_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_81 : Operation 1370 [1/1] (1.87ns)   --->   "%add_ln14_21 = add i7 %i1_0_0, 23" [fir_fixed.cpp:14]   --->   Operation 1370 'add' 'add_ln14_21' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln15_23 = zext i7 %add_ln14_21 to i64" [fir_fixed.cpp:15]   --->   Operation 1371 'zext' 'zext_ln15_23' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1372 [1/1] (0.00ns)   --->   "%h_V_addr_23 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_23" [fir_fixed.cpp:15]   --->   Operation 1372 'getelementptr' 'h_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1373 [2/2] (3.25ns)   --->   "%h_V_load_23 = load i16* %h_V_addr_23, align 2" [fir_fixed.cpp:15]   --->   Operation 1373 'load' 'h_V_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_81 : Operation 1374 [1/1] (0.00ns)   --->   "%regs_V_addr_126 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_23" [fir_fixed.cpp:15]   --->   Operation 1374 'getelementptr' 'regs_V_addr_126' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1375 [2/2] (3.25ns)   --->   "%regs_V_load_89 = load i16* %regs_V_addr_126, align 2" [fir_fixed.cpp:15]   --->   Operation 1375 'load' 'regs_V_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 82 <SV = 80> <Delay = 9.40>
ST_82 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i16 %h_V_load_20 to i32" [fir_fixed.cpp:15]   --->   Operation 1376 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i16 %regs_V_load_86 to i32" [fir_fixed.cpp:15]   --->   Operation 1377 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1378 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_20 = mul nsw i32 %sext_ln1118_20, %sext_ln1116_20" [fir_fixed.cpp:15]   --->   Operation 1378 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1379 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_18, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1379 'bitconcatenate' 'shl_ln728_19' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1380 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i32 %mul_ln1118_20, %shl_ln728_19" [fir_fixed.cpp:15]   --->   Operation 1380 'add' 'add_ln1192_20' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i16 %h_V_load_21 to i32" [fir_fixed.cpp:15]   --->   Operation 1381 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i16 %regs_V_load_87 to i32" [fir_fixed.cpp:15]   --->   Operation 1382 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1383 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1118_21 = mul nsw i32 %sext_ln1118_21, %sext_ln1116_21" [fir_fixed.cpp:15]   --->   Operation 1383 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_19 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_20, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1384 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1385 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_19, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1385 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1386 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i32 %mul_ln1118_21, %shl_ln728_20" [fir_fixed.cpp:15]   --->   Operation 1386 'add' 'add_ln1192_21' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1387 [1/2] (3.25ns)   --->   "%h_V_load_22 = load i16* %h_V_addr_22, align 2" [fir_fixed.cpp:15]   --->   Operation 1387 'load' 'h_V_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_82 : Operation 1388 [1/2] (3.25ns)   --->   "%regs_V_load_88 = load i16* %regs_V_addr_125, align 4" [fir_fixed.cpp:15]   --->   Operation 1388 'load' 'regs_V_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_82 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_20 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_21, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1389 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1390 [1/2] (3.25ns)   --->   "%h_V_load_23 = load i16* %h_V_addr_23, align 2" [fir_fixed.cpp:15]   --->   Operation 1390 'load' 'h_V_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_82 : Operation 1391 [1/2] (3.25ns)   --->   "%regs_V_load_89 = load i16* %regs_V_addr_126, align 2" [fir_fixed.cpp:15]   --->   Operation 1391 'load' 'regs_V_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_82 : Operation 1392 [1/1] (1.87ns)   --->   "%add_ln14_22 = add i7 %i1_0_0, 24" [fir_fixed.cpp:14]   --->   Operation 1392 'add' 'add_ln14_22' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln15_24 = zext i7 %add_ln14_22 to i64" [fir_fixed.cpp:15]   --->   Operation 1393 'zext' 'zext_ln15_24' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1394 [1/1] (0.00ns)   --->   "%h_V_addr_24 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_24" [fir_fixed.cpp:15]   --->   Operation 1394 'getelementptr' 'h_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1395 [2/2] (3.25ns)   --->   "%h_V_load_24 = load i16* %h_V_addr_24, align 2" [fir_fixed.cpp:15]   --->   Operation 1395 'load' 'h_V_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_82 : Operation 1396 [1/1] (0.00ns)   --->   "%regs_V_addr_127 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_24" [fir_fixed.cpp:15]   --->   Operation 1396 'getelementptr' 'regs_V_addr_127' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1397 [2/2] (3.25ns)   --->   "%regs_V_load_90 = load i16* %regs_V_addr_127, align 4" [fir_fixed.cpp:15]   --->   Operation 1397 'load' 'regs_V_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_82 : Operation 1398 [1/1] (1.87ns)   --->   "%add_ln14_23 = add i7 %i1_0_0, 25" [fir_fixed.cpp:14]   --->   Operation 1398 'add' 'add_ln14_23' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln15_25 = zext i7 %add_ln14_23 to i64" [fir_fixed.cpp:15]   --->   Operation 1399 'zext' 'zext_ln15_25' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1400 [1/1] (0.00ns)   --->   "%h_V_addr_25 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_25" [fir_fixed.cpp:15]   --->   Operation 1400 'getelementptr' 'h_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1401 [2/2] (3.25ns)   --->   "%h_V_load_25 = load i16* %h_V_addr_25, align 2" [fir_fixed.cpp:15]   --->   Operation 1401 'load' 'h_V_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_82 : Operation 1402 [1/1] (0.00ns)   --->   "%regs_V_addr_128 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_25" [fir_fixed.cpp:15]   --->   Operation 1402 'getelementptr' 'regs_V_addr_128' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1403 [2/2] (3.25ns)   --->   "%regs_V_load_91 = load i16* %regs_V_addr_128, align 2" [fir_fixed.cpp:15]   --->   Operation 1403 'load' 'regs_V_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 83 <SV = 81> <Delay = 9.40>
ST_83 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i16 %h_V_load_22 to i32" [fir_fixed.cpp:15]   --->   Operation 1404 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i16 %regs_V_load_88 to i32" [fir_fixed.cpp:15]   --->   Operation 1405 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1406 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1118_22 = mul nsw i32 %sext_ln1118_22, %sext_ln1116_22" [fir_fixed.cpp:15]   --->   Operation 1406 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1407 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_20, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1407 'bitconcatenate' 'shl_ln728_21' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1408 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i32 %mul_ln1118_22, %shl_ln728_21" [fir_fixed.cpp:15]   --->   Operation 1408 'add' 'add_ln1192_22' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i16 %h_V_load_23 to i32" [fir_fixed.cpp:15]   --->   Operation 1409 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %regs_V_load_89 to i32" [fir_fixed.cpp:15]   --->   Operation 1410 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1411 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_23 = mul nsw i32 %sext_ln1118_23, %sext_ln1116_23" [fir_fixed.cpp:15]   --->   Operation 1411 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_21 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_22, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1412 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1413 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_21, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1413 'bitconcatenate' 'shl_ln728_22' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1414 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i32 %mul_ln1118_23, %shl_ln728_22" [fir_fixed.cpp:15]   --->   Operation 1414 'add' 'add_ln1192_23' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1415 [1/2] (3.25ns)   --->   "%h_V_load_24 = load i16* %h_V_addr_24, align 2" [fir_fixed.cpp:15]   --->   Operation 1415 'load' 'h_V_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_83 : Operation 1416 [1/2] (3.25ns)   --->   "%regs_V_load_90 = load i16* %regs_V_addr_127, align 4" [fir_fixed.cpp:15]   --->   Operation 1416 'load' 'regs_V_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_83 : Operation 1417 [1/1] (0.00ns)   --->   "%tmp_22 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_23, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1417 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1418 [1/2] (3.25ns)   --->   "%h_V_load_25 = load i16* %h_V_addr_25, align 2" [fir_fixed.cpp:15]   --->   Operation 1418 'load' 'h_V_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_83 : Operation 1419 [1/2] (3.25ns)   --->   "%regs_V_load_91 = load i16* %regs_V_addr_128, align 2" [fir_fixed.cpp:15]   --->   Operation 1419 'load' 'regs_V_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_83 : Operation 1420 [1/1] (1.87ns)   --->   "%add_ln14_24 = add i7 %i1_0_0, 26" [fir_fixed.cpp:14]   --->   Operation 1420 'add' 'add_ln14_24' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln15_26 = zext i7 %add_ln14_24 to i64" [fir_fixed.cpp:15]   --->   Operation 1421 'zext' 'zext_ln15_26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1422 [1/1] (0.00ns)   --->   "%h_V_addr_26 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_26" [fir_fixed.cpp:15]   --->   Operation 1422 'getelementptr' 'h_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1423 [2/2] (3.25ns)   --->   "%h_V_load_26 = load i16* %h_V_addr_26, align 2" [fir_fixed.cpp:15]   --->   Operation 1423 'load' 'h_V_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_83 : Operation 1424 [1/1] (0.00ns)   --->   "%regs_V_addr_129 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_26" [fir_fixed.cpp:15]   --->   Operation 1424 'getelementptr' 'regs_V_addr_129' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1425 [2/2] (3.25ns)   --->   "%regs_V_load_92 = load i16* %regs_V_addr_129, align 4" [fir_fixed.cpp:15]   --->   Operation 1425 'load' 'regs_V_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_83 : Operation 1426 [1/1] (1.87ns)   --->   "%add_ln14_25 = add i7 %i1_0_0, 27" [fir_fixed.cpp:14]   --->   Operation 1426 'add' 'add_ln14_25' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln15_27 = zext i7 %add_ln14_25 to i64" [fir_fixed.cpp:15]   --->   Operation 1427 'zext' 'zext_ln15_27' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1428 [1/1] (0.00ns)   --->   "%h_V_addr_27 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_27" [fir_fixed.cpp:15]   --->   Operation 1428 'getelementptr' 'h_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1429 [2/2] (3.25ns)   --->   "%h_V_load_27 = load i16* %h_V_addr_27, align 2" [fir_fixed.cpp:15]   --->   Operation 1429 'load' 'h_V_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_83 : Operation 1430 [1/1] (0.00ns)   --->   "%regs_V_addr_130 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_27" [fir_fixed.cpp:15]   --->   Operation 1430 'getelementptr' 'regs_V_addr_130' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1431 [2/2] (3.25ns)   --->   "%regs_V_load_93 = load i16* %regs_V_addr_130, align 2" [fir_fixed.cpp:15]   --->   Operation 1431 'load' 'regs_V_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 84 <SV = 82> <Delay = 9.40>
ST_84 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i16 %h_V_load_24 to i32" [fir_fixed.cpp:15]   --->   Operation 1432 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i16 %regs_V_load_90 to i32" [fir_fixed.cpp:15]   --->   Operation 1433 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1434 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1118_24 = mul nsw i32 %sext_ln1118_24, %sext_ln1116_24" [fir_fixed.cpp:15]   --->   Operation 1434 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1435 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_22, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1435 'bitconcatenate' 'shl_ln728_23' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1436 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i32 %mul_ln1118_24, %shl_ln728_23" [fir_fixed.cpp:15]   --->   Operation 1436 'add' 'add_ln1192_24' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i16 %h_V_load_25 to i32" [fir_fixed.cpp:15]   --->   Operation 1437 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i16 %regs_V_load_91 to i32" [fir_fixed.cpp:15]   --->   Operation 1438 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1439 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1118_25 = mul nsw i32 %sext_ln1118_25, %sext_ln1116_25" [fir_fixed.cpp:15]   --->   Operation 1439 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1440 [1/1] (0.00ns)   --->   "%tmp_23 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_24, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1440 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1441 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_23, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1441 'bitconcatenate' 'shl_ln728_24' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1442 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i32 %mul_ln1118_25, %shl_ln728_24" [fir_fixed.cpp:15]   --->   Operation 1442 'add' 'add_ln1192_25' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1443 [1/2] (3.25ns)   --->   "%h_V_load_26 = load i16* %h_V_addr_26, align 2" [fir_fixed.cpp:15]   --->   Operation 1443 'load' 'h_V_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_84 : Operation 1444 [1/2] (3.25ns)   --->   "%regs_V_load_92 = load i16* %regs_V_addr_129, align 4" [fir_fixed.cpp:15]   --->   Operation 1444 'load' 'regs_V_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_84 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_24 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_25, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1445 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1446 [1/2] (3.25ns)   --->   "%h_V_load_27 = load i16* %h_V_addr_27, align 2" [fir_fixed.cpp:15]   --->   Operation 1446 'load' 'h_V_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_84 : Operation 1447 [1/2] (3.25ns)   --->   "%regs_V_load_93 = load i16* %regs_V_addr_130, align 2" [fir_fixed.cpp:15]   --->   Operation 1447 'load' 'regs_V_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_84 : Operation 1448 [1/1] (1.87ns)   --->   "%add_ln14_26 = add i7 %i1_0_0, 28" [fir_fixed.cpp:14]   --->   Operation 1448 'add' 'add_ln14_26' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln15_28 = zext i7 %add_ln14_26 to i64" [fir_fixed.cpp:15]   --->   Operation 1449 'zext' 'zext_ln15_28' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1450 [1/1] (0.00ns)   --->   "%h_V_addr_28 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_28" [fir_fixed.cpp:15]   --->   Operation 1450 'getelementptr' 'h_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1451 [2/2] (3.25ns)   --->   "%h_V_load_28 = load i16* %h_V_addr_28, align 2" [fir_fixed.cpp:15]   --->   Operation 1451 'load' 'h_V_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_84 : Operation 1452 [1/1] (0.00ns)   --->   "%regs_V_addr_131 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_28" [fir_fixed.cpp:15]   --->   Operation 1452 'getelementptr' 'regs_V_addr_131' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1453 [2/2] (3.25ns)   --->   "%regs_V_load_94 = load i16* %regs_V_addr_131, align 4" [fir_fixed.cpp:15]   --->   Operation 1453 'load' 'regs_V_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_84 : Operation 1454 [1/1] (1.87ns)   --->   "%add_ln14_27 = add i7 %i1_0_0, 29" [fir_fixed.cpp:14]   --->   Operation 1454 'add' 'add_ln14_27' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1455 [1/1] (0.00ns)   --->   "%zext_ln15_29 = zext i7 %add_ln14_27 to i64" [fir_fixed.cpp:15]   --->   Operation 1455 'zext' 'zext_ln15_29' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1456 [1/1] (0.00ns)   --->   "%h_V_addr_29 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_29" [fir_fixed.cpp:15]   --->   Operation 1456 'getelementptr' 'h_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1457 [2/2] (3.25ns)   --->   "%h_V_load_29 = load i16* %h_V_addr_29, align 2" [fir_fixed.cpp:15]   --->   Operation 1457 'load' 'h_V_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_84 : Operation 1458 [1/1] (0.00ns)   --->   "%regs_V_addr_132 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_29" [fir_fixed.cpp:15]   --->   Operation 1458 'getelementptr' 'regs_V_addr_132' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1459 [2/2] (3.25ns)   --->   "%regs_V_load_95 = load i16* %regs_V_addr_132, align 2" [fir_fixed.cpp:15]   --->   Operation 1459 'load' 'regs_V_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 85 <SV = 83> <Delay = 9.40>
ST_85 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i16 %h_V_load_26 to i32" [fir_fixed.cpp:15]   --->   Operation 1460 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %regs_V_load_92 to i32" [fir_fixed.cpp:15]   --->   Operation 1461 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1462 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_26 = mul nsw i32 %sext_ln1118_26, %sext_ln1116_26" [fir_fixed.cpp:15]   --->   Operation 1462 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1463 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_24, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1463 'bitconcatenate' 'shl_ln728_25' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1464 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i32 %mul_ln1118_26, %shl_ln728_25" [fir_fixed.cpp:15]   --->   Operation 1464 'add' 'add_ln1192_26' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i16 %h_V_load_27 to i32" [fir_fixed.cpp:15]   --->   Operation 1465 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i16 %regs_V_load_93 to i32" [fir_fixed.cpp:15]   --->   Operation 1466 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1467 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1118_27 = mul nsw i32 %sext_ln1118_27, %sext_ln1116_27" [fir_fixed.cpp:15]   --->   Operation 1467 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_25 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_26, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1468 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1469 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_25, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1469 'bitconcatenate' 'shl_ln728_26' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1470 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i32 %mul_ln1118_27, %shl_ln728_26" [fir_fixed.cpp:15]   --->   Operation 1470 'add' 'add_ln1192_27' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1471 [1/2] (3.25ns)   --->   "%h_V_load_28 = load i16* %h_V_addr_28, align 2" [fir_fixed.cpp:15]   --->   Operation 1471 'load' 'h_V_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_85 : Operation 1472 [1/2] (3.25ns)   --->   "%regs_V_load_94 = load i16* %regs_V_addr_131, align 4" [fir_fixed.cpp:15]   --->   Operation 1472 'load' 'regs_V_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_85 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_26 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_27, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1473 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1474 [1/2] (3.25ns)   --->   "%h_V_load_29 = load i16* %h_V_addr_29, align 2" [fir_fixed.cpp:15]   --->   Operation 1474 'load' 'h_V_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_85 : Operation 1475 [1/2] (3.25ns)   --->   "%regs_V_load_95 = load i16* %regs_V_addr_132, align 2" [fir_fixed.cpp:15]   --->   Operation 1475 'load' 'regs_V_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_85 : Operation 1476 [1/1] (1.87ns)   --->   "%add_ln14_28 = add i7 %i1_0_0, 30" [fir_fixed.cpp:14]   --->   Operation 1476 'add' 'add_ln14_28' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln15_30 = zext i7 %add_ln14_28 to i64" [fir_fixed.cpp:15]   --->   Operation 1477 'zext' 'zext_ln15_30' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1478 [1/1] (0.00ns)   --->   "%h_V_addr_30 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_30" [fir_fixed.cpp:15]   --->   Operation 1478 'getelementptr' 'h_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1479 [2/2] (3.25ns)   --->   "%h_V_load_30 = load i16* %h_V_addr_30, align 2" [fir_fixed.cpp:15]   --->   Operation 1479 'load' 'h_V_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_85 : Operation 1480 [1/1] (0.00ns)   --->   "%regs_V_addr_133 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_30" [fir_fixed.cpp:15]   --->   Operation 1480 'getelementptr' 'regs_V_addr_133' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1481 [2/2] (3.25ns)   --->   "%regs_V_load_96 = load i16* %regs_V_addr_133, align 4" [fir_fixed.cpp:15]   --->   Operation 1481 'load' 'regs_V_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_85 : Operation 1482 [1/1] (1.87ns)   --->   "%add_ln14_29 = add i7 %i1_0_0, 31" [fir_fixed.cpp:14]   --->   Operation 1482 'add' 'add_ln14_29' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln15_31 = zext i7 %add_ln14_29 to i64" [fir_fixed.cpp:15]   --->   Operation 1483 'zext' 'zext_ln15_31' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1484 [1/1] (0.00ns)   --->   "%h_V_addr_31 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_31" [fir_fixed.cpp:15]   --->   Operation 1484 'getelementptr' 'h_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1485 [2/2] (3.25ns)   --->   "%h_V_load_31 = load i16* %h_V_addr_31, align 2" [fir_fixed.cpp:15]   --->   Operation 1485 'load' 'h_V_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_85 : Operation 1486 [1/1] (0.00ns)   --->   "%regs_V_addr_134 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_31" [fir_fixed.cpp:15]   --->   Operation 1486 'getelementptr' 'regs_V_addr_134' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1487 [2/2] (3.25ns)   --->   "%regs_V_load_97 = load i16* %regs_V_addr_134, align 2" [fir_fixed.cpp:15]   --->   Operation 1487 'load' 'regs_V_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 86 <SV = 84> <Delay = 9.40>
ST_86 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i16 %h_V_load_28 to i32" [fir_fixed.cpp:15]   --->   Operation 1488 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i16 %regs_V_load_94 to i32" [fir_fixed.cpp:15]   --->   Operation 1489 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1490 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1118_28 = mul nsw i32 %sext_ln1118_28, %sext_ln1116_28" [fir_fixed.cpp:15]   --->   Operation 1490 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1491 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_26, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1491 'bitconcatenate' 'shl_ln728_27' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1492 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i32 %mul_ln1118_28, %shl_ln728_27" [fir_fixed.cpp:15]   --->   Operation 1492 'add' 'add_ln1192_28' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i16 %h_V_load_29 to i32" [fir_fixed.cpp:15]   --->   Operation 1493 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i16 %regs_V_load_95 to i32" [fir_fixed.cpp:15]   --->   Operation 1494 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1495 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1118_29 = mul nsw i32 %sext_ln1118_29, %sext_ln1116_29" [fir_fixed.cpp:15]   --->   Operation 1495 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_27 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_28, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1496 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1497 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_27, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1497 'bitconcatenate' 'shl_ln728_28' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1498 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i32 %mul_ln1118_29, %shl_ln728_28" [fir_fixed.cpp:15]   --->   Operation 1498 'add' 'add_ln1192_29' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1499 [1/2] (3.25ns)   --->   "%h_V_load_30 = load i16* %h_V_addr_30, align 2" [fir_fixed.cpp:15]   --->   Operation 1499 'load' 'h_V_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_86 : Operation 1500 [1/2] (3.25ns)   --->   "%regs_V_load_96 = load i16* %regs_V_addr_133, align 4" [fir_fixed.cpp:15]   --->   Operation 1500 'load' 'regs_V_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_86 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_28 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_29, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1501 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1502 [1/2] (3.25ns)   --->   "%h_V_load_31 = load i16* %h_V_addr_31, align 2" [fir_fixed.cpp:15]   --->   Operation 1502 'load' 'h_V_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_86 : Operation 1503 [1/2] (3.25ns)   --->   "%regs_V_load_97 = load i16* %regs_V_addr_134, align 2" [fir_fixed.cpp:15]   --->   Operation 1503 'load' 'regs_V_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_86 : Operation 1504 [1/1] (1.87ns)   --->   "%add_ln14_30 = add i7 %i1_0_0, 32" [fir_fixed.cpp:14]   --->   Operation 1504 'add' 'add_ln14_30' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln15_32 = zext i7 %add_ln14_30 to i64" [fir_fixed.cpp:15]   --->   Operation 1505 'zext' 'zext_ln15_32' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1506 [1/1] (0.00ns)   --->   "%h_V_addr_32 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_32" [fir_fixed.cpp:15]   --->   Operation 1506 'getelementptr' 'h_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1507 [2/2] (3.25ns)   --->   "%h_V_load_32 = load i16* %h_V_addr_32, align 2" [fir_fixed.cpp:15]   --->   Operation 1507 'load' 'h_V_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_86 : Operation 1508 [1/1] (0.00ns)   --->   "%regs_V_addr_135 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_32" [fir_fixed.cpp:15]   --->   Operation 1508 'getelementptr' 'regs_V_addr_135' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1509 [2/2] (3.25ns)   --->   "%regs_V_load_98 = load i16* %regs_V_addr_135, align 4" [fir_fixed.cpp:15]   --->   Operation 1509 'load' 'regs_V_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_86 : Operation 1510 [1/1] (1.87ns)   --->   "%add_ln14_31 = add i7 %i1_0_0, 33" [fir_fixed.cpp:14]   --->   Operation 1510 'add' 'add_ln14_31' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln15_33 = zext i7 %add_ln14_31 to i64" [fir_fixed.cpp:15]   --->   Operation 1511 'zext' 'zext_ln15_33' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1512 [1/1] (0.00ns)   --->   "%h_V_addr_33 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_33" [fir_fixed.cpp:15]   --->   Operation 1512 'getelementptr' 'h_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1513 [2/2] (3.25ns)   --->   "%h_V_load_33 = load i16* %h_V_addr_33, align 2" [fir_fixed.cpp:15]   --->   Operation 1513 'load' 'h_V_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_86 : Operation 1514 [1/1] (0.00ns)   --->   "%regs_V_addr_136 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_33" [fir_fixed.cpp:15]   --->   Operation 1514 'getelementptr' 'regs_V_addr_136' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1515 [2/2] (3.25ns)   --->   "%regs_V_load_99 = load i16* %regs_V_addr_136, align 2" [fir_fixed.cpp:15]   --->   Operation 1515 'load' 'regs_V_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 87 <SV = 85> <Delay = 9.40>
ST_87 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i16 %h_V_load_30 to i32" [fir_fixed.cpp:15]   --->   Operation 1516 'sext' 'sext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i16 %regs_V_load_96 to i32" [fir_fixed.cpp:15]   --->   Operation 1517 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1518 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1118_30 = mul nsw i32 %sext_ln1118_30, %sext_ln1116_30" [fir_fixed.cpp:15]   --->   Operation 1518 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1519 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_28, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1519 'bitconcatenate' 'shl_ln728_29' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1520 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i32 %mul_ln1118_30, %shl_ln728_29" [fir_fixed.cpp:15]   --->   Operation 1520 'add' 'add_ln1192_30' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln1116_31 = sext i16 %h_V_load_31 to i32" [fir_fixed.cpp:15]   --->   Operation 1521 'sext' 'sext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i16 %regs_V_load_97 to i32" [fir_fixed.cpp:15]   --->   Operation 1522 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1523 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1118_31 = mul nsw i32 %sext_ln1118_31, %sext_ln1116_31" [fir_fixed.cpp:15]   --->   Operation 1523 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_29 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_30, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1524 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1525 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_29, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1525 'bitconcatenate' 'shl_ln728_30' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1526 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i32 %mul_ln1118_31, %shl_ln728_30" [fir_fixed.cpp:15]   --->   Operation 1526 'add' 'add_ln1192_31' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1527 [1/2] (3.25ns)   --->   "%h_V_load_32 = load i16* %h_V_addr_32, align 2" [fir_fixed.cpp:15]   --->   Operation 1527 'load' 'h_V_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_87 : Operation 1528 [1/2] (3.25ns)   --->   "%regs_V_load_98 = load i16* %regs_V_addr_135, align 4" [fir_fixed.cpp:15]   --->   Operation 1528 'load' 'regs_V_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_87 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_30 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_31, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1529 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1530 [1/2] (3.25ns)   --->   "%h_V_load_33 = load i16* %h_V_addr_33, align 2" [fir_fixed.cpp:15]   --->   Operation 1530 'load' 'h_V_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_87 : Operation 1531 [1/2] (3.25ns)   --->   "%regs_V_load_99 = load i16* %regs_V_addr_136, align 2" [fir_fixed.cpp:15]   --->   Operation 1531 'load' 'regs_V_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 88 <SV = 86> <Delay = 9.40>
ST_88 : Operation 1532 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str24) nounwind" [fir_fixed.cpp:14]   --->   Operation 1532 'specloopname' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln1116_32 = sext i16 %h_V_load_32 to i32" [fir_fixed.cpp:15]   --->   Operation 1533 'sext' 'sext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i16 %regs_V_load_98 to i32" [fir_fixed.cpp:15]   --->   Operation 1534 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1535 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1118_32 = mul nsw i32 %sext_ln1118_32, %sext_ln1116_32" [fir_fixed.cpp:15]   --->   Operation 1535 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1536 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_30, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1536 'bitconcatenate' 'shl_ln728_31' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1537 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i32 %mul_ln1118_32, %shl_ln728_31" [fir_fixed.cpp:15]   --->   Operation 1537 'add' 'add_ln1192_32' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln1116_33 = sext i16 %h_V_load_33 to i32" [fir_fixed.cpp:15]   --->   Operation 1538 'sext' 'sext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i16 %regs_V_load_99 to i32" [fir_fixed.cpp:15]   --->   Operation 1539 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1540 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_33 = mul nsw i32 %sext_ln1116_33, %sext_ln1118_33" [fir_fixed.cpp:15]   --->   Operation 1540 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_31 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_32, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1541 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1542 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_31, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1542 'bitconcatenate' 'shl_ln728_32' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1543 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i32 %mul_ln1118_33, %shl_ln728_32" [fir_fixed.cpp:15]   --->   Operation 1543 'add' 'add_ln1192_33' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_33, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1544 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1545 [1/1] (1.87ns)   --->   "%add_ln14_32 = add i7 %i1_0_0, 34" [fir_fixed.cpp:14]   --->   Operation 1545 'add' 'add_ln14_32' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1546 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %add_ln14_32, -28" [fir_fixed.cpp:14]   --->   Operation 1546 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1547 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 1547 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1548 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %175, label %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.34" [fir_fixed.cpp:14]   --->   Operation 1548 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln15_34 = zext i7 %add_ln14_32 to i64" [fir_fixed.cpp:15]   --->   Operation 1549 'zext' 'zext_ln15_34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_88 : Operation 1550 [1/1] (0.00ns)   --->   "%h_V_addr_34 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_34" [fir_fixed.cpp:15]   --->   Operation 1550 'getelementptr' 'h_V_addr_34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_88 : Operation 1551 [2/2] (3.25ns)   --->   "%h_V_load_34 = load i16* %h_V_addr_34, align 2" [fir_fixed.cpp:15]   --->   Operation 1551 'load' 'h_V_load_34' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_88 : Operation 1552 [1/1] (0.00ns)   --->   "%regs_V_addr_137 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_34" [fir_fixed.cpp:15]   --->   Operation 1552 'getelementptr' 'regs_V_addr_137' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_88 : Operation 1553 [2/2] (3.25ns)   --->   "%regs_V_load_100 = load i16* %regs_V_addr_137, align 4" [fir_fixed.cpp:15]   --->   Operation 1553 'load' 'regs_V_load_100' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_88 : Operation 1554 [1/1] (1.87ns)   --->   "%add_ln14_33 = add i7 %i1_0_0, 35" [fir_fixed.cpp:14]   --->   Operation 1554 'add' 'add_ln14_33' <Predicate = (!icmp_ln14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln15_35 = zext i7 %add_ln14_33 to i64" [fir_fixed.cpp:15]   --->   Operation 1555 'zext' 'zext_ln15_35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_88 : Operation 1556 [1/1] (0.00ns)   --->   "%h_V_addr_35 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_35" [fir_fixed.cpp:15]   --->   Operation 1556 'getelementptr' 'h_V_addr_35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_88 : Operation 1557 [2/2] (3.25ns)   --->   "%h_V_load_35 = load i16* %h_V_addr_35, align 2" [fir_fixed.cpp:15]   --->   Operation 1557 'load' 'h_V_load_35' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_88 : Operation 1558 [1/1] (0.00ns)   --->   "%regs_V_addr_138 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_35" [fir_fixed.cpp:15]   --->   Operation 1558 'getelementptr' 'regs_V_addr_138' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_88 : Operation 1559 [2/2] (3.25ns)   --->   "%regs_V_load_101 = load i16* %regs_V_addr_138, align 2" [fir_fixed.cpp:15]   --->   Operation 1559 'load' 'regs_V_load_101' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_88 : Operation 1560 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i17P(i17* %y_V, i17 %trunc_ln708_s)" [fir_fixed.cpp:17]   --->   Operation 1560 'write' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_88 : Operation 1561 [1/1] (0.00ns)   --->   "ret void" [fir_fixed.cpp:18]   --->   Operation 1561 'ret' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 89 <SV = 87> <Delay = 5.12>
ST_89 : Operation 1562 [1/2] (3.25ns)   --->   "%h_V_load_34 = load i16* %h_V_addr_34, align 2" [fir_fixed.cpp:15]   --->   Operation 1562 'load' 'h_V_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_89 : Operation 1563 [1/2] (3.25ns)   --->   "%regs_V_load_100 = load i16* %regs_V_addr_137, align 4" [fir_fixed.cpp:15]   --->   Operation 1563 'load' 'regs_V_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_89 : Operation 1564 [1/2] (3.25ns)   --->   "%h_V_load_35 = load i16* %h_V_addr_35, align 2" [fir_fixed.cpp:15]   --->   Operation 1564 'load' 'h_V_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_89 : Operation 1565 [1/2] (3.25ns)   --->   "%regs_V_load_101 = load i16* %regs_V_addr_138, align 2" [fir_fixed.cpp:15]   --->   Operation 1565 'load' 'regs_V_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_89 : Operation 1566 [1/1] (1.87ns)   --->   "%add_ln14_34 = add i7 %i1_0_0, 36" [fir_fixed.cpp:14]   --->   Operation 1566 'add' 'add_ln14_34' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1567 [1/1] (0.00ns)   --->   "%zext_ln15_36 = zext i7 %add_ln14_34 to i64" [fir_fixed.cpp:15]   --->   Operation 1567 'zext' 'zext_ln15_36' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1568 [1/1] (0.00ns)   --->   "%h_V_addr_36 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_36" [fir_fixed.cpp:15]   --->   Operation 1568 'getelementptr' 'h_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1569 [2/2] (3.25ns)   --->   "%h_V_load_36 = load i16* %h_V_addr_36, align 2" [fir_fixed.cpp:15]   --->   Operation 1569 'load' 'h_V_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_89 : Operation 1570 [1/1] (0.00ns)   --->   "%regs_V_addr_139 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_36" [fir_fixed.cpp:15]   --->   Operation 1570 'getelementptr' 'regs_V_addr_139' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1571 [2/2] (3.25ns)   --->   "%regs_V_load_102 = load i16* %regs_V_addr_139, align 4" [fir_fixed.cpp:15]   --->   Operation 1571 'load' 'regs_V_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_89 : Operation 1572 [1/1] (1.87ns)   --->   "%add_ln14_35 = add i7 %i1_0_0, 37" [fir_fixed.cpp:14]   --->   Operation 1572 'add' 'add_ln14_35' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1573 [1/1] (0.00ns)   --->   "%zext_ln15_37 = zext i7 %add_ln14_35 to i64" [fir_fixed.cpp:15]   --->   Operation 1573 'zext' 'zext_ln15_37' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1574 [1/1] (0.00ns)   --->   "%h_V_addr_37 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_37" [fir_fixed.cpp:15]   --->   Operation 1574 'getelementptr' 'h_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1575 [2/2] (3.25ns)   --->   "%h_V_load_37 = load i16* %h_V_addr_37, align 2" [fir_fixed.cpp:15]   --->   Operation 1575 'load' 'h_V_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_89 : Operation 1576 [1/1] (0.00ns)   --->   "%regs_V_addr_140 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_37" [fir_fixed.cpp:15]   --->   Operation 1576 'getelementptr' 'regs_V_addr_140' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1577 [2/2] (3.25ns)   --->   "%regs_V_load_103 = load i16* %regs_V_addr_140, align 2" [fir_fixed.cpp:15]   --->   Operation 1577 'load' 'regs_V_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 90 <SV = 88> <Delay = 9.40>
ST_90 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1116_34 = sext i16 %h_V_load_34 to i32" [fir_fixed.cpp:15]   --->   Operation 1578 'sext' 'sext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i16 %regs_V_load_100 to i32" [fir_fixed.cpp:15]   --->   Operation 1579 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1580 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1118_34 = mul nsw i32 %sext_ln1118_34, %sext_ln1116_34" [fir_fixed.cpp:15]   --->   Operation 1580 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1581 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln708_s, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1581 'bitconcatenate' 'shl_ln728_33' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1582 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i32 %mul_ln1118_34, %shl_ln728_33" [fir_fixed.cpp:15]   --->   Operation 1582 'add' 'add_ln1192_34' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln1116_35 = sext i16 %h_V_load_35 to i32" [fir_fixed.cpp:15]   --->   Operation 1583 'sext' 'sext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i16 %regs_V_load_101 to i32" [fir_fixed.cpp:15]   --->   Operation 1584 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1585 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1118_35 = mul nsw i32 %sext_ln1118_35, %sext_ln1116_35" [fir_fixed.cpp:15]   --->   Operation 1585 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_32 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_34, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1586 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1587 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_32, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1587 'bitconcatenate' 'shl_ln728_34' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1588 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i32 %mul_ln1118_35, %shl_ln728_34" [fir_fixed.cpp:15]   --->   Operation 1588 'add' 'add_ln1192_35' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1589 [1/2] (3.25ns)   --->   "%h_V_load_36 = load i16* %h_V_addr_36, align 2" [fir_fixed.cpp:15]   --->   Operation 1589 'load' 'h_V_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_90 : Operation 1590 [1/2] (3.25ns)   --->   "%regs_V_load_102 = load i16* %regs_V_addr_139, align 4" [fir_fixed.cpp:15]   --->   Operation 1590 'load' 'regs_V_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_90 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_34 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_35, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1591 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1592 [1/2] (3.25ns)   --->   "%h_V_load_37 = load i16* %h_V_addr_37, align 2" [fir_fixed.cpp:15]   --->   Operation 1592 'load' 'h_V_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_90 : Operation 1593 [1/2] (3.25ns)   --->   "%regs_V_load_103 = load i16* %regs_V_addr_140, align 2" [fir_fixed.cpp:15]   --->   Operation 1593 'load' 'regs_V_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_90 : Operation 1594 [1/1] (1.87ns)   --->   "%add_ln14_36 = add i7 %i1_0_0, 38" [fir_fixed.cpp:14]   --->   Operation 1594 'add' 'add_ln14_36' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln15_38 = zext i7 %add_ln14_36 to i64" [fir_fixed.cpp:15]   --->   Operation 1595 'zext' 'zext_ln15_38' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1596 [1/1] (0.00ns)   --->   "%h_V_addr_38 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_38" [fir_fixed.cpp:15]   --->   Operation 1596 'getelementptr' 'h_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1597 [2/2] (3.25ns)   --->   "%h_V_load_38 = load i16* %h_V_addr_38, align 2" [fir_fixed.cpp:15]   --->   Operation 1597 'load' 'h_V_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_90 : Operation 1598 [1/1] (0.00ns)   --->   "%regs_V_addr_141 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_38" [fir_fixed.cpp:15]   --->   Operation 1598 'getelementptr' 'regs_V_addr_141' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1599 [2/2] (3.25ns)   --->   "%regs_V_load_104 = load i16* %regs_V_addr_141, align 4" [fir_fixed.cpp:15]   --->   Operation 1599 'load' 'regs_V_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_90 : Operation 1600 [1/1] (1.87ns)   --->   "%add_ln14_37 = add i7 %i1_0_0, 39" [fir_fixed.cpp:14]   --->   Operation 1600 'add' 'add_ln14_37' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln15_39 = zext i7 %add_ln14_37 to i64" [fir_fixed.cpp:15]   --->   Operation 1601 'zext' 'zext_ln15_39' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1602 [1/1] (0.00ns)   --->   "%h_V_addr_39 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_39" [fir_fixed.cpp:15]   --->   Operation 1602 'getelementptr' 'h_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1603 [2/2] (3.25ns)   --->   "%h_V_load_39 = load i16* %h_V_addr_39, align 2" [fir_fixed.cpp:15]   --->   Operation 1603 'load' 'h_V_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_90 : Operation 1604 [1/1] (0.00ns)   --->   "%regs_V_addr_142 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_39" [fir_fixed.cpp:15]   --->   Operation 1604 'getelementptr' 'regs_V_addr_142' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1605 [2/2] (3.25ns)   --->   "%regs_V_load_105 = load i16* %regs_V_addr_142, align 2" [fir_fixed.cpp:15]   --->   Operation 1605 'load' 'regs_V_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 91 <SV = 89> <Delay = 9.40>
ST_91 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln1116_36 = sext i16 %h_V_load_36 to i32" [fir_fixed.cpp:15]   --->   Operation 1606 'sext' 'sext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1607 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i16 %regs_V_load_102 to i32" [fir_fixed.cpp:15]   --->   Operation 1607 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1608 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1118_36 = mul nsw i32 %sext_ln1118_36, %sext_ln1116_36" [fir_fixed.cpp:15]   --->   Operation 1608 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1609 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_34, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1609 'bitconcatenate' 'shl_ln728_35' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1610 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i32 %mul_ln1118_36, %shl_ln728_35" [fir_fixed.cpp:15]   --->   Operation 1610 'add' 'add_ln1192_36' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln1116_37 = sext i16 %h_V_load_37 to i32" [fir_fixed.cpp:15]   --->   Operation 1611 'sext' 'sext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i16 %regs_V_load_103 to i32" [fir_fixed.cpp:15]   --->   Operation 1612 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1613 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1118_37 = mul nsw i32 %sext_ln1118_37, %sext_ln1116_37" [fir_fixed.cpp:15]   --->   Operation 1613 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_35 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_36, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1614 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1615 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_35, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1615 'bitconcatenate' 'shl_ln728_36' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1616 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i32 %mul_ln1118_37, %shl_ln728_36" [fir_fixed.cpp:15]   --->   Operation 1616 'add' 'add_ln1192_37' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1617 [1/2] (3.25ns)   --->   "%h_V_load_38 = load i16* %h_V_addr_38, align 2" [fir_fixed.cpp:15]   --->   Operation 1617 'load' 'h_V_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_91 : Operation 1618 [1/2] (3.25ns)   --->   "%regs_V_load_104 = load i16* %regs_V_addr_141, align 4" [fir_fixed.cpp:15]   --->   Operation 1618 'load' 'regs_V_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_91 : Operation 1619 [1/1] (0.00ns)   --->   "%tmp_36 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_37, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1619 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1620 [1/2] (3.25ns)   --->   "%h_V_load_39 = load i16* %h_V_addr_39, align 2" [fir_fixed.cpp:15]   --->   Operation 1620 'load' 'h_V_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_91 : Operation 1621 [1/2] (3.25ns)   --->   "%regs_V_load_105 = load i16* %regs_V_addr_142, align 2" [fir_fixed.cpp:15]   --->   Operation 1621 'load' 'regs_V_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_91 : Operation 1622 [1/1] (1.87ns)   --->   "%add_ln14_38 = add i7 %i1_0_0, 40" [fir_fixed.cpp:14]   --->   Operation 1622 'add' 'add_ln14_38' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln15_40 = zext i7 %add_ln14_38 to i64" [fir_fixed.cpp:15]   --->   Operation 1623 'zext' 'zext_ln15_40' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1624 [1/1] (0.00ns)   --->   "%h_V_addr_40 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_40" [fir_fixed.cpp:15]   --->   Operation 1624 'getelementptr' 'h_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1625 [2/2] (3.25ns)   --->   "%h_V_load_40 = load i16* %h_V_addr_40, align 2" [fir_fixed.cpp:15]   --->   Operation 1625 'load' 'h_V_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_91 : Operation 1626 [1/1] (0.00ns)   --->   "%regs_V_addr_143 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_40" [fir_fixed.cpp:15]   --->   Operation 1626 'getelementptr' 'regs_V_addr_143' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1627 [2/2] (3.25ns)   --->   "%regs_V_load_106 = load i16* %regs_V_addr_143, align 4" [fir_fixed.cpp:15]   --->   Operation 1627 'load' 'regs_V_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_91 : Operation 1628 [1/1] (1.87ns)   --->   "%add_ln14_39 = add i7 %i1_0_0, 41" [fir_fixed.cpp:14]   --->   Operation 1628 'add' 'add_ln14_39' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln15_41 = zext i7 %add_ln14_39 to i64" [fir_fixed.cpp:15]   --->   Operation 1629 'zext' 'zext_ln15_41' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1630 [1/1] (0.00ns)   --->   "%h_V_addr_41 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_41" [fir_fixed.cpp:15]   --->   Operation 1630 'getelementptr' 'h_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1631 [2/2] (3.25ns)   --->   "%h_V_load_41 = load i16* %h_V_addr_41, align 2" [fir_fixed.cpp:15]   --->   Operation 1631 'load' 'h_V_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_91 : Operation 1632 [1/1] (0.00ns)   --->   "%regs_V_addr_144 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_41" [fir_fixed.cpp:15]   --->   Operation 1632 'getelementptr' 'regs_V_addr_144' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1633 [2/2] (3.25ns)   --->   "%regs_V_load_107 = load i16* %regs_V_addr_144, align 2" [fir_fixed.cpp:15]   --->   Operation 1633 'load' 'regs_V_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 92 <SV = 90> <Delay = 9.40>
ST_92 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln1116_38 = sext i16 %h_V_load_38 to i32" [fir_fixed.cpp:15]   --->   Operation 1634 'sext' 'sext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i16 %regs_V_load_104 to i32" [fir_fixed.cpp:15]   --->   Operation 1635 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1636 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1118_38 = mul nsw i32 %sext_ln1118_38, %sext_ln1116_38" [fir_fixed.cpp:15]   --->   Operation 1636 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1637 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_36, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1637 'bitconcatenate' 'shl_ln728_37' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1638 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i32 %mul_ln1118_38, %shl_ln728_37" [fir_fixed.cpp:15]   --->   Operation 1638 'add' 'add_ln1192_38' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln1116_39 = sext i16 %h_V_load_39 to i32" [fir_fixed.cpp:15]   --->   Operation 1639 'sext' 'sext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i16 %regs_V_load_105 to i32" [fir_fixed.cpp:15]   --->   Operation 1640 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1641 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1118_39 = mul nsw i32 %sext_ln1118_39, %sext_ln1116_39" [fir_fixed.cpp:15]   --->   Operation 1641 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_37 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_38, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1642 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1643 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_37, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1643 'bitconcatenate' 'shl_ln728_38' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1644 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i32 %mul_ln1118_39, %shl_ln728_38" [fir_fixed.cpp:15]   --->   Operation 1644 'add' 'add_ln1192_39' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1645 [1/2] (3.25ns)   --->   "%h_V_load_40 = load i16* %h_V_addr_40, align 2" [fir_fixed.cpp:15]   --->   Operation 1645 'load' 'h_V_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_92 : Operation 1646 [1/2] (3.25ns)   --->   "%regs_V_load_106 = load i16* %regs_V_addr_143, align 4" [fir_fixed.cpp:15]   --->   Operation 1646 'load' 'regs_V_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_92 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_38 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_39, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1647 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1648 [1/2] (3.25ns)   --->   "%h_V_load_41 = load i16* %h_V_addr_41, align 2" [fir_fixed.cpp:15]   --->   Operation 1648 'load' 'h_V_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_92 : Operation 1649 [1/2] (3.25ns)   --->   "%regs_V_load_107 = load i16* %regs_V_addr_144, align 2" [fir_fixed.cpp:15]   --->   Operation 1649 'load' 'regs_V_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_92 : Operation 1650 [1/1] (1.87ns)   --->   "%add_ln14_40 = add i7 %i1_0_0, 42" [fir_fixed.cpp:14]   --->   Operation 1650 'add' 'add_ln14_40' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln15_42 = zext i7 %add_ln14_40 to i64" [fir_fixed.cpp:15]   --->   Operation 1651 'zext' 'zext_ln15_42' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1652 [1/1] (0.00ns)   --->   "%h_V_addr_42 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_42" [fir_fixed.cpp:15]   --->   Operation 1652 'getelementptr' 'h_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1653 [2/2] (3.25ns)   --->   "%h_V_load_42 = load i16* %h_V_addr_42, align 2" [fir_fixed.cpp:15]   --->   Operation 1653 'load' 'h_V_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_92 : Operation 1654 [1/1] (0.00ns)   --->   "%regs_V_addr_145 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_42" [fir_fixed.cpp:15]   --->   Operation 1654 'getelementptr' 'regs_V_addr_145' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1655 [2/2] (3.25ns)   --->   "%regs_V_load_108 = load i16* %regs_V_addr_145, align 4" [fir_fixed.cpp:15]   --->   Operation 1655 'load' 'regs_V_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_92 : Operation 1656 [1/1] (1.87ns)   --->   "%add_ln14_41 = add i7 %i1_0_0, 43" [fir_fixed.cpp:14]   --->   Operation 1656 'add' 'add_ln14_41' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln15_43 = zext i7 %add_ln14_41 to i64" [fir_fixed.cpp:15]   --->   Operation 1657 'zext' 'zext_ln15_43' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1658 [1/1] (0.00ns)   --->   "%h_V_addr_43 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_43" [fir_fixed.cpp:15]   --->   Operation 1658 'getelementptr' 'h_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1659 [2/2] (3.25ns)   --->   "%h_V_load_43 = load i16* %h_V_addr_43, align 2" [fir_fixed.cpp:15]   --->   Operation 1659 'load' 'h_V_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_92 : Operation 1660 [1/1] (0.00ns)   --->   "%regs_V_addr_146 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_43" [fir_fixed.cpp:15]   --->   Operation 1660 'getelementptr' 'regs_V_addr_146' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1661 [2/2] (3.25ns)   --->   "%regs_V_load_109 = load i16* %regs_V_addr_146, align 2" [fir_fixed.cpp:15]   --->   Operation 1661 'load' 'regs_V_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 93 <SV = 91> <Delay = 9.40>
ST_93 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln1116_40 = sext i16 %h_V_load_40 to i32" [fir_fixed.cpp:15]   --->   Operation 1662 'sext' 'sext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i16 %regs_V_load_106 to i32" [fir_fixed.cpp:15]   --->   Operation 1663 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1664 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1118_40 = mul nsw i32 %sext_ln1118_40, %sext_ln1116_40" [fir_fixed.cpp:15]   --->   Operation 1664 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1665 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_38, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1665 'bitconcatenate' 'shl_ln728_39' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1666 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i32 %mul_ln1118_40, %shl_ln728_39" [fir_fixed.cpp:15]   --->   Operation 1666 'add' 'add_ln1192_40' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln1116_41 = sext i16 %h_V_load_41 to i32" [fir_fixed.cpp:15]   --->   Operation 1667 'sext' 'sext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i16 %regs_V_load_107 to i32" [fir_fixed.cpp:15]   --->   Operation 1668 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1669 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1118_41 = mul nsw i32 %sext_ln1118_41, %sext_ln1116_41" [fir_fixed.cpp:15]   --->   Operation 1669 'mul' 'mul_ln1118_41' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1670 [1/1] (0.00ns)   --->   "%tmp_39 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_40, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1670 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1671 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_39, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1671 'bitconcatenate' 'shl_ln728_40' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1672 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i32 %mul_ln1118_41, %shl_ln728_40" [fir_fixed.cpp:15]   --->   Operation 1672 'add' 'add_ln1192_41' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1673 [1/2] (3.25ns)   --->   "%h_V_load_42 = load i16* %h_V_addr_42, align 2" [fir_fixed.cpp:15]   --->   Operation 1673 'load' 'h_V_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_93 : Operation 1674 [1/2] (3.25ns)   --->   "%regs_V_load_108 = load i16* %regs_V_addr_145, align 4" [fir_fixed.cpp:15]   --->   Operation 1674 'load' 'regs_V_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_93 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_40 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_41, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1675 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1676 [1/2] (3.25ns)   --->   "%h_V_load_43 = load i16* %h_V_addr_43, align 2" [fir_fixed.cpp:15]   --->   Operation 1676 'load' 'h_V_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_93 : Operation 1677 [1/2] (3.25ns)   --->   "%regs_V_load_109 = load i16* %regs_V_addr_146, align 2" [fir_fixed.cpp:15]   --->   Operation 1677 'load' 'regs_V_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_93 : Operation 1678 [1/1] (1.87ns)   --->   "%add_ln14_42 = add i7 %i1_0_0, 44" [fir_fixed.cpp:14]   --->   Operation 1678 'add' 'add_ln14_42' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln15_44 = zext i7 %add_ln14_42 to i64" [fir_fixed.cpp:15]   --->   Operation 1679 'zext' 'zext_ln15_44' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1680 [1/1] (0.00ns)   --->   "%h_V_addr_44 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_44" [fir_fixed.cpp:15]   --->   Operation 1680 'getelementptr' 'h_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1681 [2/2] (3.25ns)   --->   "%h_V_load_44 = load i16* %h_V_addr_44, align 2" [fir_fixed.cpp:15]   --->   Operation 1681 'load' 'h_V_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_93 : Operation 1682 [1/1] (0.00ns)   --->   "%regs_V_addr_147 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_44" [fir_fixed.cpp:15]   --->   Operation 1682 'getelementptr' 'regs_V_addr_147' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1683 [2/2] (3.25ns)   --->   "%regs_V_load_110 = load i16* %regs_V_addr_147, align 4" [fir_fixed.cpp:15]   --->   Operation 1683 'load' 'regs_V_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_93 : Operation 1684 [1/1] (1.87ns)   --->   "%add_ln14_43 = add i7 %i1_0_0, 45" [fir_fixed.cpp:14]   --->   Operation 1684 'add' 'add_ln14_43' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln15_45 = zext i7 %add_ln14_43 to i64" [fir_fixed.cpp:15]   --->   Operation 1685 'zext' 'zext_ln15_45' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1686 [1/1] (0.00ns)   --->   "%h_V_addr_45 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_45" [fir_fixed.cpp:15]   --->   Operation 1686 'getelementptr' 'h_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1687 [2/2] (3.25ns)   --->   "%h_V_load_45 = load i16* %h_V_addr_45, align 2" [fir_fixed.cpp:15]   --->   Operation 1687 'load' 'h_V_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_93 : Operation 1688 [1/1] (0.00ns)   --->   "%regs_V_addr_148 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_45" [fir_fixed.cpp:15]   --->   Operation 1688 'getelementptr' 'regs_V_addr_148' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1689 [2/2] (3.25ns)   --->   "%regs_V_load_111 = load i16* %regs_V_addr_148, align 2" [fir_fixed.cpp:15]   --->   Operation 1689 'load' 'regs_V_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 94 <SV = 92> <Delay = 9.40>
ST_94 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln1116_42 = sext i16 %h_V_load_42 to i32" [fir_fixed.cpp:15]   --->   Operation 1690 'sext' 'sext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i16 %regs_V_load_108 to i32" [fir_fixed.cpp:15]   --->   Operation 1691 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1692 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1118_42 = mul nsw i32 %sext_ln1118_42, %sext_ln1116_42" [fir_fixed.cpp:15]   --->   Operation 1692 'mul' 'mul_ln1118_42' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1693 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_40, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1693 'bitconcatenate' 'shl_ln728_41' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1694 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i32 %mul_ln1118_42, %shl_ln728_41" [fir_fixed.cpp:15]   --->   Operation 1694 'add' 'add_ln1192_42' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln1116_43 = sext i16 %h_V_load_43 to i32" [fir_fixed.cpp:15]   --->   Operation 1695 'sext' 'sext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i16 %regs_V_load_109 to i32" [fir_fixed.cpp:15]   --->   Operation 1696 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1697 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_43 = mul nsw i32 %sext_ln1118_43, %sext_ln1116_43" [fir_fixed.cpp:15]   --->   Operation 1697 'mul' 'mul_ln1118_43' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_41 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_42, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1698 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1699 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_41, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1699 'bitconcatenate' 'shl_ln728_42' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1700 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i32 %mul_ln1118_43, %shl_ln728_42" [fir_fixed.cpp:15]   --->   Operation 1700 'add' 'add_ln1192_43' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1701 [1/2] (3.25ns)   --->   "%h_V_load_44 = load i16* %h_V_addr_44, align 2" [fir_fixed.cpp:15]   --->   Operation 1701 'load' 'h_V_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_94 : Operation 1702 [1/2] (3.25ns)   --->   "%regs_V_load_110 = load i16* %regs_V_addr_147, align 4" [fir_fixed.cpp:15]   --->   Operation 1702 'load' 'regs_V_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_94 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp_42 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_43, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1703 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1704 [1/2] (3.25ns)   --->   "%h_V_load_45 = load i16* %h_V_addr_45, align 2" [fir_fixed.cpp:15]   --->   Operation 1704 'load' 'h_V_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_94 : Operation 1705 [1/2] (3.25ns)   --->   "%regs_V_load_111 = load i16* %regs_V_addr_148, align 2" [fir_fixed.cpp:15]   --->   Operation 1705 'load' 'regs_V_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_94 : Operation 1706 [1/1] (1.87ns)   --->   "%add_ln14_44 = add i7 %i1_0_0, 46" [fir_fixed.cpp:14]   --->   Operation 1706 'add' 'add_ln14_44' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln15_46 = zext i7 %add_ln14_44 to i64" [fir_fixed.cpp:15]   --->   Operation 1707 'zext' 'zext_ln15_46' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1708 [1/1] (0.00ns)   --->   "%h_V_addr_46 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_46" [fir_fixed.cpp:15]   --->   Operation 1708 'getelementptr' 'h_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1709 [2/2] (3.25ns)   --->   "%h_V_load_46 = load i16* %h_V_addr_46, align 2" [fir_fixed.cpp:15]   --->   Operation 1709 'load' 'h_V_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_94 : Operation 1710 [1/1] (0.00ns)   --->   "%regs_V_addr_149 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_46" [fir_fixed.cpp:15]   --->   Operation 1710 'getelementptr' 'regs_V_addr_149' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1711 [2/2] (3.25ns)   --->   "%regs_V_load_112 = load i16* %regs_V_addr_149, align 4" [fir_fixed.cpp:15]   --->   Operation 1711 'load' 'regs_V_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_94 : Operation 1712 [1/1] (1.87ns)   --->   "%add_ln14_45 = add i7 %i1_0_0, 47" [fir_fixed.cpp:14]   --->   Operation 1712 'add' 'add_ln14_45' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln15_47 = zext i7 %add_ln14_45 to i64" [fir_fixed.cpp:15]   --->   Operation 1713 'zext' 'zext_ln15_47' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1714 [1/1] (0.00ns)   --->   "%h_V_addr_47 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_47" [fir_fixed.cpp:15]   --->   Operation 1714 'getelementptr' 'h_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1715 [2/2] (3.25ns)   --->   "%h_V_load_47 = load i16* %h_V_addr_47, align 2" [fir_fixed.cpp:15]   --->   Operation 1715 'load' 'h_V_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_94 : Operation 1716 [1/1] (0.00ns)   --->   "%regs_V_addr_150 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_47" [fir_fixed.cpp:15]   --->   Operation 1716 'getelementptr' 'regs_V_addr_150' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1717 [2/2] (3.25ns)   --->   "%regs_V_load_113 = load i16* %regs_V_addr_150, align 2" [fir_fixed.cpp:15]   --->   Operation 1717 'load' 'regs_V_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 95 <SV = 93> <Delay = 9.40>
ST_95 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln1116_44 = sext i16 %h_V_load_44 to i32" [fir_fixed.cpp:15]   --->   Operation 1718 'sext' 'sext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i16 %regs_V_load_110 to i32" [fir_fixed.cpp:15]   --->   Operation 1719 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1720 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_44 = mul nsw i32 %sext_ln1118_44, %sext_ln1116_44" [fir_fixed.cpp:15]   --->   Operation 1720 'mul' 'mul_ln1118_44' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1721 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_42, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1721 'bitconcatenate' 'shl_ln728_43' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1722 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i32 %mul_ln1118_44, %shl_ln728_43" [fir_fixed.cpp:15]   --->   Operation 1722 'add' 'add_ln1192_44' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln1116_45 = sext i16 %h_V_load_45 to i32" [fir_fixed.cpp:15]   --->   Operation 1723 'sext' 'sext_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i16 %regs_V_load_111 to i32" [fir_fixed.cpp:15]   --->   Operation 1724 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1725 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1118_45 = mul nsw i32 %sext_ln1118_45, %sext_ln1116_45" [fir_fixed.cpp:15]   --->   Operation 1725 'mul' 'mul_ln1118_45' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_43 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_44, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1726 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1727 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_43, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1727 'bitconcatenate' 'shl_ln728_44' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1728 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i32 %mul_ln1118_45, %shl_ln728_44" [fir_fixed.cpp:15]   --->   Operation 1728 'add' 'add_ln1192_45' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1729 [1/2] (3.25ns)   --->   "%h_V_load_46 = load i16* %h_V_addr_46, align 2" [fir_fixed.cpp:15]   --->   Operation 1729 'load' 'h_V_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_95 : Operation 1730 [1/2] (3.25ns)   --->   "%regs_V_load_112 = load i16* %regs_V_addr_149, align 4" [fir_fixed.cpp:15]   --->   Operation 1730 'load' 'regs_V_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_95 : Operation 1731 [1/1] (0.00ns)   --->   "%tmp_44 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_45, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1731 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1732 [1/2] (3.25ns)   --->   "%h_V_load_47 = load i16* %h_V_addr_47, align 2" [fir_fixed.cpp:15]   --->   Operation 1732 'load' 'h_V_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_95 : Operation 1733 [1/2] (3.25ns)   --->   "%regs_V_load_113 = load i16* %regs_V_addr_150, align 2" [fir_fixed.cpp:15]   --->   Operation 1733 'load' 'regs_V_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_95 : Operation 1734 [1/1] (1.87ns)   --->   "%add_ln14_46 = add i7 %i1_0_0, 48" [fir_fixed.cpp:14]   --->   Operation 1734 'add' 'add_ln14_46' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln15_48 = zext i7 %add_ln14_46 to i64" [fir_fixed.cpp:15]   --->   Operation 1735 'zext' 'zext_ln15_48' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1736 [1/1] (0.00ns)   --->   "%h_V_addr_48 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_48" [fir_fixed.cpp:15]   --->   Operation 1736 'getelementptr' 'h_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1737 [2/2] (3.25ns)   --->   "%h_V_load_48 = load i16* %h_V_addr_48, align 2" [fir_fixed.cpp:15]   --->   Operation 1737 'load' 'h_V_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_95 : Operation 1738 [1/1] (0.00ns)   --->   "%regs_V_addr_151 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_48" [fir_fixed.cpp:15]   --->   Operation 1738 'getelementptr' 'regs_V_addr_151' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1739 [2/2] (3.25ns)   --->   "%regs_V_load_114 = load i16* %regs_V_addr_151, align 4" [fir_fixed.cpp:15]   --->   Operation 1739 'load' 'regs_V_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_95 : Operation 1740 [1/1] (1.87ns)   --->   "%add_ln14_47 = add i7 %i1_0_0, 49" [fir_fixed.cpp:14]   --->   Operation 1740 'add' 'add_ln14_47' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln15_49 = zext i7 %add_ln14_47 to i64" [fir_fixed.cpp:15]   --->   Operation 1741 'zext' 'zext_ln15_49' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1742 [1/1] (0.00ns)   --->   "%h_V_addr_49 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_49" [fir_fixed.cpp:15]   --->   Operation 1742 'getelementptr' 'h_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1743 [2/2] (3.25ns)   --->   "%h_V_load_49 = load i16* %h_V_addr_49, align 2" [fir_fixed.cpp:15]   --->   Operation 1743 'load' 'h_V_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_95 : Operation 1744 [1/1] (0.00ns)   --->   "%regs_V_addr_152 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_49" [fir_fixed.cpp:15]   --->   Operation 1744 'getelementptr' 'regs_V_addr_152' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1745 [2/2] (3.25ns)   --->   "%regs_V_load_115 = load i16* %regs_V_addr_152, align 2" [fir_fixed.cpp:15]   --->   Operation 1745 'load' 'regs_V_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 96 <SV = 94> <Delay = 9.40>
ST_96 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln1116_46 = sext i16 %h_V_load_46 to i32" [fir_fixed.cpp:15]   --->   Operation 1746 'sext' 'sext_ln1116_46' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i16 %regs_V_load_112 to i32" [fir_fixed.cpp:15]   --->   Operation 1747 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1748 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1118_46 = mul nsw i32 %sext_ln1118_46, %sext_ln1116_46" [fir_fixed.cpp:15]   --->   Operation 1748 'mul' 'mul_ln1118_46' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1749 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_44, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1749 'bitconcatenate' 'shl_ln728_45' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1750 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i32 %mul_ln1118_46, %shl_ln728_45" [fir_fixed.cpp:15]   --->   Operation 1750 'add' 'add_ln1192_46' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln1116_47 = sext i16 %h_V_load_47 to i32" [fir_fixed.cpp:15]   --->   Operation 1751 'sext' 'sext_ln1116_47' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i16 %regs_V_load_113 to i32" [fir_fixed.cpp:15]   --->   Operation 1752 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1753 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_47 = mul nsw i32 %sext_ln1118_47, %sext_ln1116_47" [fir_fixed.cpp:15]   --->   Operation 1753 'mul' 'mul_ln1118_47' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1754 [1/1] (0.00ns)   --->   "%tmp_45 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_46, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1754 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1755 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_45, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1755 'bitconcatenate' 'shl_ln728_46' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1756 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i32 %mul_ln1118_47, %shl_ln728_46" [fir_fixed.cpp:15]   --->   Operation 1756 'add' 'add_ln1192_47' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1757 [1/2] (3.25ns)   --->   "%h_V_load_48 = load i16* %h_V_addr_48, align 2" [fir_fixed.cpp:15]   --->   Operation 1757 'load' 'h_V_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_96 : Operation 1758 [1/2] (3.25ns)   --->   "%regs_V_load_114 = load i16* %regs_V_addr_151, align 4" [fir_fixed.cpp:15]   --->   Operation 1758 'load' 'regs_V_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_96 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_46 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_47, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1759 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1760 [1/2] (3.25ns)   --->   "%h_V_load_49 = load i16* %h_V_addr_49, align 2" [fir_fixed.cpp:15]   --->   Operation 1760 'load' 'h_V_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_96 : Operation 1761 [1/2] (3.25ns)   --->   "%regs_V_load_115 = load i16* %regs_V_addr_152, align 2" [fir_fixed.cpp:15]   --->   Operation 1761 'load' 'regs_V_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_96 : Operation 1762 [1/1] (1.87ns)   --->   "%add_ln14_48 = add i7 %i1_0_0, 50" [fir_fixed.cpp:14]   --->   Operation 1762 'add' 'add_ln14_48' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln15_50 = zext i7 %add_ln14_48 to i64" [fir_fixed.cpp:15]   --->   Operation 1763 'zext' 'zext_ln15_50' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1764 [1/1] (0.00ns)   --->   "%h_V_addr_50 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_50" [fir_fixed.cpp:15]   --->   Operation 1764 'getelementptr' 'h_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1765 [2/2] (3.25ns)   --->   "%h_V_load_50 = load i16* %h_V_addr_50, align 2" [fir_fixed.cpp:15]   --->   Operation 1765 'load' 'h_V_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_96 : Operation 1766 [1/1] (0.00ns)   --->   "%regs_V_addr_153 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_50" [fir_fixed.cpp:15]   --->   Operation 1766 'getelementptr' 'regs_V_addr_153' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1767 [2/2] (3.25ns)   --->   "%regs_V_load_116 = load i16* %regs_V_addr_153, align 4" [fir_fixed.cpp:15]   --->   Operation 1767 'load' 'regs_V_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_96 : Operation 1768 [1/1] (1.87ns)   --->   "%add_ln14_49 = add i7 %i1_0_0, 51" [fir_fixed.cpp:14]   --->   Operation 1768 'add' 'add_ln14_49' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln15_51 = zext i7 %add_ln14_49 to i64" [fir_fixed.cpp:15]   --->   Operation 1769 'zext' 'zext_ln15_51' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1770 [1/1] (0.00ns)   --->   "%h_V_addr_51 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_51" [fir_fixed.cpp:15]   --->   Operation 1770 'getelementptr' 'h_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1771 [2/2] (3.25ns)   --->   "%h_V_load_51 = load i16* %h_V_addr_51, align 2" [fir_fixed.cpp:15]   --->   Operation 1771 'load' 'h_V_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_96 : Operation 1772 [1/1] (0.00ns)   --->   "%regs_V_addr_154 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_51" [fir_fixed.cpp:15]   --->   Operation 1772 'getelementptr' 'regs_V_addr_154' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1773 [2/2] (3.25ns)   --->   "%regs_V_load_117 = load i16* %regs_V_addr_154, align 2" [fir_fixed.cpp:15]   --->   Operation 1773 'load' 'regs_V_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 97 <SV = 95> <Delay = 9.40>
ST_97 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln1116_48 = sext i16 %h_V_load_48 to i32" [fir_fixed.cpp:15]   --->   Operation 1774 'sext' 'sext_ln1116_48' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i16 %regs_V_load_114 to i32" [fir_fixed.cpp:15]   --->   Operation 1775 'sext' 'sext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1776 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1118_48 = mul nsw i32 %sext_ln1118_48, %sext_ln1116_48" [fir_fixed.cpp:15]   --->   Operation 1776 'mul' 'mul_ln1118_48' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1777 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_46, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1777 'bitconcatenate' 'shl_ln728_47' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1778 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i32 %mul_ln1118_48, %shl_ln728_47" [fir_fixed.cpp:15]   --->   Operation 1778 'add' 'add_ln1192_48' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln1116_49 = sext i16 %h_V_load_49 to i32" [fir_fixed.cpp:15]   --->   Operation 1779 'sext' 'sext_ln1116_49' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i16 %regs_V_load_115 to i32" [fir_fixed.cpp:15]   --->   Operation 1780 'sext' 'sext_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1781 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1118_49 = mul nsw i32 %sext_ln1118_49, %sext_ln1116_49" [fir_fixed.cpp:15]   --->   Operation 1781 'mul' 'mul_ln1118_49' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_47 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_48, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1782 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1783 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_47, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1783 'bitconcatenate' 'shl_ln728_48' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1784 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i32 %mul_ln1118_49, %shl_ln728_48" [fir_fixed.cpp:15]   --->   Operation 1784 'add' 'add_ln1192_49' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1785 [1/2] (3.25ns)   --->   "%h_V_load_50 = load i16* %h_V_addr_50, align 2" [fir_fixed.cpp:15]   --->   Operation 1785 'load' 'h_V_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_97 : Operation 1786 [1/2] (3.25ns)   --->   "%regs_V_load_116 = load i16* %regs_V_addr_153, align 4" [fir_fixed.cpp:15]   --->   Operation 1786 'load' 'regs_V_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_97 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_48 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_49, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1787 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1788 [1/2] (3.25ns)   --->   "%h_V_load_51 = load i16* %h_V_addr_51, align 2" [fir_fixed.cpp:15]   --->   Operation 1788 'load' 'h_V_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_97 : Operation 1789 [1/2] (3.25ns)   --->   "%regs_V_load_117 = load i16* %regs_V_addr_154, align 2" [fir_fixed.cpp:15]   --->   Operation 1789 'load' 'regs_V_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_97 : Operation 1790 [1/1] (1.87ns)   --->   "%add_ln14_50 = add i7 %i1_0_0, 52" [fir_fixed.cpp:14]   --->   Operation 1790 'add' 'add_ln14_50' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1791 [1/1] (0.00ns)   --->   "%zext_ln15_52 = zext i7 %add_ln14_50 to i64" [fir_fixed.cpp:15]   --->   Operation 1791 'zext' 'zext_ln15_52' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1792 [1/1] (0.00ns)   --->   "%h_V_addr_52 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_52" [fir_fixed.cpp:15]   --->   Operation 1792 'getelementptr' 'h_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1793 [2/2] (3.25ns)   --->   "%h_V_load_52 = load i16* %h_V_addr_52, align 2" [fir_fixed.cpp:15]   --->   Operation 1793 'load' 'h_V_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_97 : Operation 1794 [1/1] (0.00ns)   --->   "%regs_V_addr_155 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_52" [fir_fixed.cpp:15]   --->   Operation 1794 'getelementptr' 'regs_V_addr_155' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1795 [2/2] (3.25ns)   --->   "%regs_V_load_118 = load i16* %regs_V_addr_155, align 4" [fir_fixed.cpp:15]   --->   Operation 1795 'load' 'regs_V_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_97 : Operation 1796 [1/1] (1.87ns)   --->   "%add_ln14_51 = add i7 %i1_0_0, 53" [fir_fixed.cpp:14]   --->   Operation 1796 'add' 'add_ln14_51' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1797 [1/1] (0.00ns)   --->   "%zext_ln15_53 = zext i7 %add_ln14_51 to i64" [fir_fixed.cpp:15]   --->   Operation 1797 'zext' 'zext_ln15_53' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1798 [1/1] (0.00ns)   --->   "%h_V_addr_53 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_53" [fir_fixed.cpp:15]   --->   Operation 1798 'getelementptr' 'h_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1799 [2/2] (3.25ns)   --->   "%h_V_load_53 = load i16* %h_V_addr_53, align 2" [fir_fixed.cpp:15]   --->   Operation 1799 'load' 'h_V_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_97 : Operation 1800 [1/1] (0.00ns)   --->   "%regs_V_addr_156 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_53" [fir_fixed.cpp:15]   --->   Operation 1800 'getelementptr' 'regs_V_addr_156' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1801 [2/2] (3.25ns)   --->   "%regs_V_load_119 = load i16* %regs_V_addr_156, align 2" [fir_fixed.cpp:15]   --->   Operation 1801 'load' 'regs_V_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 98 <SV = 96> <Delay = 9.40>
ST_98 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln1116_50 = sext i16 %h_V_load_50 to i32" [fir_fixed.cpp:15]   --->   Operation 1802 'sext' 'sext_ln1116_50' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i16 %regs_V_load_116 to i32" [fir_fixed.cpp:15]   --->   Operation 1803 'sext' 'sext_ln1118_50' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1804 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1118_50 = mul nsw i32 %sext_ln1118_50, %sext_ln1116_50" [fir_fixed.cpp:15]   --->   Operation 1804 'mul' 'mul_ln1118_50' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1805 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_48, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1805 'bitconcatenate' 'shl_ln728_49' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1806 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i32 %mul_ln1118_50, %shl_ln728_49" [fir_fixed.cpp:15]   --->   Operation 1806 'add' 'add_ln1192_50' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln1116_51 = sext i16 %h_V_load_51 to i32" [fir_fixed.cpp:15]   --->   Operation 1807 'sext' 'sext_ln1116_51' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i16 %regs_V_load_117 to i32" [fir_fixed.cpp:15]   --->   Operation 1808 'sext' 'sext_ln1118_51' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1809 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1118_51 = mul nsw i32 %sext_ln1118_51, %sext_ln1116_51" [fir_fixed.cpp:15]   --->   Operation 1809 'mul' 'mul_ln1118_51' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_49 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_50, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1810 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1811 [1/1] (0.00ns)   --->   "%shl_ln728_50 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_49, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1811 'bitconcatenate' 'shl_ln728_50' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1812 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_51 = add i32 %mul_ln1118_51, %shl_ln728_50" [fir_fixed.cpp:15]   --->   Operation 1812 'add' 'add_ln1192_51' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1813 [1/2] (3.25ns)   --->   "%h_V_load_52 = load i16* %h_V_addr_52, align 2" [fir_fixed.cpp:15]   --->   Operation 1813 'load' 'h_V_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_98 : Operation 1814 [1/2] (3.25ns)   --->   "%regs_V_load_118 = load i16* %regs_V_addr_155, align 4" [fir_fixed.cpp:15]   --->   Operation 1814 'load' 'regs_V_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_98 : Operation 1815 [1/1] (0.00ns)   --->   "%tmp_50 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_51, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1815 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1816 [1/2] (3.25ns)   --->   "%h_V_load_53 = load i16* %h_V_addr_53, align 2" [fir_fixed.cpp:15]   --->   Operation 1816 'load' 'h_V_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_98 : Operation 1817 [1/2] (3.25ns)   --->   "%regs_V_load_119 = load i16* %regs_V_addr_156, align 2" [fir_fixed.cpp:15]   --->   Operation 1817 'load' 'regs_V_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_98 : Operation 1818 [1/1] (1.87ns)   --->   "%add_ln14_52 = add i7 %i1_0_0, 54" [fir_fixed.cpp:14]   --->   Operation 1818 'add' 'add_ln14_52' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln15_54 = zext i7 %add_ln14_52 to i64" [fir_fixed.cpp:15]   --->   Operation 1819 'zext' 'zext_ln15_54' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1820 [1/1] (0.00ns)   --->   "%h_V_addr_54 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_54" [fir_fixed.cpp:15]   --->   Operation 1820 'getelementptr' 'h_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1821 [2/2] (3.25ns)   --->   "%h_V_load_54 = load i16* %h_V_addr_54, align 2" [fir_fixed.cpp:15]   --->   Operation 1821 'load' 'h_V_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_98 : Operation 1822 [1/1] (0.00ns)   --->   "%regs_V_addr_157 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_54" [fir_fixed.cpp:15]   --->   Operation 1822 'getelementptr' 'regs_V_addr_157' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1823 [2/2] (3.25ns)   --->   "%regs_V_load_120 = load i16* %regs_V_addr_157, align 4" [fir_fixed.cpp:15]   --->   Operation 1823 'load' 'regs_V_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_98 : Operation 1824 [1/1] (1.87ns)   --->   "%add_ln14_53 = add i7 %i1_0_0, 55" [fir_fixed.cpp:14]   --->   Operation 1824 'add' 'add_ln14_53' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1825 [1/1] (0.00ns)   --->   "%zext_ln15_55 = zext i7 %add_ln14_53 to i64" [fir_fixed.cpp:15]   --->   Operation 1825 'zext' 'zext_ln15_55' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1826 [1/1] (0.00ns)   --->   "%h_V_addr_55 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_55" [fir_fixed.cpp:15]   --->   Operation 1826 'getelementptr' 'h_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1827 [2/2] (3.25ns)   --->   "%h_V_load_55 = load i16* %h_V_addr_55, align 2" [fir_fixed.cpp:15]   --->   Operation 1827 'load' 'h_V_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_98 : Operation 1828 [1/1] (0.00ns)   --->   "%regs_V_addr_158 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_55" [fir_fixed.cpp:15]   --->   Operation 1828 'getelementptr' 'regs_V_addr_158' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1829 [2/2] (3.25ns)   --->   "%regs_V_load_121 = load i16* %regs_V_addr_158, align 2" [fir_fixed.cpp:15]   --->   Operation 1829 'load' 'regs_V_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 99 <SV = 97> <Delay = 9.40>
ST_99 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln1116_52 = sext i16 %h_V_load_52 to i32" [fir_fixed.cpp:15]   --->   Operation 1830 'sext' 'sext_ln1116_52' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i16 %regs_V_load_118 to i32" [fir_fixed.cpp:15]   --->   Operation 1831 'sext' 'sext_ln1118_52' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1832 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1118_52 = mul nsw i32 %sext_ln1118_52, %sext_ln1116_52" [fir_fixed.cpp:15]   --->   Operation 1832 'mul' 'mul_ln1118_52' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1833 [1/1] (0.00ns)   --->   "%shl_ln728_51 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_50, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1833 'bitconcatenate' 'shl_ln728_51' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1834 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i32 %mul_ln1118_52, %shl_ln728_51" [fir_fixed.cpp:15]   --->   Operation 1834 'add' 'add_ln1192_52' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln1116_53 = sext i16 %h_V_load_53 to i32" [fir_fixed.cpp:15]   --->   Operation 1835 'sext' 'sext_ln1116_53' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i16 %regs_V_load_119 to i32" [fir_fixed.cpp:15]   --->   Operation 1836 'sext' 'sext_ln1118_53' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1837 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1118_53 = mul nsw i32 %sext_ln1118_53, %sext_ln1116_53" [fir_fixed.cpp:15]   --->   Operation 1837 'mul' 'mul_ln1118_53' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1838 [1/1] (0.00ns)   --->   "%tmp_51 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_52, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1838 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1839 [1/1] (0.00ns)   --->   "%shl_ln728_52 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_51, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1839 'bitconcatenate' 'shl_ln728_52' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1840 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_53 = add i32 %mul_ln1118_53, %shl_ln728_52" [fir_fixed.cpp:15]   --->   Operation 1840 'add' 'add_ln1192_53' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1841 [1/2] (3.25ns)   --->   "%h_V_load_54 = load i16* %h_V_addr_54, align 2" [fir_fixed.cpp:15]   --->   Operation 1841 'load' 'h_V_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_99 : Operation 1842 [1/2] (3.25ns)   --->   "%regs_V_load_120 = load i16* %regs_V_addr_157, align 4" [fir_fixed.cpp:15]   --->   Operation 1842 'load' 'regs_V_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_99 : Operation 1843 [1/1] (0.00ns)   --->   "%tmp_52 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_53, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1843 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1844 [1/2] (3.25ns)   --->   "%h_V_load_55 = load i16* %h_V_addr_55, align 2" [fir_fixed.cpp:15]   --->   Operation 1844 'load' 'h_V_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_99 : Operation 1845 [1/2] (3.25ns)   --->   "%regs_V_load_121 = load i16* %regs_V_addr_158, align 2" [fir_fixed.cpp:15]   --->   Operation 1845 'load' 'regs_V_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_99 : Operation 1846 [1/1] (1.87ns)   --->   "%add_ln14_54 = add i7 %i1_0_0, 56" [fir_fixed.cpp:14]   --->   Operation 1846 'add' 'add_ln14_54' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln15_56 = zext i7 %add_ln14_54 to i64" [fir_fixed.cpp:15]   --->   Operation 1847 'zext' 'zext_ln15_56' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1848 [1/1] (0.00ns)   --->   "%h_V_addr_56 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_56" [fir_fixed.cpp:15]   --->   Operation 1848 'getelementptr' 'h_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1849 [2/2] (3.25ns)   --->   "%h_V_load_56 = load i16* %h_V_addr_56, align 2" [fir_fixed.cpp:15]   --->   Operation 1849 'load' 'h_V_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_99 : Operation 1850 [1/1] (0.00ns)   --->   "%regs_V_addr_159 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_56" [fir_fixed.cpp:15]   --->   Operation 1850 'getelementptr' 'regs_V_addr_159' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1851 [2/2] (3.25ns)   --->   "%regs_V_load_122 = load i16* %regs_V_addr_159, align 4" [fir_fixed.cpp:15]   --->   Operation 1851 'load' 'regs_V_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_99 : Operation 1852 [1/1] (1.87ns)   --->   "%add_ln14_55 = add i7 %i1_0_0, 57" [fir_fixed.cpp:14]   --->   Operation 1852 'add' 'add_ln14_55' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln15_57 = zext i7 %add_ln14_55 to i64" [fir_fixed.cpp:15]   --->   Operation 1853 'zext' 'zext_ln15_57' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1854 [1/1] (0.00ns)   --->   "%h_V_addr_57 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_57" [fir_fixed.cpp:15]   --->   Operation 1854 'getelementptr' 'h_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1855 [2/2] (3.25ns)   --->   "%h_V_load_57 = load i16* %h_V_addr_57, align 2" [fir_fixed.cpp:15]   --->   Operation 1855 'load' 'h_V_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_99 : Operation 1856 [1/1] (0.00ns)   --->   "%regs_V_addr_160 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_57" [fir_fixed.cpp:15]   --->   Operation 1856 'getelementptr' 'regs_V_addr_160' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1857 [2/2] (3.25ns)   --->   "%regs_V_load_123 = load i16* %regs_V_addr_160, align 2" [fir_fixed.cpp:15]   --->   Operation 1857 'load' 'regs_V_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 100 <SV = 98> <Delay = 9.40>
ST_100 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln1116_54 = sext i16 %h_V_load_54 to i32" [fir_fixed.cpp:15]   --->   Operation 1858 'sext' 'sext_ln1116_54' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i16 %regs_V_load_120 to i32" [fir_fixed.cpp:15]   --->   Operation 1859 'sext' 'sext_ln1118_54' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1860 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_54 = mul nsw i32 %sext_ln1118_54, %sext_ln1116_54" [fir_fixed.cpp:15]   --->   Operation 1860 'mul' 'mul_ln1118_54' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1861 [1/1] (0.00ns)   --->   "%shl_ln728_53 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_52, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1861 'bitconcatenate' 'shl_ln728_53' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1862 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_54 = add i32 %mul_ln1118_54, %shl_ln728_53" [fir_fixed.cpp:15]   --->   Operation 1862 'add' 'add_ln1192_54' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln1116_55 = sext i16 %h_V_load_55 to i32" [fir_fixed.cpp:15]   --->   Operation 1863 'sext' 'sext_ln1116_55' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i16 %regs_V_load_121 to i32" [fir_fixed.cpp:15]   --->   Operation 1864 'sext' 'sext_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1865 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1118_55 = mul nsw i32 %sext_ln1118_55, %sext_ln1116_55" [fir_fixed.cpp:15]   --->   Operation 1865 'mul' 'mul_ln1118_55' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_53 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_54, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1866 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1867 [1/1] (0.00ns)   --->   "%shl_ln728_54 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_53, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1867 'bitconcatenate' 'shl_ln728_54' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1868 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i32 %mul_ln1118_55, %shl_ln728_54" [fir_fixed.cpp:15]   --->   Operation 1868 'add' 'add_ln1192_55' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1869 [1/2] (3.25ns)   --->   "%h_V_load_56 = load i16* %h_V_addr_56, align 2" [fir_fixed.cpp:15]   --->   Operation 1869 'load' 'h_V_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_100 : Operation 1870 [1/2] (3.25ns)   --->   "%regs_V_load_122 = load i16* %regs_V_addr_159, align 4" [fir_fixed.cpp:15]   --->   Operation 1870 'load' 'regs_V_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_100 : Operation 1871 [1/1] (0.00ns)   --->   "%tmp_54 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_55, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1871 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1872 [1/2] (3.25ns)   --->   "%h_V_load_57 = load i16* %h_V_addr_57, align 2" [fir_fixed.cpp:15]   --->   Operation 1872 'load' 'h_V_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_100 : Operation 1873 [1/2] (3.25ns)   --->   "%regs_V_load_123 = load i16* %regs_V_addr_160, align 2" [fir_fixed.cpp:15]   --->   Operation 1873 'load' 'regs_V_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_100 : Operation 1874 [1/1] (1.87ns)   --->   "%add_ln14_56 = add i7 %i1_0_0, 58" [fir_fixed.cpp:14]   --->   Operation 1874 'add' 'add_ln14_56' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln15_58 = zext i7 %add_ln14_56 to i64" [fir_fixed.cpp:15]   --->   Operation 1875 'zext' 'zext_ln15_58' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1876 [1/1] (0.00ns)   --->   "%h_V_addr_58 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_58" [fir_fixed.cpp:15]   --->   Operation 1876 'getelementptr' 'h_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1877 [2/2] (3.25ns)   --->   "%h_V_load_58 = load i16* %h_V_addr_58, align 2" [fir_fixed.cpp:15]   --->   Operation 1877 'load' 'h_V_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_100 : Operation 1878 [1/1] (0.00ns)   --->   "%regs_V_addr_161 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_58" [fir_fixed.cpp:15]   --->   Operation 1878 'getelementptr' 'regs_V_addr_161' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1879 [2/2] (3.25ns)   --->   "%regs_V_load_124 = load i16* %regs_V_addr_161, align 4" [fir_fixed.cpp:15]   --->   Operation 1879 'load' 'regs_V_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_100 : Operation 1880 [1/1] (1.87ns)   --->   "%add_ln14_57 = add i7 %i1_0_0, 59" [fir_fixed.cpp:14]   --->   Operation 1880 'add' 'add_ln14_57' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln15_59 = zext i7 %add_ln14_57 to i64" [fir_fixed.cpp:15]   --->   Operation 1881 'zext' 'zext_ln15_59' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1882 [1/1] (0.00ns)   --->   "%h_V_addr_59 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_59" [fir_fixed.cpp:15]   --->   Operation 1882 'getelementptr' 'h_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1883 [2/2] (3.25ns)   --->   "%h_V_load_59 = load i16* %h_V_addr_59, align 2" [fir_fixed.cpp:15]   --->   Operation 1883 'load' 'h_V_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_100 : Operation 1884 [1/1] (0.00ns)   --->   "%regs_V_addr_162 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_59" [fir_fixed.cpp:15]   --->   Operation 1884 'getelementptr' 'regs_V_addr_162' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1885 [2/2] (3.25ns)   --->   "%regs_V_load_125 = load i16* %regs_V_addr_162, align 2" [fir_fixed.cpp:15]   --->   Operation 1885 'load' 'regs_V_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 101 <SV = 99> <Delay = 9.40>
ST_101 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln1116_56 = sext i16 %h_V_load_56 to i32" [fir_fixed.cpp:15]   --->   Operation 1886 'sext' 'sext_ln1116_56' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i16 %regs_V_load_122 to i32" [fir_fixed.cpp:15]   --->   Operation 1887 'sext' 'sext_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1888 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1118_56 = mul nsw i32 %sext_ln1118_56, %sext_ln1116_56" [fir_fixed.cpp:15]   --->   Operation 1888 'mul' 'mul_ln1118_56' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1889 [1/1] (0.00ns)   --->   "%shl_ln728_55 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_54, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1889 'bitconcatenate' 'shl_ln728_55' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1890 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_56 = add i32 %mul_ln1118_56, %shl_ln728_55" [fir_fixed.cpp:15]   --->   Operation 1890 'add' 'add_ln1192_56' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln1116_57 = sext i16 %h_V_load_57 to i32" [fir_fixed.cpp:15]   --->   Operation 1891 'sext' 'sext_ln1116_57' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i16 %regs_V_load_123 to i32" [fir_fixed.cpp:15]   --->   Operation 1892 'sext' 'sext_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1893 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_57)   --->   "%mul_ln1118_57 = mul nsw i32 %sext_ln1118_57, %sext_ln1116_57" [fir_fixed.cpp:15]   --->   Operation 1893 'mul' 'mul_ln1118_57' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1894 [1/1] (0.00ns)   --->   "%tmp_55 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_56, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1894 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1895 [1/1] (0.00ns)   --->   "%shl_ln728_56 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_55, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1895 'bitconcatenate' 'shl_ln728_56' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1896 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_57 = add i32 %mul_ln1118_57, %shl_ln728_56" [fir_fixed.cpp:15]   --->   Operation 1896 'add' 'add_ln1192_57' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1897 [1/2] (3.25ns)   --->   "%h_V_load_58 = load i16* %h_V_addr_58, align 2" [fir_fixed.cpp:15]   --->   Operation 1897 'load' 'h_V_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_101 : Operation 1898 [1/2] (3.25ns)   --->   "%regs_V_load_124 = load i16* %regs_V_addr_161, align 4" [fir_fixed.cpp:15]   --->   Operation 1898 'load' 'regs_V_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_101 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_56 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_57, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1899 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1900 [1/2] (3.25ns)   --->   "%h_V_load_59 = load i16* %h_V_addr_59, align 2" [fir_fixed.cpp:15]   --->   Operation 1900 'load' 'h_V_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_101 : Operation 1901 [1/2] (3.25ns)   --->   "%regs_V_load_125 = load i16* %regs_V_addr_162, align 2" [fir_fixed.cpp:15]   --->   Operation 1901 'load' 'regs_V_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_101 : Operation 1902 [1/1] (1.87ns)   --->   "%add_ln14_58 = add i7 %i1_0_0, 60" [fir_fixed.cpp:14]   --->   Operation 1902 'add' 'add_ln14_58' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln15_60 = zext i7 %add_ln14_58 to i64" [fir_fixed.cpp:15]   --->   Operation 1903 'zext' 'zext_ln15_60' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1904 [1/1] (0.00ns)   --->   "%h_V_addr_60 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_60" [fir_fixed.cpp:15]   --->   Operation 1904 'getelementptr' 'h_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1905 [2/2] (3.25ns)   --->   "%h_V_load_60 = load i16* %h_V_addr_60, align 2" [fir_fixed.cpp:15]   --->   Operation 1905 'load' 'h_V_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_101 : Operation 1906 [1/1] (0.00ns)   --->   "%regs_V_addr_163 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_60" [fir_fixed.cpp:15]   --->   Operation 1906 'getelementptr' 'regs_V_addr_163' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1907 [2/2] (3.25ns)   --->   "%regs_V_load_126 = load i16* %regs_V_addr_163, align 4" [fir_fixed.cpp:15]   --->   Operation 1907 'load' 'regs_V_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_101 : Operation 1908 [1/1] (1.87ns)   --->   "%add_ln14_59 = add i7 %i1_0_0, 61" [fir_fixed.cpp:14]   --->   Operation 1908 'add' 'add_ln14_59' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln15_61 = zext i7 %add_ln14_59 to i64" [fir_fixed.cpp:15]   --->   Operation 1909 'zext' 'zext_ln15_61' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1910 [1/1] (0.00ns)   --->   "%h_V_addr_61 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_61" [fir_fixed.cpp:15]   --->   Operation 1910 'getelementptr' 'h_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1911 [2/2] (3.25ns)   --->   "%h_V_load_61 = load i16* %h_V_addr_61, align 2" [fir_fixed.cpp:15]   --->   Operation 1911 'load' 'h_V_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_101 : Operation 1912 [1/1] (0.00ns)   --->   "%regs_V_addr_164 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_61" [fir_fixed.cpp:15]   --->   Operation 1912 'getelementptr' 'regs_V_addr_164' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1913 [2/2] (3.25ns)   --->   "%regs_V_load_127 = load i16* %regs_V_addr_164, align 2" [fir_fixed.cpp:15]   --->   Operation 1913 'load' 'regs_V_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 102 <SV = 100> <Delay = 9.40>
ST_102 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln1116_58 = sext i16 %h_V_load_58 to i32" [fir_fixed.cpp:15]   --->   Operation 1914 'sext' 'sext_ln1116_58' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i16 %regs_V_load_124 to i32" [fir_fixed.cpp:15]   --->   Operation 1915 'sext' 'sext_ln1118_58' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1916 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1118_58 = mul nsw i32 %sext_ln1118_58, %sext_ln1116_58" [fir_fixed.cpp:15]   --->   Operation 1916 'mul' 'mul_ln1118_58' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1917 [1/1] (0.00ns)   --->   "%shl_ln728_57 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_56, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1917 'bitconcatenate' 'shl_ln728_57' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1918 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_58 = add i32 %mul_ln1118_58, %shl_ln728_57" [fir_fixed.cpp:15]   --->   Operation 1918 'add' 'add_ln1192_58' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln1116_59 = sext i16 %h_V_load_59 to i32" [fir_fixed.cpp:15]   --->   Operation 1919 'sext' 'sext_ln1116_59' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i16 %regs_V_load_125 to i32" [fir_fixed.cpp:15]   --->   Operation 1920 'sext' 'sext_ln1118_59' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1921 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_59)   --->   "%mul_ln1118_59 = mul nsw i32 %sext_ln1118_59, %sext_ln1116_59" [fir_fixed.cpp:15]   --->   Operation 1921 'mul' 'mul_ln1118_59' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_57 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_58, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1922 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1923 [1/1] (0.00ns)   --->   "%shl_ln728_58 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_57, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1923 'bitconcatenate' 'shl_ln728_58' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1924 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_59 = add i32 %mul_ln1118_59, %shl_ln728_58" [fir_fixed.cpp:15]   --->   Operation 1924 'add' 'add_ln1192_59' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1925 [1/2] (3.25ns)   --->   "%h_V_load_60 = load i16* %h_V_addr_60, align 2" [fir_fixed.cpp:15]   --->   Operation 1925 'load' 'h_V_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_102 : Operation 1926 [1/2] (3.25ns)   --->   "%regs_V_load_126 = load i16* %regs_V_addr_163, align 4" [fir_fixed.cpp:15]   --->   Operation 1926 'load' 'regs_V_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_102 : Operation 1927 [1/1] (0.00ns)   --->   "%tmp_58 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_59, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1927 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1928 [1/2] (3.25ns)   --->   "%h_V_load_61 = load i16* %h_V_addr_61, align 2" [fir_fixed.cpp:15]   --->   Operation 1928 'load' 'h_V_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_102 : Operation 1929 [1/2] (3.25ns)   --->   "%regs_V_load_127 = load i16* %regs_V_addr_164, align 2" [fir_fixed.cpp:15]   --->   Operation 1929 'load' 'regs_V_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_102 : Operation 1930 [1/1] (1.87ns)   --->   "%add_ln14_60 = add i7 %i1_0_0, 62" [fir_fixed.cpp:14]   --->   Operation 1930 'add' 'add_ln14_60' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln15_62 = zext i7 %add_ln14_60 to i64" [fir_fixed.cpp:15]   --->   Operation 1931 'zext' 'zext_ln15_62' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1932 [1/1] (0.00ns)   --->   "%h_V_addr_62 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_62" [fir_fixed.cpp:15]   --->   Operation 1932 'getelementptr' 'h_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1933 [2/2] (3.25ns)   --->   "%h_V_load_62 = load i16* %h_V_addr_62, align 2" [fir_fixed.cpp:15]   --->   Operation 1933 'load' 'h_V_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_102 : Operation 1934 [1/1] (0.00ns)   --->   "%regs_V_addr_165 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_62" [fir_fixed.cpp:15]   --->   Operation 1934 'getelementptr' 'regs_V_addr_165' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1935 [2/2] (3.25ns)   --->   "%regs_V_load_128 = load i16* %regs_V_addr_165, align 4" [fir_fixed.cpp:15]   --->   Operation 1935 'load' 'regs_V_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_102 : Operation 1936 [1/1] (1.87ns)   --->   "%add_ln14_61 = add i7 %i1_0_0, 63" [fir_fixed.cpp:14]   --->   Operation 1936 'add' 'add_ln14_61' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln15_63 = zext i7 %add_ln14_61 to i64" [fir_fixed.cpp:15]   --->   Operation 1937 'zext' 'zext_ln15_63' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1938 [1/1] (0.00ns)   --->   "%h_V_addr_63 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_63" [fir_fixed.cpp:15]   --->   Operation 1938 'getelementptr' 'h_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1939 [2/2] (3.25ns)   --->   "%h_V_load_63 = load i16* %h_V_addr_63, align 2" [fir_fixed.cpp:15]   --->   Operation 1939 'load' 'h_V_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_102 : Operation 1940 [1/1] (0.00ns)   --->   "%regs_V_addr_166 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_63" [fir_fixed.cpp:15]   --->   Operation 1940 'getelementptr' 'regs_V_addr_166' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1941 [2/2] (3.25ns)   --->   "%regs_V_load_129 = load i16* %regs_V_addr_166, align 2" [fir_fixed.cpp:15]   --->   Operation 1941 'load' 'regs_V_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 103 <SV = 101> <Delay = 9.40>
ST_103 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln1116_60 = sext i16 %h_V_load_60 to i32" [fir_fixed.cpp:15]   --->   Operation 1942 'sext' 'sext_ln1116_60' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i16 %regs_V_load_126 to i32" [fir_fixed.cpp:15]   --->   Operation 1943 'sext' 'sext_ln1118_60' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1944 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1118_60 = mul nsw i32 %sext_ln1118_60, %sext_ln1116_60" [fir_fixed.cpp:15]   --->   Operation 1944 'mul' 'mul_ln1118_60' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1945 [1/1] (0.00ns)   --->   "%shl_ln728_59 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_58, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1945 'bitconcatenate' 'shl_ln728_59' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1946 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_60 = add i32 %mul_ln1118_60, %shl_ln728_59" [fir_fixed.cpp:15]   --->   Operation 1946 'add' 'add_ln1192_60' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln1116_61 = sext i16 %h_V_load_61 to i32" [fir_fixed.cpp:15]   --->   Operation 1947 'sext' 'sext_ln1116_61' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i16 %regs_V_load_127 to i32" [fir_fixed.cpp:15]   --->   Operation 1948 'sext' 'sext_ln1118_61' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1949 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1118_61 = mul nsw i32 %sext_ln1118_61, %sext_ln1116_61" [fir_fixed.cpp:15]   --->   Operation 1949 'mul' 'mul_ln1118_61' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_59 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_60, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1950 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1951 [1/1] (0.00ns)   --->   "%shl_ln728_60 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_59, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1951 'bitconcatenate' 'shl_ln728_60' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1952 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_61 = add i32 %mul_ln1118_61, %shl_ln728_60" [fir_fixed.cpp:15]   --->   Operation 1952 'add' 'add_ln1192_61' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1953 [1/2] (3.25ns)   --->   "%h_V_load_62 = load i16* %h_V_addr_62, align 2" [fir_fixed.cpp:15]   --->   Operation 1953 'load' 'h_V_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_103 : Operation 1954 [1/2] (3.25ns)   --->   "%regs_V_load_128 = load i16* %regs_V_addr_165, align 4" [fir_fixed.cpp:15]   --->   Operation 1954 'load' 'regs_V_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_103 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_60 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_61, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1955 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1956 [1/2] (3.25ns)   --->   "%h_V_load_63 = load i16* %h_V_addr_63, align 2" [fir_fixed.cpp:15]   --->   Operation 1956 'load' 'h_V_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_103 : Operation 1957 [1/2] (3.25ns)   --->   "%regs_V_load_129 = load i16* %regs_V_addr_166, align 2" [fir_fixed.cpp:15]   --->   Operation 1957 'load' 'regs_V_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_103 : Operation 1958 [1/1] (0.99ns)   --->   "%xor_ln14 = xor i7 %i1_0_0, -64" [fir_fixed.cpp:14]   --->   Operation 1958 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln15_64 = zext i7 %xor_ln14 to i64" [fir_fixed.cpp:15]   --->   Operation 1959 'zext' 'zext_ln15_64' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1960 [1/1] (0.00ns)   --->   "%h_V_addr_64 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_64" [fir_fixed.cpp:15]   --->   Operation 1960 'getelementptr' 'h_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1961 [2/2] (3.25ns)   --->   "%h_V_load_64 = load i16* %h_V_addr_64, align 2" [fir_fixed.cpp:15]   --->   Operation 1961 'load' 'h_V_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_103 : Operation 1962 [1/1] (0.00ns)   --->   "%regs_V_addr_167 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_64" [fir_fixed.cpp:15]   --->   Operation 1962 'getelementptr' 'regs_V_addr_167' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1963 [2/2] (3.25ns)   --->   "%regs_V_load_130 = load i16* %regs_V_addr_167, align 4" [fir_fixed.cpp:15]   --->   Operation 1963 'load' 'regs_V_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_103 : Operation 1964 [1/1] (1.87ns)   --->   "%add_ln14_62 = add i7 %i1_0_0, -63" [fir_fixed.cpp:14]   --->   Operation 1964 'add' 'add_ln14_62' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln15_65 = zext i7 %add_ln14_62 to i64" [fir_fixed.cpp:15]   --->   Operation 1965 'zext' 'zext_ln15_65' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1966 [1/1] (0.00ns)   --->   "%h_V_addr_65 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_65" [fir_fixed.cpp:15]   --->   Operation 1966 'getelementptr' 'h_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1967 [2/2] (3.25ns)   --->   "%h_V_load_65 = load i16* %h_V_addr_65, align 2" [fir_fixed.cpp:15]   --->   Operation 1967 'load' 'h_V_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_103 : Operation 1968 [1/1] (0.00ns)   --->   "%regs_V_addr_168 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_65" [fir_fixed.cpp:15]   --->   Operation 1968 'getelementptr' 'regs_V_addr_168' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1969 [2/2] (3.25ns)   --->   "%regs_V_load_131 = load i16* %regs_V_addr_168, align 2" [fir_fixed.cpp:15]   --->   Operation 1969 'load' 'regs_V_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_103 : Operation 1970 [1/1] (1.87ns)   --->   "%add_ln14_63 = add i7 %i1_0_0, -62" [fir_fixed.cpp:14]   --->   Operation 1970 'add' 'add_ln14_63' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 102> <Delay = 9.40>
ST_104 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln1116_62 = sext i16 %h_V_load_62 to i32" [fir_fixed.cpp:15]   --->   Operation 1971 'sext' 'sext_ln1116_62' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i16 %regs_V_load_128 to i32" [fir_fixed.cpp:15]   --->   Operation 1972 'sext' 'sext_ln1118_62' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1973 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1118_62 = mul nsw i32 %sext_ln1118_62, %sext_ln1116_62" [fir_fixed.cpp:15]   --->   Operation 1973 'mul' 'mul_ln1118_62' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1974 [1/1] (0.00ns)   --->   "%shl_ln728_61 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_60, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1974 'bitconcatenate' 'shl_ln728_61' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1975 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_62 = add i32 %mul_ln1118_62, %shl_ln728_61" [fir_fixed.cpp:15]   --->   Operation 1975 'add' 'add_ln1192_62' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln1116_63 = sext i16 %h_V_load_63 to i32" [fir_fixed.cpp:15]   --->   Operation 1976 'sext' 'sext_ln1116_63' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i16 %regs_V_load_129 to i32" [fir_fixed.cpp:15]   --->   Operation 1977 'sext' 'sext_ln1118_63' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1978 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln1118_63 = mul nsw i32 %sext_ln1118_63, %sext_ln1116_63" [fir_fixed.cpp:15]   --->   Operation 1978 'mul' 'mul_ln1118_63' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_61 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_62, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1979 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1980 [1/1] (0.00ns)   --->   "%shl_ln728_62 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_61, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1980 'bitconcatenate' 'shl_ln728_62' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1981 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_63 = add i32 %mul_ln1118_63, %shl_ln728_62" [fir_fixed.cpp:15]   --->   Operation 1981 'add' 'add_ln1192_63' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1982 [1/2] (3.25ns)   --->   "%h_V_load_64 = load i16* %h_V_addr_64, align 2" [fir_fixed.cpp:15]   --->   Operation 1982 'load' 'h_V_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_104 : Operation 1983 [1/2] (3.25ns)   --->   "%regs_V_load_130 = load i16* %regs_V_addr_167, align 4" [fir_fixed.cpp:15]   --->   Operation 1983 'load' 'regs_V_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_104 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp_62 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_63, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1984 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1985 [1/2] (3.25ns)   --->   "%h_V_load_65 = load i16* %h_V_addr_65, align 2" [fir_fixed.cpp:15]   --->   Operation 1985 'load' 'h_V_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_104 : Operation 1986 [1/2] (3.25ns)   --->   "%regs_V_load_131 = load i16* %regs_V_addr_168, align 2" [fir_fixed.cpp:15]   --->   Operation 1986 'load' 'regs_V_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 105 <SV = 103> <Delay = 9.40>
ST_105 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln1116_64 = sext i16 %h_V_load_64 to i32" [fir_fixed.cpp:15]   --->   Operation 1987 'sext' 'sext_ln1116_64' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i16 %regs_V_load_130 to i32" [fir_fixed.cpp:15]   --->   Operation 1988 'sext' 'sext_ln1118_64' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1989 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1118_64 = mul nsw i32 %sext_ln1118_64, %sext_ln1116_64" [fir_fixed.cpp:15]   --->   Operation 1989 'mul' 'mul_ln1118_64' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 1990 [1/1] (0.00ns)   --->   "%shl_ln728_63 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_62, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1990 'bitconcatenate' 'shl_ln728_63' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1991 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i32 %mul_ln1118_64, %shl_ln728_63" [fir_fixed.cpp:15]   --->   Operation 1991 'add' 'add_ln1192_64' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln1116_65 = sext i16 %h_V_load_65 to i32" [fir_fixed.cpp:15]   --->   Operation 1992 'sext' 'sext_ln1116_65' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i16 %regs_V_load_131 to i32" [fir_fixed.cpp:15]   --->   Operation 1993 'sext' 'sext_ln1118_65' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1994 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1118_65 = mul nsw i32 %sext_ln1116_65, %sext_ln1118_65" [fir_fixed.cpp:15]   --->   Operation 1994 'mul' 'mul_ln1118_65' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp_63 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_64, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1995 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1996 [1/1] (0.00ns)   --->   "%shl_ln728_64 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_63, i15 0)" [fir_fixed.cpp:15]   --->   Operation 1996 'bitconcatenate' 'shl_ln728_64' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1997 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_65 = add i32 %mul_ln1118_65, %shl_ln728_64" [fir_fixed.cpp:15]   --->   Operation 1997 'add' 'add_ln1192_65' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 1998 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_65, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 1998 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1999 [1/1] (0.00ns)   --->   "br label %.preheader.0" [fir_fixed.cpp:14]   --->   Operation 1999 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_0', fir_fixed.cpp:12) with incoming values : ('add_ln12_65', fir_fixed.cpp:12) [12]  (1.77 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i_0_0', fir_fixed.cpp:12) with incoming values : ('add_ln12_65', fir_fixed.cpp:12) [12]  (0 ns)
	'add' operation ('add_ln12', fir_fixed.cpp:12) [23]  (1.92 ns)
	'getelementptr' operation ('regs_V_addr', fir_fixed.cpp:12) [25]  (0 ns)
	'load' operation ('regs_V_load', fir_fixed.cpp:12) on array 'regs_V' [26]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load', fir_fixed.cpp:12) on array 'regs_V' [26]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load', fir_fixed.cpp:12 on array 'regs_V' [28]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_1', fir_fixed.cpp:12) on array 'regs_V' [47]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_1', fir_fixed.cpp:12 on array 'regs_V' [49]  (3.25 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_2', fir_fixed.cpp:12) on array 'regs_V' [68]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_2', fir_fixed.cpp:12 on array 'regs_V' [70]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_3', fir_fixed.cpp:12) on array 'regs_V' [89]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_3', fir_fixed.cpp:12 on array 'regs_V' [91]  (3.25 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_4', fir_fixed.cpp:12) on array 'regs_V' [110]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_4', fir_fixed.cpp:12 on array 'regs_V' [112]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_5', fir_fixed.cpp:12) on array 'regs_V' [131]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_5', fir_fixed.cpp:12 on array 'regs_V' [133]  (3.25 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_6', fir_fixed.cpp:12) on array 'regs_V' [152]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_6', fir_fixed.cpp:12 on array 'regs_V' [154]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_7', fir_fixed.cpp:12) on array 'regs_V' [173]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_7', fir_fixed.cpp:12 on array 'regs_V' [175]  (3.25 ns)

 <State 11>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_8', fir_fixed.cpp:12) on array 'regs_V' [194]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_8', fir_fixed.cpp:12 on array 'regs_V' [196]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_9', fir_fixed.cpp:12) on array 'regs_V' [215]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_9', fir_fixed.cpp:12 on array 'regs_V' [217]  (3.25 ns)

 <State 13>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_10', fir_fixed.cpp:12) on array 'regs_V' [236]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_10', fir_fixed.cpp:12 on array 'regs_V' [238]  (3.25 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_11', fir_fixed.cpp:12) on array 'regs_V' [257]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_11', fir_fixed.cpp:12 on array 'regs_V' [259]  (3.25 ns)

 <State 15>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_12', fir_fixed.cpp:12) on array 'regs_V' [278]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_12', fir_fixed.cpp:12 on array 'regs_V' [280]  (3.25 ns)

 <State 16>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_13', fir_fixed.cpp:12) on array 'regs_V' [299]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_13', fir_fixed.cpp:12 on array 'regs_V' [301]  (3.25 ns)

 <State 17>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_14', fir_fixed.cpp:12) on array 'regs_V' [320]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_14', fir_fixed.cpp:12 on array 'regs_V' [322]  (3.25 ns)

 <State 18>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_15', fir_fixed.cpp:12) on array 'regs_V' [341]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_15', fir_fixed.cpp:12 on array 'regs_V' [343]  (3.25 ns)

 <State 19>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_16', fir_fixed.cpp:12) on array 'regs_V' [362]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_16', fir_fixed.cpp:12 on array 'regs_V' [364]  (3.25 ns)

 <State 20>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_17', fir_fixed.cpp:12) on array 'regs_V' [383]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_17', fir_fixed.cpp:12 on array 'regs_V' [385]  (3.25 ns)

 <State 21>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_18', fir_fixed.cpp:12) on array 'regs_V' [404]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_18', fir_fixed.cpp:12 on array 'regs_V' [406]  (3.25 ns)

 <State 22>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_19', fir_fixed.cpp:12) on array 'regs_V' [425]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_19', fir_fixed.cpp:12 on array 'regs_V' [427]  (3.25 ns)

 <State 23>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_20', fir_fixed.cpp:12) on array 'regs_V' [446]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_20', fir_fixed.cpp:12 on array 'regs_V' [448]  (3.25 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_21', fir_fixed.cpp:12) on array 'regs_V' [467]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_21', fir_fixed.cpp:12 on array 'regs_V' [469]  (3.25 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_22', fir_fixed.cpp:12) on array 'regs_V' [488]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_22', fir_fixed.cpp:12 on array 'regs_V' [490]  (3.25 ns)

 <State 26>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_23', fir_fixed.cpp:12) on array 'regs_V' [509]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_23', fir_fixed.cpp:12 on array 'regs_V' [511]  (3.25 ns)

 <State 27>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_24', fir_fixed.cpp:12) on array 'regs_V' [530]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_24', fir_fixed.cpp:12 on array 'regs_V' [532]  (3.25 ns)

 <State 28>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_25', fir_fixed.cpp:12) on array 'regs_V' [551]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_25', fir_fixed.cpp:12 on array 'regs_V' [553]  (3.25 ns)

 <State 29>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_26', fir_fixed.cpp:12) on array 'regs_V' [572]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_26', fir_fixed.cpp:12 on array 'regs_V' [574]  (3.25 ns)

 <State 30>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_27', fir_fixed.cpp:12) on array 'regs_V' [593]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_27', fir_fixed.cpp:12 on array 'regs_V' [595]  (3.25 ns)

 <State 31>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_28', fir_fixed.cpp:12) on array 'regs_V' [614]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_28', fir_fixed.cpp:12 on array 'regs_V' [616]  (3.25 ns)

 <State 32>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_29', fir_fixed.cpp:12) on array 'regs_V' [635]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_29', fir_fixed.cpp:12 on array 'regs_V' [637]  (3.25 ns)

 <State 33>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_30', fir_fixed.cpp:12) on array 'regs_V' [656]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_30', fir_fixed.cpp:12 on array 'regs_V' [658]  (3.25 ns)

 <State 34>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_31', fir_fixed.cpp:12) on array 'regs_V' [677]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_31', fir_fixed.cpp:12 on array 'regs_V' [679]  (3.25 ns)

 <State 35>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_32', fir_fixed.cpp:12) on array 'regs_V' [698]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_32', fir_fixed.cpp:12 on array 'regs_V' [700]  (3.25 ns)

 <State 36>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_33', fir_fixed.cpp:12) on array 'regs_V' [719]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_33', fir_fixed.cpp:12 on array 'regs_V' [721]  (3.25 ns)

 <State 37>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_34', fir_fixed.cpp:12) on array 'regs_V' [740]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_34', fir_fixed.cpp:12 on array 'regs_V' [742]  (3.25 ns)

 <State 38>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_35', fir_fixed.cpp:12) on array 'regs_V' [761]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_35', fir_fixed.cpp:12 on array 'regs_V' [763]  (3.25 ns)

 <State 39>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_36', fir_fixed.cpp:12) on array 'regs_V' [781]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_36', fir_fixed.cpp:12 on array 'regs_V' [783]  (3.25 ns)

 <State 40>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_37', fir_fixed.cpp:12) on array 'regs_V' [792]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_37', fir_fixed.cpp:12 on array 'regs_V' [793]  (3.25 ns)

 <State 41>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_38', fir_fixed.cpp:12) on array 'regs_V' [802]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_38', fir_fixed.cpp:12 on array 'regs_V' [803]  (3.25 ns)

 <State 42>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_39', fir_fixed.cpp:12) on array 'regs_V' [812]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_39', fir_fixed.cpp:12 on array 'regs_V' [813]  (3.25 ns)

 <State 43>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_40', fir_fixed.cpp:12) on array 'regs_V' [822]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_40', fir_fixed.cpp:12 on array 'regs_V' [823]  (3.25 ns)

 <State 44>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_41', fir_fixed.cpp:12) on array 'regs_V' [832]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_41', fir_fixed.cpp:12 on array 'regs_V' [833]  (3.25 ns)

 <State 45>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_42', fir_fixed.cpp:12) on array 'regs_V' [842]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_42', fir_fixed.cpp:12 on array 'regs_V' [843]  (3.25 ns)

 <State 46>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_43', fir_fixed.cpp:12) on array 'regs_V' [852]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_43', fir_fixed.cpp:12 on array 'regs_V' [853]  (3.25 ns)

 <State 47>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_44', fir_fixed.cpp:12) on array 'regs_V' [862]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_44', fir_fixed.cpp:12 on array 'regs_V' [863]  (3.25 ns)

 <State 48>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_45', fir_fixed.cpp:12) on array 'regs_V' [872]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_45', fir_fixed.cpp:12 on array 'regs_V' [873]  (3.25 ns)

 <State 49>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_46', fir_fixed.cpp:12) on array 'regs_V' [882]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_46', fir_fixed.cpp:12 on array 'regs_V' [883]  (3.25 ns)

 <State 50>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_47', fir_fixed.cpp:12) on array 'regs_V' [892]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_47', fir_fixed.cpp:12 on array 'regs_V' [893]  (3.25 ns)

 <State 51>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_48', fir_fixed.cpp:12) on array 'regs_V' [902]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_48', fir_fixed.cpp:12 on array 'regs_V' [903]  (3.25 ns)

 <State 52>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_49', fir_fixed.cpp:12) on array 'regs_V' [912]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_49', fir_fixed.cpp:12 on array 'regs_V' [913]  (3.25 ns)

 <State 53>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_50', fir_fixed.cpp:12) on array 'regs_V' [922]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_50', fir_fixed.cpp:12 on array 'regs_V' [923]  (3.25 ns)

 <State 54>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_51', fir_fixed.cpp:12) on array 'regs_V' [932]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_51', fir_fixed.cpp:12 on array 'regs_V' [933]  (3.25 ns)

 <State 55>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_52', fir_fixed.cpp:12) on array 'regs_V' [942]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_52', fir_fixed.cpp:12 on array 'regs_V' [943]  (3.25 ns)

 <State 56>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_53', fir_fixed.cpp:12) on array 'regs_V' [952]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_53', fir_fixed.cpp:12 on array 'regs_V' [953]  (3.25 ns)

 <State 57>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_54', fir_fixed.cpp:12) on array 'regs_V' [962]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_54', fir_fixed.cpp:12 on array 'regs_V' [963]  (3.25 ns)

 <State 58>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_55', fir_fixed.cpp:12) on array 'regs_V' [972]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_55', fir_fixed.cpp:12 on array 'regs_V' [973]  (3.25 ns)

 <State 59>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_56', fir_fixed.cpp:12) on array 'regs_V' [982]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_56', fir_fixed.cpp:12 on array 'regs_V' [983]  (3.25 ns)

 <State 60>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_57', fir_fixed.cpp:12) on array 'regs_V' [992]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_57', fir_fixed.cpp:12 on array 'regs_V' [993]  (3.25 ns)

 <State 61>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_58', fir_fixed.cpp:12) on array 'regs_V' [1002]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_58', fir_fixed.cpp:12 on array 'regs_V' [1003]  (3.25 ns)

 <State 62>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_59', fir_fixed.cpp:12) on array 'regs_V' [1012]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_59', fir_fixed.cpp:12 on array 'regs_V' [1013]  (3.25 ns)

 <State 63>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_60', fir_fixed.cpp:12) on array 'regs_V' [1022]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_60', fir_fixed.cpp:12 on array 'regs_V' [1023]  (3.25 ns)

 <State 64>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_61', fir_fixed.cpp:12) on array 'regs_V' [1032]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_61', fir_fixed.cpp:12 on array 'regs_V' [1033]  (3.25 ns)

 <State 65>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_62', fir_fixed.cpp:12) on array 'regs_V' [1042]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_62', fir_fixed.cpp:12 on array 'regs_V' [1043]  (3.25 ns)

 <State 66>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_63', fir_fixed.cpp:12) on array 'regs_V' [1052]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_63', fir_fixed.cpp:12 on array 'regs_V' [1053]  (3.25 ns)

 <State 67>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_64', fir_fixed.cpp:12) on array 'regs_V' [1061]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_64', fir_fixed.cpp:12 on array 'regs_V' [1062]  (3.25 ns)

 <State 68>: 6.51ns
The critical path consists of the following:
	'load' operation ('regs_V_load_65', fir_fixed.cpp:12) on array 'regs_V' [1071]  (3.25 ns)
	'store' operation ('store_ln12', fir_fixed.cpp:12) of variable 'regs_V_load_65', fir_fixed.cpp:12 on array 'regs_V' [1072]  (3.25 ns)

 <State 69>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_Val2_0', fir_fixed.cpp:15) with incoming values : ('trunc_ln708_1', fir_fixed.cpp:15) [1077]  (1.77 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i1_0_0', fir_fixed.cpp:14) with incoming values : ('add_ln14_63', fir_fixed.cpp:14) [1078]  (0 ns)
	'getelementptr' operation ('h_V_addr', fir_fixed.cpp:15) [1081]  (0 ns)
	'load' operation ('h_V_load', fir_fixed.cpp:15) on array 'h_V' [1082]  (3.25 ns)

 <State 71>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln14', fir_fixed.cpp:14) [1102]  (1.87 ns)
	'getelementptr' operation ('h_V_addr_2', fir_fixed.cpp:15) [1104]  (0 ns)
	'load' operation ('h_V_load_2', fir_fixed.cpp:15) on array 'h_V' [1105]  (3.25 ns)

 <State 72>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1089] ('mul_ln1118', fir_fixed.cpp:15) [1087]  (3.36 ns)
	'add' operation of DSP[1089] ('add_ln1192', fir_fixed.cpp:15) [1089]  (3.02 ns)
	'add' operation of DSP[1101] ('add_ln1192_1', fir_fixed.cpp:15) [1101]  (3.02 ns)

 <State 73>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1113] ('mul_ln1118_2', fir_fixed.cpp:15) [1110]  (3.36 ns)
	'add' operation of DSP[1113] ('add_ln1192_2', fir_fixed.cpp:15) [1113]  (3.02 ns)
	'add' operation of DSP[1125] ('add_ln1192_3', fir_fixed.cpp:15) [1125]  (3.02 ns)

 <State 74>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1137] ('mul_ln1118_4', fir_fixed.cpp:15) [1134]  (3.36 ns)
	'add' operation of DSP[1137] ('add_ln1192_4', fir_fixed.cpp:15) [1137]  (3.02 ns)
	'add' operation of DSP[1149] ('add_ln1192_5', fir_fixed.cpp:15) [1149]  (3.02 ns)

 <State 75>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1161] ('mul_ln1118_6', fir_fixed.cpp:15) [1158]  (3.36 ns)
	'add' operation of DSP[1161] ('add_ln1192_6', fir_fixed.cpp:15) [1161]  (3.02 ns)
	'add' operation of DSP[1173] ('add_ln1192_7', fir_fixed.cpp:15) [1173]  (3.02 ns)

 <State 76>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1185] ('mul_ln1118_8', fir_fixed.cpp:15) [1182]  (3.36 ns)
	'add' operation of DSP[1185] ('add_ln1192_8', fir_fixed.cpp:15) [1185]  (3.02 ns)
	'add' operation of DSP[1197] ('add_ln1192_9', fir_fixed.cpp:15) [1197]  (3.02 ns)

 <State 77>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1209] ('mul_ln1118_10', fir_fixed.cpp:15) [1206]  (3.36 ns)
	'add' operation of DSP[1209] ('add_ln1192_10', fir_fixed.cpp:15) [1209]  (3.02 ns)
	'add' operation of DSP[1221] ('add_ln1192_11', fir_fixed.cpp:15) [1221]  (3.02 ns)

 <State 78>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1233] ('mul_ln1118_12', fir_fixed.cpp:15) [1230]  (3.36 ns)
	'add' operation of DSP[1233] ('add_ln1192_12', fir_fixed.cpp:15) [1233]  (3.02 ns)
	'add' operation of DSP[1245] ('add_ln1192_13', fir_fixed.cpp:15) [1245]  (3.02 ns)

 <State 79>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1257] ('mul_ln1118_14', fir_fixed.cpp:15) [1254]  (3.36 ns)
	'add' operation of DSP[1257] ('add_ln1192_14', fir_fixed.cpp:15) [1257]  (3.02 ns)
	'add' operation of DSP[1269] ('add_ln1192_15', fir_fixed.cpp:15) [1269]  (3.02 ns)

 <State 80>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1281] ('mul_ln1118_16', fir_fixed.cpp:15) [1278]  (3.36 ns)
	'add' operation of DSP[1281] ('add_ln1192_16', fir_fixed.cpp:15) [1281]  (3.02 ns)
	'add' operation of DSP[1293] ('add_ln1192_17', fir_fixed.cpp:15) [1293]  (3.02 ns)

 <State 81>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1305] ('mul_ln1118_18', fir_fixed.cpp:15) [1302]  (3.36 ns)
	'add' operation of DSP[1305] ('add_ln1192_18', fir_fixed.cpp:15) [1305]  (3.02 ns)
	'add' operation of DSP[1317] ('add_ln1192_19', fir_fixed.cpp:15) [1317]  (3.02 ns)

 <State 82>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1329] ('mul_ln1118_20', fir_fixed.cpp:15) [1326]  (3.36 ns)
	'add' operation of DSP[1329] ('add_ln1192_20', fir_fixed.cpp:15) [1329]  (3.02 ns)
	'add' operation of DSP[1341] ('add_ln1192_21', fir_fixed.cpp:15) [1341]  (3.02 ns)

 <State 83>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1353] ('mul_ln1118_22', fir_fixed.cpp:15) [1350]  (3.36 ns)
	'add' operation of DSP[1353] ('add_ln1192_22', fir_fixed.cpp:15) [1353]  (3.02 ns)
	'add' operation of DSP[1365] ('add_ln1192_23', fir_fixed.cpp:15) [1365]  (3.02 ns)

 <State 84>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1377] ('mul_ln1118_24', fir_fixed.cpp:15) [1374]  (3.36 ns)
	'add' operation of DSP[1377] ('add_ln1192_24', fir_fixed.cpp:15) [1377]  (3.02 ns)
	'add' operation of DSP[1389] ('add_ln1192_25', fir_fixed.cpp:15) [1389]  (3.02 ns)

 <State 85>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1401] ('mul_ln1118_26', fir_fixed.cpp:15) [1398]  (3.36 ns)
	'add' operation of DSP[1401] ('add_ln1192_26', fir_fixed.cpp:15) [1401]  (3.02 ns)
	'add' operation of DSP[1413] ('add_ln1192_27', fir_fixed.cpp:15) [1413]  (3.02 ns)

 <State 86>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1425] ('mul_ln1118_28', fir_fixed.cpp:15) [1422]  (3.36 ns)
	'add' operation of DSP[1425] ('add_ln1192_28', fir_fixed.cpp:15) [1425]  (3.02 ns)
	'add' operation of DSP[1437] ('add_ln1192_29', fir_fixed.cpp:15) [1437]  (3.02 ns)

 <State 87>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1449] ('mul_ln1118_30', fir_fixed.cpp:15) [1446]  (3.36 ns)
	'add' operation of DSP[1449] ('add_ln1192_30', fir_fixed.cpp:15) [1449]  (3.02 ns)
	'add' operation of DSP[1461] ('add_ln1192_31', fir_fixed.cpp:15) [1461]  (3.02 ns)

 <State 88>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1473] ('mul_ln1118_32', fir_fixed.cpp:15) [1470]  (3.36 ns)
	'add' operation of DSP[1473] ('add_ln1192_32', fir_fixed.cpp:15) [1473]  (3.02 ns)
	'add' operation of DSP[1485] ('add_ln1192_33', fir_fixed.cpp:15) [1485]  (3.02 ns)
	wire write on port 'y_V' (fir_fixed.cpp:17) [1878]  (0 ns)

 <State 89>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln14_34', fir_fixed.cpp:14) [1514]  (1.87 ns)
	'getelementptr' operation ('h_V_addr_36', fir_fixed.cpp:15) [1516]  (0 ns)
	'load' operation ('h_V_load_36', fir_fixed.cpp:15) on array 'h_V' [1517]  (3.25 ns)

 <State 90>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1501] ('mul_ln1118_34', fir_fixed.cpp:15) [1499]  (3.36 ns)
	'add' operation of DSP[1501] ('add_ln1192_34', fir_fixed.cpp:15) [1501]  (3.02 ns)
	'add' operation of DSP[1513] ('add_ln1192_35', fir_fixed.cpp:15) [1513]  (3.02 ns)

 <State 91>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1525] ('mul_ln1118_36', fir_fixed.cpp:15) [1522]  (3.36 ns)
	'add' operation of DSP[1525] ('add_ln1192_36', fir_fixed.cpp:15) [1525]  (3.02 ns)
	'add' operation of DSP[1537] ('add_ln1192_37', fir_fixed.cpp:15) [1537]  (3.02 ns)

 <State 92>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1549] ('mul_ln1118_38', fir_fixed.cpp:15) [1546]  (3.36 ns)
	'add' operation of DSP[1549] ('add_ln1192_38', fir_fixed.cpp:15) [1549]  (3.02 ns)
	'add' operation of DSP[1561] ('add_ln1192_39', fir_fixed.cpp:15) [1561]  (3.02 ns)

 <State 93>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1573] ('mul_ln1118_40', fir_fixed.cpp:15) [1570]  (3.36 ns)
	'add' operation of DSP[1573] ('add_ln1192_40', fir_fixed.cpp:15) [1573]  (3.02 ns)
	'add' operation of DSP[1585] ('add_ln1192_41', fir_fixed.cpp:15) [1585]  (3.02 ns)

 <State 94>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1597] ('mul_ln1118_42', fir_fixed.cpp:15) [1594]  (3.36 ns)
	'add' operation of DSP[1597] ('add_ln1192_42', fir_fixed.cpp:15) [1597]  (3.02 ns)
	'add' operation of DSP[1609] ('add_ln1192_43', fir_fixed.cpp:15) [1609]  (3.02 ns)

 <State 95>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1621] ('mul_ln1118_44', fir_fixed.cpp:15) [1618]  (3.36 ns)
	'add' operation of DSP[1621] ('add_ln1192_44', fir_fixed.cpp:15) [1621]  (3.02 ns)
	'add' operation of DSP[1633] ('add_ln1192_45', fir_fixed.cpp:15) [1633]  (3.02 ns)

 <State 96>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1645] ('mul_ln1118_46', fir_fixed.cpp:15) [1642]  (3.36 ns)
	'add' operation of DSP[1645] ('add_ln1192_46', fir_fixed.cpp:15) [1645]  (3.02 ns)
	'add' operation of DSP[1657] ('add_ln1192_47', fir_fixed.cpp:15) [1657]  (3.02 ns)

 <State 97>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1669] ('mul_ln1118_48', fir_fixed.cpp:15) [1666]  (3.36 ns)
	'add' operation of DSP[1669] ('add_ln1192_48', fir_fixed.cpp:15) [1669]  (3.02 ns)
	'add' operation of DSP[1681] ('add_ln1192_49', fir_fixed.cpp:15) [1681]  (3.02 ns)

 <State 98>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1693] ('mul_ln1118_50', fir_fixed.cpp:15) [1690]  (3.36 ns)
	'add' operation of DSP[1693] ('add_ln1192_50', fir_fixed.cpp:15) [1693]  (3.02 ns)
	'add' operation of DSP[1705] ('add_ln1192_51', fir_fixed.cpp:15) [1705]  (3.02 ns)

 <State 99>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1717] ('mul_ln1118_52', fir_fixed.cpp:15) [1714]  (3.36 ns)
	'add' operation of DSP[1717] ('add_ln1192_52', fir_fixed.cpp:15) [1717]  (3.02 ns)
	'add' operation of DSP[1729] ('add_ln1192_53', fir_fixed.cpp:15) [1729]  (3.02 ns)

 <State 100>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1741] ('mul_ln1118_54', fir_fixed.cpp:15) [1738]  (3.36 ns)
	'add' operation of DSP[1741] ('add_ln1192_54', fir_fixed.cpp:15) [1741]  (3.02 ns)
	'add' operation of DSP[1753] ('add_ln1192_55', fir_fixed.cpp:15) [1753]  (3.02 ns)

 <State 101>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1765] ('mul_ln1118_56', fir_fixed.cpp:15) [1762]  (3.36 ns)
	'add' operation of DSP[1765] ('add_ln1192_56', fir_fixed.cpp:15) [1765]  (3.02 ns)
	'add' operation of DSP[1777] ('add_ln1192_57', fir_fixed.cpp:15) [1777]  (3.02 ns)

 <State 102>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1789] ('mul_ln1118_58', fir_fixed.cpp:15) [1786]  (3.36 ns)
	'add' operation of DSP[1789] ('add_ln1192_58', fir_fixed.cpp:15) [1789]  (3.02 ns)
	'add' operation of DSP[1801] ('add_ln1192_59', fir_fixed.cpp:15) [1801]  (3.02 ns)

 <State 103>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1813] ('mul_ln1118_60', fir_fixed.cpp:15) [1810]  (3.36 ns)
	'add' operation of DSP[1813] ('add_ln1192_60', fir_fixed.cpp:15) [1813]  (3.02 ns)
	'add' operation of DSP[1825] ('add_ln1192_61', fir_fixed.cpp:15) [1825]  (3.02 ns)

 <State 104>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1837] ('mul_ln1118_62', fir_fixed.cpp:15) [1834]  (3.36 ns)
	'add' operation of DSP[1837] ('add_ln1192_62', fir_fixed.cpp:15) [1837]  (3.02 ns)
	'add' operation of DSP[1849] ('add_ln1192_63', fir_fixed.cpp:15) [1849]  (3.02 ns)

 <State 105>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[1861] ('mul_ln1118_64', fir_fixed.cpp:15) [1858]  (3.36 ns)
	'add' operation of DSP[1861] ('add_ln1192_64', fir_fixed.cpp:15) [1861]  (3.02 ns)
	'add' operation of DSP[1873] ('add_ln1192_65', fir_fixed.cpp:15) [1873]  (3.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
