Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 17 19:16:24 2024
| Host         : DESKTOP-QAGDBSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   42          
TIMING-20  Warning   Non-clocked latch               22          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (36)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: FSM_sequential_S_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_sequential_S_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: FSM_sequential_S_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_sequential_S_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.655        0.000                      0                  102        0.252        0.000                      0                  102        9.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              15.655        0.000                      0                  102        0.252        0.000                      0                  102        9.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       15.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.655ns  (required time - arrival time)
  Source:                 stored_value_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stored_value_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock fall@30.000ns - clock fall@10.000ns)
  Data Path Delay:        4.043ns  (logic 1.912ns (47.290%)  route 2.131ns (52.710%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 34.687 - 30.000 ) 
    Source Clock Delay      (SCD):    5.049ns = ( 15.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.459    15.508 r  stored_value_reg[6]/Q
                         net (fo=2, routed)           0.755    16.263    o_mem_addr_OBUF[6]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.937 r  stored_value_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.937    stored_value_reg[8]_i_2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  stored_value_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.051    stored_value_reg[12]_i_2_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.385 r  stored_value_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.853    18.238    in11[14]
    SLICE_X1Y131         LUT4 (Prop_lut4_I0_O)        0.331    18.569 r  stored_value[14]_i_1/O
                         net (fo=1, routed)           0.523    19.092    stored_value[14]_i_1_n_0
    SLICE_X1Y132         FDRE                                         r  stored_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     30.000    30.000 f  
    Y4                                                0.000    30.000 f  i_clk (IN)
                         net (fo=0)                   0.000    30.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    30.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    32.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724    34.687    i_clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  stored_value_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.342    35.029    
                         clock uncertainty           -0.035    34.994    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)       -0.246    34.748    stored_value_reg[14]
  -------------------------------------------------------------------
                         required time                         34.748    
                         arrival time                         -19.092    
  -------------------------------------------------------------------
                         slack                                 15.655    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock fall@30.000ns - clock fall@10.000ns)
  Data Path Delay:        3.669ns  (logic 0.903ns (24.612%)  route 2.766ns (75.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 34.684 - 30.000 ) 
    Source Clock Delay      (SCD):    5.049ns = ( 15.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.484    15.533 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          1.205    16.738    S[3]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.295    17.033 r  sentinel_reg_i_2/O
                         net (fo=2, routed)           0.958    17.991    sentinel__0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.124    18.115 r  cnt[7]_i_1/O
                         net (fo=8, routed)           0.603    18.718    cnt
    SLICE_X3Y130         FDCE                                         r  cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     30.000    30.000 f  
    Y4                                                0.000    30.000 f  i_clk (IN)
                         net (fo=0)                   0.000    30.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    30.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    32.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721    34.684    i_clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.342    35.026    
                         clock uncertainty           -0.035    34.991    
    SLICE_X3Y130         FDCE (Setup_fdce_C_CE)      -0.202    34.789    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         34.789    
                         arrival time                         -18.718    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock fall@30.000ns - clock fall@10.000ns)
  Data Path Delay:        3.669ns  (logic 0.903ns (24.612%)  route 2.766ns (75.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 34.684 - 30.000 ) 
    Source Clock Delay      (SCD):    5.049ns = ( 15.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.484    15.533 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          1.205    16.738    S[3]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.295    17.033 r  sentinel_reg_i_2/O
                         net (fo=2, routed)           0.958    17.991    sentinel__0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.124    18.115 r  cnt[7]_i_1/O
                         net (fo=8, routed)           0.603    18.718    cnt
    SLICE_X3Y130         FDCE                                         r  cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     30.000    30.000 f  
    Y4                                                0.000    30.000 f  i_clk (IN)
                         net (fo=0)                   0.000    30.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    30.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    32.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721    34.684    i_clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  cnt_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.342    35.026    
                         clock uncertainty           -0.035    34.991    
    SLICE_X3Y130         FDCE (Setup_fdce_C_CE)      -0.202    34.789    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         34.789    
                         arrival time                         -18.718    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock fall@30.000ns - clock fall@10.000ns)
  Data Path Delay:        3.669ns  (logic 0.903ns (24.612%)  route 2.766ns (75.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 34.684 - 30.000 ) 
    Source Clock Delay      (SCD):    5.049ns = ( 15.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.484    15.533 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          1.205    16.738    S[3]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.295    17.033 r  sentinel_reg_i_2/O
                         net (fo=2, routed)           0.958    17.991    sentinel__0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.124    18.115 r  cnt[7]_i_1/O
                         net (fo=8, routed)           0.603    18.718    cnt
    SLICE_X3Y130         FDCE                                         r  cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     30.000    30.000 f  
    Y4                                                0.000    30.000 f  i_clk (IN)
                         net (fo=0)                   0.000    30.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    30.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    32.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721    34.684    i_clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.342    35.026    
                         clock uncertainty           -0.035    34.991    
    SLICE_X3Y130         FDCE (Setup_fdce_C_CE)      -0.202    34.789    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         34.789    
                         arrival time                         -18.718    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.097ns  (required time - arrival time)
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock fall@30.000ns - clock fall@10.000ns)
  Data Path Delay:        3.627ns  (logic 0.903ns (24.895%)  route 2.724ns (75.105%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 34.683 - 30.000 ) 
    Source Clock Delay      (SCD):    5.049ns = ( 15.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.484    15.533 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          1.205    16.738    S[3]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.295    17.033 r  sentinel_reg_i_2/O
                         net (fo=2, routed)           0.958    17.991    sentinel__0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.124    18.115 r  cnt[7]_i_1/O
                         net (fo=8, routed)           0.561    18.676    cnt
    SLICE_X4Y130         FDCE                                         r  cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     30.000    30.000 f  
    Y4                                                0.000    30.000 f  i_clk (IN)
                         net (fo=0)                   0.000    30.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    30.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    32.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720    34.683    i_clk_IBUF_BUFG
    SLICE_X4Y130         FDCE                                         r  cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.328    35.011    
                         clock uncertainty           -0.035    34.976    
    SLICE_X4Y130         FDCE (Setup_fdce_C_CE)      -0.202    34.774    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         34.774    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 16.097    

Slack (MET) :             16.097ns  (required time - arrival time)
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock fall@30.000ns - clock fall@10.000ns)
  Data Path Delay:        3.627ns  (logic 0.903ns (24.895%)  route 2.724ns (75.105%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 34.683 - 30.000 ) 
    Source Clock Delay      (SCD):    5.049ns = ( 15.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.484    15.533 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          1.205    16.738    S[3]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.295    17.033 r  sentinel_reg_i_2/O
                         net (fo=2, routed)           0.958    17.991    sentinel__0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.124    18.115 r  cnt[7]_i_1/O
                         net (fo=8, routed)           0.561    18.676    cnt
    SLICE_X4Y130         FDCE                                         r  cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     30.000    30.000 f  
    Y4                                                0.000    30.000 f  i_clk (IN)
                         net (fo=0)                   0.000    30.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    30.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    32.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720    34.683    i_clk_IBUF_BUFG
    SLICE_X4Y130         FDCE                                         r  cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.328    35.011    
                         clock uncertainty           -0.035    34.976    
    SLICE_X4Y130         FDCE (Setup_fdce_C_CE)      -0.202    34.774    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         34.774    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 16.097    

Slack (MET) :             16.097ns  (required time - arrival time)
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock fall@30.000ns - clock fall@10.000ns)
  Data Path Delay:        3.627ns  (logic 0.903ns (24.895%)  route 2.724ns (75.105%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 34.683 - 30.000 ) 
    Source Clock Delay      (SCD):    5.049ns = ( 15.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.484    15.533 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          1.205    16.738    S[3]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.295    17.033 r  sentinel_reg_i_2/O
                         net (fo=2, routed)           0.958    17.991    sentinel__0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.124    18.115 r  cnt[7]_i_1/O
                         net (fo=8, routed)           0.561    18.676    cnt
    SLICE_X4Y130         FDCE                                         r  cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     30.000    30.000 f  
    Y4                                                0.000    30.000 f  i_clk (IN)
                         net (fo=0)                   0.000    30.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    30.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    32.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720    34.683    i_clk_IBUF_BUFG
    SLICE_X4Y130         FDCE                                         r  cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.328    35.011    
                         clock uncertainty           -0.035    34.976    
    SLICE_X4Y130         FDCE (Setup_fdce_C_CE)      -0.202    34.774    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         34.774    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 16.097    

Slack (MET) :             16.097ns  (required time - arrival time)
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock fall@30.000ns - clock fall@10.000ns)
  Data Path Delay:        3.627ns  (logic 0.903ns (24.895%)  route 2.724ns (75.105%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 34.683 - 30.000 ) 
    Source Clock Delay      (SCD):    5.049ns = ( 15.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.484    15.533 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          1.205    16.738    S[3]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.295    17.033 r  sentinel_reg_i_2/O
                         net (fo=2, routed)           0.958    17.991    sentinel__0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.124    18.115 r  cnt[7]_i_1/O
                         net (fo=8, routed)           0.561    18.676    cnt
    SLICE_X4Y130         FDCE                                         r  cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     30.000    30.000 f  
    Y4                                                0.000    30.000 f  i_clk (IN)
                         net (fo=0)                   0.000    30.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    30.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    32.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720    34.683    i_clk_IBUF_BUFG
    SLICE_X4Y130         FDCE                                         r  cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.328    35.011    
                         clock uncertainty           -0.035    34.976    
    SLICE_X4Y130         FDCE (Setup_fdce_C_CE)      -0.202    34.774    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         34.774    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 16.097    

Slack (MET) :             16.097ns  (required time - arrival time)
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock fall@30.000ns - clock fall@10.000ns)
  Data Path Delay:        3.627ns  (logic 0.903ns (24.895%)  route 2.724ns (75.105%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 34.683 - 30.000 ) 
    Source Clock Delay      (SCD):    5.049ns = ( 15.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.484    15.533 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          1.205    16.738    S[3]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.295    17.033 r  sentinel_reg_i_2/O
                         net (fo=2, routed)           0.958    17.991    sentinel__0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.124    18.115 r  cnt[7]_i_1/O
                         net (fo=8, routed)           0.561    18.676    cnt
    SLICE_X4Y130         FDCE                                         r  cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     30.000    30.000 f  
    Y4                                                0.000    30.000 f  i_clk (IN)
                         net (fo=0)                   0.000    30.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    30.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    32.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720    34.683    i_clk_IBUF_BUFG
    SLICE_X4Y130         FDCE                                         r  cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.328    35.011    
                         clock uncertainty           -0.035    34.976    
    SLICE_X4Y130         FDCE (Setup_fdce_C_CE)      -0.202    34.774    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         34.774    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 16.097    

Slack (MET) :             16.201ns  (required time - arrival time)
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock fall@30.000ns - clock fall@10.000ns)
  Data Path Delay:        3.309ns  (logic 0.779ns (23.544%)  route 2.530ns (76.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 34.678 - 30.000 ) 
    Source Clock Delay      (SCD):    5.049ns = ( 15.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.484    15.533 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          1.196    16.729    S[3]
    SLICE_X1Y128         LUT4 (Prop_lut4_I0_O)        0.295    17.024 r  K_reg[9]_i_1/O
                         net (fo=29, routed)          1.334    18.358    lastNum0
    SLICE_X1Y125         FDRE                                         r  I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     30.000    30.000 f  
    Y4                                                0.000    30.000 f  i_clk (IN)
                         net (fo=0)                   0.000    30.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    30.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    32.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715    34.678    i_clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  I_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.342    35.020    
                         clock uncertainty           -0.035    34.985    
    SLICE_X1Y125         FDRE (Setup_fdre_C_R)       -0.426    34.559    I_reg[0]
  -------------------------------------------------------------------
                         required time                         34.559    
                         arrival time                         -18.358    
  -------------------------------------------------------------------
                         slack                                 16.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 I_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.366ns  (logic 0.188ns (51.322%)  route 0.178ns (48.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 12.095 - 10.000 ) 
    Source Clock Delay      (SCD):    1.574ns = ( 11.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.643    11.574    i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  I_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.146    11.720 r  I_reg[6]/Q
                         net (fo=5, routed)           0.178    11.899    I_reg[6]
    SLICE_X1Y126         LUT3 (Prop_lut3_I0_O)        0.042    11.941 r  I[7]_i_1/O
                         net (fo=1, routed)           0.000    11.941    p_0_in[7]
    SLICE_X1Y126         FDRE                                         r  I_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.914    12.095    i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  I_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.521    11.574    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.114    11.688    I_reg[7]
  -------------------------------------------------------------------
                         required time                        -11.688    
                         arrival time                          11.941    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 I_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.367ns  (logic 0.188ns (51.170%)  route 0.179ns (48.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 12.094 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns = ( 11.573 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.642    11.573    i_clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  I_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.146    11.719 r  I_reg[1]/Q
                         net (fo=7, routed)           0.179    11.899    I_reg[1]
    SLICE_X1Y125         LUT3 (Prop_lut3_I0_O)        0.042    11.941 r  I[2]_i_1/O
                         net (fo=1, routed)           0.000    11.941    p_0_in[2]
    SLICE_X1Y125         FDRE                                         r  I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.913    12.094    i_clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  I_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.521    11.573    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.114    11.687    I_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.687    
                         arrival time                          11.941    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.368ns  (logic 0.188ns (51.035%)  route 0.180ns (48.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.100 - 10.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 11.578 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.647    11.578    i_clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.146    11.724 r  cnt_reg[6]/Q
                         net (fo=4, routed)           0.180    11.905    cnt_reg_n_0_[6]
    SLICE_X3Y130         LUT5 (Prop_lut5_I0_O)        0.042    11.947 r  cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    11.947    cnt[7]_i_2_n_0
    SLICE_X3Y130         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.919    12.100    i_clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.522    11.578    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.114    11.692    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        -11.692    
                         arrival time                          11.947    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 I_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.176%)  route 0.180ns (48.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 12.095 - 10.000 ) 
    Source Clock Delay      (SCD):    1.574ns = ( 11.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.643    11.574    i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  I_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.146    11.720 r  I_reg[6]/Q
                         net (fo=5, routed)           0.180    11.901    I_reg[6]
    SLICE_X1Y126         LUT5 (Prop_lut5_I3_O)        0.043    11.944 r  I[9]_i_2/O
                         net (fo=1, routed)           0.000    11.944    p_0_in[9]
    SLICE_X1Y126         FDRE                                         r  I_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.914    12.095    i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  I_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.521    11.574    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.114    11.688    I_reg[9]
  -------------------------------------------------------------------
                         required time                        -11.688    
                         arrival time                          11.944    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 I_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.025%)  route 0.181ns (48.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 12.094 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns = ( 11.573 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.642    11.573    i_clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  I_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.146    11.719 r  I_reg[1]/Q
                         net (fo=7, routed)           0.181    11.901    I_reg[1]
    SLICE_X1Y125         LUT5 (Prop_lut5_I1_O)        0.043    11.944 r  I[4]_i_1/O
                         net (fo=1, routed)           0.000    11.944    p_0_in[4]
    SLICE_X1Y125         FDRE                                         r  I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.913    12.094    i_clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  I_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.521    11.573    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.114    11.687    I_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.687    
                         arrival time                          11.944    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 I_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.371ns  (logic 0.232ns (62.533%)  route 0.139ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 12.095 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns = ( 11.573 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.642    11.573    i_clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  I_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.133    11.706 r  I_reg[2]/Q
                         net (fo=6, routed)           0.139    11.845    I_reg[2]
    SLICE_X1Y126         LUT6 (Prop_lut6_I1_O)        0.099    11.944 r  I[5]_i_1/O
                         net (fo=1, routed)           0.000    11.944    p_0_in[5]
    SLICE_X1Y126         FDRE                                         r  I_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.914    12.095    i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  I_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.508    11.587    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.099    11.686    I_reg[5]
  -------------------------------------------------------------------
                         required time                        -11.686    
                         arrival time                          11.944    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 I_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.369ns  (logic 0.191ns (51.718%)  route 0.178ns (48.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 12.095 - 10.000 ) 
    Source Clock Delay      (SCD):    1.574ns = ( 11.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.643    11.574    i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  I_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.146    11.720 r  I_reg[6]/Q
                         net (fo=5, routed)           0.178    11.899    I_reg[6]
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.045    11.944 r  I[6]_i_1/O
                         net (fo=1, routed)           0.000    11.944    p_0_in[6]
    SLICE_X1Y126         FDRE                                         r  I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.914    12.095    i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  I_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.521    11.574    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.098    11.672    I_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.672    
                         arrival time                          11.944    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 I_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.439%)  route 0.180ns (48.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 12.095 - 10.000 ) 
    Source Clock Delay      (SCD):    1.574ns = ( 11.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.643    11.574    i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  I_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.146    11.720 r  I_reg[6]/Q
                         net (fo=5, routed)           0.180    11.901    I_reg[6]
    SLICE_X1Y126         LUT4 (Prop_lut4_I1_O)        0.045    11.946 r  I[8]_i_1/O
                         net (fo=1, routed)           0.000    11.946    p_0_in[8]
    SLICE_X1Y126         FDRE                                         r  I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.914    12.095    i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  I_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.521    11.574    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.099    11.673    I_reg[8]
  -------------------------------------------------------------------
                         required time                        -11.673    
                         arrival time                          11.946    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 I_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.370ns  (logic 0.191ns (51.565%)  route 0.179ns (48.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 12.094 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns = ( 11.573 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.642    11.573    i_clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  I_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.146    11.719 r  I_reg[1]/Q
                         net (fo=7, routed)           0.179    11.899    I_reg[1]
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.045    11.944 r  I[1]_i_1/O
                         net (fo=1, routed)           0.000    11.944    p_0_in[1]
    SLICE_X1Y125         FDRE                                         r  I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.913    12.094    i_clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  I_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.521    11.573    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.098    11.671    I_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.671    
                         arrival time                          11.944    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.431%)  route 0.180ns (48.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.100 - 10.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 11.578 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.647    11.578    i_clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.146    11.724 r  cnt_reg[6]/Q
                         net (fo=4, routed)           0.180    11.905    cnt_reg_n_0_[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I1_O)        0.045    11.950 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    11.950    cnt[6]_i_1_n_0
    SLICE_X3Y130         FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.919    12.100    i_clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  cnt_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.522    11.578    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.098    11.676    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.676    
                         arrival time                          11.950    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y129   FSM_sequential_S_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y129   FSM_sequential_S_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y129   FSM_sequential_S_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y129   FSM_sequential_S_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y125   I_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y125   I_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y125   I_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y125   I_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y125   I_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y125   I_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y125   I_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y129   FSM_sequential_S_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y125   I_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y125   I_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_mem_we_reg/G
                            (positive level-sensitive latch)
  Destination:            o_mem_we
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.407ns (60.286%)  route 2.244ns (39.714%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         LDCE                         0.000     0.000 r  o_mem_we_reg/G
    SLICE_X1Y131         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  o_mem_we_reg/Q
                         net (fo=1, routed)           2.244     3.011    o_mem_we_OBUF
    P20                  OBUF (Prop_obuf_I_O)         2.640     5.651 r  o_mem_we_OBUF_inst/O
                         net (fo=0)                   0.000     5.651    o_mem_we
    P20                                                               r  o_mem_we (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_mem_en_reg/G
                            (positive level-sensitive latch)
  Destination:            o_mem_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.447ns  (logic 3.199ns (58.726%)  route 2.248ns (41.274%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         LDCE                         0.000     0.000 r  o_mem_en_reg/G
    SLICE_X0Y131         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  o_mem_en_reg/Q
                         net (fo=1, routed)           2.248     2.807    o_mem_en_OBUF
    P22                  OBUF (Prop_obuf_I_O)         2.640     5.447 r  o_mem_en_OBUF_inst/O
                         net (fo=0)                   0.000     5.447    o_mem_en
    P22                                                               r  o_mem_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_mem_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            o_mem_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.415ns  (logic 3.195ns (59.005%)  route 2.220ns (40.995%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         LDCE                         0.000     0.000 r  o_mem_data_reg[7]/G
    SLICE_X0Y132         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  o_mem_data_reg[7]/Q
                         net (fo=1, routed)           2.220     2.779    o_mem_data_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         2.636     5.415 r  o_mem_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.415    o_mem_data[7]
    P21                                                               r  o_mem_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_done_reg/G
                            (positive level-sensitive latch)
  Destination:            o_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.366ns  (logic 3.270ns (60.932%)  route 2.097ns (39.068%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         LDCE                         0.000     0.000 r  o_done_reg/G
    SLICE_X2Y131         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  o_done_reg/Q
                         net (fo=1, routed)           2.097     2.722    o_done_OBUF
    R22                  OBUF (Prop_obuf_I_O)         2.645     5.366 r  o_done_OBUF_inst/O
                         net (fo=0)                   0.000     5.366    o_done
    R22                                                               r  o_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_mem_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            o_mem_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.279ns  (logic 3.205ns (60.707%)  route 2.074ns (39.293%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         LDCE                         0.000     0.000 r  o_mem_data_reg[6]/G
    SLICE_X0Y132         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  o_mem_data_reg[6]/Q
                         net (fo=1, routed)           2.074     2.633    o_mem_data_OBUF[6]
    R21                  OBUF (Prop_obuf_I_O)         2.646     5.279 r  o_mem_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.279    o_mem_data[6]
    R21                                                               r  o_mem_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_mem_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            o_mem_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.144ns  (logic 3.220ns (62.613%)  route 1.923ns (37.387%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         LDCE                         0.000     0.000 r  o_mem_data_reg[5]/G
    SLICE_X0Y132         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  o_mem_data_reg[5]/Q
                         net (fo=1, routed)           1.923     2.482    o_mem_data_OBUF[5]
    U22                  OBUF (Prop_obuf_I_O)         2.661     5.144 r  o_mem_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.144    o_mem_data[5]
    U22                                                               r  o_mem_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_mem_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            o_mem_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.142ns  (logic 3.223ns (62.687%)  route 1.919ns (37.313%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         LDCE                         0.000     0.000 r  o_mem_data_reg[4]/G
    SLICE_X0Y134         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  o_mem_data_reg[4]/Q
                         net (fo=1, routed)           1.919     2.478    o_mem_data_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         2.664     5.142 r  o_mem_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.142    o_mem_data[4]
    V22                                                               r  o_mem_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_mem_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            o_mem_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.119ns  (logic 3.210ns (62.714%)  route 1.909ns (37.286%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         LDCE                         0.000     0.000 r  o_mem_data_reg[3]/G
    SLICE_X1Y133         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  o_mem_data_reg[3]/Q
                         net (fo=1, routed)           1.909     2.468    o_mem_data_OBUF[3]
    T21                  OBUF (Prop_obuf_I_O)         2.651     5.119 r  o_mem_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.119    o_mem_data[3]
    T21                                                               r  o_mem_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_mem_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            o_mem_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.085ns  (logic 3.218ns (63.274%)  route 1.868ns (36.726%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         LDCE                         0.000     0.000 r  o_mem_data_reg[2]/G
    SLICE_X0Y134         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  o_mem_data_reg[2]/Q
                         net (fo=1, routed)           1.868     2.427    o_mem_data_OBUF[2]
    U21                  OBUF (Prop_obuf_I_O)         2.659     5.085 r  o_mem_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.085    o_mem_data[2]
    U21                                                               r  o_mem_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_mem_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            o_mem_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.060ns  (logic 3.189ns (63.014%)  route 1.872ns (36.986%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         LDCE                         0.000     0.000 r  o_mem_data_reg[1]/G
    SLICE_X0Y132         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  o_mem_data_reg[1]/Q
                         net (fo=1, routed)           1.872     2.431    o_mem_data_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         2.630     5.060 r  o_mem_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.060    o_mem_data[1]
    P19                                                               r  o_mem_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_k[9]
                            (input port)
  Destination:            K_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.174ns (23.556%)  route 0.565ns (76.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  i_k[9] (IN)
                         net (fo=0)                   0.000     0.000    i_k[9]
    P14                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  i_k_IBUF[9]_inst/O
                         net (fo=1, routed)           0.565     0.740    i_k_IBUF[9]
    SLICE_X2Y126         LDCE                                         r  K_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_k[7]
                            (input port)
  Destination:            K_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.184ns (24.280%)  route 0.574ns (75.720%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  i_k[7] (IN)
                         net (fo=0)                   0.000     0.000    i_k[7]
    R18                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  i_k_IBUF[7]_inst/O
                         net (fo=1, routed)           0.574     0.758    i_k_IBUF[7]
    SLICE_X2Y126         LDCE                                         r  K_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_k[6]
                            (input port)
  Destination:            K_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.782ns  (logic 0.187ns (23.946%)  route 0.595ns (76.054%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_k[6] (IN)
                         net (fo=0)                   0.000     0.000    i_k[6]
    T18                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  i_k_IBUF[6]_inst/O
                         net (fo=1, routed)           0.595     0.782    i_k_IBUF[6]
    SLICE_X0Y125         LDCE                                         r  K_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_k[1]
                            (input port)
  Destination:            K_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.176ns (22.386%)  route 0.611ns (77.614%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  i_k[1] (IN)
                         net (fo=0)                   0.000     0.000    i_k[1]
    N13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  i_k_IBUF[1]_inst/O
                         net (fo=1, routed)           0.611     0.787    i_k_IBUF[1]
    SLICE_X0Y124         LDCE                                         r  K_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_k[5]
                            (input port)
  Destination:            K_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.168ns (21.049%)  route 0.630ns (78.951%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_k[5] (IN)
                         net (fo=0)                   0.000     0.000    i_k[5]
    N17                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  i_k_IBUF[5]_inst/O
                         net (fo=1, routed)           0.630     0.797    i_k_IBUF[5]
    SLICE_X0Y125         LDCE                                         r  K_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_k[4]
                            (input port)
  Destination:            K_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.170ns (20.593%)  route 0.654ns (79.407%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_k[4] (IN)
                         net (fo=0)                   0.000     0.000    i_k[4]
    P17                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_k_IBUF[4]_inst/O
                         net (fo=1, routed)           0.654     0.824    i_k_IBUF[4]
    SLICE_X0Y125         LDCE                                         r  K_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_k[2]
                            (input port)
  Destination:            K_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.838ns  (logic 0.187ns (22.292%)  route 0.651ns (77.708%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  i_k[2] (IN)
                         net (fo=0)                   0.000     0.000    i_k[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  i_k_IBUF[2]_inst/O
                         net (fo=1, routed)           0.651     0.838    i_k_IBUF[2]
    SLICE_X0Y124         LDCE                                         r  K_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_k[0]
                            (input port)
  Destination:            K_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.170ns (20.304%)  route 0.669ns (79.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  i_k[0] (IN)
                         net (fo=0)                   0.000     0.000    i_k[0]
    N14                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_k_IBUF[0]_inst/O
                         net (fo=1, routed)           0.669     0.839    i_k_IBUF[0]
    SLICE_X0Y124         LDCE                                         r  K_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_k[3]
                            (input port)
  Destination:            K_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.175ns (20.139%)  route 0.695ns (79.861%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  i_k[3] (IN)
                         net (fo=0)                   0.000     0.000    i_k[3]
    P15                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  i_k_IBUF[3]_inst/O
                         net (fo=1, routed)           0.695     0.870    i_k_IBUF[3]
    SLICE_X0Y125         LDCE                                         r  K_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_k[8]
                            (input port)
  Destination:            K_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.924ns  (logic 0.189ns (20.398%)  route 0.736ns (79.602%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  i_k[8] (IN)
                         net (fo=0)                   0.000     0.000    i_k[8]
    R14                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  i_k_IBUF[8]_inst/O
                         net (fo=1, routed)           0.736     0.924    i_k_IBUF[8]
    SLICE_X0Y126         LDCE                                         r  K_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stored_value_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_addr[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.117ns  (logic 3.134ns (61.246%)  route 1.983ns (38.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.839    15.050    i_clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  stored_value_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.459    15.509 r  stored_value_reg[9]/Q
                         net (fo=2, routed)           1.983    17.492    o_mem_addr_OBUF[9]
    Y21                  OBUF (Prop_obuf_I_O)         2.675    20.166 r  o_mem_addr_OBUF[9]_inst/O
                         net (fo=0)                   0.000    20.166    o_mem_addr[9]
    Y21                                                               r  o_mem_addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_value_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_addr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.010ns  (logic 3.135ns (62.580%)  route 1.875ns (37.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.839    15.050    i_clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  stored_value_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.459    15.509 r  stored_value_reg[11]/Q
                         net (fo=2, routed)           1.875    17.383    o_mem_addr_OBUF[11]
    AA20                 OBUF (Prop_obuf_I_O)         2.676    20.059 r  o_mem_addr_OBUF[11]_inst/O
                         net (fo=0)                   0.000    20.059    o_mem_addr[11]
    AA20                                                              r  o_mem_addr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_value_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_addr[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.980ns  (logic 3.246ns (65.187%)  route 1.734ns (34.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.842    15.053    i_clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  stored_value_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.422    15.475 r  stored_value_reg[14]/Q
                         net (fo=2, routed)           1.734    17.209    o_mem_addr_OBUF[14]
    T20                  OBUF (Prop_obuf_I_O)         2.824    20.033 r  o_mem_addr_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.033    o_mem_addr[14]
    T20                                                               r  o_mem_addr[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_value_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_addr[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 3.142ns (63.284%)  route 1.823ns (36.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.459    15.508 r  stored_value_reg[7]/Q
                         net (fo=2, routed)           1.823    17.331    o_mem_addr_OBUF[7]
    AB21                 OBUF (Prop_obuf_I_O)         2.683    20.014 r  o_mem_addr_OBUF[7]_inst/O
                         net (fo=0)                   0.000    20.014    o_mem_addr[7]
    AB21                                                              r  o_mem_addr[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_value_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_addr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.964ns  (logic 3.138ns (63.207%)  route 1.826ns (36.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.838    15.049    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.459    15.508 r  stored_value_reg[8]/Q
                         net (fo=2, routed)           1.826    17.334    o_mem_addr_OBUF[8]
    Y22                  OBUF (Prop_obuf_I_O)         2.679    20.013 r  o_mem_addr_OBUF[8]_inst/O
                         net (fo=0)                   0.000    20.013    o_mem_addr[8]
    Y22                                                               r  o_mem_addr[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_value_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_addr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.932ns  (logic 3.116ns (63.166%)  route 1.817ns (36.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.837    15.048    i_clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  stored_value_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.459    15.507 r  stored_value_reg[4]/Q
                         net (fo=2, routed)           1.817    17.324    o_mem_addr_OBUF[4]
    V20                  OBUF (Prop_obuf_I_O)         2.657    19.980 r  o_mem_addr_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.980    o_mem_addr[4]
    V20                                                               r  o_mem_addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_value_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.906ns  (logic 3.126ns (63.734%)  route 1.779ns (36.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.834    15.045    i_clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.459    15.504 r  stored_value_reg[0]/Q
                         net (fo=3, routed)           1.779    17.283    o_mem_addr_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         2.667    19.950 r  o_mem_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.950    o_mem_addr[0]
    Y19                                                               r  o_mem_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_value_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.903ns  (logic 3.129ns (63.812%)  route 1.774ns (36.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.834    15.045    i_clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.459    15.504 r  stored_value_reg[1]/Q
                         net (fo=2, routed)           1.774    17.278    o_mem_addr_OBUF[1]
    Y18                  OBUF (Prop_obuf_I_O)         2.670    19.948 r  o_mem_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.948    o_mem_addr[1]
    Y18                                                               r  o_mem_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_value_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_addr[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.866ns  (logic 3.140ns (64.530%)  route 1.726ns (35.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.839    15.050    i_clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  stored_value_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.459    15.509 r  stored_value_reg[12]/Q
                         net (fo=2, routed)           1.726    17.235    o_mem_addr_OBUF[12]
    W22                  OBUF (Prop_obuf_I_O)         2.681    19.916 r  o_mem_addr_OBUF[12]_inst/O
                         net (fo=0)                   0.000    19.916    o_mem_addr[12]
    W22                                                               r  o_mem_addr[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_value_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_addr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.863ns  (logic 3.139ns (64.555%)  route 1.724ns (35.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001    11.001 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    13.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.211 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.839    15.050    i_clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  stored_value_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.459    15.509 r  stored_value_reg[10]/Q
                         net (fo=2, routed)           1.724    17.232    o_mem_addr_OBUF[10]
    AA21                 OBUF (Prop_obuf_I_O)         2.680    19.912 r  o_mem_addr_OBUF[10]_inst/O
                         net (fo=0)                   0.000    19.912    o_mem_addr[10]
    AA21                                                              r  o_mem_addr[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.191ns (45.478%)  route 0.229ns (54.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.647    11.578    i_clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.146    11.724 r  cnt_reg[5]/Q
                         net (fo=3, routed)           0.076    11.800    cnt_reg_n_0_[5]
    SLICE_X2Y130         LUT5 (Prop_lut5_I0_O)        0.045    11.845 r  o_mem_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.153    11.998    o_mem_data_reg[5]_i_1_n_0
    SLICE_X0Y132         LDCE                                         r  o_mem_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_S_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sentinel_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.215ns (47.679%)  route 0.236ns (52.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.646    11.577    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.167    11.744 f  FSM_sequential_S_reg[1]/Q
                         net (fo=47, routed)          0.236    11.980    S[1]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.048    12.028 r  sentinel_reg_i_1/O
                         net (fo=1, routed)           0.000    12.028    sentinel_reg_i_1_n_0
    SLICE_X2Y130         LDCE                                         r  sentinel_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.232ns (43.728%)  route 0.299ns (56.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.647    11.578    i_clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.133    11.711 r  cnt_reg[7]/Q
                         net (fo=3, routed)           0.139    11.850    cnt_reg_n_0_[7]
    SLICE_X2Y130         LUT5 (Prop_lut5_I0_O)        0.099    11.949 r  o_mem_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.160    12.109    o_mem_data_reg[7]_i_1_n_0
    SLICE_X0Y132         LDCE                                         r  o_mem_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.194ns (35.227%)  route 0.357ns (64.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.646    11.577    i_clk_IBUF_BUFG
    SLICE_X4Y130         FDCE                                         r  cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDCE (Prop_fdce_C_Q)         0.146    11.723 r  cnt_reg[0]/Q
                         net (fo=8, routed)           0.194    11.918    cnt_reg_n_0_[0]
    SLICE_X2Y131         LUT5 (Prop_lut5_I0_O)        0.048    11.966 r  o_mem_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.162    12.128    o_mem_data_reg[0]_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  o_mem_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.191ns (31.090%)  route 0.423ns (68.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.646    11.577    i_clk_IBUF_BUFG
    SLICE_X4Y130         FDCE                                         r  cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDCE (Prop_fdce_C_Q)         0.146    11.723 r  cnt_reg[1]/Q
                         net (fo=7, routed)           0.256    11.979    cnt_reg_n_0_[1]
    SLICE_X2Y130         LUT5 (Prop_lut5_I0_O)        0.045    12.024 r  o_mem_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.167    12.192    o_mem_data_reg[1]_i_1_n_0
    SLICE_X0Y132         LDCE                                         r  o_mem_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.249ns (38.421%)  route 0.399ns (61.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.646    11.577    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.151    11.728 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          0.171    11.899    S[3]
    SLICE_X2Y131         LUT5 (Prop_lut5_I2_O)        0.098    11.997 r  o_mem_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.229    12.225    o_mem_data_reg[3]_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  o_mem_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_S_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.212ns (31.795%)  route 0.455ns (68.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.646    11.577    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.167    11.744 r  FSM_sequential_S_reg[1]/Q
                         net (fo=47, routed)          0.236    11.980    S[1]
    SLICE_X1Y131         LUT4 (Prop_lut4_I0_O)        0.045    12.025 r  o_mem_en_reg_i_1/O
                         net (fo=1, routed)           0.219    12.244    o_mem_en_reg_i_1_n_0
    SLICE_X0Y131         LDCE                                         r  o_mem_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_S_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.212ns (30.782%)  route 0.477ns (69.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.646    11.577    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.167    11.744 f  FSM_sequential_S_reg[0]/Q
                         net (fo=16, routed)          0.297    12.041    S[0]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.045    12.086 r  o_done_reg_i_1/O
                         net (fo=1, routed)           0.180    12.266    o_done_reg_i_1_n_0
    SLICE_X2Y131         LDCE                                         r  o_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lastNum_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.191ns (27.628%)  route 0.500ns (72.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.645    11.576    i_clk_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  lastNum_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.146    11.722 r  lastNum_reg[2]/Q
                         net (fo=1, routed)           0.335    12.057    lastNum_reg_n_0_[2]
    SLICE_X2Y131         LUT5 (Prop_lut5_I1_O)        0.045    12.102 r  o_mem_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.165    12.268    o_mem_data_reg[2]_i_1_n_0
    SLICE_X0Y134         LDCE                                         r  o_mem_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_S_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_mem_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.249ns (35.753%)  route 0.447ns (64.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230    10.230 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676    10.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.932 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.646    11.577    i_clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  FSM_sequential_S_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.151    11.728 f  FSM_sequential_S_reg[3]/Q
                         net (fo=21, routed)          0.239    11.967    S[3]
    SLICE_X2Y131         LUT5 (Prop_lut5_I2_O)        0.098    12.065 r  o_mem_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.209    12.274    o_mem_data_reg[4]_i_1_n_0
    SLICE_X0Y134         LDCE                                         r  o_mem_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_add[0]
                            (input port)
  Destination:            stored_value_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.089ns (15.658%)  route 5.865ns (84.342%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  i_add[0] (IN)
                         net (fo=0)                   0.000     0.000    i_add[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  i_add_IBUF[0]_inst/O
                         net (fo=1, routed)           5.865     6.830    i_add_IBUF[0]
    SLICE_X1Y127         LUT4 (Prop_lut4_I3_O)        0.124     6.954 r  stored_value[0]_i_1/O
                         net (fo=1, routed)           0.000     6.954    stored_value[0]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718    14.681    i_clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_add[1]
                            (input port)
  Destination:            stored_value_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.896ns  (logic 1.109ns (16.089%)  route 5.786ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  i_add[1] (IN)
                         net (fo=0)                   0.000     0.000    i_add[1]
    Y9                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  i_add_IBUF[1]_inst/O
                         net (fo=1, routed)           5.786     6.772    i_add_IBUF[1]
    SLICE_X1Y127         LUT4 (Prop_lut4_I3_O)        0.124     6.896 r  stored_value[1]_i_1/O
                         net (fo=1, routed)           0.000     6.896    stored_value[1]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718    14.681    i_clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_add[9]
                            (input port)
  Destination:            stored_value_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.754ns  (logic 1.122ns (16.607%)  route 5.633ns (83.393%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  i_add[9] (IN)
                         net (fo=0)                   0.000     0.000    i_add[9]
    AB6                  IBUF (Prop_ibuf_I_O)         0.998     0.998 r  i_add_IBUF[9]_inst/O
                         net (fo=1, routed)           5.633     6.630    i_add_IBUF[9]
    SLICE_X1Y130         LUT4 (Prop_lut4_I3_O)        0.124     6.754 r  stored_value[9]_i_1/O
                         net (fo=1, routed)           0.000     6.754    stored_value[9]_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  stored_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721    14.684    i_clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  stored_value_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_add[6]
                            (input port)
  Destination:            stored_value_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.732ns  (logic 1.121ns (16.650%)  route 5.611ns (83.350%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  i_add[6] (IN)
                         net (fo=0)                   0.000     0.000    i_add[6]
    AA8                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  i_add_IBUF[6]_inst/O
                         net (fo=1, routed)           5.611     6.608    i_add_IBUF[6]
    SLICE_X1Y129         LUT4 (Prop_lut4_I3_O)        0.124     6.732 r  stored_value[6]_i_1/O
                         net (fo=1, routed)           0.000     6.732    stored_value[6]_i_1_n_0
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721    14.684    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_add[4]
                            (input port)
  Destination:            stored_value_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.651ns  (logic 1.120ns (16.845%)  route 5.531ns (83.155%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 14.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  i_add[4] (IN)
                         net (fo=0)                   0.000     0.000    i_add[4]
    Y8                   IBUF (Prop_ibuf_I_O)         0.996     0.996 r  i_add_IBUF[4]_inst/O
                         net (fo=1, routed)           5.531     6.527    i_add_IBUF[4]
    SLICE_X1Y128         LUT4 (Prop_lut4_I3_O)        0.124     6.651 r  stored_value[4]_i_1/O
                         net (fo=1, routed)           0.000     6.651    stored_value[4]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  stored_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720    14.683    i_clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  stored_value_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_add[8]
                            (input port)
  Destination:            stored_value_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.567ns  (logic 1.116ns (16.992%)  route 5.451ns (83.008%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  i_add[8] (IN)
                         net (fo=0)                   0.000     0.000    i_add[8]
    V9                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  i_add_IBUF[8]_inst/O
                         net (fo=1, routed)           5.451     6.443    i_add_IBUF[8]
    SLICE_X1Y129         LUT4 (Prop_lut4_I3_O)        0.124     6.567 r  stored_value[8]_i_1/O
                         net (fo=1, routed)           0.000     6.567    stored_value[8]_i_1_n_0
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721    14.684    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_add[2]
                            (input port)
  Destination:            stored_value_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.402ns  (logic 1.106ns (17.275%)  route 5.296ns (82.725%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  i_add[2] (IN)
                         net (fo=0)                   0.000     0.000    i_add[2]
    W9                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  i_add_IBUF[2]_inst/O
                         net (fo=1, routed)           5.296     6.278    i_add_IBUF[2]
    SLICE_X1Y127         LUT4 (Prop_lut4_I3_O)        0.124     6.402 r  stored_value[2]_i_1/O
                         net (fo=1, routed)           0.000     6.402    stored_value[2]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718    14.681    i_clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_add[3]
                            (input port)
  Destination:            stored_value_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.348ns  (logic 1.114ns (17.541%)  route 5.235ns (82.459%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  i_add[3] (IN)
                         net (fo=0)                   0.000     0.000    i_add[3]
    Y7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  i_add_IBUF[3]_inst/O
                         net (fo=1, routed)           5.235     6.224    i_add_IBUF[3]
    SLICE_X1Y127         LUT4 (Prop_lut4_I3_O)        0.124     6.348 r  stored_value[3]_i_1/O
                         net (fo=1, routed)           0.000     6.348    stored_value[3]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718    14.681    i_clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_add[5]
                            (input port)
  Destination:            stored_value_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.320ns  (logic 1.122ns (17.757%)  route 5.197ns (82.243%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 14.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  i_add[5] (IN)
                         net (fo=0)                   0.000     0.000    i_add[5]
    AB8                  IBUF (Prop_ibuf_I_O)         0.998     0.998 r  i_add_IBUF[5]_inst/O
                         net (fo=1, routed)           5.197     6.196    i_add_IBUF[5]
    SLICE_X1Y128         LUT4 (Prop_lut4_I3_O)        0.124     6.320 r  stored_value[5]_i_1/O
                         net (fo=1, routed)           0.000     6.320    stored_value[5]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  stored_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720    14.683    i_clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  stored_value_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_add[11]
                            (input port)
  Destination:            stored_value_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.314ns  (logic 1.113ns (17.621%)  route 5.202ns (82.379%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  i_add[11] (IN)
                         net (fo=0)                   0.000     0.000    i_add[11]
    W7                   IBUF (Prop_ibuf_I_O)         0.989     0.989 r  i_add_IBUF[11]_inst/O
                         net (fo=1, routed)           5.202     6.190    i_add_IBUF[11]
    SLICE_X1Y130         LUT4 (Prop_lut4_I3_O)        0.124     6.314 r  stored_value[11]_i_1/O
                         net (fo=1, routed)           0.000     6.314    stored_value[11]_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  stored_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721    14.684    i_clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  stored_value_reg[11]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sentinel_reg/G
                            (positive level-sensitive latch)
  Destination:            stored_value_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.223ns (44.126%)  route 0.282ns (55.874%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         LDCE                         0.000     0.000 r  sentinel_reg/G
    SLICE_X2Y130         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  sentinel_reg/Q
                         net (fo=1, routed)           0.163     0.341    sentinel
    SLICE_X2Y130         LUT6 (Prop_lut6_I0_O)        0.045     0.386 r  stored_value[15]_i_1/O
                         net (fo=16, routed)          0.119     0.505    stored_value
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.918    12.099    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sentinel_reg/G
                            (positive level-sensitive latch)
  Destination:            stored_value_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.223ns (44.126%)  route 0.282ns (55.874%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         LDCE                         0.000     0.000 r  sentinel_reg/G
    SLICE_X2Y130         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  sentinel_reg/Q
                         net (fo=1, routed)           0.163     0.341    sentinel
    SLICE_X2Y130         LUT6 (Prop_lut6_I0_O)        0.045     0.386 r  stored_value[15]_i_1/O
                         net (fo=16, routed)          0.119     0.505    stored_value
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.918    12.099    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sentinel_reg/G
                            (positive level-sensitive latch)
  Destination:            stored_value_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.223ns (44.126%)  route 0.282ns (55.874%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         LDCE                         0.000     0.000 r  sentinel_reg/G
    SLICE_X2Y130         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  sentinel_reg/Q
                         net (fo=1, routed)           0.163     0.341    sentinel
    SLICE_X2Y130         LUT6 (Prop_lut6_I0_O)        0.045     0.386 r  stored_value[15]_i_1/O
                         net (fo=16, routed)          0.119     0.505    stored_value
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.918    12.099    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  stored_value_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sentinel_reg/G
                            (positive level-sensitive latch)
  Destination:            stored_value_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.223ns (39.252%)  route 0.345ns (60.748%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         LDCE                         0.000     0.000 r  sentinel_reg/G
    SLICE_X2Y130         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  sentinel_reg/Q
                         net (fo=1, routed)           0.163     0.341    sentinel
    SLICE_X2Y130         LUT6 (Prop_lut6_I0_O)        0.045     0.386 r  stored_value[15]_i_1/O
                         net (fo=16, routed)          0.182     0.568    stored_value
    SLICE_X1Y128         FDRE                                         r  stored_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.917    12.098    i_clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  stored_value_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sentinel_reg/G
                            (positive level-sensitive latch)
  Destination:            stored_value_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.223ns (39.252%)  route 0.345ns (60.748%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         LDCE                         0.000     0.000 r  sentinel_reg/G
    SLICE_X2Y130         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  sentinel_reg/Q
                         net (fo=1, routed)           0.163     0.341    sentinel
    SLICE_X2Y130         LUT6 (Prop_lut6_I0_O)        0.045     0.386 r  stored_value[15]_i_1/O
                         net (fo=16, routed)          0.182     0.568    stored_value
    SLICE_X1Y128         FDRE                                         r  stored_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.917    12.098    i_clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  stored_value_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sentinel_reg/G
                            (positive level-sensitive latch)
  Destination:            stored_value_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.911%)  route 0.398ns (64.089%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         LDCE                         0.000     0.000 r  sentinel_reg/G
    SLICE_X2Y130         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  sentinel_reg/Q
                         net (fo=1, routed)           0.163     0.341    sentinel
    SLICE_X2Y130         LUT6 (Prop_lut6_I0_O)        0.045     0.386 r  stored_value[15]_i_1/O
                         net (fo=16, routed)          0.235     0.621    stored_value
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.916    12.097    i_clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sentinel_reg/G
                            (positive level-sensitive latch)
  Destination:            stored_value_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.911%)  route 0.398ns (64.089%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         LDCE                         0.000     0.000 r  sentinel_reg/G
    SLICE_X2Y130         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  sentinel_reg/Q
                         net (fo=1, routed)           0.163     0.341    sentinel
    SLICE_X2Y130         LUT6 (Prop_lut6_I0_O)        0.045     0.386 r  stored_value[15]_i_1/O
                         net (fo=16, routed)          0.235     0.621    stored_value
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.916    12.097    i_clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sentinel_reg/G
                            (positive level-sensitive latch)
  Destination:            stored_value_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.911%)  route 0.398ns (64.089%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         LDCE                         0.000     0.000 r  sentinel_reg/G
    SLICE_X2Y130         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  sentinel_reg/Q
                         net (fo=1, routed)           0.163     0.341    sentinel
    SLICE_X2Y130         LUT6 (Prop_lut6_I0_O)        0.045     0.386 r  stored_value[15]_i_1/O
                         net (fo=16, routed)          0.235     0.621    stored_value
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.916    12.097    i_clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sentinel_reg/G
                            (positive level-sensitive latch)
  Destination:            stored_value_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.911%)  route 0.398ns (64.089%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         LDCE                         0.000     0.000 r  sentinel_reg/G
    SLICE_X2Y130         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  sentinel_reg/Q
                         net (fo=1, routed)           0.163     0.341    sentinel
    SLICE_X2Y130         LUT6 (Prop_lut6_I0_O)        0.045     0.386 r  stored_value[15]_i_1/O
                         net (fo=16, routed)          0.235     0.621    stored_value
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.916    12.097    i_clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  stored_value_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_mem_data[7]
                            (input port)
  Destination:            lastNum_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.236ns (32.429%)  route 0.492ns (67.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 12.098 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA19                                              0.000     0.000 r  i_mem_data[7] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[7]
    AA19                 IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_mem_data_IBUF[7]_inst/O
                         net (fo=2, routed)           0.492     0.728    i_mem_data_IBUF[7]
    SLICE_X3Y128         FDRE                                         r  lastNum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    Y4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419    10.419 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734    11.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.181 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.917    12.098    i_clk_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  lastNum_reg[7]/C  (IS_INVERTED)





