#ifndef	_MACH_BASEADDR_H_
#define	_MACH_BASEADDR_H_

#if	defined(CONFIG_STM32F10X)
#define	FLASH_BASE	0x40022000
#define	FLASH_SIZE	     0x400
#define	GPIO_BASE(PORT)	(0x40010800 + (PORT) * GPIO_SIZE)
#define	GPIO_SIZE	     0x400
#define	GPIOA_BASE	GPIO_BASE(0)
#define	GPIOB_BASE	GPIO_BASE(1)
#define	GPIOC_BASE	GPIO_BASE(2)
#define	GPIOD_BASE	GPIO_BASE(3)
#define	GPIOE_BASE	GPIO_BASE(4)
#define	GPIOF_BASE	GPIO_BASE(5)
#define	GPIOG_BASE	GPIO_BASE(6)
#define	RCC_BASE	0x40021000
#define	RCC_SIZE	     0x400
#define	SRAM_BASE	0x20000000
#define	SRAM_SIZE	    0x5000	// FIXME: sub-model dependent
#elif	defined(CONFIG_STM32F4XX)
#define	ADC_BASE	0x40012000
#define	ADC_SIZE	     0x400
#define	BKPSRAM_BASE	0x40024000
#define	BKPSRAM_SIZE	    0x1000
#define	CAN1_BASE	0x40006400
#define	CAN1_SIZE	     0x400
#define	CAN2_BASE	0x40006800
#define	CAN2_SIZE	     0x400
#define	CRC_BASE	0x40023000
#define	CRC_SIZE	     0x400
#define	CRYP_BASE	0x50060000
#define	CRYP_SIZE	     0x400
#define	DAC_BASE	0x40007400
#define	DAC_SIZE	     0x400
#define	DCMI_BASE	0x50050000
#define	DCMI_SIZE	     0x400
#define	DMA1_BASE	0x40026000
#define	DMA1_SIZE	     0x400
#define	DMA2_BASE	0x40026400
#define	DMA2_SIZE	     0x400
#define	DMA2D_BASE	0x4002B000
#define	DMA2D_SIZE	     0xc00
#define	ETHERNET_BASE	0x40028000
#define	ETHERNET_SIZE	    0x1400
#define	EXTI_BASE	0x40013C00
#define	EXTI_SIZE	     0x400
#define	FLASH_BASE	0x40023C00
#define	FLASH_SIZE	     0x400
#define	FSMC_BASE	0xA0000000	// on 405xx, 407xx
#define	FSMC_SIZE	    0x1000
#define	FMC_BASE	0xA0000000	// on 415xx, 417xx, 42xxx, 43xxx
#define	FMC_SIZE	    0x1000
#define	GPIO_SIZE	     0x400
#define	GPIO_BASE(PORT)	(0x40020000 + (PORT) * GPIO_SIZE)
#define	GPIOA_BASE	GPIO_BASE(0)
#define	GPIOB_BASE	GPIO_BASE(1)
#define	GPIOC_BASE	GPIO_BASE(2)
#define	GPIOD_BASE	GPIO_BASE(3)
#define	GPIOE_BASE	GPIO_BASE(4)
#define	GPIOF_BASE	GPIO_BASE(5)
#define	GPIOG_BASE	GPIO_BASE(6)
#define	GPIOH_BASE	GPIO_BASE(7)
#define	GPIOI_BASE	GPIO_BASE(8)
#define	GPIOJ_BASE	GPIO_BASE(9)
#define	GPIOK_BASE	GPIO_BASE(10)
#define	HASH_BASE	0x50060400
#define	HASH_SIZE	     0x400
#define	I2C1_BASE	0x40005400
#define	I2C1_SIZE	     0x400
#define	I2C2_BASE	0x40005800
#define	I2C2_SIZE	     0x400
#define	I2C3_BASE	0x40005C00
#define	I2C3_SIZE	     0x400
#define	I2S2EXT_BASE	0x40003400
#define	I2S2EXT_SIZE	     0x400
#define	I2S2_BASE	0x40003800
#define	I2S2_SIZE	     0x400
#define	I2S3EXT_BASE	0x40004000
#define	I2S3EXT_SIZE	     0x400
#define	I2S3_BASE	0x40003C00
#define	I2S3_SIZE	     0x400
#define	IWDG_BASE	0x40003000
#define	IWDG_SIZE	     0x400
#define	LCDTFT_BASE	0x40016800
#define	LCDTFT_SIZE	     0x400
#define	OTG_FS_BASE	0x50000000
#define	OTG_FS_SIZE	   0x40000
#define	OTG_HS_BASE	0x40040000
#define	OTG_HS_SIZE	   0x40000
#define	RNG_BASE	0x50060800
#define	RNG_SIZE	     0x400
#define	RCC_BASE	0x40023800
#define	RCC_SIZE	     0x400
#define	RTC_BASE	0x40002800
#define	RTC_SIZE	     0x400
#define	SAI1_BASE	0x40015800
#define	SAI1_SIZE	     0x400
#define	SDIO_BASE	0x40012C00
#define	SDIO_SIZE	     0x400
#define	SPI1_BASE	0x40013000
#define	SPI1_SIZE	     0x400
#define	SPI2_BASE	0x40003800
#define	SPI2_SIZE	     0x400
#define	SPI3_BASE	0x40003C00
#define	SPI3_SIZE	     0x400
#define	SPI4_BASE	0x40013400
#define	SPI4_SIZE	     0x400
#define	SPI5_BASE	0x40015000
#define	SPI5_SIZE	     0x400
#define	SPI6_BASE	0x40015400
#define	SPI6_SIZE	     0x400
#define	SYSCFG_BASE	0x40013800
#define	SYSCFG_SIZE	     0x400
#define	UART4_BASE	0x40004C00
#define	UART4_SIZE	     0x400
#define	UART5_BASE	0x40005000
#define	UART5_SIZE	     0x400
#define	UART7_BASE	0x40007800
#define	UART7_SIZE	     0x400
#define	UART8_BASE	0x40007C00
#define	UART8_SIZE	     0x400
#define	USART1_BASE	0x40011000
#define	USART1_SIZE	     0x400
#define	USART2_BASE	0x40004400
#define	USART2_SIZE	     0x400
#define	USART3_BASE	0x40004800
#define	USART3_SIZE	     0x400
#define	USART6_BASE	0x40011400
#define	USART6_SIZE	     0x400
#define	WWDG_BASE	0x40002C00
#define	WWDG_SIZE	     0x400
#endif

#endif
