Flow report for risc_v32i
Thu Jun 29 15:16:31 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+-----------------------------------+---------------------------------------------+
; Flow Status                       ; Successful - Thu Jun 29 15:16:31 2023       ;
; Quartus Prime Version             ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                     ; risc_v32i                                   ;
; Top-level Entity Name             ; risc_v32i                                   ;
; Family                            ; Arria II GX                                 ;
; Logic utilization                 ; 5 %                                         ;
;     Combinational ALUTs           ; 1,080 / 36,100 ( 3 % )                      ;
;     Memory ALUTs                  ; 0 / 18,050 ( 0 % )                          ;
;     Dedicated logic registers     ; 1,024 / 36,100 ( 3 % )                      ;
; Total registers                   ; 1024                                        ;
; Total pins                        ; 203 / 292 ( 70 % )                          ;
; Total virtual pins                ; 0                                           ;
; Total block memory bits           ; 0 / 2,939,904 ( 0 % )                       ;
; DSP block 18-bit elements         ; 0 / 232 ( 0 % )                             ;
; Total GXB Receiver Channel PCS    ; 0 / 8 ( 0 % )                               ;
; Total GXB Receiver Channel PMA    ; 0 / 8 ( 0 % )                               ;
; Total GXB Transmitter Channel PCS ; 0 / 8 ( 0 % )                               ;
; Total GXB Transmitter Channel PMA ; 0 / 8 ( 0 % )                               ;
; Total PLLs                        ; 0 / 4 ( 0 % )                               ;
; Total DLLs                        ; 0 / 2 ( 0 % )                               ;
; Device                            ; EP2AGX45DF25I3                              ;
; Timing Models                     ; Final                                       ;
+-----------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/29/2023 15:11:04 ;
; Main task         ; Compilation         ;
; Revision Name     ; risc_v32i           ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                   ;
+-------------------------------------+---------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                         ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 925254745804.168806226417186                                  ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                            ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                     ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                                          ; --            ; --          ; eda_simulation ;
; MISC_FILE                           ; lpm_constant0.bsf                                             ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constant0.cmp                                             ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                        ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                        ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                  ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:01:02     ; 1.0                     ; 668 MB              ; 00:01:12                           ;
; Fitter               ; 00:00:24     ; 1.1                     ; 1320 MB             ; 00:00:35                           ;
; Assembler            ; 00:00:02     ; 1.0                     ; 478 MB              ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:03     ; 1.2                     ; 637 MB              ; 00:00:03                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 681 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 674 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 681 MB              ; 00:00:01                           ;
; Total                ; 00:01:32     ; --                      ; --                  ; 00:01:54                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; ArchLinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; Fitter               ; ArchLinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; Assembler            ; ArchLinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; Timing Analyzer      ; ArchLinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer   ; ArchLinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer   ; ArchLinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer   ; ArchLinux        ; Arch Linux ; Arch Linux ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off risc_v32i -c risc_v32i
quartus_fit --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i
quartus_asm --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i
quartus_sta risc_v32i -c risc_v32i
quartus_eda --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off risc_v32i -c risc_v32i --vector_source=/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/testes/teste_risc_v.vwf --testbench_file=/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/simulation/qsim/testes/teste_risc_v.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/simulation/qsim/ risc_v32i -c risc_v32i



