cocci_test_suite() {
	struct platform_driver cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 887 */;
	struct pci_host_bridge *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 822 */;
	const struct of_device_id cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 811 */[];
	struct resource *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 778 */;
	struct platform_device *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 661 */;
	struct device *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 660 */;
	long cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 578 */;
	struct device_node *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 547 */;
	struct fwnode_handle *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 523 */;
	const struct irq_domain_ops cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 514 */;
	struct nwl_msi *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 480 */;
	void *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 477 */;
	struct irq_domain *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 476 */;
	unsigned int cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 476 */;
	int cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 476 */;
	struct irq_chip cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 470 */;
	bool cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 465 */;
	const struct cpumask *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 465 */;
	phys_addr_t cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 457 */;
	struct msi_msg *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 454 */;
	struct irq_data *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 454 */;
	struct msi_domain_info cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 447 */;
	irq_hw_number_t cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 424 */;
	unsigned long cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 387 */;
	struct irq_desc *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 385 */;
	struct irq_chip *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 323 */;
	irqreturn_t cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 264 */;
	struct pci_ops cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 258 */;
	struct pci_bus *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 242 */;
	void __iomem *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 242 */;
	void cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 180 */;
	u32 cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 175 */;
	struct nwl_pcie *cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 175 */;
	struct nwl_pcie {
		struct device *dev;
		void __iomem *breg_base;
		void __iomem *pcireg_base;
		void __iomem *ecam_base;
		phys_addr_t phys_breg_base;
		phys_addr_t phys_pcie_reg_base;
		phys_addr_t phys_ecam_base;
		u32 breg_size;
		u32 pcie_reg_size;
		u32 ecam_size;
		int irq_intx;
		int irq_misc;
		u32 ecam_value;
		u8 last_busno;
		u8 root_busno;
		struct nwl_msi msi;
		struct irq_domain *legacy_irq_domain;
		raw_spinlock_t leg_mask_lock;
	} cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 154 */;
	struct nwl_msi {
		struct irq_domain *msi_domain;
		unsigned long *bitmap;
		struct irq_domain *dev_domain;
		struct mutex lock;
		int irq_msi0;
		int irq_msi1;
	} cocci_id/* drivers/pci/controller/pcie-xilinx-nwl.c 145 */;
}
