Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/betty/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 1d7e24dda4c14e1b8362bd5d9702b6ac --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_sixtyfourBitSubtractor_behav xil_defaultlib.t_sixtyfourBitSubtractor xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfAdder
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.fourBitAdder
Compiling module xil_defaultlib.sixteenBitAdder
Compiling module xil_defaultlib.thirtytwoBitAdder
Compiling module xil_defaultlib.sixtyfourBitAdder
Compiling module xil_defaultlib.sixtyfourBitSubtractor
Compiling module xil_defaultlib.t_sixtyfourBitSubtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_sixtyfourBitSubtractor_behav
