W 02a 0039 Turn off CCB backplane inputs
W 02c 0004 Enable sequencer trigger
W 042 7c3f Select CFEB 0
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0001 Set RAM Address for tbin 0 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0041 Set RAM Address for tbin 1 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0081 Set RAM Address for tbin 2 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c1 Set RAM Address for tbin 3 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0101 Set RAM Address for tbin 4 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0141 Set RAM Address for tbin 5 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0181 Set RAM Address for tbin 6 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c1 Set RAM Address for tbin 7 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0201 Set RAM Address for tbin 8 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0241 Set RAM Address for tbin 9 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0281 Set RAM Address for tbin 10 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c1 Set RAM Address for tbin 11 + Assert write RAM 0
W 042 7c3f Select CFEB 0
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0002 Set RAM Address for tbin 0 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0042 Set RAM Address for tbin 1 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0082 Set RAM Address for tbin 2 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c2 Set RAM Address for tbin 3 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0102 Set RAM Address for tbin 4 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0142 Set RAM Address for tbin 5 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0182 Set RAM Address for tbin 6 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c2 Set RAM Address for tbin 7 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0202 Set RAM Address for tbin 8 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0242 Set RAM Address for tbin 9 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0282 Set RAM Address for tbin 10 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c2 Set RAM Address for tbin 11 + Assert write RAM 1
W 042 7c3f Select CFEB 0
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0004 Set RAM Address for tbin 0 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0044 Set RAM Address for tbin 1 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0084 Set RAM Address for tbin 2 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c4 Set RAM Address for tbin 3 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0104 Set RAM Address for tbin 4 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0144 Set RAM Address for tbin 5 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0184 Set RAM Address for tbin 6 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c4 Set RAM Address for tbin 7 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0204 Set RAM Address for tbin 8 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0244 Set RAM Address for tbin 9 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0284 Set RAM Address for tbin 10 + Assert write RAM 2
W 042 7c3f Select CFEB 0
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c4 Set RAM Address for tbin 11 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0001 Set RAM Address for tbin 0 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0041 Set RAM Address for tbin 1 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0081 Set RAM Address for tbin 2 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c1 Set RAM Address for tbin 3 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0101 Set RAM Address for tbin 4 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0141 Set RAM Address for tbin 5 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0181 Set RAM Address for tbin 6 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c1 Set RAM Address for tbin 7 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0201 Set RAM Address for tbin 8 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0241 Set RAM Address for tbin 9 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0281 Set RAM Address for tbin 10 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c1 Set RAM Address for tbin 11 + Assert write RAM 0
W 042 7c5f Select CFEB 1
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0002 Set RAM Address for tbin 0 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0042 Set RAM Address for tbin 1 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0082 Set RAM Address for tbin 2 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c2 Set RAM Address for tbin 3 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0102 Set RAM Address for tbin 4 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0142 Set RAM Address for tbin 5 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0182 Set RAM Address for tbin 6 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c2 Set RAM Address for tbin 7 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0202 Set RAM Address for tbin 8 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0242 Set RAM Address for tbin 9 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0282 Set RAM Address for tbin 10 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c2 Set RAM Address for tbin 11 + Assert write RAM 1
W 042 7c5f Select CFEB 1
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0004 Set RAM Address for tbin 0 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0044 Set RAM Address for tbin 1 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0084 Set RAM Address for tbin 2 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c4 Set RAM Address for tbin 3 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0104 Set RAM Address for tbin 4 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0144 Set RAM Address for tbin 5 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0184 Set RAM Address for tbin 6 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c4 Set RAM Address for tbin 7 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0204 Set RAM Address for tbin 8 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0244 Set RAM Address for tbin 9 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0284 Set RAM Address for tbin 10 + Assert write RAM 2
W 042 7c5f Select CFEB 1
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c4 Set RAM Address for tbin 11 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0001 Set RAM Address for tbin 0 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0041 Set RAM Address for tbin 1 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0081 Set RAM Address for tbin 2 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c1 Set RAM Address for tbin 3 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0101 Set RAM Address for tbin 4 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0141 Set RAM Address for tbin 5 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0181 Set RAM Address for tbin 6 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c1 Set RAM Address for tbin 7 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0201 Set RAM Address for tbin 8 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0241 Set RAM Address for tbin 9 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0281 Set RAM Address for tbin 10 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c1 Set RAM Address for tbin 11 + Assert write RAM 0
W 042 7c9f Select CFEB 2
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0002 Set RAM Address for tbin 0 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0042 Set RAM Address for tbin 1 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0082 Set RAM Address for tbin 2 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c2 Set RAM Address for tbin 3 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0102 Set RAM Address for tbin 4 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0142 Set RAM Address for tbin 5 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0182 Set RAM Address for tbin 6 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c2 Set RAM Address for tbin 7 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0202 Set RAM Address for tbin 8 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0242 Set RAM Address for tbin 9 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0282 Set RAM Address for tbin 10 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c2 Set RAM Address for tbin 11 + Assert write RAM 1
W 042 7c9f Select CFEB 2
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0004 Set RAM Address for tbin 0 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0044 Set RAM Address for tbin 1 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0084 Set RAM Address for tbin 2 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c4 Set RAM Address for tbin 3 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0104 Set RAM Address for tbin 4 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0144 Set RAM Address for tbin 5 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0184 Set RAM Address for tbin 6 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c4 Set RAM Address for tbin 7 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0204 Set RAM Address for tbin 8 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0244 Set RAM Address for tbin 9 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0284 Set RAM Address for tbin 10 + Assert write RAM 2
W 042 7c9f Select CFEB 2
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c4 Set RAM Address for tbin 11 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0001 Set RAM Address for tbin 0 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0041 Set RAM Address for tbin 1 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0081 Set RAM Address for tbin 2 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c1 Set RAM Address for tbin 3 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0101 Set RAM Address for tbin 4 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0141 Set RAM Address for tbin 5 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 1010 Store RAM Data lsb [15:0] <-- NONZERO
W 100 0000 Store RAM Data msb [17:16] <-- NONZERO
W 044 0181 Set RAM Address for tbin 6 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 1010 Store RAM Data lsb [15:0] <-- NONZERO
W 100 0000 Store RAM Data msb [17:16] <-- NONZERO
W 044 01c1 Set RAM Address for tbin 7 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0201 Set RAM Address for tbin 8 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0241 Set RAM Address for tbin 9 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0281 Set RAM Address for tbin 10 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c1 Set RAM Address for tbin 11 + Assert write RAM 0
W 042 7d1f Select CFEB 3
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0002 Set RAM Address for tbin 0 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0042 Set RAM Address for tbin 1 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0082 Set RAM Address for tbin 2 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c2 Set RAM Address for tbin 3 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0102 Set RAM Address for tbin 4 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 1000 Store RAM Data lsb [15:0] <-- NONZERO
W 100 0000 Store RAM Data msb [17:16] <-- NONZERO
W 044 0142 Set RAM Address for tbin 5 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0010 Store RAM Data lsb [15:0] <-- NONZERO
W 100 0000 Store RAM Data msb [17:16] <-- NONZERO
W 044 0182 Set RAM Address for tbin 6 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 1010 Store RAM Data lsb [15:0] <-- NONZERO
W 100 0000 Store RAM Data msb [17:16] <-- NONZERO
W 044 01c2 Set RAM Address for tbin 7 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0202 Set RAM Address for tbin 8 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0242 Set RAM Address for tbin 9 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0282 Set RAM Address for tbin 10 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c2 Set RAM Address for tbin 11 + Assert write RAM 1
W 042 7d1f Select CFEB 3
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0004 Set RAM Address for tbin 0 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0044 Set RAM Address for tbin 1 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0084 Set RAM Address for tbin 2 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c4 Set RAM Address for tbin 3 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0104 Set RAM Address for tbin 4 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0144 Set RAM Address for tbin 5 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0010 Store RAM Data lsb [15:0] <-- NONZERO
W 100 0000 Store RAM Data msb [17:16] <-- NONZERO
W 044 0184 Set RAM Address for tbin 6 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 1010 Store RAM Data lsb [15:0] <-- NONZERO
W 100 0000 Store RAM Data msb [17:16] <-- NONZERO
W 044 01c4 Set RAM Address for tbin 7 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 1000 Store RAM Data lsb [15:0] <-- NONZERO
W 100 0000 Store RAM Data msb [17:16] <-- NONZERO
W 044 0204 Set RAM Address for tbin 8 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0244 Set RAM Address for tbin 9 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0284 Set RAM Address for tbin 10 + Assert write RAM 2
W 042 7d1f Select CFEB 3
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c4 Set RAM Address for tbin 11 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0001 Set RAM Address for tbin 0 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0041 Set RAM Address for tbin 1 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0081 Set RAM Address for tbin 2 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c1 Set RAM Address for tbin 3 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0101 Set RAM Address for tbin 4 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0141 Set RAM Address for tbin 5 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0181 Set RAM Address for tbin 6 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c1 Set RAM Address for tbin 7 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0201 Set RAM Address for tbin 8 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0241 Set RAM Address for tbin 9 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0281 Set RAM Address for tbin 10 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c1 Set RAM Address for tbin 11 + Assert write RAM 0
W 042 7e1f Select CFEB 4
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0002 Set RAM Address for tbin 0 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0042 Set RAM Address for tbin 1 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0082 Set RAM Address for tbin 2 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c2 Set RAM Address for tbin 3 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0102 Set RAM Address for tbin 4 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0142 Set RAM Address for tbin 5 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0182 Set RAM Address for tbin 6 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c2 Set RAM Address for tbin 7 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0202 Set RAM Address for tbin 8 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0242 Set RAM Address for tbin 9 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0282 Set RAM Address for tbin 10 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c2 Set RAM Address for tbin 11 + Assert write RAM 1
W 042 7e1f Select CFEB 4
W 044 0000 Set RAM Address for tbin 0 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0004 Set RAM Address for tbin 0 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 0040 Set RAM Address for tbin 1 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0044 Set RAM Address for tbin 1 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 0080 Set RAM Address for tbin 2 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0084 Set RAM Address for tbin 2 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 00c0 Set RAM Address for tbin 3 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 00c4 Set RAM Address for tbin 3 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 0100 Set RAM Address for tbin 4 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0104 Set RAM Address for tbin 4 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 0140 Set RAM Address for tbin 5 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0144 Set RAM Address for tbin 5 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 0180 Set RAM Address for tbin 6 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0184 Set RAM Address for tbin 6 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 01c0 Set RAM Address for tbin 7 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 01c4 Set RAM Address for tbin 7 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 0200 Set RAM Address for tbin 8 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0204 Set RAM Address for tbin 8 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 0240 Set RAM Address for tbin 9 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0244 Set RAM Address for tbin 9 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 0280 Set RAM Address for tbin 10 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 0284 Set RAM Address for tbin 10 + Assert write RAM 2
W 042 7e1f Select CFEB 4
W 044 02c0 Set RAM Address for tbin 11 + No write
W 046 0000 Store RAM Data lsb [15:0]
W 100 0000 Store RAM Data msb [17:16]
W 044 02c4 Set RAM Address for tbin 11 + Assert write RAM 2
W 042 fc1f Start pattern injector
