
---

### ⚙️ `.gitignore`

```gitignore
# Verilog simulation output
*.vcd
*.vvp
*.sim

# Logs
*.log

# Editor/OS specific
*~
*.swp
.DS_Store

# Build files
trafficlight_sim
