digraph "CFG for '_Z19normalizeLab_kerneljjPfS_S_' function" {
	label="CFG for '_Z19normalizeLab_kerneljjPfS_S_' function";

	Node0x6269830 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %7, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %22 = add i32 %20, %21\l  %23 = icmp ult i32 %14, %0\l  %24 = icmp ult i32 %22, %1\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %26, label %53\l|{<s0>T|<s1>F}}"];
	Node0x6269830:s0 -> Node0x626d270;
	Node0x6269830:s1 -> Node0x626d300;
	Node0x626d270 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%26:\l26:                                               \l  %27 = mul i32 %22, %0\l  %28 = add i32 %27, %14\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %2, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = fdiv contract float %31, 1.000000e+02\l  %33 = getelementptr inbounds float, float addrspace(1)* %3, i64 %29\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %35 = fadd contract float %34, 7.300000e+01\l  %36 = fdiv contract float %35, 1.680000e+02\l  %37 = getelementptr inbounds float, float addrspace(1)* %4, i64 %29\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %39 = fadd contract float %38, 7.300000e+01\l  %40 = fdiv contract float %39, 1.680000e+02\l  %41 = fcmp contract olt float %32, 0.000000e+00\l  %42 = fcmp contract ogt float %32, 1.000000e+00\l  %43 = select i1 %42, float 1.000000e+00, float %32\l  %44 = select i1 %41, float 0.000000e+00, float %43\l  %45 = fcmp contract olt float %36, 0.000000e+00\l  %46 = fcmp contract ogt float %36, 1.000000e+00\l  %47 = select i1 %46, float 1.000000e+00, float %36\l  %48 = select i1 %45, float 0.000000e+00, float %47\l  %49 = fcmp contract olt float %40, 0.000000e+00\l  %50 = fcmp contract ogt float %40, 1.000000e+00\l  %51 = select i1 %50, float 1.000000e+00, float %40\l  %52 = select i1 %49, float 0.000000e+00, float %51\l  store float %44, float addrspace(1)* %30, align 4, !tbaa !7\l  store float %48, float addrspace(1)* %33, align 4, !tbaa !7\l  store float %52, float addrspace(1)* %37, align 4, !tbaa !7\l  br label %53\l}"];
	Node0x626d270 -> Node0x626d300;
	Node0x626d300 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  ret void\l}"];
}
