0.6
2019.1
May 24 2019
15:06:07
D:/Vivado/projects/HW/HW.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Vivado/projects/HW/HW.srcs/sources_1/new/full-adder-tb.v,1715455157,verilog,,,,full_adder_tb,,,,,,,,
D:/Vivado/projects/HW/HW.srcs/sources_1/new/full-adder.v,1715454374,verilog,,D:/Vivado/projects/HW/HW.srcs/sources_1/new/full-adder-tb.v,,full_adder;half_adder,,,,,,,,
