# Semiconductor_Engineering_Verilog_RTL_Model
I Wrote the Verilog RTL module and corresponding testbench for a parametrizable true-dual Port SRAM with the following port signature.

For the design verification, the testbench should supply clka and clkb to operate at different clock frequencies. 

 

image.png (Attached)

