######################################################################
#
# EE-577b 2020 FALL
# : DesignCompiler synthesis script
#   modified by Linyi Hong
#
# use this script as a template for synthesizing combinational logic
#
######################################################################
# Setting variable for design_name. (top module name)
set design_name $env(DESIGN_NAME);
cardinal_cmp
## For NCSUFreePDK45nm library
set search_path [ list .                   /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files ]
. /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files
set target_library { gscl45nm.db }
 gscl45nm.db 
set synthetic_library [list dw_foundation.sldb standard.sldb ]
dw_foundation.sldb standard.sldb
set link_library [list * gscl45nm.db dw_foundation.sldb standard.sldb]
* gscl45nm.db dw_foundation.sldb standard.sldb
# Reading source verilog file.
# copy your verilog file into ./src/ before synthesis.
read_verilog ./src/${design_name}.v ;
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/standard.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/gtech.db'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading verilog file '/home/viterbi/01/kyletsen/EE577b/Project/cmp/src/cardinal_cmp.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file ./design/cardinal_processor.v
Opening include file ./design/alu_clk.v
Opening include file ./design/adder_clk.v
Opening include file ./design/adder_byte.v
Opening include file ./design/oe_selector.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/01/kyletsen/EE577b/Project/cmp/src/cardinal_cmp.v
Opening include file ./design/cardinal_processor.v
Opening include file ./design/alu_clk.v
Opening include file ./design/adder_clk.v
Opening include file ./design/adder_byte.v
Opening include file ./design/oe_selector.v
Warning:  ./design/adder_clk.v:37: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/adder_clk.v:39: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/adder_clk.v:45: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ./design/multiplier.v
Opening include file ./design/mult_gen.v
Opening include file ./design/mac_units.v
Opening include file ./design/mac_byte.v
Opening include file ./design/mult_byte.v
Opening include file ./design/fa.v
Opening include file ./design/ha.v
Warning:  ./design/mult_byte.v:16: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:31: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:50: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:50: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:48: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:47: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:46: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ./design/divider.v
Opening include file ./design/rooter.v
Warning:  ./design/rooter.v:2: Redefining macro 'NUM_CYCLES_8' with value '8' to '3'. (VER-540)
Warning:  ./design/rooter.v:3: Redefining macro 'NUM_CYCLES_16' with value '16' to '3'. (VER-540)
Warning:  ./design/rooter.v:4: Redefining macro 'NUM_CYCLES_32' with value '32' to '8'. (VER-540)
Warning:  ./design/rooter.v:5: Redefining macro 'NUM_CYCLES_64' with value '64' to '10'. (VER-540)
Warning:  ./design/divider.v:46: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/divider.v:61: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/divider.v:76: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ./design/rotator.v
Warning:  ./design/rooter.v:39: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/rooter.v:51: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/rooter.v:63: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ./design/shifter.v
Opening include file ./design/hdu.v
Opening include file ./design/reg_file.v
Opening include file ./design/cardinal_nic.v
Opening include file ./design/cardinal_ring.v
Opening include file ./design/gold_router.v
Opening include file ./design/input_handler.v
Opening include file ./design/output_handler.v
Opening include file ./design/rte_handler.v

Inferred memory devices in process
        in routine adder_clk line 56 in file
                './design/adder_clk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       c3_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 10 in file
        './design/oe_selector.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine mac_byte line 30 in file
                './design/mac_byte.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      accum_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     bp_sum_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     prd_reg_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine mac_units line 151 in file
                './design/mac_units.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       bo_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 55 in file
        './design/multiplier.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine multiplier line 94 in file
                './design/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out_v_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       ps_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|       ct_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 93 in file
        './design/divider.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 77 in file
        './design/rooter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 7 in file
        './design/rotator.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            8             |    auto/auto     |
===============================================

Statistics for case statements in always block at line 9 in file
        './design/shifter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 108 in file
        './design/alu_clk.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           129            |    auto/auto     |
|           142            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine alu_clk line 247 in file
                './design/alu_clk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     srt_rD_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     inA_srt_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    srt_rD_v_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     div_rD_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     inA_mul_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     mul_rD_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     ww_mul_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_rD_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     mod_op_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inB_div_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     inA_div_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     ww_div_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inB_mul_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_sub_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inB_add_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    mul_rD_v_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    add_rD_v_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    div_rD_v_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     ww_add_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inA_add_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 23 in file
        './design/hdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine hdu line 54 in file
                './design/hdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  reservations_reg   | Flip-flop |  65   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine reg_file line 17 in file
                './design/reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       RF_reg        | Flip-flop | 2048  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   reg_file/14    |   32   |   64    |      5       |
|   reg_file/15    |   32   |   64    |      5       |
======================================================

Inferred memory devices in process
        in routine cardinal_processor line 142 in file
                './design/cardinal_processor.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     mem_wr_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine cardinal_processor line 196 in file
                './design/cardinal_processor.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     alu_op_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     fwdB_E_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     fwdA_E_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    sel_nic_E_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    hdu_ins_v_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      we_E_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wb_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|       PC_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     inst_D_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      rD_E_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      rA_E_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      rB_E_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      opA_E_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      opB_E_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      ww_E_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    sel_mem_E_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 28 in file
        './design/cardinal_nic.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine cardinal_nic line 28 in file
                './design/cardinal_nic.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  in_ch_buffer_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     net_do_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|   out_ch_stat_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   in_ch_stat_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_out_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine input_handler line 19 in file
                './design/input_handler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      vc_di_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      empty_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine output_handler line 32 in file
                './design/output_handler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      vc_do_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      p_arb_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      full_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine gold_router line 129 in file
                './design/gold_router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    polarity_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/01/kyletsen/EE577b/Project/cmp/src/adder_byte.db:adder_byte'
Loaded 27 designs.
Current design is 'adder_byte'.
adder_byte adder_clk oe_selector mult_gen fa ha mult_byte ha_block fa_block mac_byte mac_units multiplier divider rooter rotator shifter alu_clk hdu reg_file cardinal_processor cardinal_nic input_handler output_handler rte_handler gold_router cardinal_ring cardinal_cmp
# Setting $design_name as current working design.
# Use this command before setting any constraints.
current_design $design_name ;
Current design is 'cardinal_cmp'.
{cardinal_cmp}
# If you have multiple instances of the same module,
# use this so that DesignCompiler optimizes each instance separately.
uniquify ;
Information: Uniquified 4 instances of design 'cardinal_processor'. (OPT-1056)
Information: Uniquified 4 instances of design 'alu_clk'. (OPT-1056)
Information: Uniquified 4 instances of design 'adder_clk'. (OPT-1056)
Information: Uniquified 32 instances of design 'adder_byte'. (OPT-1056)
Information: Uniquified 4 instances of design 'oe_selector'. (OPT-1056)
Information: Uniquified 4 instances of design 'multiplier'. (OPT-1056)
Information: Uniquified 4 instances of design 'mult_gen'. (OPT-1056)
Information: Uniquified 4 instances of design 'mac_units'. (OPT-1056)
Information: Uniquified 28 instances of design 'mac_byte'. (OPT-1056)
Information: Uniquified 28 instances of design 'mult_byte'. (OPT-1056)
Information: Uniquified 1344 instances of design 'fa'. (OPT-1056)
Information: Uniquified 224 instances of design 'ha'. (OPT-1056)
Information: Uniquified 196 instances of design 'ha_block'. (OPT-1056)
Information: Uniquified 1176 instances of design 'fa_block'. (OPT-1056)
Information: Uniquified 4 instances of design 'divider'. (OPT-1056)
Information: Uniquified 4 instances of design 'rooter'. (OPT-1056)
Information: Uniquified 4 instances of design 'rotator'. (OPT-1056)
Information: Uniquified 4 instances of design 'shifter'. (OPT-1056)
Information: Uniquified 4 instances of design 'hdu'. (OPT-1056)
Information: Uniquified 4 instances of design 'reg_file'. (OPT-1056)
Information: Uniquified 4 instances of design 'cardinal_nic'. (OPT-1056)
Information: Uniquified 4 instances of design 'gold_router'. (OPT-1056)
Information: Uniquified 12 instances of design 'input_handler'. (OPT-1056)
Information: Uniquified 12 instances of design 'output_handler'. (OPT-1056)
Information: Uniquified 4 instances of design 'rte_handler'. (OPT-1056)
1
# Linking your design into the cells in standard cell libraries.
# This command checks whether your design can be compiled
link ;

  Linking design 'cardinal_cmp'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3118 designs)            /home/viterbi/01/kyletsen/EE577b/Project/cmp/src/cardinal_cmp.db, etc
  gscl45nm (library)          /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db
  dw_foundation.sldb (library) /usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb

1
# Create a clock with period of 5.
create_clock -name clk -period 20.0 -waveform [list 0 10.0] [get_ports clk]
1
# Setting timing constraints for combinational logic.
# Specifying maximum delay from inputs to outputs
set_max_delay 5.0 -to [all_outputs];
1
set_max_delay 5.0 -from [all_inputs];
1
# "check_design" checks the internal representation of the
# current design for consistency and issues error and
# warning messages as appropriate.
check_design > report/$design_name.check_design ;
# Perforing synthesis and optimization on the current_design.
compile ;
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
============================================================================


Information: There are 4112 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'hdu_0'
  Processing 'rooter_0'
  Processing 'divider_0'
  Processing 'rotator_0'
  Processing 'shifter_0'
  Processing 'fa_0'
  Processing 'fa_block_0'
  Processing 'ha_0'
  Processing 'ha_block_0'
  Processing 'mult_byte_0'
  Processing 'mac_byte_0'
  Processing 'mac_units_0'
Information: Added key list 'DesignWare' to design 'mac_units_0'. (DDB-72)
  Processing 'mult_gen_0'
  Processing 'multiplier_0'
  Processing 'adder_byte_0'
  Processing 'adder_clk_0'
  Processing 'oe_selector_0'
  Processing 'alu_clk_0'
Information: Added key list 'DesignWare' to design 'alu_clk_0'. (DDB-72)
  Processing 'reg_file_0'
  Processing 'cardinal_processor_0'
Information: Added key list 'DesignWare' to design 'cardinal_processor_0'. (DDB-72)
  Processing 'mult_byte_27'
  Processing 'mac_byte_27'
  Processing 'mac_units_3'
Information: Added key list 'DesignWare' to design 'mac_units_3'. (DDB-72)
  Processing 'multiplier_3'
  Processing 'alu_clk_3'
Information: Added key list 'DesignWare' to design 'alu_clk_3'. (DDB-72)
  Processing 'cardinal_processor_3'
Information: Added key list 'DesignWare' to design 'cardinal_processor_3'. (DDB-72)
  Processing 'cardinal_nic_0'
  Processing 'rte_handler_0'
  Processing 'output_handler_0'
Information: The register 'vc_do_reg[1][55]' is a constant and will be removed. (OPT-1206)
Information: The register 'vc_do_reg[0][55]' is a constant and will be removed. (OPT-1206)
  Processing 'input_handler_0'
  Processing 'gold_router_0'
  Processing 'gold_router_3'
  Processing 'cardinal_ring'
  Processing 'cardinal_cmp'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
        cpu0/ALU/U1290/B cpu0/ALU/U1290/Y cpu0/ALU/add/U72/A cpu0/ALU/add/U72/Y cpu0/ALU/add/U70/A cpu0/ALU/add/U70/Y cpu0/HU/U264/A cpu0/HU/U264/Y cpu0/HU/U256/A cpu0/HU/U256/Y cpu0/HU/U185/A cpu0/HU/U185/Y cpu0/HU/U20/A cpu0/HU/U20/Y cpu0/ALU/U1553/A cpu0/ALU/U1553/Y 
Information: Timing loop detected. (OPT-150)
        cpu0/HU/U21/A cpu0/HU/U21/Y cpu0/HU/U185/B cpu0/HU/U185/Y cpu0/HU/U20/A cpu0/HU/U20/Y cpu0/ALU/U1553/A cpu0/ALU/U1553/Y cpu0/ALU/U129/A cpu0/ALU/U129/Y cpu0/ALU/U1283/A cpu0/ALU/U1283/Y cpu0/ALU/U127/A cpu0/ALU/U127/Y cpu0/ALU/U393/B cpu0/ALU/U393/Y cpu0/ALU/U109/A cpu0/ALU/U109/Y cpu0/HU/U191/C cpu0/HU/U191/Y cpu0/HU/U186/A cpu0/HU/U186/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu0/ALU/U1290'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu0/HU/U185'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu1/ALU/U1290'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu1/HU/U185'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu3/ALU/U1290'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu3/HU/U185'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu2/ALU/U1290'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu2/HU/U185'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cardinal_processor_0_DW01_add_0'
  Mapping 'hdu_0_DW_cmp_0'
  Processing 'rooter_0_DW_sqrt_seq_0'
  Processing 'rooter_0_DW_cntr_scnto_0'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_0'
  Processing 'rooter_0_DW01_add_1'
Information: Timing loop detected. (OPT-150)
        cpu3/ALU/U1274/B cpu3/ALU/U1274/Y cpu3/ALU/U128/A cpu3/ALU/U128/Y cpu3/ALU/sqrt/genblk3[0].sqrt_w/I_2/A cpu3/ALU/sqrt/genblk3[0].sqrt_w/I_2/Y cpu3/ALU/sqrt/genblk3[0].sqrt_w/C375/B cpu3/ALU/sqrt/genblk3[0].sqrt_w/C375/Y cpu3/ALU/sqrt/U4/A cpu3/ALU/sqrt/U4/Y cpu3/ALU/sqrt/U51/A cpu3/ALU/sqrt/U51/Y cpu3/ALU/sqrt/U29/A cpu3/ALU/sqrt/U29/Y cpu3/HU/U260/A cpu3/HU/U260/Y cpu3/HU/U259/C cpu3/HU/U259/Y cpu3/HU/U257/B cpu3/HU/U257/Y cpu3/HU/U256/C cpu3/HU/U256/Y cpu3/HU/U185/A cpu3/HU/U185/Y cpu3/HU/U20/A cpu3/HU/U20/Y cpu3/ALU/U1553/A cpu3/ALU/U1553/Y cpu3/ALU/U129/A cpu3/ALU/U129/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu3/ALU/U1274'
         to break a timing loop. (OPT-314)
  Processing 'rooter_0_DW_sqrt_seq_1'
  Processing 'rooter_0_DW_cntr_scnto_1'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_2'
  Processing 'rooter_0_DW01_add_3'
  Processing 'rooter_0_DW_sqrt_seq_2'
  Processing 'rooter_0_DW_cntr_scnto_2'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_4'
  Processing 'rooter_0_DW01_add_5'
  Processing 'rooter_0_DW01_add_6'
  Processing 'rooter_0_DW_sqrt_seq_3'
  Processing 'rooter_0_DW_cntr_scnto_3'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_7'
  Processing 'rooter_0_DW01_add_8'
  Processing 'rooter_0_DW01_add_9'
  Processing 'rooter_0_DW_sqrt_seq_4'
  Processing 'rooter_0_DW_cntr_scnto_4'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_10'
  Processing 'rooter_0_DW01_add_11'
  Processing 'rooter_0_DW01_add_12'
  Processing 'rooter_0_DW_sqrt_seq_5'
  Processing 'rooter_0_DW_cntr_scnto_5'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_13'
  Processing 'rooter_0_DW01_add_14'
  Processing 'rooter_0_DW01_add_15'
  Processing 'rooter_0_DW_sqrt_seq_6'
  Processing 'rooter_0_DW_cntr_scnto_6'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_16'
  Processing 'rooter_0_DW01_add_17'
  Processing 'rooter_0_DW_sqrt_seq_7'
  Processing 'rooter_0_DW_cntr_scnto_7'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_18'
  Processing 'rooter_0_DW01_add_19'
  Processing 'rooter_0_DW_sqrt_seq_8'
  Processing 'rooter_0_DW_cntr_scnto_8'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_20'
  Processing 'rooter_0_DW01_add_21'
  Processing 'rooter_0_DW_sqrt_seq_9'
  Processing 'rooter_0_DW_cntr_scnto_9'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_22'
  Processing 'rooter_0_DW01_add_23'
  Processing 'rooter_0_DW_sqrt_seq_10'
  Processing 'rooter_0_DW_cntr_scnto_10'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_24'
  Processing 'rooter_0_DW01_add_25'
  Processing 'rooter_0_DW_sqrt_seq_11'
  Processing 'rooter_0_DW_cntr_scnto_11'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_26'
  Processing 'rooter_0_DW01_add_27'
  Processing 'rooter_0_DW_sqrt_seq_12'
  Processing 'rooter_0_DW_cntr_scnto_12'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_28'
  Processing 'rooter_0_DW01_add_29'
  Processing 'rooter_0_DW_sqrt_seq_13'
  Processing 'rooter_0_DW_cntr_scnto_13'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_30'
  Processing 'rooter_0_DW01_add_31'
  Processing 'rooter_0_DW_sqrt_seq_14'
  Processing 'rooter_0_DW_cntr_scnto_14'
  Mapping 'DW_inc'
  Processing 'rooter_0_DW01_add_32'
  Processing 'rooter_0_DW01_add_33'
  Processing 'rooter_0_DW01_add_34'
  Processing 'rooter_0_DW01_add_35'
  Processing 'divider_0_DW_div_seq_0'
  Processing 'divider_0_DW_cntr_scnto_0'
  Mapping 'divider_0_DW_inc_0'
  Processing 'divider_0_DW01_add_0'
Information: Timing loop detected. (OPT-150)
        cpu3/ALU/div/genblk3[0].div_w/I_3/A cpu3/ALU/div/genblk3[0].div_w/I_3/Y cpu3/ALU/div/genblk3[0].div_w/C468/B cpu3/ALU/div/genblk3[0].div_w/C468/Y cpu3/ALU/div/U4/A cpu3/ALU/div/U4/Y cpu3/ALU/div/U85/A cpu3/ALU/div/U85/Y cpu3/ALU/div/U81/A cpu3/ALU/div/U81/Y cpu3/HU/U263/C cpu3/HU/U263/Y cpu3/HU/U262/C cpu3/HU/U262/Y cpu3/HU/U261/A cpu3/HU/U261/Y cpu3/HU/U256/B cpu3/HU/U256/Y cpu3/HU/U185/A cpu3/HU/U185/Y cpu3/HU/U20/A cpu3/HU/U20/Y cpu3/ALU/U1553/A cpu3/ALU/U1553/Y cpu3/ALU/U129/A cpu3/ALU/U129/Y cpu3/ALU/U1283/A cpu3/ALU/U1283/Y cpu3/ALU/U127/A cpu3/ALU/U127/Y 
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'cpu3/ALU/div/U4'
         to break a timing loop. (OPT-314)
  Processing 'divider_0_DW_div_seq_1'
  Processing 'divider_0_DW_cntr_scnto_1'
  Mapping 'divider_0_DW_inc_1'
  Processing 'divider_0_DW01_add_1'
  Processing 'divider_0_DW_div_seq_2'
  Processing 'divider_0_DW_cntr_scnto_2'
  Mapping 'divider_0_DW_inc_2'
  Processing 'divider_0_DW01_add_2'
  Processing 'divider_0_DW_div_seq_3'
  Processing 'divider_0_DW_cntr_scnto_3'
  Mapping 'divider_0_DW_inc_3'
  Processing 'divider_0_DW01_add_3'
  Processing 'divider_0_DW_div_seq_4'
  Processing 'divider_0_DW_cntr_scnto_4'
  Mapping 'divider_0_DW_inc_4'
  Processing 'divider_0_DW01_add_4'
Information: Timing loop detected. (OPT-150)
        cpu3/ALU/div/genblk2[0].div_d/I_3/A cpu3/ALU/div/genblk2[0].div_d/I_3/Y cpu3/ALU/div/genblk2[0].div_d/C292/B cpu3/ALU/div/genblk2[0].div_d/C292/Y cpu3/ALU/div/U4/B cpu3/ALU/div/U4/Y cpu3/ALU/div/U85/A cpu3/ALU/div/U85/Y cpu3/ALU/div/U81/A cpu3/ALU/div/U81/Y cpu3/HU/U263/C cpu3/HU/U263/Y cpu3/HU/U262/C cpu3/HU/U262/Y cpu3/HU/U261/A cpu3/HU/U261/Y cpu3/HU/U256/B cpu3/HU/U256/Y cpu3/HU/U185/A cpu3/HU/U185/Y cpu3/HU/U20/A cpu3/HU/U20/Y cpu3/ALU/U1553/A cpu3/ALU/U1553/Y cpu3/ALU/U129/A cpu3/ALU/U129/Y cpu3/ALU/U1283/A cpu3/ALU/U1283/Y cpu3/ALU/U127/A cpu3/ALU/U127/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu3/ALU/div/U4'
         to break a timing loop. (OPT-314)
  Processing 'divider_0_DW_div_seq_5'
  Processing 'divider_0_DW_cntr_scnto_5'
  Mapping 'divider_0_DW_inc_5'
  Processing 'divider_0_DW01_add_5'
  Processing 'divider_0_DW_div_seq_6'
  Processing 'divider_0_DW_cntr_scnto_6'
  Mapping 'DW_inc'
  Processing 'divider_0_DW01_add_6'
  Processing 'divider_0_DW_div_seq_7'
  Processing 'divider_0_DW_cntr_scnto_7'
  Mapping 'DW_inc'
  Processing 'divider_0_DW01_add_7'
  Processing 'divider_0_DW_div_seq_8'
  Processing 'divider_0_DW_cntr_scnto_8'
  Mapping 'DW_inc'
  Processing 'divider_0_DW01_add_8'
  Processing 'divider_0_DW_div_seq_9'
  Processing 'divider_0_DW_cntr_scnto_9'
  Mapping 'DW_inc'
  Processing 'divider_0_DW01_add_9'
  Processing 'divider_0_DW_div_seq_10'
  Processing 'divider_0_DW_cntr_scnto_10'
  Mapping 'DW_inc'
  Processing 'divider_0_DW01_add_10'
  Processing 'divider_0_DW_div_seq_11'
  Processing 'divider_0_DW_cntr_scnto_11'
  Mapping 'DW_inc'
  Processing 'divider_0_DW01_add_11'
  Processing 'divider_0_DW_div_seq_12'
  Processing 'divider_0_DW_cntr_scnto_12'
  Mapping 'DW_inc'
  Processing 'divider_0_DW01_add_12'
Information: Timing loop detected. (OPT-150)
        cpu3/ALU/div/genblk1[0].div_b/I_3/A cpu3/ALU/div/genblk1[0].div_b/I_3/Y cpu3/ALU/div/genblk1[0].div_b/C204/B cpu3/ALU/div/genblk1[0].div_b/C204/Y cpu3/ALU/div/U85/C cpu3/ALU/div/U85/Y cpu3/ALU/div/U81/A cpu3/ALU/div/U81/Y cpu3/HU/U263/C cpu3/HU/U263/Y cpu3/HU/U262/C cpu3/HU/U262/Y cpu3/HU/U261/A cpu3/HU/U261/Y cpu3/HU/U256/B cpu3/HU/U256/Y cpu3/HU/U185/A cpu3/HU/U185/Y cpu3/HU/U20/A cpu3/HU/U20/Y cpu3/ALU/U1553/A cpu3/ALU/U1553/Y cpu3/ALU/U129/A cpu3/ALU/U129/Y cpu3/ALU/U1283/A cpu3/ALU/U1283/Y cpu3/ALU/U127/A cpu3/ALU/U127/Y 
Warning: Disabling timing arc between pins 'C' and 'Y' on cell 'cpu3/ALU/div/U85'
         to break a timing loop. (OPT-314)
  Processing 'divider_0_DW_div_seq_13'
  Processing 'divider_0_DW_cntr_scnto_13'
  Mapping 'DW_inc'
  Processing 'divider_0_DW01_add_13'
Information: Timing loop detected. (OPT-150)
        cpu3/ALU/div/div_dw/I_3/A cpu3/ALU/div/div_dw/I_3/Y cpu3/ALU/div/div_dw/C820/B cpu3/ALU/div/div_dw/C820/Y cpu3/ALU/div/U85/B cpu3/ALU/div/U85/Y cpu3/ALU/div/U81/A cpu3/ALU/div/U81/Y cpu3/HU/U263/C cpu3/HU/U263/Y cpu3/HU/U262/C cpu3/HU/U262/Y cpu3/HU/U261/A cpu3/HU/U261/Y cpu3/HU/U256/B cpu3/HU/U256/Y cpu3/HU/U185/A cpu3/HU/U185/Y cpu3/HU/U20/A cpu3/HU/U20/Y cpu3/ALU/U1553/A cpu3/ALU/U1553/Y cpu3/ALU/U129/A cpu3/ALU/U129/Y cpu3/ALU/U1283/A cpu3/ALU/U1283/Y cpu3/ALU/U127/A cpu3/ALU/U127/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu3/ALU/div/U85'
         to break a timing loop. (OPT-314)
  Processing 'divider_0_DW_div_seq_14'
  Processing 'divider_0_DW_cntr_scnto_14'
  Mapping 'divider_0_DW_inc_6'
  Processing 'divider_0_DW01_add_14'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'shifter_0'. (DDB-72)
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Processing 'mac_byte_0_DW01_add_0'
  Processing 'mac_byte_0_DW01_add_1'
  Processing 'mac_byte_1_DW01_add_0'
  Processing 'mac_byte_1_DW01_add_1'
  Processing 'mac_byte_2_DW01_add_0'
  Processing 'mac_byte_2_DW01_add_1'
  Processing 'mac_byte_3_DW01_add_0'
  Processing 'mac_byte_3_DW01_add_1'
  Processing 'mac_byte_4_DW01_add_0'
  Processing 'mac_byte_4_DW01_add_1'
  Processing 'mac_byte_5_DW01_add_0'
  Processing 'mac_byte_5_DW01_add_1'
  Processing 'mac_byte_6_DW01_add_0'
  Processing 'mac_byte_6_DW01_add_1'
  Processing 'adder_byte_0_DW01_add_0'
  Processing 'adder_byte_1_DW01_add_0'
  Processing 'adder_byte_2_DW01_add_0'
  Processing 'adder_byte_3_DW01_add_0'
  Processing 'adder_byte_4_DW01_add_0'
  Processing 'adder_byte_5_DW01_add_0'
  Processing 'adder_byte_6_DW01_add_0'
  Processing 'adder_byte_7_DW01_add_0'
  Processing 'cardinal_processor_1_DW01_add_0'
  Mapping 'hdu_1_DW_cmp_0'
  Processing 'rooter_1_DW_sqrt_seq_0'
  Processing 'rooter_1_DW_cntr_scnto_0'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_0'
  Processing 'rooter_1_DW01_add_1'
Information: Timing loop detected. (OPT-150)
        cpu2/ALU/U1274/B cpu2/ALU/U1274/Y cpu2/ALU/U128/A cpu2/ALU/U128/Y cpu2/ALU/sqrt/genblk3[0].sqrt_w/I_2/A cpu2/ALU/sqrt/genblk3[0].sqrt_w/I_2/Y cpu2/ALU/sqrt/genblk3[0].sqrt_w/C375/B cpu2/ALU/sqrt/genblk3[0].sqrt_w/C375/Y cpu2/ALU/sqrt/U4/A cpu2/ALU/sqrt/U4/Y cpu2/ALU/sqrt/U51/A cpu2/ALU/sqrt/U51/Y cpu2/ALU/sqrt/U29/A cpu2/ALU/sqrt/U29/Y cpu2/HU/U260/A cpu2/HU/U260/Y cpu2/HU/U259/C cpu2/HU/U259/Y cpu2/HU/U257/B cpu2/HU/U257/Y cpu2/HU/U256/C cpu2/HU/U256/Y cpu2/HU/U185/A cpu2/HU/U185/Y cpu2/HU/U20/A cpu2/HU/U20/Y cpu2/ALU/U1553/A cpu2/ALU/U1553/Y cpu2/ALU/U129/A cpu2/ALU/U129/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu2/ALU/U1274'
         to break a timing loop. (OPT-314)
  Processing 'rooter_1_DW_sqrt_seq_1'
  Processing 'rooter_1_DW_cntr_scnto_1'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_2'
  Processing 'rooter_1_DW01_add_3'
  Processing 'rooter_1_DW_sqrt_seq_2'
  Processing 'rooter_1_DW_cntr_scnto_2'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_4'
  Processing 'rooter_1_DW01_add_5'
  Processing 'rooter_1_DW01_add_6'
  Processing 'rooter_1_DW_sqrt_seq_3'
  Processing 'rooter_1_DW_cntr_scnto_3'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_7'
  Processing 'rooter_1_DW01_add_8'
  Processing 'rooter_1_DW01_add_9'
  Processing 'rooter_1_DW_sqrt_seq_4'
  Processing 'rooter_1_DW_cntr_scnto_4'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_10'
  Processing 'rooter_1_DW01_add_11'
  Processing 'rooter_1_DW01_add_12'
  Processing 'rooter_1_DW_sqrt_seq_5'
  Processing 'rooter_1_DW_cntr_scnto_5'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_13'
  Processing 'rooter_1_DW01_add_14'
  Processing 'rooter_1_DW01_add_15'
  Processing 'rooter_1_DW_sqrt_seq_6'
  Processing 'rooter_1_DW_cntr_scnto_6'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_16'
  Processing 'rooter_1_DW01_add_17'
  Processing 'rooter_1_DW_sqrt_seq_7'
  Processing 'rooter_1_DW_cntr_scnto_7'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_18'
  Processing 'rooter_1_DW01_add_19'
  Processing 'rooter_1_DW_sqrt_seq_8'
  Processing 'rooter_1_DW_cntr_scnto_8'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_20'
  Processing 'rooter_1_DW01_add_21'
  Processing 'rooter_1_DW_sqrt_seq_9'
  Processing 'rooter_1_DW_cntr_scnto_9'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_22'
  Processing 'rooter_1_DW01_add_23'
  Processing 'rooter_1_DW_sqrt_seq_10'
  Processing 'rooter_1_DW_cntr_scnto_10'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_24'
  Processing 'rooter_1_DW01_add_25'
  Processing 'rooter_1_DW_sqrt_seq_11'
  Processing 'rooter_1_DW_cntr_scnto_11'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_26'
  Processing 'rooter_1_DW01_add_27'
  Processing 'rooter_1_DW_sqrt_seq_12'
  Processing 'rooter_1_DW_cntr_scnto_12'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_28'
  Processing 'rooter_1_DW01_add_29'
  Processing 'rooter_1_DW_sqrt_seq_13'
  Processing 'rooter_1_DW_cntr_scnto_13'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_30'
  Processing 'rooter_1_DW01_add_31'
  Processing 'rooter_1_DW_sqrt_seq_14'
  Processing 'rooter_1_DW_cntr_scnto_14'
  Mapping 'DW_inc'
  Processing 'rooter_1_DW01_add_32'
  Processing 'rooter_1_DW01_add_33'
  Processing 'rooter_1_DW01_add_34'
  Processing 'rooter_1_DW01_add_35'
  Processing 'divider_1_DW_div_seq_0'
  Processing 'divider_1_DW_cntr_scnto_0'
  Mapping 'divider_1_DW_inc_0'
  Processing 'divider_1_DW01_add_0'
Information: Timing loop detected. (OPT-150)
        cpu2/ALU/div/genblk3[0].div_w/I_3/A cpu2/ALU/div/genblk3[0].div_w/I_3/Y cpu2/ALU/div/genblk3[0].div_w/C468/B cpu2/ALU/div/genblk3[0].div_w/C468/Y cpu2/ALU/div/U4/A cpu2/ALU/div/U4/Y cpu2/ALU/div/U85/A cpu2/ALU/div/U85/Y cpu2/ALU/div/U81/A cpu2/ALU/div/U81/Y cpu2/HU/U263/C cpu2/HU/U263/Y cpu2/HU/U262/C cpu2/HU/U262/Y cpu2/HU/U261/A cpu2/HU/U261/Y cpu2/HU/U256/B cpu2/HU/U256/Y cpu2/HU/U185/A cpu2/HU/U185/Y cpu2/HU/U20/A cpu2/HU/U20/Y cpu2/ALU/U1553/A cpu2/ALU/U1553/Y cpu2/ALU/U129/A cpu2/ALU/U129/Y cpu2/ALU/U1283/A cpu2/ALU/U1283/Y cpu2/ALU/U127/A cpu2/ALU/U127/Y 
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'cpu2/ALU/div/U4'
         to break a timing loop. (OPT-314)
  Processing 'divider_1_DW_div_seq_1'
  Processing 'divider_1_DW_cntr_scnto_1'
  Mapping 'divider_1_DW_inc_1'
  Processing 'divider_1_DW01_add_1'
  Processing 'divider_1_DW_div_seq_2'
  Processing 'divider_1_DW_cntr_scnto_2'
  Mapping 'divider_1_DW_inc_2'
  Processing 'divider_1_DW01_add_2'
  Processing 'divider_1_DW_div_seq_3'
  Processing 'divider_1_DW_cntr_scnto_3'
  Mapping 'divider_1_DW_inc_3'
  Processing 'divider_1_DW01_add_3'
  Processing 'divider_1_DW_div_seq_4'
  Processing 'divider_1_DW_cntr_scnto_4'
  Mapping 'divider_1_DW_inc_4'
  Processing 'divider_1_DW01_add_4'
Information: Timing loop detected. (OPT-150)
        cpu2/ALU/div/genblk2[0].div_d/I_3/A cpu2/ALU/div/genblk2[0].div_d/I_3/Y cpu2/ALU/div/genblk2[0].div_d/C292/B cpu2/ALU/div/genblk2[0].div_d/C292/Y cpu2/ALU/div/U4/B cpu2/ALU/div/U4/Y cpu2/ALU/div/U85/A cpu2/ALU/div/U85/Y cpu2/ALU/div/U81/A cpu2/ALU/div/U81/Y cpu2/HU/U263/C cpu2/HU/U263/Y cpu2/HU/U262/C cpu2/HU/U262/Y cpu2/HU/U261/A cpu2/HU/U261/Y cpu2/HU/U256/B cpu2/HU/U256/Y cpu2/HU/U185/A cpu2/HU/U185/Y cpu2/HU/U20/A cpu2/HU/U20/Y cpu2/ALU/U1553/A cpu2/ALU/U1553/Y cpu2/ALU/U129/A cpu2/ALU/U129/Y cpu2/ALU/U1283/A cpu2/ALU/U1283/Y cpu2/ALU/U127/A cpu2/ALU/U127/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu2/ALU/div/U4'
         to break a timing loop. (OPT-314)
  Processing 'divider_1_DW_div_seq_5'
  Processing 'divider_1_DW_cntr_scnto_5'
  Mapping 'divider_1_DW_inc_5'
  Processing 'divider_1_DW01_add_5'
  Processing 'divider_1_DW_div_seq_6'
  Processing 'divider_1_DW_cntr_scnto_6'
  Mapping 'DW_inc'
  Processing 'divider_1_DW01_add_6'
  Processing 'divider_1_DW_div_seq_7'
  Processing 'divider_1_DW_cntr_scnto_7'
  Mapping 'DW_inc'
  Processing 'divider_1_DW01_add_7'
  Processing 'divider_1_DW_div_seq_8'
  Processing 'divider_1_DW_cntr_scnto_8'
  Mapping 'DW_inc'
  Processing 'divider_1_DW01_add_8'
  Processing 'divider_1_DW_div_seq_9'
  Processing 'divider_1_DW_cntr_scnto_9'
  Mapping 'DW_inc'
  Processing 'divider_1_DW01_add_9'
  Processing 'divider_1_DW_div_seq_10'
  Processing 'divider_1_DW_cntr_scnto_10'
  Mapping 'DW_inc'
  Processing 'divider_1_DW01_add_10'
  Processing 'divider_1_DW_div_seq_11'
  Processing 'divider_1_DW_cntr_scnto_11'
  Mapping 'DW_inc'
  Processing 'divider_1_DW01_add_11'
  Processing 'divider_1_DW_div_seq_12'
  Processing 'divider_1_DW_cntr_scnto_12'
  Mapping 'DW_inc'
  Processing 'divider_1_DW01_add_12'
Information: Timing loop detected. (OPT-150)
        cpu2/ALU/div/genblk1[0].div_b/I_3/A cpu2/ALU/div/genblk1[0].div_b/I_3/Y cpu2/ALU/div/genblk1[0].div_b/C204/B cpu2/ALU/div/genblk1[0].div_b/C204/Y cpu2/ALU/div/U85/C cpu2/ALU/div/U85/Y cpu2/ALU/div/U81/A cpu2/ALU/div/U81/Y cpu2/HU/U263/C cpu2/HU/U263/Y cpu2/HU/U262/C cpu2/HU/U262/Y cpu2/HU/U261/A cpu2/HU/U261/Y cpu2/HU/U256/B cpu2/HU/U256/Y cpu2/HU/U185/A cpu2/HU/U185/Y cpu2/HU/U20/A cpu2/HU/U20/Y cpu2/ALU/U1553/A cpu2/ALU/U1553/Y cpu2/ALU/U129/A cpu2/ALU/U129/Y cpu2/ALU/U1283/A cpu2/ALU/U1283/Y cpu2/ALU/U127/A cpu2/ALU/U127/Y 
Warning: Disabling timing arc between pins 'C' and 'Y' on cell 'cpu2/ALU/div/U85'
         to break a timing loop. (OPT-314)
  Processing 'divider_1_DW_div_seq_13'
  Processing 'divider_1_DW_cntr_scnto_13'
  Mapping 'DW_inc'
  Processing 'divider_1_DW01_add_13'
Information: Timing loop detected. (OPT-150)
        cpu2/ALU/div/div_dw/I_3/A cpu2/ALU/div/div_dw/I_3/Y cpu2/ALU/div/div_dw/C820/B cpu2/ALU/div/div_dw/C820/Y cpu2/ALU/div/U85/B cpu2/ALU/div/U85/Y cpu2/ALU/div/U81/A cpu2/ALU/div/U81/Y cpu2/HU/U263/C cpu2/HU/U263/Y cpu2/HU/U262/C cpu2/HU/U262/Y cpu2/HU/U261/A cpu2/HU/U261/Y cpu2/HU/U256/B cpu2/HU/U256/Y cpu2/HU/U185/A cpu2/HU/U185/Y cpu2/HU/U20/A cpu2/HU/U20/Y cpu2/ALU/U1553/A cpu2/ALU/U1553/Y cpu2/ALU/U129/A cpu2/ALU/U129/Y cpu2/ALU/U1283/A cpu2/ALU/U1283/Y cpu2/ALU/U127/A cpu2/ALU/U127/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu2/ALU/div/U85'
         to break a timing loop. (OPT-314)
  Processing 'divider_1_DW_div_seq_14'
  Processing 'divider_1_DW_cntr_scnto_14'
  Mapping 'divider_1_DW_inc_6'
  Processing 'divider_1_DW01_add_14'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'shifter_1'. (DDB-72)
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Processing 'mac_byte_7_DW01_add_0'
  Processing 'mac_byte_7_DW01_add_1'
  Processing 'mac_byte_8_DW01_add_0'
  Processing 'mac_byte_8_DW01_add_1'
  Processing 'mac_byte_9_DW01_add_0'
  Processing 'mac_byte_9_DW01_add_1'
  Processing 'mac_byte_10_DW01_add_0'
  Processing 'mac_byte_10_DW01_add_1'
  Processing 'mac_byte_11_DW01_add_0'
  Processing 'mac_byte_11_DW01_add_1'
  Processing 'mac_byte_12_DW01_add_0'
  Processing 'mac_byte_12_DW01_add_1'
  Processing 'mac_byte_13_DW01_add_0'
  Processing 'mac_byte_13_DW01_add_1'
  Processing 'adder_byte_8_DW01_add_0'
  Processing 'adder_byte_9_DW01_add_0'
  Processing 'adder_byte_10_DW01_add_0'
  Processing 'adder_byte_11_DW01_add_0'
  Processing 'adder_byte_12_DW01_add_0'
  Processing 'adder_byte_13_DW01_add_0'
  Processing 'adder_byte_14_DW01_add_0'
  Processing 'adder_byte_15_DW01_add_0'
  Processing 'cardinal_processor_2_DW01_add_0'
  Mapping 'hdu_2_DW_cmp_0'
  Processing 'rooter_2_DW_sqrt_seq_0'
  Processing 'rooter_2_DW_cntr_scnto_0'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_0'
  Processing 'rooter_2_DW01_add_1'
Information: Timing loop detected. (OPT-150)
        cpu1/ALU/U1274/B cpu1/ALU/U1274/Y cpu1/ALU/U128/A cpu1/ALU/U128/Y cpu1/ALU/sqrt/genblk3[0].sqrt_w/I_2/A cpu1/ALU/sqrt/genblk3[0].sqrt_w/I_2/Y cpu1/ALU/sqrt/genblk3[0].sqrt_w/C375/B cpu1/ALU/sqrt/genblk3[0].sqrt_w/C375/Y cpu1/ALU/sqrt/U4/A cpu1/ALU/sqrt/U4/Y cpu1/ALU/sqrt/U51/A cpu1/ALU/sqrt/U51/Y cpu1/ALU/sqrt/U29/A cpu1/ALU/sqrt/U29/Y cpu1/HU/U260/A cpu1/HU/U260/Y cpu1/HU/U259/C cpu1/HU/U259/Y cpu1/HU/U257/B cpu1/HU/U257/Y cpu1/HU/U256/C cpu1/HU/U256/Y cpu1/HU/U185/A cpu1/HU/U185/Y cpu1/HU/U20/A cpu1/HU/U20/Y cpu1/ALU/U1553/A cpu1/ALU/U1553/Y cpu1/ALU/U129/A cpu1/ALU/U129/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu1/ALU/U1274'
         to break a timing loop. (OPT-314)
  Processing 'rooter_2_DW_sqrt_seq_1'
  Processing 'rooter_2_DW_cntr_scnto_1'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_2'
  Processing 'rooter_2_DW01_add_3'
  Processing 'rooter_2_DW_sqrt_seq_2'
  Processing 'rooter_2_DW_cntr_scnto_2'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_4'
  Processing 'rooter_2_DW01_add_5'
  Processing 'rooter_2_DW01_add_6'
  Processing 'rooter_2_DW_sqrt_seq_3'
  Processing 'rooter_2_DW_cntr_scnto_3'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_7'
  Processing 'rooter_2_DW01_add_8'
  Processing 'rooter_2_DW01_add_9'
  Processing 'rooter_2_DW_sqrt_seq_4'
  Processing 'rooter_2_DW_cntr_scnto_4'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_10'
  Processing 'rooter_2_DW01_add_11'
  Processing 'rooter_2_DW01_add_12'
  Processing 'rooter_2_DW_sqrt_seq_5'
  Processing 'rooter_2_DW_cntr_scnto_5'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_13'
  Processing 'rooter_2_DW01_add_14'
  Processing 'rooter_2_DW01_add_15'
  Processing 'rooter_2_DW_sqrt_seq_6'
  Processing 'rooter_2_DW_cntr_scnto_6'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_16'
  Processing 'rooter_2_DW01_add_17'
  Processing 'rooter_2_DW_sqrt_seq_7'
  Processing 'rooter_2_DW_cntr_scnto_7'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_18'
  Processing 'rooter_2_DW01_add_19'
  Processing 'rooter_2_DW_sqrt_seq_8'
  Processing 'rooter_2_DW_cntr_scnto_8'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_20'
  Processing 'rooter_2_DW01_add_21'
  Processing 'rooter_2_DW_sqrt_seq_9'
  Processing 'rooter_2_DW_cntr_scnto_9'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_22'
  Processing 'rooter_2_DW01_add_23'
  Processing 'rooter_2_DW_sqrt_seq_10'
  Processing 'rooter_2_DW_cntr_scnto_10'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_24'
  Processing 'rooter_2_DW01_add_25'
  Processing 'rooter_2_DW_sqrt_seq_11'
  Processing 'rooter_2_DW_cntr_scnto_11'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_26'
  Processing 'rooter_2_DW01_add_27'
  Processing 'rooter_2_DW_sqrt_seq_12'
  Processing 'rooter_2_DW_cntr_scnto_12'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_28'
  Processing 'rooter_2_DW01_add_29'
  Processing 'rooter_2_DW_sqrt_seq_13'
  Processing 'rooter_2_DW_cntr_scnto_13'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_30'
  Processing 'rooter_2_DW01_add_31'
  Processing 'rooter_2_DW_sqrt_seq_14'
  Processing 'rooter_2_DW_cntr_scnto_14'
  Mapping 'DW_inc'
  Processing 'rooter_2_DW01_add_32'
  Processing 'rooter_2_DW01_add_33'
  Processing 'rooter_2_DW01_add_34'
  Processing 'rooter_2_DW01_add_35'
  Processing 'divider_2_DW_div_seq_0'
  Processing 'divider_2_DW_cntr_scnto_0'
  Mapping 'divider_2_DW_inc_0'
  Processing 'divider_2_DW01_add_0'
Information: Timing loop detected. (OPT-150)
        cpu1/ALU/div/genblk3[0].div_w/I_3/A cpu1/ALU/div/genblk3[0].div_w/I_3/Y cpu1/ALU/div/genblk3[0].div_w/C468/B cpu1/ALU/div/genblk3[0].div_w/C468/Y cpu1/ALU/div/U4/A cpu1/ALU/div/U4/Y cpu1/ALU/div/U85/A cpu1/ALU/div/U85/Y cpu1/ALU/div/U81/A cpu1/ALU/div/U81/Y cpu1/HU/U263/C cpu1/HU/U263/Y cpu1/HU/U262/C cpu1/HU/U262/Y cpu1/HU/U261/A cpu1/HU/U261/Y cpu1/HU/U256/B cpu1/HU/U256/Y cpu1/HU/U185/A cpu1/HU/U185/Y cpu1/HU/U20/A cpu1/HU/U20/Y cpu1/ALU/U1553/A cpu1/ALU/U1553/Y cpu1/ALU/U129/A cpu1/ALU/U129/Y cpu1/ALU/U1283/A cpu1/ALU/U1283/Y cpu1/ALU/U127/A cpu1/ALU/U127/Y 
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'cpu1/ALU/div/U4'
         to break a timing loop. (OPT-314)
  Processing 'divider_2_DW_div_seq_1'
  Processing 'divider_2_DW_cntr_scnto_1'
  Mapping 'divider_2_DW_inc_1'
  Processing 'divider_2_DW01_add_1'
  Processing 'divider_2_DW_div_seq_2'
  Processing 'divider_2_DW_cntr_scnto_2'
  Mapping 'divider_2_DW_inc_2'
  Processing 'divider_2_DW01_add_2'
  Processing 'divider_2_DW_div_seq_3'
  Processing 'divider_2_DW_cntr_scnto_3'
  Mapping 'divider_2_DW_inc_3'
  Processing 'divider_2_DW01_add_3'
  Processing 'divider_2_DW_div_seq_4'
  Processing 'divider_2_DW_cntr_scnto_4'
  Mapping 'divider_2_DW_inc_4'
  Processing 'divider_2_DW01_add_4'
Information: Timing loop detected. (OPT-150)
        cpu1/ALU/div/genblk2[0].div_d/I_3/A cpu1/ALU/div/genblk2[0].div_d/I_3/Y cpu1/ALU/div/genblk2[0].div_d/C292/B cpu1/ALU/div/genblk2[0].div_d/C292/Y cpu1/ALU/div/U4/B cpu1/ALU/div/U4/Y cpu1/ALU/div/U85/A cpu1/ALU/div/U85/Y cpu1/ALU/div/U81/A cpu1/ALU/div/U81/Y cpu1/HU/U263/C cpu1/HU/U263/Y cpu1/HU/U262/C cpu1/HU/U262/Y cpu1/HU/U261/A cpu1/HU/U261/Y cpu1/HU/U256/B cpu1/HU/U256/Y cpu1/HU/U185/A cpu1/HU/U185/Y cpu1/HU/U20/A cpu1/HU/U20/Y cpu1/ALU/U1553/A cpu1/ALU/U1553/Y cpu1/ALU/U129/A cpu1/ALU/U129/Y cpu1/ALU/U1283/A cpu1/ALU/U1283/Y cpu1/ALU/U127/A cpu1/ALU/U127/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu1/ALU/div/U4'
         to break a timing loop. (OPT-314)
  Processing 'divider_2_DW_div_seq_5'
  Processing 'divider_2_DW_cntr_scnto_5'
  Mapping 'divider_2_DW_inc_5'
  Processing 'divider_2_DW01_add_5'
  Processing 'divider_2_DW_div_seq_6'
  Processing 'divider_2_DW_cntr_scnto_6'
  Mapping 'DW_inc'
  Processing 'divider_2_DW01_add_6'
  Processing 'divider_2_DW_div_seq_7'
  Processing 'divider_2_DW_cntr_scnto_7'
  Mapping 'DW_inc'
  Processing 'divider_2_DW01_add_7'
  Processing 'divider_2_DW_div_seq_8'
  Processing 'divider_2_DW_cntr_scnto_8'
  Mapping 'DW_inc'
  Processing 'divider_2_DW01_add_8'
  Processing 'divider_2_DW_div_seq_9'
  Processing 'divider_2_DW_cntr_scnto_9'
  Mapping 'DW_inc'
  Processing 'divider_2_DW01_add_9'
  Processing 'divider_2_DW_div_seq_10'
  Processing 'divider_2_DW_cntr_scnto_10'
  Mapping 'DW_inc'
  Processing 'divider_2_DW01_add_10'
  Processing 'divider_2_DW_div_seq_11'
  Processing 'divider_2_DW_cntr_scnto_11'
  Mapping 'DW_inc'
  Processing 'divider_2_DW01_add_11'
  Processing 'divider_2_DW_div_seq_12'
  Processing 'divider_2_DW_cntr_scnto_12'
  Mapping 'DW_inc'
  Processing 'divider_2_DW01_add_12'
Information: Timing loop detected. (OPT-150)
        cpu1/ALU/div/genblk1[0].div_b/I_3/A cpu1/ALU/div/genblk1[0].div_b/I_3/Y cpu1/ALU/div/genblk1[0].div_b/C204/B cpu1/ALU/div/genblk1[0].div_b/C204/Y cpu1/ALU/div/U85/C cpu1/ALU/div/U85/Y cpu1/ALU/div/U81/A cpu1/ALU/div/U81/Y cpu1/HU/U263/C cpu1/HU/U263/Y cpu1/HU/U262/C cpu1/HU/U262/Y cpu1/HU/U261/A cpu1/HU/U261/Y cpu1/HU/U256/B cpu1/HU/U256/Y cpu1/HU/U185/A cpu1/HU/U185/Y cpu1/HU/U20/A cpu1/HU/U20/Y cpu1/ALU/U1553/A cpu1/ALU/U1553/Y cpu1/ALU/U129/A cpu1/ALU/U129/Y cpu1/ALU/U1283/A cpu1/ALU/U1283/Y cpu1/ALU/U127/A cpu1/ALU/U127/Y 
Warning: Disabling timing arc between pins 'C' and 'Y' on cell 'cpu1/ALU/div/U85'
         to break a timing loop. (OPT-314)
  Processing 'divider_2_DW_div_seq_13'
  Processing 'divider_2_DW_cntr_scnto_13'
  Mapping 'DW_inc'
  Processing 'divider_2_DW01_add_13'
Information: Timing loop detected. (OPT-150)
        cpu1/ALU/div/div_dw/I_3/A cpu1/ALU/div/div_dw/I_3/Y cpu1/ALU/div/div_dw/C820/B cpu1/ALU/div/div_dw/C820/Y cpu1/ALU/div/U85/B cpu1/ALU/div/U85/Y cpu1/ALU/div/U81/A cpu1/ALU/div/U81/Y cpu1/HU/U263/C cpu1/HU/U263/Y cpu1/HU/U262/C cpu1/HU/U262/Y cpu1/HU/U261/A cpu1/HU/U261/Y cpu1/HU/U256/B cpu1/HU/U256/Y cpu1/HU/U185/A cpu1/HU/U185/Y cpu1/HU/U20/A cpu1/HU/U20/Y cpu1/ALU/U1553/A cpu1/ALU/U1553/Y cpu1/ALU/U129/A cpu1/ALU/U129/Y cpu1/ALU/U1283/A cpu1/ALU/U1283/Y cpu1/ALU/U127/A cpu1/ALU/U127/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu1/ALU/div/U85'
         to break a timing loop. (OPT-314)
  Processing 'divider_2_DW_div_seq_14'
  Processing 'divider_2_DW_cntr_scnto_14'
  Mapping 'divider_2_DW_inc_6'
  Processing 'divider_2_DW01_add_14'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'shifter_2'. (DDB-72)
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Processing 'mac_byte_14_DW01_add_0'
  Processing 'mac_byte_14_DW01_add_1'
  Processing 'mac_byte_15_DW01_add_0'
  Processing 'mac_byte_15_DW01_add_1'
  Processing 'mac_byte_16_DW01_add_0'
  Processing 'mac_byte_16_DW01_add_1'
  Processing 'mac_byte_17_DW01_add_0'
  Processing 'mac_byte_17_DW01_add_1'
  Processing 'mac_byte_18_DW01_add_0'
  Processing 'mac_byte_18_DW01_add_1'
  Processing 'mac_byte_19_DW01_add_0'
  Processing 'mac_byte_19_DW01_add_1'
  Processing 'mac_byte_20_DW01_add_0'
  Processing 'mac_byte_20_DW01_add_1'
  Processing 'adder_byte_16_DW01_add_0'
  Processing 'adder_byte_17_DW01_add_0'
  Processing 'adder_byte_18_DW01_add_0'
  Processing 'adder_byte_19_DW01_add_0'
  Processing 'adder_byte_20_DW01_add_0'
  Processing 'adder_byte_21_DW01_add_0'
  Processing 'adder_byte_22_DW01_add_0'
  Processing 'adder_byte_23_DW01_add_0'
  Processing 'cardinal_processor_3_DW01_add_0'
  Mapping 'hdu_3_DW_cmp_0'
  Processing 'rooter_3_DW_sqrt_seq_0'
  Processing 'rooter_3_DW_cntr_scnto_0'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_0'
  Processing 'rooter_3_DW01_add_1'
Information: Timing loop detected. (OPT-150)
        cpu0/ALU/U1274/B cpu0/ALU/U1274/Y cpu0/ALU/U128/A cpu0/ALU/U128/Y cpu0/ALU/sqrt/genblk3[0].sqrt_w/I_2/A cpu0/ALU/sqrt/genblk3[0].sqrt_w/I_2/Y cpu0/ALU/sqrt/genblk3[0].sqrt_w/C375/B cpu0/ALU/sqrt/genblk3[0].sqrt_w/C375/Y cpu0/ALU/sqrt/U4/A cpu0/ALU/sqrt/U4/Y cpu0/ALU/sqrt/U51/A cpu0/ALU/sqrt/U51/Y cpu0/ALU/sqrt/U29/A cpu0/ALU/sqrt/U29/Y cpu0/HU/U260/A cpu0/HU/U260/Y cpu0/HU/U259/C cpu0/HU/U259/Y cpu0/HU/U257/B cpu0/HU/U257/Y cpu0/HU/U256/C cpu0/HU/U256/Y cpu0/HU/U185/A cpu0/HU/U185/Y cpu0/HU/U20/A cpu0/HU/U20/Y cpu0/ALU/U1553/A cpu0/ALU/U1553/Y cpu0/ALU/U129/A cpu0/ALU/U129/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu0/ALU/U1274'
         to break a timing loop. (OPT-314)
  Processing 'rooter_3_DW_sqrt_seq_1'
  Processing 'rooter_3_DW_cntr_scnto_1'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_2'
  Processing 'rooter_3_DW01_add_3'
  Processing 'rooter_3_DW_sqrt_seq_2'
  Processing 'rooter_3_DW_cntr_scnto_2'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_4'
  Processing 'rooter_3_DW01_add_5'
  Processing 'rooter_3_DW01_add_6'
  Processing 'rooter_3_DW_sqrt_seq_3'
  Processing 'rooter_3_DW_cntr_scnto_3'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_7'
  Processing 'rooter_3_DW01_add_8'
  Processing 'rooter_3_DW01_add_9'
  Processing 'rooter_3_DW_sqrt_seq_4'
  Processing 'rooter_3_DW_cntr_scnto_4'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_10'
  Processing 'rooter_3_DW01_add_11'
  Processing 'rooter_3_DW01_add_12'
  Processing 'rooter_3_DW_sqrt_seq_5'
  Processing 'rooter_3_DW_cntr_scnto_5'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_13'
  Processing 'rooter_3_DW01_add_14'
  Processing 'rooter_3_DW01_add_15'
  Processing 'rooter_3_DW_sqrt_seq_6'
  Processing 'rooter_3_DW_cntr_scnto_6'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_16'
  Processing 'rooter_3_DW01_add_17'
  Processing 'rooter_3_DW_sqrt_seq_7'
  Processing 'rooter_3_DW_cntr_scnto_7'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_18'
  Processing 'rooter_3_DW01_add_19'
  Processing 'rooter_3_DW_sqrt_seq_8'
  Processing 'rooter_3_DW_cntr_scnto_8'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_20'
  Processing 'rooter_3_DW01_add_21'
  Processing 'rooter_3_DW_sqrt_seq_9'
  Processing 'rooter_3_DW_cntr_scnto_9'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_22'
  Processing 'rooter_3_DW01_add_23'
  Processing 'rooter_3_DW_sqrt_seq_10'
  Processing 'rooter_3_DW_cntr_scnto_10'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_24'
  Processing 'rooter_3_DW01_add_25'
  Processing 'rooter_3_DW_sqrt_seq_11'
  Processing 'rooter_3_DW_cntr_scnto_11'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_26'
  Processing 'rooter_3_DW01_add_27'
  Processing 'rooter_3_DW_sqrt_seq_12'
  Processing 'rooter_3_DW_cntr_scnto_12'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_28'
  Processing 'rooter_3_DW01_add_29'
  Processing 'rooter_3_DW_sqrt_seq_13'
  Processing 'rooter_3_DW_cntr_scnto_13'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_30'
  Processing 'rooter_3_DW01_add_31'
  Processing 'rooter_3_DW_sqrt_seq_14'
  Processing 'rooter_3_DW_cntr_scnto_14'
  Mapping 'DW_inc'
  Processing 'rooter_3_DW01_add_32'
  Processing 'rooter_3_DW01_add_33'
  Processing 'rooter_3_DW01_add_34'
  Processing 'rooter_3_DW01_add_35'
  Processing 'divider_3_DW_div_seq_0'
  Processing 'divider_3_DW_cntr_scnto_0'
  Mapping 'divider_3_DW_inc_0'
  Processing 'divider_3_DW01_add_0'
Information: Timing loop detected. (OPT-150)
        cpu0/ALU/div/genblk3[0].div_w/I_3/A cpu0/ALU/div/genblk3[0].div_w/I_3/Y cpu0/ALU/div/genblk3[0].div_w/C468/B cpu0/ALU/div/genblk3[0].div_w/C468/Y cpu0/ALU/div/U4/A cpu0/ALU/div/U4/Y cpu0/ALU/div/U85/A cpu0/ALU/div/U85/Y cpu0/ALU/div/U81/A cpu0/ALU/div/U81/Y cpu0/HU/U263/C cpu0/HU/U263/Y cpu0/HU/U262/C cpu0/HU/U262/Y cpu0/HU/U261/A cpu0/HU/U261/Y cpu0/HU/U256/B cpu0/HU/U256/Y cpu0/HU/U185/A cpu0/HU/U185/Y cpu0/HU/U20/A cpu0/HU/U20/Y cpu0/ALU/U1553/A cpu0/ALU/U1553/Y cpu0/ALU/U129/A cpu0/ALU/U129/Y cpu0/ALU/U1283/A cpu0/ALU/U1283/Y cpu0/ALU/U127/A cpu0/ALU/U127/Y 
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'cpu0/ALU/div/U4'
         to break a timing loop. (OPT-314)
  Processing 'divider_3_DW_div_seq_1'
  Processing 'divider_3_DW_cntr_scnto_1'
  Mapping 'divider_3_DW_inc_1'
  Processing 'divider_3_DW01_add_1'
  Processing 'divider_3_DW_div_seq_2'
  Processing 'divider_3_DW_cntr_scnto_2'
  Mapping 'divider_3_DW_inc_2'
  Processing 'divider_3_DW01_add_2'
  Processing 'divider_3_DW_div_seq_3'
  Processing 'divider_3_DW_cntr_scnto_3'
  Mapping 'divider_3_DW_inc_3'
  Processing 'divider_3_DW01_add_3'
  Processing 'divider_3_DW_div_seq_4'
  Processing 'divider_3_DW_cntr_scnto_4'
  Mapping 'divider_3_DW_inc_4'
  Processing 'divider_3_DW01_add_4'
Information: Timing loop detected. (OPT-150)
        cpu0/ALU/div/genblk2[0].div_d/I_3/A cpu0/ALU/div/genblk2[0].div_d/I_3/Y cpu0/ALU/div/genblk2[0].div_d/C292/B cpu0/ALU/div/genblk2[0].div_d/C292/Y cpu0/ALU/div/U4/B cpu0/ALU/div/U4/Y cpu0/ALU/div/U85/A cpu0/ALU/div/U85/Y cpu0/ALU/div/U81/A cpu0/ALU/div/U81/Y cpu0/HU/U263/C cpu0/HU/U263/Y cpu0/HU/U262/C cpu0/HU/U262/Y cpu0/HU/U261/A cpu0/HU/U261/Y cpu0/HU/U256/B cpu0/HU/U256/Y cpu0/HU/U185/A cpu0/HU/U185/Y cpu0/HU/U20/A cpu0/HU/U20/Y cpu0/ALU/U1553/A cpu0/ALU/U1553/Y cpu0/ALU/U129/A cpu0/ALU/U129/Y cpu0/ALU/U1283/A cpu0/ALU/U1283/Y cpu0/ALU/U127/A cpu0/ALU/U127/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu0/ALU/div/U4'
         to break a timing loop. (OPT-314)
  Processing 'divider_3_DW_div_seq_5'
  Processing 'divider_3_DW_cntr_scnto_5'
  Mapping 'divider_3_DW_inc_5'
  Processing 'divider_3_DW01_add_5'
  Processing 'divider_3_DW_div_seq_6'
  Processing 'divider_3_DW_cntr_scnto_6'
  Mapping 'DW_inc'
  Processing 'divider_3_DW01_add_6'
  Processing 'divider_3_DW_div_seq_7'
  Processing 'divider_3_DW_cntr_scnto_7'
  Mapping 'DW_inc'
  Processing 'divider_3_DW01_add_7'
  Processing 'divider_3_DW_div_seq_8'
  Processing 'divider_3_DW_cntr_scnto_8'
  Mapping 'DW_inc'
  Processing 'divider_3_DW01_add_8'
  Processing 'divider_3_DW_div_seq_9'
  Processing 'divider_3_DW_cntr_scnto_9'
  Mapping 'DW_inc'
  Processing 'divider_3_DW01_add_9'
  Processing 'divider_3_DW_div_seq_10'
  Processing 'divider_3_DW_cntr_scnto_10'
  Mapping 'DW_inc'
  Processing 'divider_3_DW01_add_10'
  Processing 'divider_3_DW_div_seq_11'
  Processing 'divider_3_DW_cntr_scnto_11'
  Mapping 'DW_inc'
  Processing 'divider_3_DW01_add_11'
  Processing 'divider_3_DW_div_seq_12'
  Processing 'divider_3_DW_cntr_scnto_12'
  Mapping 'DW_inc'
  Processing 'divider_3_DW01_add_12'
Information: Timing loop detected. (OPT-150)
        cpu0/ALU/div/genblk1[0].div_b/I_3/A cpu0/ALU/div/genblk1[0].div_b/I_3/Y cpu0/ALU/div/genblk1[0].div_b/C204/B cpu0/ALU/div/genblk1[0].div_b/C204/Y cpu0/ALU/div/U85/C cpu0/ALU/div/U85/Y cpu0/ALU/div/U81/A cpu0/ALU/div/U81/Y cpu0/HU/U263/C cpu0/HU/U263/Y cpu0/HU/U262/C cpu0/HU/U262/Y cpu0/HU/U261/A cpu0/HU/U261/Y cpu0/HU/U256/B cpu0/HU/U256/Y cpu0/HU/U185/A cpu0/HU/U185/Y cpu0/HU/U20/A cpu0/HU/U20/Y cpu0/ALU/U1553/A cpu0/ALU/U1553/Y cpu0/ALU/U129/A cpu0/ALU/U129/Y cpu0/ALU/U1283/A cpu0/ALU/U1283/Y cpu0/ALU/U127/A cpu0/ALU/U127/Y 
Warning: Disabling timing arc between pins 'C' and 'Y' on cell 'cpu0/ALU/div/U85'
         to break a timing loop. (OPT-314)
  Processing 'divider_3_DW_div_seq_13'
  Processing 'divider_3_DW_cntr_scnto_13'
  Mapping 'DW_inc'
  Processing 'divider_3_DW01_add_13'
Information: Timing loop detected. (OPT-150)
        cpu0/ALU/div/div_dw/I_3/A cpu0/ALU/div/div_dw/I_3/Y cpu0/ALU/div/div_dw/C820/B cpu0/ALU/div/div_dw/C820/Y cpu0/ALU/div/U85/B cpu0/ALU/div/U85/Y cpu0/ALU/div/U81/A cpu0/ALU/div/U81/Y cpu0/HU/U263/C cpu0/HU/U263/Y cpu0/HU/U262/C cpu0/HU/U262/Y cpu0/HU/U261/A cpu0/HU/U261/Y cpu0/HU/U256/B cpu0/HU/U256/Y cpu0/HU/U185/A cpu0/HU/U185/Y cpu0/HU/U20/A cpu0/HU/U20/Y cpu0/ALU/U1553/A cpu0/ALU/U1553/Y cpu0/ALU/U129/A cpu0/ALU/U129/Y cpu0/ALU/U1283/A cpu0/ALU/U1283/Y cpu0/ALU/U127/A cpu0/ALU/U127/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu0/ALU/div/U85'
         to break a timing loop. (OPT-314)
  Processing 'divider_3_DW_div_seq_14'
  Processing 'divider_3_DW_cntr_scnto_14'
  Mapping 'divider_3_DW_inc_6'
  Processing 'divider_3_DW01_add_14'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'shifter_3'. (DDB-72)
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Processing 'mac_byte_21_DW01_add_0'
  Processing 'mac_byte_21_DW01_add_1'
  Processing 'mac_byte_22_DW01_add_0'
  Processing 'mac_byte_22_DW01_add_1'
  Processing 'mac_byte_23_DW01_add_0'
  Processing 'mac_byte_23_DW01_add_1'
  Processing 'mac_byte_24_DW01_add_0'
  Processing 'mac_byte_24_DW01_add_1'
  Processing 'mac_byte_25_DW01_add_0'
  Processing 'mac_byte_25_DW01_add_1'
  Processing 'mac_byte_26_DW01_add_0'
  Processing 'mac_byte_26_DW01_add_1'
  Processing 'mac_byte_27_DW01_add_0'
  Processing 'mac_byte_27_DW01_add_1'
  Processing 'adder_byte_24_DW01_add_0'
  Processing 'adder_byte_25_DW01_add_0'
  Processing 'adder_byte_26_DW01_add_0'
  Processing 'adder_byte_27_DW01_add_0'
  Processing 'adder_byte_28_DW01_add_0'
  Processing 'adder_byte_29_DW01_add_0'
  Processing 'adder_byte_30_DW01_add_0'
  Processing 'adder_byte_31_DW01_add_0'
  Processing 'mac_units_0_DW01_add_0'
  Processing 'mac_units_0_DW01_add_1'
  Processing 'mac_units_1_DW01_add_0'
  Processing 'mac_units_1_DW01_add_1'
  Processing 'mac_units_2_DW01_add_0'
  Processing 'mac_units_2_DW01_add_1'
  Processing 'mac_units_3_DW01_add_0'
  Processing 'mac_units_3_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'hdu_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'hdu_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'hdu_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'hdu_3'. (DDB-72)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:46  522782.4      0.00       0.0     254.9                          
    0:01:46  522782.4      0.00       0.0     254.9                          
    0:01:46  523411.2      0.00       0.0     254.9                          
    0:01:47  524923.3      0.00       0.0     252.9                          
    0:01:47  525757.3      0.00       0.0     252.3                          
    0:01:48  526974.1      0.00       0.0     251.1                          
    0:01:50  531063.6      0.00       0.0     238.2                          
    0:01:51  535340.8      0.00       0.0     223.9                          
    0:01:51  535835.0      0.00       0.0     223.9                          
    0:01:52  537696.7      0.00       0.0     221.4                          
    0:01:52  538181.0      0.00       0.0     221.4                          
    0:01:54  540395.2      0.00       0.0     217.5                          
    0:01:55  543813.6      0.00       0.0     213.9                          
    0:01:56  551316.7      0.00       0.0     185.5                          
    0:01:57  561860.0      0.00       0.0     144.2                          
    0:02:14  567093.7      0.00       0.0     125.7                          
    0:02:14  567093.7      0.00       0.0     125.7                          
    0:02:14  567093.7      0.00       0.0     125.7                          
    0:02:15  567093.7      0.00       0.0     125.7                          
    0:02:16  567093.7      0.00       0.0     125.7                          
    0:02:32  531036.4      0.00       0.0     115.8                          
    0:02:34  531036.4      0.00       0.0     115.8                          
    0:02:35  531036.4      0.00       0.0     115.8                          
    0:02:36  531036.4      0.00       0.0     115.8                          
    0:02:36  531036.4      0.00       0.0     115.8                          
    0:03:04  537052.8      0.00       0.0     102.6                          
    0:03:32  542188.9      0.00       0.0      93.6                          
    0:03:45  546349.7      0.00       0.0      86.9                          
    0:03:55  550303.5      0.00       0.0      80.7                          
    0:04:04  553734.6      0.00       0.0      75.8                          
    0:04:11  556967.6      0.00       0.0      71.5                          
    0:04:17  560068.2      0.00       0.0      67.7                          
    0:04:22  562753.1      0.00       0.0      64.3                          
    0:04:26  565440.8      0.00       0.0      61.2                          
    0:04:30  567924.8      0.00       0.0      58.3                          
    0:04:34  570154.9      0.00       0.0      55.8                          
    0:04:38  572159.8      0.00       0.0      53.4                          
    0:04:42  573969.8      0.00       0.0      51.3                          
    0:04:46  575409.2      0.00       0.0      49.7                          
    0:04:49  576636.9      0.00       0.0      48.3                          
    0:04:51  577596.1      0.00       0.0      47.3                          
    0:04:51  577596.1      0.00       0.0      47.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:52  577596.1      0.00       0.0      47.3                          
    0:04:52  577596.1      0.00       0.0      47.3                          
    0:04:53  577596.1      0.00       0.0      47.3                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:53  577596.1      0.00       0.0      47.3                          
    0:04:53  577686.7      0.00       0.0      46.9 cpu0/ALU/mult/in_top[23] 
    0:04:53  577903.5      0.00       0.0      46.2 cpu1/ALU/mult/in_top[29] 
    0:04:53  578120.3      0.00       0.0      45.6 cpu3/ALU/mult/in_top[36] 
    0:04:53  578337.2      0.00       0.0      45.0 cpu0/ALU/mult/in_bot[17] 
    0:04:53  578554.0      0.00       0.0      44.3 cpu2/ALU/mult/in_bot[17] 
    0:04:54  578745.0      0.00       0.0      43.9 cpu3/ALU/op_delay[2]     
    0:04:54  578946.3      0.00       0.0      43.6 cpu3/rf/r0_D[11]         
    0:04:54  579137.8      0.00       0.0      43.3 cpu0/HU/n174             
    0:04:54  579255.1      0.00       0.0      43.1 cpu1/wd[52]              
    0:04:54  579384.2      0.00       0.0      42.9 cpu0/wd[39]              
    0:04:54  579513.2      0.00       0.0      42.7 cpu3/wd[24]              
    0:04:54  579647.4      0.00       0.0      42.5 cpu0/wd[0]               
    0:04:54  579786.8      0.00       0.0      42.4 cpu1/wd[48]              
    0:04:55  579926.2      0.00       0.0      42.2 cpu3/wd[40]              
    0:04:55  580065.6      0.00       0.0      42.0 cpu1/wd[32]              
    0:04:55  580205.0      0.00       0.0      41.9 cpu3/wd[30]              
    0:04:55  580381.9      0.00       0.0      41.7 cpu3/HU/stall            
    0:04:55  580526.4      0.00       0.0      41.5 cpu3/wd[20]              
    0:04:55  580732.9      0.00       0.0      41.3 cpu0/rf/r0_D[15]         
    0:04:55  580949.7      0.00       0.0      41.1 cpu1/rf/r0_D[19]         
    0:04:55  581166.6      0.00       0.0      40.9 cpu2/rf/r0_D[27]         
    0:04:55  581383.4      0.00       0.0      40.7 cpu3/rf/r0_D[31]         
    0:04:56  581586.1      0.00       0.0      40.5 cpu1/ALU/shift/sll_46/net170258
    0:04:56  581713.3      0.00       0.0      40.4 cpu0/ALU/shift/sll_73/net188034
    0:04:56  581895.4      0.00       0.0      40.2 cpu0/ALU/oe_sel/opA[18]  
    0:04:56  582112.2      0.00       0.0      40.0 cpu2/ALU/oe_sel/opA[9]   
    0:04:56  582329.0      0.00       0.0      39.8 cpu3/ALU/oe_sel/opA[29]  
    0:04:56  582509.7      0.00       0.0      39.7 cpu1/ALU/sqrt/genblk2[48].sqrt_d/U_ADD_1/net156978
    0:04:56  582649.1      0.00       0.0      39.6 cpu3/ALU/sqrt/genblk2[32].sqrt_d/U_ADD_1/net119972
    0:04:56  582794.1      0.00       0.0      39.5 cpu1/ALU/sqrt/genblk1[48].sqrt_b/net158692
    0:04:56  582963.0      0.00       0.0      39.3 cpu1/ALU/sqrt/genblk2[16].sqrt_d/net157719
    0:04:56  583135.7      0.00       0.0      39.2 cpu1/ALU/sqrt/genblk1[48].sqrt_b/net158684
    0:04:57  583304.7      0.00       0.0      39.1 cpu1/ALU/div/genblk1[16].div_b/net166472
    0:04:57  583473.6      0.00       0.0      39.0 cpu0/ALU/U4/net84495     
    0:04:57  583642.6      0.00       0.0      38.9 cpu0/ALU/U4/net85025     
    0:04:57  583811.5      0.00       0.0      38.7 cpu1/ALU/U4/net27519     
    0:04:57  583980.5      0.00       0.0      38.6 cpu2/ALU/U4/net27429     
    0:04:57  584149.4      0.00       0.0      38.5 cpu3/ALU/U4/net27369     
    0:04:57  584318.4      0.00       0.0      38.4 cpu2/n199                
    0:04:57  584454.9      0.00       0.0      38.3 cpu0/n172                
    0:04:57  584630.0      0.00       0.0      38.2 cpu0/ALU/div/genblk3[32].div_w/net181046
    0:04:57  584800.8      0.00       0.0      38.1 cpu3/ALU/rS_conflict     
    0:04:57  584956.6      0.00       0.0      38.0 cpu2/ALU/div/genblk2[0].div_d/net146119
    0:04:58  585104.9      0.00       0.0      38.0 cpu1/n235                
    0:04:58  585299.2      0.00       0.0      37.9 cpu1/ALU/div/genblk1[48].div_b/net165410
    0:04:58  585443.8      0.00       0.0      37.8 cpu1/ALU/div/genblk3[32].div_w/net162326
    0:04:58  585583.1      0.00       0.0      37.8 cpu1/n176                
    0:04:58  585715.5      0.00       0.0      37.8 cpu0/ALU/n945            
    0:04:59  585871.8      0.00       0.0      37.7 cpu3/n282                
    0:04:59  586041.7      0.00       0.0      37.6 cpu0/ALU/n918            
    0:04:59  586170.7      0.00       0.0      37.6 cpu0/ALU/n1005           
    0:04:59  586299.8      0.00       0.0      37.5 cpu1/ALU/n912            
    0:04:59  586428.8      0.00       0.0      37.5 cpu1/ALU/n999            
    0:04:59  586557.9      0.00       0.0      37.5 cpu2/ALU/n906            
    0:04:59  586686.9      0.00       0.0      37.4 cpu2/ALU/n993            
    0:04:59  586816.0      0.00       0.0      37.4 cpu3/ALU/n894            
    0:04:59  586945.1      0.00       0.0      37.4 cpu3/ALU/n987            
    0:04:59  587098.0      0.00       0.0      37.3 cpu0/ALU/sqrt/root[18]   
    0:05:00  587312.0      0.00       0.0      37.2 cpu0/ALU/shift/N662      
    0:05:00  587476.8      0.00       0.0      37.0 cpu3/ALU/shift/N118      
    0:05:00  587641.5      0.00       0.0      36.9 cpu0/rf/C4304/net61923   
    0:05:00  587806.2      0.00       0.0      36.8 cpu1/rf/C4304/net60873   
    0:05:00  587970.9      0.00       0.0      36.7 cpu1/rf/C4304/net62511   
    0:05:00  588135.7      0.00       0.0      36.6 cpu2/rf/C4304/net61461   
    0:05:00  588300.4      0.00       0.0      36.5 cpu3/rf/C4304/net60409   
    0:05:00  588465.1      0.00       0.0      36.4 cpu3/rf/C4304/net62029   
    0:05:00  588707.7      0.00       0.0      36.3 cpu0/ALU/alu_out[5]      
    0:05:00  589115.1      0.00       0.0      36.2 cpu0/ALU/alu_out[34]     
    0:05:00  589513.1      0.00       0.0      36.2 cpu1/ALU/n261            
    0:05:01  589911.0      0.00       0.0      36.1 cpu1/ALU/alu_out[43]     
    0:05:01  590318.4      0.00       0.0      36.1 cpu1/ALU/alu_out[18]     
    0:05:01  590707.0      0.00       0.0      36.0 cpu2/ALU/alu_out[52]     
    0:05:01  591114.3      0.00       0.0      35.9 cpu2/ALU/alu_out[27]     
    0:05:01  591502.9      0.00       0.0      35.9 cpu3/ALU/alu_out[61]     
    0:05:01  591910.2      0.00       0.0      35.8 cpu3/ALU/alu_out[36]     
    0:05:01  592317.6      0.00       0.0      35.8 cpu3/ALU/alu_out[10]     
    0:05:02  592585.6      0.00       0.0      35.7 cpu2/HU/n156             
    0:05:02  592714.6      0.00       0.0      35.7 cpu0/ALU/shift/n172      
    0:05:02  592843.7      0.00       0.0      35.6 cpu0/ALU/shift/n297      
    0:05:02  592972.7      0.00       0.0      35.6 cpu1/ALU/shift/n102      
    0:05:02  593101.8      0.00       0.0      35.6 cpu1/ALU/shift/n227      
    0:05:02  593230.9      0.00       0.0      35.5 cpu1/ALU/shift/n352      
    0:05:02  593359.9      0.00       0.0      35.5 cpu2/ALU/shift/n157      
    0:05:02  593489.0      0.00       0.0      35.5 cpu2/ALU/shift/n282      
    0:05:03  593618.0      0.00       0.0      35.5 cpu3/ALU/shift/n87       
    0:05:03  593747.1      0.00       0.0      35.4 cpu3/ALU/shift/n212      
    0:05:03  593876.1      0.00       0.0      35.4 cpu3/ALU/shift/n337      
    0:05:03  594005.2      0.00       0.0      35.4 cpu0/ALU/div/n92         
    0:05:03  594134.3      0.00       0.0      35.3 cpu0/ALU/div/n217        
    0:05:03  594263.3      0.00       0.0      35.3 cpu1/ALU/div/n14         
    0:05:03  594392.4      0.00       0.0      35.3 cpu1/ALU/div/n147        
    0:05:03  594521.4      0.00       0.0      35.2 cpu1/ALU/div/n272        
    0:05:03  594650.5      0.00       0.0      35.2 cpu2/ALU/div/n77         
    0:05:03  594779.5      0.00       0.0      35.2 cpu2/ALU/div/n202        
    0:05:03  594908.6      0.00       0.0      35.1 cpu2/ALU/div/n327        
    0:05:04  595037.7      0.00       0.0      35.1 cpu3/ALU/div/n132        
    0:05:04  595166.7      0.00       0.0      35.1 cpu3/ALU/div/n257        
    0:05:04  595295.8      0.00       0.0      35.0 cpu0/ALU/U4/net84562     
    0:05:04  595424.8      0.00       0.0      35.0 cpu0/ALU/U4/net84812     
    0:05:04  595553.9      0.00       0.0      35.0 cpu0/ALU/U4/net85062     
    0:05:04  595682.9      0.00       0.0      34.9 cpu1/ALU/U4/net27166     
    0:05:04  595812.0      0.00       0.0      34.9 cpu1/ALU/U4/net27416     
    0:05:04  595941.1      0.00       0.0      34.9 cpu2/ALU/U4/net27026     
    0:05:04  596070.1      0.00       0.0      34.8 cpu2/ALU/U4/net27276     
    0:05:04  596199.2      0.00       0.0      34.8 cpu2/ALU/U4/net27526     
    0:05:04  596328.2      0.00       0.0      34.8 cpu3/ALU/U4/net27136     
    0:05:05  596457.3      0.00       0.0      34.7 cpu3/ALU/U4/net27386     
    0:05:05  596596.7      0.00       0.0      34.7 cpu0/ALU/oe_sel/opB[5]   
    0:05:05  596813.5      0.00       0.0      34.6 cpu1/ALU/oe_sel/opB[25]  
    0:05:05  597030.3      0.00       0.0      34.4 cpu2/ALU/oe_sel/opB[16]  
    0:05:05  597244.3      0.00       0.0      34.3 cpu0/ALU/shift/N803      
    0:05:05  597409.0      0.00       0.0      34.2 cpu1/ALU/shift/N800      
    0:05:05  597573.8      0.00       0.0      34.1 cpu2/ALU/shift/N815      
    0:05:05  597738.5      0.00       0.0      34.0 cpu3/ALU/shift/N813      
    0:05:05  597898.0      0.00       0.0      33.9 cpu1/HU/n136             
    0:05:06  598052.4      0.00       0.0      33.8 cpu3/ALU/n292            
    0:05:06  598198.4      0.00       0.0      33.8 cpu1/HU/n193             
    0:05:06  598332.6      0.00       0.0      33.7 cpu0/ALU/shift/n116      
    0:05:06  598461.7      0.00       0.0      33.7 cpu0/ALU/shift/n241      
    0:05:06  598590.7      0.00       0.0      33.7 cpu0/ALU/shift/n366      
    0:05:06  598719.8      0.00       0.0      33.7 cpu1/ALU/shift/n171      
    0:05:06  598848.8      0.00       0.0      33.6 cpu1/ALU/shift/n296      
    0:05:07  598977.9      0.00       0.0      33.6 cpu2/ALU/shift/n101      
    0:05:07  599107.0      0.00       0.0      33.6 cpu2/ALU/shift/n226      
    0:05:07  599236.0      0.00       0.0      33.6 cpu2/ALU/shift/n351      
    0:05:07  599365.1      0.00       0.0      33.5 cpu3/ALU/shift/n156      
    0:05:07  599494.1      0.00       0.0      33.5 cpu3/ALU/shift/n281      
    0:05:07  599623.2      0.00       0.0      33.5 cpu0/ALU/div/n36         
    0:05:07  599752.2      0.00       0.0      33.5 cpu0/ALU/div/n161        
    0:05:07  599881.3      0.00       0.0      33.4 cpu0/ALU/div/n286        
    0:05:07  600010.4      0.00       0.0      33.4 cpu1/ALU/div/n91         
    0:05:07  600139.4      0.00       0.0      33.4 cpu1/ALU/div/n216        
    0:05:07  600268.5      0.00       0.0      33.4 cpu2/ALU/div/n13         
    0:05:07  600397.5      0.00       0.0      33.3 cpu2/ALU/div/n146        
    0:05:07  600526.6      0.00       0.0      33.3 cpu2/ALU/div/n271        
    0:05:08  600655.7      0.00       0.0      33.3 cpu3/ALU/div/n76         
    0:05:08  600784.7      0.00       0.0      33.3 cpu3/ALU/div/n201        
    0:05:08  600913.8      0.00       0.0      33.2 cpu3/ALU/div/n326        
    0:05:08  601042.8      0.00       0.0      33.2 cpu0/ALU/U4/net84701     
    0:05:08  601171.9      0.00       0.0      33.2 cpu0/ALU/U4/net84951     
    0:05:08  601300.9      0.00       0.0      33.2 cpu1/ALU/U4/net27055     
    0:05:08  601430.0      0.00       0.0      33.1 cpu1/ALU/U4/net27305     
    0:05:08  601559.1      0.00       0.0      33.1 cpu1/ALU/U4/net27555     
    0:05:08  601688.1      0.00       0.0      33.1 cpu2/ALU/U4/net27165     
    0:05:08  601817.2      0.00       0.0      33.1 cpu2/ALU/U4/net27415     
    0:05:08  601946.2      0.00       0.0      33.0 cpu3/ALU/U4/net27025     
    0:05:08  602075.3      0.00       0.0      33.0 cpu3/ALU/U4/net27275     
    0:05:08  602204.3      0.00       0.0      33.0 cpu3/ALU/U4/net27525     
    0:05:09  602343.7      0.00       0.0      33.0 cpu3/ALU/div/genblk3[32].div_w/net124884
    0:05:09  602488.3      0.00       0.0      32.9 cpu0/ALU/shift/shift_out[54]
    0:05:09  602632.8      0.00       0.0      32.9 cpu0/ALU/shift/shift_out[29]
    0:05:09  602777.4      0.00       0.0      32.9 cpu1/ALU/shift/shift_out[61]
    0:05:09  602921.9      0.00       0.0      32.9 cpu1/ALU/shift/shift_out[36]
    0:05:09  603066.4      0.00       0.0      32.8 cpu1/ALU/shift/shift_out[10]
    0:05:09  603211.0      0.00       0.0      32.8 cpu2/ALU/shift/shift_out[43]
    0:05:09  603355.5      0.00       0.0      32.8 cpu2/ALU/shift/shift_out[18]
    0:05:09  603500.1      0.00       0.0      32.8 cpu3/ALU/shift/shift_out[50]
    0:05:10  603644.6      0.00       0.0      32.8 cpu3/ALU/shift/shift_out[25]
    0:05:10  603789.2      0.00       0.0      32.7 cpu3/n260                
    0:05:10  603985.3      0.00       0.0      32.7 cpu0/rf/r1_D[30]         
    0:05:10  604202.2      0.00       0.0      32.6 cpu1/rf/r1_D[41]         
    0:05:10  604419.0      0.00       0.0      32.5 cpu2/rf/r1_D[52]         
    0:05:10  604635.8      0.00       0.0      32.4 cpu2/rf/r1_D[3]          
    0:05:10  604852.6      0.00       0.0      32.3 cpu3/rf/r1_D[16]         
    0:05:12  604932.9      0.00       0.0      32.2 cpu0/ALU/n525            
    0:05:13  605115.9      0.00       0.0      32.1 cpu1/ALU/n541            
    0:05:13  605298.9      0.00       0.0      32.1 cpu2/ALU/n555            
    0:05:13  605481.9      0.00       0.0      32.0 cpu3/ALU/n569            
    0:05:13  605632.1      0.00       0.0      32.0 cpu0/ALU/rotate/n37      
    0:05:13  605771.5      0.00       0.0      31.9 cpu0/ALU/rotate/n91      
    0:05:13  605910.9      0.00       0.0      31.9 cpu1/ALU/rotate/n17      
    0:05:13  606050.3      0.00       0.0      31.9 cpu1/ALU/rotate/n71      
    0:05:13  606189.6      0.00       0.0      31.9 cpu1/ALU/rotate/n125     
    0:05:13  606329.0      0.00       0.0      31.9 cpu2/ALU/rotate/n51      
    0:05:13  606468.4      0.00       0.0      31.9 cpu2/ALU/rotate/n105     
    0:05:13  606607.8      0.00       0.0      31.9 cpu3/ALU/rotate/n31      
    0:05:14  606747.2      0.00       0.0      31.8 cpu3/ALU/rotate/n85      
    0:05:14  606886.5      0.00       0.0      31.8 cpu2/ALU/sqrt/n99        
    0:05:14  607084.1      0.00       0.0      31.8 cpu0/ALU/mult/macs/mb2/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:14  607281.2      0.00       0.0      31.7 cpu0/ALU/mult/macs/mb3/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:14  607478.3      0.00       0.0      31.6 cpu0/ALU/mult/macs/mb4/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:14  607675.4      0.00       0.0      31.5 cpu1/ALU/mult/macs/mb2/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:14  607872.5      0.00       0.0      31.4 cpu1/ALU/mult/macs/mb3/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:14  608069.7      0.00       0.0      31.3 cpu1/ALU/mult/macs/mb4/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:14  608266.8      0.00       0.0      31.2 cpu2/ALU/mult/macs/mb2/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:14  608463.9      0.00       0.0      31.2 cpu2/ALU/mult/macs/mb3/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:15  608661.0      0.00       0.0      31.1 cpu2/ALU/mult/macs/mb4/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:15  608858.1      0.00       0.0      31.0 cpu3/ALU/mult/macs/mb2/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:15  609055.2      0.00       0.0      30.9 cpu3/ALU/mult/macs/mb3/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:15  609252.3      0.00       0.0      30.8 cpu3/ALU/mult/macs/mb4/mu/genblk3[6].genblk1[6].genblk1.fb/f/n3
    0:05:15  609449.4      0.00       0.0      30.7 cpu2/HU/n114             
    0:05:15  609646.5      0.00       0.0      30.7 ring/n1/pei/n343         
    0:05:15  609843.6      0.00       0.0      30.6 ring/n0/ccwo/n283        
    0:05:15  610040.7      0.00       0.0      30.5 ring/n1/peo/n319         
    0:05:15  610237.8      0.00       0.0      30.4 ring/n3/ccwo/n282        
    0:05:16  610434.9      0.00       0.0      30.3 cpu0/rf/n393             
    0:05:16  610632.0      0.00       0.0      30.2 cpu0/rf/n720             
    0:05:16  610829.1      0.00       0.0      30.1 cpu0/rf/n928             
    0:05:16  611026.2      0.00       0.0      30.1 cpu0/rf/n1310            
    0:05:16  611223.3      0.00       0.0      30.0 cpu0/rf/n1633            
    0:05:16  611420.5      0.00       0.0      29.9 cpu0/rf/n1902            
    0:05:16  611617.6      0.00       0.0      29.8 cpu1/rf/n259             
    0:05:16  611814.7      0.00       0.0      29.7 cpu1/rf/n591             
    0:05:16  612011.8      0.00       0.0      29.6 cpu1/rf/n862             
    0:05:16  612208.9      0.00       0.0      29.6 cpu1/rf/n1186            
    0:05:17  612406.0      0.00       0.0      29.5 cpu1/rf/n1509            
    0:05:17  612603.1      0.00       0.0      29.4 cpu1/rf/n1772            
    0:05:17  612800.2      0.00       0.0      29.3 cpu1/rf/n2155            
    0:05:17  612997.3      0.00       0.0      29.2 cpu2/rf/n496             
    0:05:17  613194.4      0.00       0.0      29.1 cpu2/rf/n792             
    0:05:17  613391.5      0.00       0.0      29.0 cpu2/rf/n1057            
    0:05:17  613588.6      0.00       0.0      29.0 cpu2/rf/n1434            
    0:05:17  613785.7      0.00       0.0      28.9 cpu2/rf/n1702            
    0:05:17  613982.8      0.00       0.0      28.8 cpu2/rf/n2030            
    0:05:18  614179.9      0.00       0.0      28.7 cpu3/rf/n393             
    0:05:18  614377.0      0.00       0.0      28.6 cpu3/rf/n720             
    0:05:18  614574.2      0.00       0.0      28.5 cpu3/rf/n928             
    0:05:18  614771.3      0.00       0.0      28.5 cpu3/rf/n1310            
    0:05:18  614968.4      0.00       0.0      28.4 cpu3/rf/n1633            
    0:05:18  615165.5      0.00       0.0      28.3 cpu3/rf/n1902            
    0:05:18  615362.6      0.00       0.0      28.2 cpu0/ALU/n478            
    0:05:18  615559.7      0.00       0.0      28.1 cpu0/ALU/n761            
    0:05:18  615756.8      0.00       0.0      28.0 cpu1/ALU/n745            
    0:05:19  615953.9      0.00       0.0      28.0 cpu2/ALU/n698            
    0:05:19  616151.0      0.00       0.0      27.9 cpu3/ALU/n423            
    0:05:19  616348.1      0.00       0.0      27.8 cpu3/ALU/n755            
    0:05:19  616545.2      0.00       0.0      27.7 nic1/n126                
    0:05:19  616742.3      0.00       0.0      27.6 cpu0/n324                
    0:05:19  616939.4      0.00       0.0      27.5 cpu0/n377                
    0:05:19  617136.5      0.00       0.0      27.4 cpu0/n463                
    0:05:19  617333.6      0.00       0.0      27.4 cpu0/n626                
    0:05:20  617530.7      0.00       0.0      27.3 cpu0/n794                
    0:05:20  617727.8      0.00       0.0      27.2 cpu1/n318                
    0:05:20  617925.0      0.00       0.0      27.1 cpu1/n371                
    0:05:20  618122.1      0.00       0.0      27.0 cpu1/n449                
    0:05:20  618319.2      0.00       0.0      26.9 cpu1/n602                
    0:05:20  618516.3      0.00       0.0      26.9 cpu1/n770                
    0:05:21  618713.4      0.00       0.0      26.8 cpu1/n1007               
    0:05:21  618910.5      0.00       0.0      26.7 cpu2/n362                
    0:05:21  619107.6      0.00       0.0      26.6 cpu2/n437                
    0:05:21  619304.7      0.00       0.0      26.5 cpu2/n578                
    0:05:21  619501.8      0.00       0.0      26.4 cpu2/n746                
    0:05:22  619698.9      0.00       0.0      26.3 cpu2/n995                
    0:05:22  619896.0      0.00       0.0      26.3 cpu3/n355                
    0:05:22  620093.1      0.00       0.0      26.2 cpu3/n423                
    0:05:22  620290.2      0.00       0.0      26.1 cpu3/n552                
    0:05:22  620487.3      0.00       0.0      26.0 cpu3/n722                
    0:05:22  620684.4      0.00       0.0      25.9 cpu3/n977                
    0:05:23  620847.8      0.00       0.0      25.9 cpu0/ALU/U4/net84600     
    0:05:23  620992.3      0.00       0.0      25.9 cpu0/ALU/U4/net84880     
    0:05:23  621136.8      0.00       0.0      25.9 cpu1/ALU/U4/net27004     
    0:05:23  621281.4      0.00       0.0      25.8 cpu1/ALU/U4/net27284     
    0:05:23  621425.9      0.00       0.0      25.8 cpu1/ALU/U4/net27564     
    0:05:23  621570.5      0.00       0.0      25.8 cpu2/ALU/U4/net27194     
    0:05:23  621715.0      0.00       0.0      25.8 cpu2/ALU/U4/net27474     
    0:05:23  621859.6      0.00       0.0      25.8 cpu3/ALU/U4/net27104     
    0:05:23  622004.1      0.00       0.0      25.8 cpu3/ALU/U4/net27384     
    0:05:24  622148.7      0.00       0.0      25.8 cpu0/ALU/sqrt/genblk1[56].sqrt_b/net177176
    0:05:24  622293.2      0.00       0.0      25.8 cpu0/ALU/sqrt/genblk1[40].sqrt_b/net177658
    0:05:24  622437.7      0.00       0.0      25.7 cpu0/ALU/sqrt/genblk1[16].sqrt_b/net178420
    0:05:24  622582.3      0.00       0.0      25.7 cpu0/ALU/sqrt/genblk1[0].sqrt_b/net178890
    0:05:24  622726.8      0.00       0.0      25.7 cpu1/ALU/sqrt/genblk1[48].sqrt_b/net158694
    0:05:24  622871.4      0.00       0.0      25.7 cpu1/ALU/sqrt/genblk1[24].sqrt_b/net159456
    0:05:24  623015.9      0.00       0.0      25.7 cpu1/ALU/sqrt/genblk1[8].sqrt_b/net159927
    0:05:24  623160.5      0.00       0.0      25.7 cpu2/ALU/sqrt/genblk1[56].sqrt_b/net139730
    0:05:24  623305.0      0.00       0.0      25.7 cpu2/ALU/sqrt/genblk1[32].sqrt_b/net140492
    0:05:24  623449.6      0.00       0.0      25.6 cpu2/ALU/sqrt/genblk1[16].sqrt_b/net140963
    0:05:24  623594.1      0.00       0.0      25.6 cpu2/ALU/sqrt/genblk1[0].sqrt_b/net141444
    0:05:24  623738.6      0.00       0.0      25.6 cpu3/ALU/sqrt/genblk1[40].sqrt_b/net121528
    0:05:24  623883.2      0.00       0.0      25.6 cpu3/ALU/sqrt/genblk1[24].sqrt_b/net121999
    0:05:24  624027.7      0.00       0.0      25.6 cpu3/ALU/sqrt/genblk1[8].sqrt_b/net122481
    0:05:25  624172.3      0.00       0.0      25.6 cpu0/ALU/sqrt/sqrt_dw/net180295
    0:05:25  624316.8      0.00       0.0      25.6 cpu2/ALU/sqrt/sqrt_dw/net142877
    0:05:25  624461.4      0.00       0.0      25.6 ring/n0/cwo/n141         
    0:05:25  624605.9      0.00       0.0      25.5 ring/n0/cwo/n170         
    0:05:25  624750.5      0.00       0.0      25.5 ring/n0/cwo/n209         
    0:05:25  624895.0      0.00       0.0      25.5 ring/n0/cwo/n238         
    0:05:25  625039.5      0.00       0.0      25.5 ring/n0/ccwo/n143        
    0:05:25  625184.1      0.00       0.0      25.5 ring/n0/ccwo/n173        
    0:05:25  625328.6      0.00       0.0      25.5 ring/n0/ccwo/n211        
    0:05:25  625473.2      0.00       0.0      25.5 ring/n0/ccwo/n241        
    0:05:25  625617.7      0.00       0.0      25.5 ring/n0/peo/n145         
    0:05:25  625762.3      0.00       0.0      25.4 ring/n0/peo/n176         
    0:05:26  625906.8      0.00       0.0      25.4 ring/n0/peo/n214         
    0:05:26  626051.4      0.00       0.0      25.4 ring/n0/peo/n244         
    0:05:26  626195.9      0.00       0.0      25.4 ring/n1/cwo/n148         
    0:05:26  626340.4      0.00       0.0      25.4 ring/n1/cwo/n177         
    0:05:26  626485.0      0.00       0.0      25.4 ring/n1/cwo/n212         
    0:05:26  626629.5      0.00       0.0      25.4 ring/n1/cwo/n241         
    0:05:26  626774.1      0.00       0.0      25.3 ring/n1/ccwo/n142        
    0:05:26  626918.6      0.00       0.0      25.3 ring/n1/ccwo/n171        
    0:05:26  627063.2      0.00       0.0      25.3 ring/n1/ccwo/n210        
    0:05:26  627207.7      0.00       0.0      25.3 ring/n1/ccwo/n240        
    0:05:26  627352.3      0.00       0.0      25.3 ring/n1/peo/n144         
    0:05:27  627496.8      0.00       0.0      25.3 ring/n1/peo/n174         
    0:05:27  627641.3      0.00       0.0      25.3 ring/n1/peo/n213         
    0:05:27  627785.9      0.00       0.0      25.3 ring/n1/peo/n243         
    0:05:27  627930.4      0.00       0.0      25.2 ring/n2/cwo/n148         
    0:05:27  628075.0      0.00       0.0      25.2 ring/n2/cwo/n177         
    0:05:27  628219.5      0.00       0.0      25.2 ring/n2/cwo/n212         
    0:05:27  628364.1      0.00       0.0      25.2 ring/n2/cwo/n241         
    0:05:27  628508.6      0.00       0.0      25.2 ring/n2/ccwo/n142        
    0:05:27  628653.2      0.00       0.0      25.2 ring/n2/ccwo/n171        
    0:05:27  628797.7      0.00       0.0      25.2 ring/n2/ccwo/n210        
    0:05:27  628942.2      0.00       0.0      25.1 ring/n2/ccwo/n240        
    0:05:27  629086.8      0.00       0.0      25.1 ring/n2/peo/n144         
    0:05:28  629231.3      0.00       0.0      25.1 ring/n2/peo/n174         
    0:05:28  629375.9      0.00       0.0      25.1 ring/n2/peo/n213         
    0:05:28  629520.4      0.00       0.0      25.1 ring/n2/peo/n243         
    0:05:28  629665.0      0.00       0.0      25.1 ring/n3/cwo/n148         
    0:05:28  629809.5      0.00       0.0      25.1 ring/n3/cwo/n177         
    0:05:28  629954.0      0.00       0.0      25.1 ring/n3/cwo/n212         
    0:05:28  630098.6      0.00       0.0      25.0 ring/n3/cwo/n241         
    0:05:28  630243.1      0.00       0.0      25.0 ring/n3/ccwo/n142        
    0:05:28  630387.7      0.00       0.0      25.0 ring/n3/ccwo/n171        
    0:05:28  630532.2      0.00       0.0      25.0 ring/n3/ccwo/n210        
    0:05:28  630676.8      0.00       0.0      25.0 ring/n3/ccwo/n240        
    0:05:29  630821.3      0.00       0.0      25.0 ring/n3/peo/n144         
    0:05:29  630965.9      0.00       0.0      25.0 ring/n3/peo/n174         
    0:05:29  631110.4      0.00       0.0      25.0 ring/n3/peo/n213         
    0:05:29  631254.9      0.00       0.0      24.9 ring/n3/peo/n243         
    0:05:29  631414.0      0.00       0.0      24.9 cpu0/ALU/sqrt/n67        
    0:05:29  631572.7      0.00       0.0      24.8 cpu0/n576                
    0:05:29  631755.7      0.00       0.0      24.8 cpu0/n732                
    0:05:30  631938.7      0.00       0.0      24.7 cpu1/n632                
    0:05:30  632121.7      0.00       0.0      24.6 cpu1/n788                
    0:05:30  632304.8      0.00       0.0      24.5 cpu2/n688                
    0:05:30  632487.8      0.00       0.0      24.5 cpu3/n588                
    0:05:30  632670.8      0.00       0.0      24.4 cpu3/n744                
    0:05:31  632828.5      0.00       0.0      24.4 cpu2/HU/n147             
    0:05:31  632967.9      0.00       0.0      24.4 cpu0/ALU/mult/n98        
    0:05:31  633107.3      0.00       0.0      24.3 cpu0/ALU/mult/n216       
    0:05:31  633246.7      0.00       0.0      24.3 cpu1/ALU/mult/n112       
    0:05:31  633386.0      0.00       0.0      24.3 cpu1/ALU/mult/n230       
    0:05:31  633525.4      0.00       0.0      24.3 cpu2/ALU/mult/n184       
    0:05:31  633664.8      0.00       0.0      24.3 cpu3/ALU/mult/n78        
    0:05:31  633804.2      0.00       0.0      24.3 cpu3/ALU/mult/n196       
    0:05:31  633943.6      0.00       0.0      24.3 cpu2/ALU/sqrt/n97        
    0:05:31  634083.0      0.00       0.0      24.3 cpu0/ALU/oe_sel/n58      
    0:05:31  634222.3      0.00       0.0      24.3 cpu0/ALU/oe_sel/n112     
    0:05:31  634361.7      0.00       0.0      24.3 cpu1/ALU/oe_sel/n36      
    0:05:32  634501.1      0.00       0.0      24.3 cpu1/ALU/oe_sel/n92      
    0:05:32  634640.5      0.00       0.0      24.2 cpu2/ALU/oe_sel/n12      
    0:05:32  634779.9      0.00       0.0      24.2 cpu2/ALU/oe_sel/n72      
    0:05:32  634919.2      0.00       0.0      24.2 cpu2/ALU/oe_sel/n126     
    0:05:32  635058.6      0.00       0.0      24.2 cpu3/ALU/oe_sel/n52      
    0:05:32  635198.0      0.00       0.0      24.2 cpu3/ALU/oe_sel/n106     
    0:05:32  635337.4      0.00       0.0      24.2 cpu0/ALU/shift/n160      
    0:05:32  635476.8      0.00       0.0      24.2 cpu1/ALU/shift/n165      
    0:05:32  635616.2      0.00       0.0      24.2 cpu2/ALU/shift/n175      
    0:05:32  635755.5      0.00       0.0      24.2 cpu3/ALU/shift/n180      
    0:05:32  635894.9      0.00       0.0      24.2 cpu0/ALU/div/n85         
    0:05:32  636034.3      0.00       0.0      24.2 cpu0/ALU/div/n220        
    0:05:32  636173.7      0.00       0.0      24.1 cpu1/ALU/div/n30         
    0:05:33  636313.1      0.00       0.0      24.1 cpu1/ALU/div/n165        
    0:05:33  636452.4      0.00       0.0      24.1 cpu1/ALU/div/n300        
    0:05:33  636591.8      0.00       0.0      24.1 cpu2/ALU/div/n110        
    0:05:33  636731.2      0.00       0.0      24.1 cpu2/ALU/div/n245        
    0:05:33  636870.6      0.00       0.0      24.1 cpu3/ALU/div/n55         
    0:05:33  637010.0      0.00       0.0      24.1 cpu3/ALU/div/n190        
    0:05:33  637149.4      0.00       0.0      24.1 cpu3/ALU/div/n325        
    0:05:33  637288.7      0.00       0.0      24.1 cpu0/rf/C4304/net61354   
    0:05:33  637428.1      0.00       0.0      24.1 cpu0/rf/C4304/net62488   
    0:05:33  637567.5      0.00       0.0      24.1 cpu1/rf/C4304/net60934   
    0:05:33  637706.9      0.00       0.0      24.1 cpu1/rf/C4304/net62068   
    0:05:33  637846.3      0.00       0.0      24.0 cpu2/rf/C4304/net60514   
    0:05:33  637985.6      0.00       0.0      24.0 cpu2/rf/C4304/net61648   
    0:05:34  638125.0      0.00       0.0      24.0 cpu2/rf/C4304/net62782   
    0:05:34  638264.4      0.00       0.0      24.0 cpu3/rf/C4304/net61228   
    0:05:34  638403.8      0.00       0.0      24.0 cpu3/rf/C4304/net62362   
    0:05:34  638554.9      0.00       0.0      24.0 cpu0/ALU/n1187           
    0:05:34  638771.7      0.00       0.0      23.9 cpu1/ALU/n1197           
    0:05:34  638988.5      0.00       0.0      23.8 cpu2/ALU/n1207           
    0:05:34  639201.6      0.00       0.0      23.7 nic1/N190                
    0:05:34  639242.0      0.00       0.0      23.7 cpu0/ALU/mult/n229       
    0:05:34  639425.0      0.00       0.0      23.6 cpu1/ALU/mult/n213       
    0:05:35  639608.0      0.00       0.0      23.6 cpu2/ALU/mult/n181       
    0:05:35  639791.0      0.00       0.0      23.5 cpu3/ALU/mult/n105       
    0:05:39  639877.4      0.00       0.0      23.5 cpu0/HU/n129             
    0:05:39  639937.5      0.00       0.0      23.4 cpu2/HU/net376067        
    0:05:39  640013.0      0.00       0.0      23.3 cpu0/ALU/rotate/rotate_out[56]
    0:05:39  640111.6      0.00       0.0      23.2 cpu0/ALU/rotate/rotate_out[18]
    0:05:40  640210.1      0.00       0.0      23.2 cpu1/ALU/rotate/rotate_out[38]
    0:05:40  640308.7      0.00       0.0      23.1 cpu2/ALU/rotate/rotate_out[58]
    0:05:40  640407.2      0.00       0.0      23.0 cpu2/ALU/rotate/rotate_out[1]
    0:05:40  640505.8      0.00       0.0      22.9 cpu3/ALU/rotate/rotate_out[3]
    0:05:40  640599.7      0.00       0.0      22.8 cpu2/rf/C4305/net55580   
    0:05:40  640690.2      0.00       0.0      22.8 cpu0/ALU/n959            
    0:05:40  640775.6      0.00       0.0      22.7 cpu0/ALU/net371643       
    0:05:41  640834.8      0.00       0.0      22.6 cpu0/ALU/net372000       
    0:05:41  640893.9      0.00       0.0      22.6 cpu0/ALU/net372357       
    0:05:41  640958.2      0.00       0.0      22.5 cpu1/ALU/n875            
    0:05:41  641056.7      0.00       0.0      22.4 cpu1/ALU/n1001           
    0:05:41  641129.0      0.00       0.0      22.4 cpu1/ALU/net372862       
    0:05:41  641188.2      0.00       0.0      22.3 cpu1/ALU/net373219       
    0:05:42  641247.3      0.00       0.0      22.2 cpu1/ALU/net373576       
    0:05:42  641324.7      0.00       0.0      22.2 cpu2/ALU/n917            
    0:05:42  641423.3      0.00       0.0      22.1 cpu2/ALU/n1043           
    0:05:42  641482.4      0.00       0.0      22.0 cpu2/ALU/net374081       
    0:05:42  641541.5      0.00       0.0      22.0 cpu2/ALU/net374438       
    0:05:43  641600.7      0.00       0.0      21.9 cpu2/ALU/net374795       
    0:05:43  641691.2      0.00       0.0      21.8 cpu3/ALU/n959            
    0:05:43  641776.7      0.00       0.0      21.7 cpu3/ALU/net374943       
    0:05:43  641835.8      0.00       0.0      21.7 cpu3/ALU/net375300       
    0:05:43  641894.9      0.00       0.0      21.6 cpu3/ALU/net375657       
    0:08:59  641946.1      0.00       0.0      21.6                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:08:59  641946.1      0.00       0.0      21.6                          
    0:09:00  641946.1      0.00       0.0      21.6                          
    0:09:12  613693.7      0.00       0.0      21.6                          
    0:09:17  603968.0      0.00       0.0      21.6                          
    0:09:21  598649.9      0.00       0.0      21.6                          
    0:09:25  596546.5      0.00       0.0      21.6                          
    0:09:29  595175.6      0.00       0.0      21.6                          
    0:09:32  594138.0      0.00       0.0      21.6                          
    0:09:36  593315.8      0.00       0.0      21.6                          
    0:09:39  592569.6      0.00       0.0      21.6                          
    0:09:41  591967.0      0.00       0.0      21.6                          
    0:09:44  591432.0      0.00       0.0      21.6                          
    0:09:46  590888.6      0.00       0.0      21.6                          
    0:09:49  590411.3      0.00       0.0      21.6                          
    0:09:51  590093.1      0.00       0.0      21.6                          
    0:09:53  589863.6      0.00       0.0      21.6                          
    0:09:55  589675.0      0.00       0.0      21.6                          
    0:09:57  589500.4      0.00       0.0      21.6                          
    0:09:57  589500.4      0.00       0.0      21.6                          
    0:09:58  589500.4      0.00       0.0      21.6                          
    0:10:01  588479.2      0.00       0.0      21.6                          
    0:10:01  588479.2      0.00       0.0      21.6                          
    0:10:01  588479.2      0.00       0.0      21.6                          
    0:10:01  588479.2      0.00       0.0      21.6                          
    0:10:01  588479.2      0.00       0.0      21.6                          
    0:10:01  588479.2      0.00       0.0      21.6                          
    0:10:03  588479.2      0.00       0.0      21.6                          
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cardinal_cmp' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'cpu0/ALU/div/div_dw/U_COUNT/clk': 21208 load(s), 1 driver(s)
1
# For better synthesis result, use "compile_ultra" command.
# compile_ultra is doing automatic ungrouping during optimization,
# therefore sometimes it's hard to figure out the critical path 
# from the synthesized netlist.
# So, use "compile" command for now.
# Writing the synthesis result into Synopsys db format.
# You can read the saved db file into DesignCompiler later using
# "read_db" command for further analysis (timing, area...).
#write -xg_force_db -format db -hierarchy -out db/$design_name.db ;
# Generating timing and are report of the synthezied design.
report_timing > report/$design_name.timing ;
report_area > report/$design_name.area ;
report_power > report/$design_name.power;
# Writing synthesized gate-level verilog netlist.
# This verilog netlist will be used for post-synthesis gate-level simulation.
change_names -rules verilog -hierarchy ;
Warning: In the design cardinal_ring, net 'pedo_0[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'mem_addr[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'mem_addr[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[32]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[33]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[34]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[35]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[36]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[37]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[38]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[39]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[40]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[41]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[42]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[43]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[44]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[45]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[46]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[47]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[48]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[49]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[50]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[51]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[52]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[53]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[54]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[55]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[56]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[57]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[58]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[59]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[60]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[61]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[62]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3, net 'st_data[63]' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design cardinal_processor_2, net 'mem_addr[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'mem_addr[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[32]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[33]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[34]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[35]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[36]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[37]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[38]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[39]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[40]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[41]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[42]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[43]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[44]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[45]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[46]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[47]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[48]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[49]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[50]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[51]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[52]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[53]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[54]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[55]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[56]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[57]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[58]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[59]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[60]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[61]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[62]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2, net 'st_data[63]' is connecting multiple ports. (UCN-1)
Warning: In the design adder_clk_3, net 'out_v' is connecting multiple ports. (UCN-1)
Warning: In the design divider_3, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design divider_3, net '*Logic1*' is connecting multiple ports. (UCN-1)
Warning: In the design rooter_3, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design rooter_3, net 'op_delay[1]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'tr_0_55' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'tr_0_54' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'tr_0_53' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'tr_0_52' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'tr_0_51' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'tr_0_50' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'tr_0_49' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'tr_0_48' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[23]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[22]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[21]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[20]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[19]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[18]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[17]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[16]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[15]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[14]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[13]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[12]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[11]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[10]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[9]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[8]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[7]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[6]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[5]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[4]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[3]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[2]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[1]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opA[0]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[31]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[30]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[29]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[28]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[27]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[26]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[25]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[24]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[23]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[22]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[21]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[20]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[19]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[18]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[17]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'opB[16]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_23' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_22' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_21' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_20' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_19' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_18' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_17' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_16' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_15' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_14' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_13' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_12' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_11' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_10' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_9' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net 'br_0_8' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_3, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'mem_addr[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'mem_addr[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[32]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[33]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[34]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[35]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[36]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[37]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[38]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[39]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[40]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[41]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[42]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[43]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[44]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[45]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[46]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[47]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[48]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[49]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[50]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[51]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[52]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[53]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[54]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[55]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[56]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[57]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[58]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[59]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[60]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[61]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[62]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0, net 'st_data[63]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'mem_addr[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'mem_addr[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[32]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[33]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[34]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[35]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[36]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[37]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[38]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[39]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[40]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[41]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[42]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[43]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[44]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[45]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[46]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[47]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[48]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[49]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[50]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[51]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[52]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[53]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[54]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[55]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[56]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[57]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[58]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[59]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[60]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[61]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[62]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1, net 'st_data[63]' is connecting multiple ports. (UCN-1)
Warning: In the design adder_clk_0, net 'out_v' is connecting multiple ports. (UCN-1)
Warning: In the design adder_clk_1, net 'out_v' is connecting multiple ports. (UCN-1)
Warning: In the design adder_clk_2, net 'out_v' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'tr_0_55' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'tr_0_54' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'tr_0_53' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'tr_0_52' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'tr_0_51' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'tr_0_50' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'tr_0_49' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'tr_0_48' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[23]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[22]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[21]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[20]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[19]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[18]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[17]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[16]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[15]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[14]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[13]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[12]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[11]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[10]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[9]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[8]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[7]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[6]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[5]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[4]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[3]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[2]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[1]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opA[0]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[31]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[30]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[29]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[28]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[27]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[26]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[25]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[24]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[23]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[22]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[21]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[20]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[19]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[18]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[17]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'opB[16]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_23' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_22' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_21' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_20' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_19' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_18' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_17' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_16' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_15' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_14' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_13' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_12' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_11' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_10' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_9' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net 'br_0_8' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_0, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'tr_0_55' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'tr_0_54' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'tr_0_53' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'tr_0_52' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'tr_0_51' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'tr_0_50' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'tr_0_49' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'tr_0_48' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[23]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[22]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[21]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[20]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[19]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[18]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[17]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[16]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[15]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[14]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[13]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[12]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[11]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[10]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[9]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[8]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[7]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[6]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[5]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[4]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[3]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[2]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[1]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opA[0]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[31]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[30]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[29]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[28]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[27]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[26]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[25]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[24]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[23]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[22]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[21]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[20]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[19]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[18]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[17]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'opB[16]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_23' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_22' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_21' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_20' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_19' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_18' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_17' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_16' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_15' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_14' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_13' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_12' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_11' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_10' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_9' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net 'br_0_8' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_1, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'tr_0_55' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'tr_0_54' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'tr_0_53' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'tr_0_52' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'tr_0_51' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'tr_0_50' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'tr_0_49' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'tr_0_48' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[23]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[22]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[21]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[20]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[19]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[18]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[17]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[16]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[15]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[14]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[13]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[12]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[11]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[10]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[9]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[8]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[7]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[6]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[5]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[4]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[3]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[2]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[1]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opA[0]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[31]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[30]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[29]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[28]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[27]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[26]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[25]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[24]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[23]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[22]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[21]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[20]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[19]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[18]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[17]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'opB[16]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_23' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_22' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_21' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_20' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_19' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_18' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_17' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_16' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_15' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_14' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_13' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_12' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_11' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_10' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_9' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net 'br_0_8' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen_2, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design divider_0, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design divider_0, net '*Logic1*' is connecting multiple ports. (UCN-1)
Warning: In the design divider_1, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design divider_1, net '*Logic1*' is connecting multiple ports. (UCN-1)
Warning: In the design divider_2, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design divider_2, net '*Logic1*' is connecting multiple ports. (UCN-1)
Warning: In the design rooter_0, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design rooter_0, net 'op_delay[1]' is connecting multiple ports. (UCN-1)
Warning: In the design rooter_1, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design rooter_1, net 'op_delay[1]' is connecting multiple ports. (UCN-1)
Warning: In the design rooter_2, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design rooter_2, net 'op_delay[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0_DW01_add_0, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_0_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1_DW01_add_0, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_1_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2_DW01_add_0, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_2_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3_DW01_add_0, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_processor_3_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
1
write -format verilog -hierarchy -out netlist/${design_name}_syn.v ;
Writing verilog file '/home/viterbi/01/kyletsen/EE577b/Project/cmp/netlist/cardinal_cmp_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Writing Standard Delay Format (SDF) back-annotation file.
# This delay information can be used for post-synthesis simulation.
write_sdf netlist/${design_name}_syn.sdf;
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/viterbi/01/kyletsen/EE577b/Project/cmp/netlist/cardinal_cmp_syn.sdf'. (WT-3)
1
write_sdc netlist/${design_name}_syn.sdc
1
#Design Ware
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_seq.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_seq.v
Presto compilation completed successfully.
1
elaborate DW_div_seq
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW_div_seq'.
1
1
dc_shell> exit

Thank you...

