Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:29:41 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_srg/fir_srg_ED97_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 Delay1No_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.894ns (27.542%)  route 2.352ns (72.458%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 6.374 - 4.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.921ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.836ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=1440, routed)        1.964     2.915    Delay1No_instance/clk_IBUF_BUFG
    SLICE_X124Y344       FDCE                                         r  Delay1No_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y344       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.993 r  Delay1No_instance/Y_reg[24]/Q
                         net (fo=8, routed)           0.337     3.330    Delay1No_instance/excRt_d3_reg[1]__0[24]
    SLICE_X126Y341       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.478 r  Delay1No_instance/geqOp_carry__0_i_12__0/O
                         net (fo=1, routed)           0.014     3.492    Add_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X126Y341       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.648 r  Add_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.674    Add_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y342       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.726 r  Add_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.492     4.218    Delay1No_instance/CO[0]
    SLICE_X129Y341       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     4.357 r  Delay1No_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.130     4.487    Delay1No_instance/Add_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X129Y340       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.577 r  Delay1No_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.143     4.720    Delay1No_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X129Y340       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     4.771 r  Delay1No_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.482     5.253    Delay1No1_instance/shiftVal__5[0]
    SLICE_X126Y337       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     5.343 r  Delay1No1_instance/shiftedFracY_d1[8]_i_2__0/O
                         net (fo=4, routed)           0.276     5.619    Delay1No1_instance/level2__0[9]
    SLICE_X128Y337       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.709 r  Delay1No1_instance/shiftedFracY_d1[4]_i_1__0/O
                         net (fo=2, routed)           0.452     6.161    Add_impl_instance/FPAddSubOp_instance/level4__0[4]
    SLICE_X126Y336       FDRE                                         r  Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=1440, routed)        1.714     6.374    Add_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y336       FDRE                                         r  Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/C
                         clock pessimism              0.426     6.800    
                         clock uncertainty           -0.035     6.764    
    SLICE_X126Y336       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.789    Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.789    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  0.629    




