/*****************************************************************************

File Name  : reg.h

Description: Register Address Description header

COPYRIGHT (C) 2003 STMicroelectronics

*****************************************************************************/

/* Define to prevent recursive inclusion */

#ifndef __REG_H
#define __REG_H

/* Includes ------------------------------------------------------------ */

/* Exported Types ------------------------------------------------------ */

/* Exported Constants -------------------------------------------------- */

/* Exported Variables -------------------------------------------------- */

/* Exported Macros ----------------------------------------------------- */

  #define BASEADDR	0x19163000
  #define BASEADDR_EMI	0x1A100000
  #define BASEADDR_INTERCONNECT_REG_LE 0x19150000 
  
  #define STI5528_CKG_MD_STATUS           (BASEADDR+0x00)
  #define STI5528_CKG_PLL1_CTRL           (BASEADDR+0x04)
  #define STI5528_CKG_PLL1_CTRL2          (BASEADDR+0x08)
  #define STI5528_CKG_PLL1_CLK1_CTRL      (BASEADDR+0x0c)
  #define STI5528_CKG_PLL1_CLK2_CTRL      (BASEADDR+0x10)
  #define STI5528_CKG_PLL1_CLK3_CTRL      (BASEADDR+0x14)
  #define STI5528_CKG_PLL1_CLK4_CTRL      (BASEADDR+0x18)
  #define STI5528_CKG_PLL1_CLK5_CTRL      (BASEADDR+0x1c)
  #define STI5528_CKG_PLL1_CLK6_CTRL      (BASEADDR+0x20)
  #define STI5528_CKG_CPG_BYPASS          (BASEADDR+0x24)
  #define STI5528_CKG_QSYNTH1_CTRL        (BASEADDR+0x30)
  #define STI5528_CKG_QSYNTH1_CLK1_CTRL   (BASEADDR+0x34)
  #define STI5528_CKG_QSYNTH1_CLK2_CTRL   (BASEADDR+0x38)
  #define STI5528_IRDA_CLK_CTRL           (BASEADDR+0x3C)
  #define STI5528_CKG_PLL2_CTRL           (BASEADDR+0x40)
  #define STI5528_CKG_QSYNTH2_CTRL        (BASEADDR+0x50)
  #define STI5528_CKG_QSYNTH2_CLK1_CTRL   (BASEADDR+0x54)
  #define STI5528_CKG_QSYNTH2_CLK2_CTRL   (BASEADDR+0x58)
  #define STI5528_CKG_QSYNTH2_CLK3_CTRL   (BASEADDR+0x5c)
  #define STI5528_CKG_QSYNTH2_CLK4_CTRL   (BASEADDR+0x60)
  #define STI5528_CKG_ST20_CLK_CTRL       (BASEADDR+0x70)
  #define STI5528_CKG_ST20_TICK_CTRL      (BASEADDR+0x74)
  #define STI5528_CKG_AUDBIT_CLK_CTRL     (BASEADDR+0x78)
  #define STI5528_CKG_LP_CLK_CTRL         (BASEADDR+0x7c)
  #define STI5528_CKG_AUD_CLK_REF_CTRL    (BASEADDR+0x80)
  #define STI5528_CKG_PIX_CLK_CTRL        (BASEADDR+0x84)
  #define STI5528_CKG_DVP_CLK_CTRL        (BASEADDR+0x88)
  #define STI5528_CKG_PWM_CLK_CTRL        (BASEADDR+0x8c)
  #define STI5528_CKG_LOCK                (BASEADDR+0x90)
  #define STI5528_CKG_CKOUT_CTRL          (BASEADDR+0xa0)
  #define STI5528_CKG_STB_REQ             (BASEADDR+0xb0)
  #define STI5528_CKG_STB_ACK             (BASEADDR+0xb4)

  #define STI5528_EMI_VCR             (BASEADDR_EMI+0x000)
  #define STI5528_EMI_STATUS_CFG      (BASEADDR_EMI+0x010)
  #define STI5528_EMI_STATUS_LOCK     (BASEADDR_EMI+0x018)
  #define STI5528_EMI_LOCK            (BASEADDR_EMI+0x020)
  #define STI5528_EMI_GEN_CFG         (BASEADDR_EMI+0x028)
  #define STI5528_EMI_SDRAM_NOP_GEN   (BASEADDR_EMI+0x030)
  #define STI5528_EMI_SDRAM_MODE_REG  (BASEADDR_EMI+0x038)
  #define STI5528_EMI_SDRAM_INIT      (BASEADDR_EMI+0x040)
  #define STI5528_EMI_REFRESH_INT     (BASEADDR_EMI+0x048)
  #define STI5528_EMI_FLASH_CLK_SEL   (BASEADDR_EMI+0x050)
  #define STI5528_EMI_SDRAM_CLK_SEL   (BASEADDR_EMI+0x058)
  #define STI5528_EMI_MPX_CLK_SEL     (BASEADDR_EMI+0x060)
  #define STI5528_EMI_CLK_ENABLE      (BASEADDR_EMI+0x068)

/* EMI Bank Registers */
  #define STI5528_EMI_DEFINE_BANK0    (BASEADDR_EMI+0x080)
  #define STI5528_EMI_DEFINE_BANK1    (BASEADDR_EMI+0x088)
  #define STI5528_EMI_DEFINE_BANK2    (BASEADDR_EMI+0x090)
  #define STI5528_EMI_DEFINE_BANK3    (BASEADDR_EMI+0x098)
  #define STI5528_EMI_DEFINE_BANK4    (BASEADDR_EMI+0x0A0)
  #define STI5528_EMI_DEFINE_BANK5    (BASEADDR_EMI+0x0A8)

  #define STI5528_EMI_BANK0_DATA0     (BASEADDR_EMI+0x100)
  #define STI5528_EMI_BANK0_DATA1     (BASEADDR_EMI+0x108)
  #define STI5528_EMI_BANK0_DATA2     (BASEADDR_EMI+0x110)
  #define STI5528_EMI_BANK0_DATA3     (BASEADDR_EMI+0x118)

  #define STI5528_EMI_BANK1_DATA0     (BASEADDR_EMI+0x140)
  #define STI5528_EMI_BANK1_DATA1     (BASEADDR_EMI+0x148)
  #define STI5528_EMI_BANK1_DATA2     (BASEADDR_EMI+0x150)
  #define STI5528_EMI_BANK1_DATA3     (BASEADDR_EMI+0x158)

  #define STI5528_EMI_BANK2_DATA0     (BASEADDR_EMI+0x180)
  #define STI5528_EMI_BANK2_DATA1     (BASEADDR_EMI+0x188)
  #define STI5528_EMI_BANK2_DATA2     (BASEADDR_EMI+0x190)
  #define STI5528_EMI_BANK2_DATA3     (BASEADDR_EMI+0x198)

  #define STI5528_EMI_BANK3_DATA0     (BASEADDR_EMI+0x1C0)
  #define STI5528_EMI_BANK3_DATA1     (BASEADDR_EMI+0x1C8)
  #define STI5528_EMI_BANK3_DATA2     (BASEADDR_EMI+0x1D0)
  #define STI5528_EMI_BANK3_DATA3     (BASEADDR_EMI+0x1D8)

  #define STI5528_EMI_BANK4_DATA0     (BASEADDR_EMI+0x200)
  #define STI5528_EMI_BANK4_DATA1     (BASEADDR_EMI+0x208)
  #define STI5528_EMI_BANK4_DATA2     (BASEADDR_EMI+0x210)
  #define STI5528_EMI_BANK4_DATA3     (BASEADDR_EMI+0x218)

  #define STI5528_EMI_BANK5_DATA0     (BASEADDR_EMI+0x240)
  #define STI5528_EMI_BANK5_DATA1     (BASEADDR_EMI+0x248)
  #define STI5528_EMI_BANK5_DATA2     (BASEADDR_EMI+0x250)
  #define STI5528_EMI_BANK5_DATA3     (BASEADDR_EMI+0x258)

  #define STI5528_EMI_BANK0_BASE      (BASEADDR_EMI+0x800)
  #define STI5528_EMI_BANK1_BASE      (BASEADDR_EMI+0x810)
  #define STI5528_EMI_BANK2_BASE      (BASEADDR_EMI+0x820)
  #define STI5528_EMI_BANK3_BASE      (BASEADDR_EMI+0x830)
  #define STI5528_EMI_BANK4_BASE      (BASEADDR_EMI+0x840)
  #define STI5528_EMI_BANK5_BASE      (BASEADDR_EMI+0x850)
  #define STI5528_EMI_BANK_ENABLE     (BASEADDR_EMI+0x860)
  
  #define STI5528_GDP0_DISP_PRIORITY                (BASEADDR_INTERCONNECT_REG_LE+0x00000000)
  #define STI5528_GDP0_LL_PRIORITY                  (BASEADDR_INTERCONNECT_REG_LE+0x00000004)
  #define STI5528_GDP1_DISP_PRIORITY                (BASEADDR_INTERCONNECT_REG_LE+0x00000008)
  #define STI5528_GDP1_LL_PRIORITY                  (BASEADDR_INTERCONNECT_REG_LE+0x0000000C)
  #define STI5528_GDP2_DISP_PRIORITY                (BASEADDR_INTERCONNECT_REG_LE+0x00000010)
  #define STI5528_GDP2_LL_PRIORITY                  (BASEADDR_INTERCONNECT_REG_LE+0x00000014)
  #define STI5528_GDP3_DISP_PRIORITY                (BASEADDR_INTERCONNECT_REG_LE+0x00000018)
  #define STI5528_GDP3_LL_PRIORITY                  (BASEADDR_INTERCONNECT_REG_LE+0x0000001C) 
  #define STI5528_N04_TARGET1_EMI_PRIORITY          (BASEADDR_INTERCONNECT_REG_LE+0x00000110)
  #define STI5528_N04_TARGET2_LMI_PRIORITY          (BASEADDR_INTERCONNECT_REG_LE+0x00000114)
  #define STI5528_DISP0_IC_LUMA_PRIORITY            (BASEADDR_INTERCONNECT_REG_LE+0x00000100)
  #define STI5528_DISP0_IC_CHROMA_PRIORITY          (BASEADDR_INTERCONNECT_REG_LE+0x00000104)
  #define STI5528_DISP1_IC_LUMA_PRIORITY            (BASEADDR_INTERCONNECT_REG_LE+0x00000108)
  #define STI5528_DISP1_IC_CHROMA_PRIORITY          (BASEADDR_INTERCONNECT_REG_LE+0x0000010C)
  #define STI5528_DVP_IC_PIX_PRIORITY               (BASEADDR_INTERCONNECT_REG_LE+0x00000110)
  #define STI5528_DVP_IC_ANC_PRIORITY               (BASEADDR_INTERCONNECT_REG_LE+0x00000114)
  #define STI5528_N05_TARGET1_EMI_PRIORITY          (BASEADDR_INTERCONNECT_REG_LE+0x00000160)
  #define STI5528_N05_TARGET2_LMI_PRIORITY          (BASEADDR_INTERCONNECT_REG_LE+0x00000164)
  #define STI5528_ALP_DISP_PRIORITY                 (BASEADDR_INTERCONNECT_REG_LE+0x00000200)
  #define STI5528_ALP_LL_PRIORITY                   (BASEADDR_INTERCONNECT_REG_LE+0x00000204)
  #define STI5528_CUR_PRIORITY                      (BASEADDR_INTERCONNECT_REG_LE+0x00000208)
  #define STI5528_AUD_IC_RMEM_PRIORITY              (BASEADDR_INTERCONNECT_REG_LE+0x00000300)
  #define STI5528_AUD_IC_PMEM_PRIORITY              (BASEADDR_INTERCONNECT_REG_LE+0x00000304)
  #define STI5528_VID_IC_CD_PRIORITY                (BASEADDR_INTERCONNECT_REG_LE+0x00000308)
  #define STI5528_VID_IC_VD_PRIORITY                (BASEADDR_INTERCONNECT_REG_LE+0x0000030C)
  #define STI5528_N04_EMI_PRIORITY                  (BASEADDR_INTERCONNECT_REG_LE+0x00000400)
  #define STI5528_N04_LMI_PRIORITY                  (BASEADDR_INTERCONNECT_REG_LE+0x00000404)
  #define STI5528_N05_EMI_PRIORITY                  (BASEADDR_INTERCONNECT_REG_LE+0x00000408)
  #define STI5528_N05_LMI_PRIORITY                  (BASEADDR_INTERCONNECT_REG_LE+0x0000040C)
  #define STI5528_N06_PRIORITY                      (BASEADDR_INTERCONNECT_REG_LE+0x00000410)
  #define STI5528_N07_PRIORITY                      (BASEADDR_INTERCONNECT_REG_LE+0x00000414)
  #define STI5528_BLT_IC_PRIORITY                   (BASEADDR_INTERCONNECT_REG_LE+0x00000418)
  #define STI5528_N08_TARGET1_EMI_PRIORITY          (BASEADDR_INTERCONNECT_REG_LE+0x00000470)
  #define STI5528_N08_TARGET2_LMI_PRIORITY          (BASEADDR_INTERCONNECT_REG_LE+0x00000474)
  #define STI5528_CPUPLUG_IC_PRIORITY               (BASEADDR_INTERCONNECT_REG_LE+0x00000500)
  #define STI5528_ST20_IC_ID_PRIORITY               (BASEADDR_INTERCONNECT_REG_LE+0x00000504)
  #define STI5528_N02_PRIORITY                      (BASEADDR_INTERCONNECT_REG_LE+0x00000508)
  #define STI5528_N03_PRIORITY                      (BASEADDR_INTERCONNECT_REG_LE+0x0000050C)
  #define STI5528_N08_EMI_PRIORITY                  (BASEADDR_INTERCONNECT_REG_LE+0x00000510)
  #define STI5528_N08_LMI_PRIORITY                  (BASEADDR_INTERCONNECT_REG_LE+0x00000514)
  #define STI5528_N09_PRIORITY                      (BASEADDR_INTERCONNECT_REG_LE+0x00000518)
  #define STI5528_CPUPLUG_IC_LATENCY                (BASEADDR_INTERCONNECT_REG_LE+0x0000051C)
  #define STI5528_ST20_IC_ID_LATENCY                (BASEADDR_INTERCONNECT_REG_LE+0x00000520)
  #define STI5528_N02_LATENCY                       (BASEADDR_INTERCONNECT_REG_LE+0x00000524)
  #define STI5528_N03_LATENCY                       (BASEADDR_INTERCONNECT_REG_LE+0x00000528)
  #define STI5528_N08_EMI_LATENCY                   (BASEADDR_INTERCONNECT_REG_LE+0x0000052C)
  #define STI5528_N08_LMI_LATENCY                   (BASEADDR_INTERCONNECT_REG_LE+0x00000530)
  #define STI5528_N09_LATENCY                       (BASEADDR_INTERCONNECT_REG_LE+0x00000534)
  #define STI5528_N10_TARGET_1_N11_PRIORITY         (BASEADDR_INTERCONNECT_REG_LE+0x00000570)
  #define STI5528_N10_TARGET_2_EMI_PRIORITY         (BASEADDR_INTERCONNECT_REG_LE+0x00000570)
  #define STI5528_N10_TARGET_3_LMI_PRIORITY         (BASEADDR_INTERCONNECT_REG_LE+0x00000570)
  #define STI5528_N10_TARGET_4_N12_PRIORITY         (BASEADDR_INTERCONNECT_REG_LE+0x00000570)
   
/* Exported Functions -------------------------------------------------- */

  
#endif /* __REG_H */

/* EOF --------------------------------------------------------------------- */
