// Seed: 3247550097
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6,
    output wor id_7,
    output tri0 id_8
    , id_15, id_16,
    output tri1 id_9,
    input supply0 id_10,
    output uwire id_11,
    input supply0 id_12,
    output tri1 id_13
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    output supply1 id_3,
    output tri1 id_4,
    output tri id_5,
    output wand id_6,
    input wor id_7,
    output wire id_8,
    input wand id_9,
    output tri0 id_10,
    input wor id_11,
    output supply0 id_12,
    input supply1 id_13
);
  logic id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_11,
      id_13,
      id_9,
      id_2,
      id_7,
      id_4,
      id_4,
      id_12,
      id_9,
      id_10,
      id_7,
      id_12
  );
  assign modCall_1.id_7 = 0;
endmodule
