{
    "MlibObjs": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 63533,
        "archive": "archive.36/_22409_archive_1.a"
    },
    "PrevCompiledModules": {
        "SingleCycleProcTest_v": {
            "keWLg_d": {
                "mod": "SingleCycleProcTest_v",
                "bytes": 55716,
                "out": "keWLg_d.o",
                "mode": 4,
                "archive": "archive.36/_22409_archive_1.a",
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7291,
                "mode": 4,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_maxrss_kb": 63148,
            "ru_utime_sec": 0.100591,
            "ru_stime_sec": 0.072767999999999999,
            "ru_minflt": 14553,
            "ru_majflt": 0,
            "ru_nvcsw": 296,
            "ru_nivcsw": 59
        },
        "nQuads": 2615,
        "totalObjSize": 119249,
        "mop/quad": 3.3453154875717019,
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "nMops": 8748,
        "mopSpeed": 142123.73277878863,
        "ru_self_end": {
            "ru_maxrss_kb": 69928,
            "ru_utime_sec": 0.16214300000000001,
            "ru_stime_sec": 0.099234000000000003,
            "ru_minflt": 17259,
            "ru_majflt": 0,
            "ru_nvcsw": 414,
            "ru_nivcsw": 63
        },
        "ru_childs_end": {
            "ru_maxrss_kb": 21404,
            "ru_utime_sec": 0.001,
            "ru_stime_sec": 0.0080029999999999997,
            "ru_minflt": 590,
            "ru_majflt": 0,
            "ru_nvcsw": 8,
            "ru_nivcsw": 3
        },
        "CodeGen(%)": 37.96155245678198,
        "quadSpeed": 42484.403431245119,
        "outputSizePerQuad": 45.0,
        "Frontend(%)": 62.038447543218027,
        "peak_mem_kb": 267040
    },
    "NameTable": {
        "SingleCycleProcTest_v": [
            "SingleCycleProcTest_v",
            "keWLg",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "SingleCycleProcTest_v",
        "SingleCycleProcTest_v"
    ],
    "CompileStatus": "Successful",
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.22409.json"
    ],
    "Misc": {
        "archive_dir": "archive.36",
        "daidir_abs": "/home/ugrads/c/caleb.greenstreet/Documents/ECEN-350/Lab09/SingleCycleSIM.daidir",
        "cwd": "/home/ugrads/c/caleb.greenstreet/Documents/ECEN-350/Lab09",
        "csrc_abs": "/home/ugrads/c/caleb.greenstreet/Documents/ECEN-350/Lab09/csrc",
        "csrc": "csrc",
        "daidir": "/home/ugrads/c/caleb.greenstreet/Documents/ECEN-350/Lab09/SingleCycleSIM.daidir",
        "default_output_dir": "csrc"
    }
}