// Seed: 1746640196
module module_0 (
    output tri id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input wire id_4,
    input wire id_5,
    input supply0 id_6,
    output wire id_7,
    output tri id_8,
    input tri id_9,
    output tri1 id_10
    , id_16,
    input tri1 id_11,
    input tri id_12,
    input tri0 id_13,
    input uwire id_14
);
  assign id_7 = id_5;
endmodule
macromodule module_1 (
    output tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    input  wand id_3,
    input  tri0 id_4,
    input  wire id_5,
    input  wand id_6,
    input  tri0 id_7,
    input  tri  id_8,
    input  wire id_9,
    input  tri  id_10
);
  assign id_0 = 1'b0 > "";
  tri0 id_12;
  assign id_12 = id_7;
  uwire id_13 = id_4;
  module_0(
      id_12,
      id_12,
      id_8,
      id_5,
      id_12,
      id_13,
      id_7,
      id_13,
      id_12,
      id_8,
      id_12,
      id_10,
      id_6,
      id_8,
      id_8
  );
endmodule
