-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.13
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  signal p_uppER2_i : boolean;
  component A
    port (
          p_UPpercase : out std_logic;
          p_UPPER2 : out boolean
         );
  end component;

  component b
    port (
          p_Uppercase : out std_logic;
          p_UPper2 : in boolean
         );
  end component;


begin
  i_A_0 : A
    port map (
      p_UPpercase => p2_UPper,
      p_UPPER2 => p_uppER2_i);
  i_B_0 : b
    port map (
      p_Uppercase => p_Uppercase,
      p_UPper2 => p_uppER2_i);
  p_uppER2 <= p_uppER2_i;

end rtl;
