{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717109019623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717109019623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:43:39 2024 " "Processing started: Thu May 30 17:43:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717109019623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717109019623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_test -c alu_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_test -c alu_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717109019623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1717109019828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/cpu-alu/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/cpu-alu/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109020059 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109020059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717109020059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/cpu-alu/display7segmentos/display7seg_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/cpu-alu/display7segmentos/display7seg_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg_hex-Behavioral " "Found design unit 1: display7seg_hex-Behavioral" {  } { { "../display7segmentos/display7seg_hex.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/display7segmentos/display7seg_hex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109020059 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7seg_hex " "Found entity 1: display7seg_hex" {  } { { "../display7segmentos/display7seg_hex.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/display7segmentos/display7seg_hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109020059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717109020059 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../display7segmentos/alu_test.vhd " "Can't analyze file -- file ../display7segmentos/alu_test.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1717109020059 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu_test.vhd 2 1 " "Using design file alu_test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_TEST-Behavioral " "Found design unit 1: ALU_TEST-Behavioral" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109020088 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_TEST " "Found entity 1: ALU_TEST" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109020088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1717109020088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_test " "Elaborating entity \"alu_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717109020099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "alu_test.vhd" "ALU_inst" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717109020119 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(86) " "VHDL Process Statement warning at ALU.vhd(86): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(89) " "VHDL Process Statement warning at ALU.vhd(89): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(109) " "VHDL Process Statement warning at ALU.vhd(109): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(129) " "VHDL Process Statement warning at ALU.vhd(129): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(146) " "VHDL Process Statement warning at ALU.vhd(146): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(149) " "VHDL Process Statement warning at ALU.vhd(149): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(166) " "VHDL Process Statement warning at ALU.vhd(166): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(169) " "VHDL Process Statement warning at ALU.vhd(169): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(186) " "VHDL Process Statement warning at ALU.vhd(186): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(189) " "VHDL Process Statement warning at ALU.vhd(189): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result_temp ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"Result_temp\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.vhd(19) " "Inferred latch for \"Result\[0\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.vhd(19) " "Inferred latch for \"Result\[1\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.vhd(19) " "Inferred latch for \"Result\[2\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.vhd(19) " "Inferred latch for \"Result\[3\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.vhd(19) " "Inferred latch for \"Result\[4\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.vhd(19) " "Inferred latch for \"Result\[5\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.vhd(19) " "Inferred latch for \"Result\[6\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.vhd(19) " "Inferred latch for \"Result\[7\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[0\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[0\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[1\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[1\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[2\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[2\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[3\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[3\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[4\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[4\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[5\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[5\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[6\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[6\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[7\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[7\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109020119 "|alu_test|ALU:ALU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg_hex display7seg_hex:display_lower " "Elaborating entity \"display7seg_hex\" for hierarchy \"display7seg_hex:display_lower\"" {  } { { "alu_test.vhd" "display_lower" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717109020129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[1\] " "Latch ALU:ALU_inst\|Result_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109020455 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109020455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[2\] " "Latch ALU:ALU_inst\|Result_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109020455 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109020455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[3\] " "Latch ALU:ALU_inst\|Result_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109020455 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109020455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[4\] " "Latch ALU:ALU_inst\|Result_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109020455 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109020455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[5\] " "Latch ALU:ALU_inst\|Result_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109020455 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109020455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[6\] " "Latch ALU:ALU_inst\|Result_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109020455 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109020455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[7\] " "Latch ALU:ALU_inst\|Result_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109020455 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109020455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[0\] " "Latch ALU:ALU_inst\|Result_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109020455 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109020455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717109020546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717109020900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717109020900 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717109020951 "|ALU_TEST|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717109020951 "|ALU_TEST|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1717109020951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717109020951 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717109020951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717109020951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717109020951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717109020971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:43:40 2024 " "Processing ended: Thu May 30 17:43:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717109020971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717109020971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717109020971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717109020971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717109022074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717109022074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:43:41 2024 " "Processing started: Thu May 30 17:43:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717109022074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717109022074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu_test -c alu_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu_test -c alu_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717109022074 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717109022125 ""}
{ "Info" "0" "" "Project  = alu_test" {  } {  } 0 0 "Project  = alu_test" 0 0 "Fitter" 0 0 1717109022125 ""}
{ "Info" "0" "" "Revision = alu_test" {  } {  } 0 0 "Revision = alu_test" 0 0 "Fitter" 0 0 1717109022125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1717109022195 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_test EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"alu_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717109022195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717109022225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717109022225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717109022225 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717109022296 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717109022296 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717109022458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717109022458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717109022458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717109022458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717109022460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717109022460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717109022460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717109022460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717109022460 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717109022460 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717109022461 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { clk } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 7 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { reset } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 8 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_0\[0\] " "Pin segments_0\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_0[0] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 12 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_0\[1\] " "Pin segments_0\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_0[1] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 12 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_0\[2\] " "Pin segments_0\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_0[2] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 12 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_0\[3\] " "Pin segments_0\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_0[3] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 12 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_0\[4\] " "Pin segments_0\[4\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_0[4] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 12 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_0\[5\] " "Pin segments_0\[5\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_0[5] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 12 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_0\[6\] " "Pin segments_0\[6\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_0[6] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 12 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_1\[0\] " "Pin segments_1\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_1[0] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 13 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_1\[1\] " "Pin segments_1\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_1[1] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 13 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_1\[2\] " "Pin segments_1\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_1[2] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 13 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_1\[3\] " "Pin segments_1\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_1[3] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 13 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_1\[4\] " "Pin segments_1\[4\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_1[4] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 13 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_1\[5\] " "Pin segments_1\[5\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_1[5] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 13 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segments_1\[6\] " "Pin segments_1\[6\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { segments_1[6] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 13 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segments_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NZVC\[0\] " "Pin NZVC\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { NZVC[0] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 14 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NZVC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NZVC\[1\] " "Pin NZVC\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { NZVC[1] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 14 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NZVC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NZVC\[2\] " "Pin NZVC\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { NZVC[2] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 14 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NZVC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NZVC\[3\] " "Pin NZVC\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { NZVC[3] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 14 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NZVC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { A[7] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Sel\[1\] " "Pin ALU_Sel\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ALU_Sel[1] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { B[7] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 10 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { A[6] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { B[6] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 10 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { A[5] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { B[5] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 10 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { A[4] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { B[4] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 10 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { A[3] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { B[3] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 10 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { A[2] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { B[2] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 10 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { A[1] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { B[1] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 10 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { A[0] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { B[0] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 10 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Sel\[0\] " "Pin ALU_Sel\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ALU_Sel[0] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Sel\[2\] " "Pin ALU_Sel\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ALU_Sel[2] } } } { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 11 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717109022920 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1717109022920 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1717109023009 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu_test.sdc " "Synopsys Design Constraints File file not found: 'alu_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717109023009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717109023009 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717109023009 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1717109023009 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717109023009 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU_inst\|Equal0~0  " "Automatically promoted node ALU:ALU_inst\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717109023015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:ALU_inst\|NZVC\[2\]~11 " "Destination node ALU:ALU_inst\|NZVC\[2\]~11" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 11 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:ALU_inst|NZVC[2]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717109023015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:ALU_inst\|NZVC\[3\]~18 " "Destination node ALU:ALU_inst\|NZVC\[3\]~18" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 11 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:ALU_inst|NZVC[3]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717109023015 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717109023015 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 24 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:ALU_inst|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717109023015 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717109023146 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717109023146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717109023146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717109023146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717109023146 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717109023146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717109023146 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717109023146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717109023146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1717109023146 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717109023146 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 2.5V 21 18 0 " "Number of I/O pins in group: 39 (unused VREF, 2.5V VCCIO, 21 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1717109023146 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1717109023146 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717109023146 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717109023146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717109023146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717109023146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717109023146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717109023146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717109023146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717109023146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717109023146 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1717109023146 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717109023146 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717109023168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717109023573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717109023626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717109023626 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717109024219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717109024219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717109024390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X31_Y20 X41_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } { { "loc" "" { Generic "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} 31 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1717109024775 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717109024775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717109024936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1717109024936 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1717109024936 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717109024936 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1717109024936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717109024966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717109025218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717109025259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717109025543 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717109025947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/output_files/alu_test.fit.smsg " "Generated suppressed messages file C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/output_files/alu_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717109026421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5324 " "Peak virtual memory: 5324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717109026624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:43:46 2024 " "Processing ended: Thu May 30 17:43:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717109026624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717109026624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717109026624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717109026624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717109027659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717109027678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:43:47 2024 " "Processing started: Thu May 30 17:43:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717109027678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717109027678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu_test -c alu_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu_test -c alu_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717109027678 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717109028377 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717109028418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717109028737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:43:48 2024 " "Processing ended: Thu May 30 17:43:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717109028737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717109028737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717109028737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717109028737 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717109029475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717109030165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:43:49 2024 " "Processing started: Thu May 30 17:43:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717109030165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717109030165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_test -c alu_test " "Command: quartus_sta alu_test -c alu_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717109030165 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1717109030246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1717109030380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717109030380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717109030420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717109030420 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1717109030571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu_test.sdc " "Synopsys Design Constraints File file not found: 'alu_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1717109030619 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1717109030619 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALU_Sel\[0\] ALU_Sel\[0\] " "create_clock -period 1.000 -name ALU_Sel\[0\] ALU_Sel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030619 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030619 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1717109030619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030619 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1717109030623 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1717109030631 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717109030644 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717109030644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.336 " "Worst-case setup slack is -0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.336              -1.423 ALU_Sel\[0\]  " "   -0.336              -1.423 ALU_Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717109030644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.086 " "Worst-case hold slack is -1.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.086              -7.381 ALU_Sel\[0\]  " "   -1.086              -7.381 ALU_Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717109030644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717109030653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717109030657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ALU_Sel\[0\]  " "   -3.000              -3.000 ALU_Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109030657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717109030657 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717109030703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1717109030724 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1717109031188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717109031230 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717109031230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.189 " "Worst-case setup slack is -0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -0.627 ALU_Sel\[0\]  " "   -0.189              -0.627 ALU_Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717109031232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.000 " "Worst-case hold slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.716 ALU_Sel\[0\]  " "   -1.000              -6.716 ALU_Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717109031232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717109031240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717109031240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ALU_Sel\[0\]  " "   -3.000              -3.000 ALU_Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717109031250 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717109031302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717109031383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717109031383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.272 " "Worst-case setup slack is -0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -1.696 ALU_Sel\[0\]  " "   -0.272              -1.696 ALU_Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717109031390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.693 " "Worst-case hold slack is -0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693              -4.673 ALU_Sel\[0\]  " "   -0.693              -4.673 ALU_Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717109031397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717109031403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717109031407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.728 ALU_Sel\[0\]  " "   -3.000              -5.728 ALU_Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717109031415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717109031415 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717109031623 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717109031627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717109031735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:43:51 2024 " "Processing ended: Thu May 30 17:43:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717109031735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717109031735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717109031735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717109031735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717109032974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717109032974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:43:52 2024 " "Processing started: Thu May 30 17:43:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717109032974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717109032974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu_test -c alu_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_test -c alu_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717109032974 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_test_6_1200mv_85c_slow.vho C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/ simulation " "Generated file alu_test_6_1200mv_85c_slow.vho in folder \"C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717109033336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_test_6_1200mv_0c_slow.vho C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/ simulation " "Generated file alu_test_6_1200mv_0c_slow.vho in folder \"C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717109033375 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_test_min_1200mv_0c_fast.vho C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/ simulation " "Generated file alu_test_min_1200mv_0c_fast.vho in folder \"C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717109033416 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_test.vho C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/ simulation " "Generated file alu_test.vho in folder \"C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717109033476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_test_6_1200mv_85c_vhd_slow.sdo C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/ simulation " "Generated file alu_test_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717109033517 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_test_6_1200mv_0c_vhd_slow.sdo C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/ simulation " "Generated file alu_test_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717109033557 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_test_min_1200mv_0c_vhd_fast.sdo C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/ simulation " "Generated file alu_test_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717109033587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_test_vhd.sdo C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/ simulation " "Generated file alu_test_vhd.sdo in folder \"C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717109033618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717109033679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:43:53 2024 " "Processing ended: Thu May 30 17:43:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717109033679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717109033679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717109033679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717109033679 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717109034308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717109036900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717109036900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:43:56 2024 " "Processing started: Thu May 30 17:43:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717109036900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717109036900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp alu_test -c alu_test --netlist_type=sgate " "Command: quartus_npp alu_test -c alu_test --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717109036900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4471 " "Peak virtual memory: 4471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717109037008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:43:57 2024 " "Processing ended: Thu May 30 17:43:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717109037008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717109037008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717109037008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717109037008 ""}
