Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1fb85bb821c3408c9a4edc7c551ca2ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fir_filter_test_behav xil_defaultlib.tb_fir_filter_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <cordic_0> not found while processing module instance <test_sig_gen> [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/sources_1/imports/Lab3_Part2/sig_gen.sv:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
