<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jun 26 21:57:30 2019" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="virtexuplus" BOARD="xilinx.com:au250:part0:1.0" DEVICE="xcu250" NAME="pfm_dynamic" PACKAGE="figd2104" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="c1_sys" SIGIS="clk" SIGNAME="External_Ports_c1_sys">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem01_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clkwiz_kernel2_clk_out1" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="test_clk1"/>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel2" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel2" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_kernel2" PORT="slowest_sync_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel2_locked_slr0" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel2" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel2_locked_slr1" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel2_locked_slr2" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel2" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel2_locked_slr3" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_kernel2" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clkwiz_kernel_clk_out1" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="aclk"/>
        <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_aclk"/>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="test_clk0"/>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_aclk"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_aclk"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_aclk"/>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_kernel" PORT="slowest_sync_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel_locked_slr0" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel_locked_slr1" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel_locked_slr2" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel_locked_slr3" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_kernel" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50925925" DIR="I" NAME="clkwiz_sysclks_clk_out2" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="clk"/>
        <CONNECTION INSTANCE="memory_subsystem" PORT="aclk1"/>
        <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="aclk"/>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="aclk"/>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="aclk"/>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="clk"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="aclk"/>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="aclk"/>
        <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="aclk"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="aclk"/>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_control" PORT="slowest_sync_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_sysclks_locked_slr0" SIGIS="undef" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_sysclks_locked_slr1" SIGIS="undef" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_sysclks_locked_slr2" SIGIS="undef" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_sysclks_locked_slr3" SIGIS="undef" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_control" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="dma_pcie_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="aclk"/>
        <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr0_regslice_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_regslice_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr2_regslice_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr3_regslice_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_data" PORT="slowest_sync_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="iob_static_perst_n_out" SIGIS="undef" SIGNAME="External_Ports_iob_static_perst_n_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_reset_op" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="logic_ddrcalib_op_Res" SIGIS="undef" SIGNAME="memory_subsystem_ddr4_mem_calib_complete">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem_calib_complete"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_user_lnk_up_slr0" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_user_lnk_up_slr1" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_user_lnk_up_slr2" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_user_lnk_up_slr3" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_data" PORT="dcm_locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="slice_reset_kernel_pr_Dout_slr0" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel2" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="slice_reset_kernel_pr_Dout_slr1" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="slice_reset_kernel_pr_Dout_slr2" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel2" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="slice_reset_kernel_pr_Dout_slr3" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_control" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_data" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_kernel" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_kernel2" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="xlconcat_interrupt_dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="user_debug_hub_bscanid_en" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_bscanid_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_bscanid_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="user_debug_hub_capture" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_capture">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_capture"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="user_debug_hub_drck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_drck">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_drck"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="user_debug_hub_reset" SIGIS="rst" SIGNAME="debug_bridge_xsdbm_S_BSCAN_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="user_debug_hub_runtest" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_runtest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_runtest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="user_debug_hub_sel" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_sel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_sel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="user_debug_hub_shift" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_shift">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_shift"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="user_debug_hub_tck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tck">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tck"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="user_debug_hub_tdi" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tdi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="user_debug_hub_tdo" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdo">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tdo"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="user_debug_hub_tms" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tms">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tms"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="user_debug_hub_update" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_update">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_update"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="ddrmem_0_C0_DDR4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_0_C0_DDR4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_0_C0_DDR4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ddrmem_0_C0_DDR4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_0_C0_DDR4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_0_C0_DDR4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_0_C0_DDR4_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_0_C0_DDR4_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddrmem_0_C0_DDR4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddrmem_0_C0_DDR4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_0_C0_DDR4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_0_C0_DDR4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_0_C0_DDR4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_0_C0_DDR4_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_par">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_par"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="ddrmem_1_C0_DDR4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_1_C0_DDR4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_1_C0_DDR4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ddrmem_1_C0_DDR4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_1_C0_DDR4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_1_C0_DDR4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_1_C0_DDR4_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_1_C0_DDR4_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddrmem_1_C0_DDR4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddrmem_1_C0_DDR4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_1_C0_DDR4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_1_C0_DDR4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_1_C0_DDR4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_1_C0_DDR4_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_par">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_par"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="ddrmem_2_C0_DDR4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_2_C0_DDR4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_2_C0_DDR4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ddrmem_2_C0_DDR4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_2_C0_DDR4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_2_C0_DDR4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_2_C0_DDR4_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_2_C0_DDR4_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddrmem_2_C0_DDR4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddrmem_2_C0_DDR4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_2_C0_DDR4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_2_C0_DDR4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_2_C0_DDR4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_2_C0_DDR4_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_par">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_par"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="ddrmem_3_C0_DDR4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_3_C0_DDR4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_3_C0_DDR4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ddrmem_3_C0_DDR4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_3_C0_DDR4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_3_C0_DDR4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_3_C0_DDR4_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_3_C0_DDR4_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddrmem_3_C0_DDR4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM03_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddrmem_3_C0_DDR4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM03_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_3_C0_DDR4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_3_C0_DDR4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_3_C0_DDR4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_3_C0_DDR4_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_par">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_par"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="c0_sys_clk_p" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_DIFF_CLK_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_DIFF_CLK_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="c0_sys_clk_n" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_DIFF_CLK_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_DIFF_CLK_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="c2_sys_clk_p" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_DIFF_CLK_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_DIFF_CLK_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="c2_sys_clk_n" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_DIFF_CLK_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_DIFF_CLK_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="c3_sys_clk_p" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM03_DIFF_CLK_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_DIFF_CLK_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="c3_sys_clk_n" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM03_DIFF_CLK_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM03_DIFF_CLK_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_M_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_M_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_M_AXI_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_M_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_M_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_M_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_M_AXI_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_M_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_M_AXI_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_M_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_M_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="regslice_control_M_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_M_AXI_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_M_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_M_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_M_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_M_AXI_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_control_M_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_M_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_periph_M_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_periph_M_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_periph_M_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_periph_M_AXI_awready" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_periph_M_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_control_periph_M_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_periph_M_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_periph_M_AXI_wready" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_periph_M_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_periph_M_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_periph_M_AXI_bready" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_periph_M_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_periph_M_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_periph_M_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_periph_M_AXI_arready" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="regslice_control_periph_M_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_periph_M_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_periph_M_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_periph_M_AXI_rready" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="axil_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_userpf_M_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_userpf_M_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_userpf_M_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_userpf_M_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_userpf_M_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="regslice_control_userpf_M_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_userpf_M_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_userpf_M_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_control_userpf_M_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_periph_M_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="39" NAME="regslice_data_periph_M_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_periph_M_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_periph_M_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_periph_M_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_periph_M_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_periph_M_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_awvalid" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_awready" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="regslice_data_periph_M_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_periph_M_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_wlast" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_wvalid" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_wready" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="regslice_data_periph_M_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_periph_M_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_bvalid" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_bready" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_periph_M_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="39" NAME="regslice_data_periph_M_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_periph_M_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_periph_M_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_periph_M_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_periph_M_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_periph_M_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_arvalid" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_arready" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="regslice_data_periph_M_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="regslice_data_periph_M_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_periph_M_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_rlast" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_rvalid" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_rready" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr0_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr0_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr0_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr0_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="regslice_data_M_AXI_slr0_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="regslice_data_M_AXI_slr0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="regslice_data_M_AXI_slr0_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_rlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="regslice_data_M_AXI_slr0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_wlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="regslice_data_M_AXI_slr0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr1_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr1_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr1_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr1_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr1_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr1_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr1_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr1_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr1_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr1_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="regslice_data_M_AXI_slr1_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr1_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr1_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="regslice_data_M_AXI_slr1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="regslice_data_M_AXI_slr1_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr1_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr1_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr1_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="regslice_data_M_AXI_slr1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr1_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr1_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="regslice_data_M_AXI_slr1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr1_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr2_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr2_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr2_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr2_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr2_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr2_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr2_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr2_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="regslice_data_M_AXI_slr2_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="regslice_data_M_AXI_slr2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="regslice_data_M_AXI_slr2_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_rlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="regslice_data_M_AXI_slr2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_wlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="regslice_data_M_AXI_slr2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr3_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr3_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr3_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr3_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr3_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr3_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr3_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr3_arready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr3_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr3_arvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr3_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr3_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr3_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr3_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr3_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr3_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr3_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr3_awready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr3_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr3_awvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="regslice_data_M_AXI_slr3_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr3_bready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr3_bvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="regslice_data_M_AXI_slr3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="regslice_data_M_AXI_slr3_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr3_rlast" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr3_rready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr3_rvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="regslice_data_M_AXI_slr3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr3_wlast" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr3_wready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="regslice_data_M_AXI_slr3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr3_wvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_c0_sys" NAME="c0_sys" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_c2_sys" NAME="c2_sys" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="c2_sys_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="c2_sys_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_c3_sys" NAME="c3_sys" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="c3_sys_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="c3_sys_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM00" DATAWIDTH="72" NAME="ddrmem_0_C0_DDR4" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddrmem_0_C0_DDR4_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ddrmem_0_C0_DDR4_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ddrmem_0_C0_DDR4_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ddrmem_0_C0_DDR4_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddrmem_0_C0_DDR4_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ddrmem_0_C0_DDR4_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ddrmem_0_C0_DDR4_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddrmem_0_C0_DDR4_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ddrmem_0_C0_DDR4_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ddrmem_0_C0_DDR4_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddrmem_0_C0_DDR4_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddrmem_0_C0_DDR4_cs_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddrmem_0_C0_DDR4_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ddrmem_0_C0_DDR4_par"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM01" DATAWIDTH="72" NAME="ddrmem_1_C0_DDR4" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddrmem_1_C0_DDR4_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ddrmem_1_C0_DDR4_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ddrmem_1_C0_DDR4_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ddrmem_1_C0_DDR4_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddrmem_1_C0_DDR4_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ddrmem_1_C0_DDR4_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ddrmem_1_C0_DDR4_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddrmem_1_C0_DDR4_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ddrmem_1_C0_DDR4_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ddrmem_1_C0_DDR4_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddrmem_1_C0_DDR4_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddrmem_1_C0_DDR4_cs_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddrmem_1_C0_DDR4_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ddrmem_1_C0_DDR4_par"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM02" DATAWIDTH="72" NAME="ddrmem_2_C0_DDR4" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddrmem_2_C0_DDR4_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ddrmem_2_C0_DDR4_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ddrmem_2_C0_DDR4_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ddrmem_2_C0_DDR4_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddrmem_2_C0_DDR4_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ddrmem_2_C0_DDR4_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ddrmem_2_C0_DDR4_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddrmem_2_C0_DDR4_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ddrmem_2_C0_DDR4_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ddrmem_2_C0_DDR4_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddrmem_2_C0_DDR4_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddrmem_2_C0_DDR4_cs_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddrmem_2_C0_DDR4_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ddrmem_2_C0_DDR4_par"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM03" DATAWIDTH="72" NAME="ddrmem_3_C0_DDR4" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddrmem_3_C0_DDR4_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ddrmem_3_C0_DDR4_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ddrmem_3_C0_DDR4_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ddrmem_3_C0_DDR4_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddrmem_3_C0_DDR4_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ddrmem_3_C0_DDR4_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ddrmem_3_C0_DDR4_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddrmem_3_C0_DDR4_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ddrmem_3_C0_DDR4_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ddrmem_3_C0_DDR4_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddrmem_3_C0_DDR4_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddrmem_3_C0_DDR4_cs_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddrmem_3_C0_DDR4_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ddrmem_3_C0_DDR4_par"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_control_M_AXI" DATAWIDTH="32" NAME="regslice_control_M_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_control_M_AXI_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_control_M_AXI_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_control_M_AXI_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_control_M_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_control_M_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_control_M_AXI_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_control_M_AXI_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_control_M_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_control_M_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_control_M_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_control_M_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_control_M_AXI_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_control_M_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_control_M_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_control_M_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_control_M_AXI_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_control_M_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_control_M_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_control_M_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM00_CTRL" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0100FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM01_CTRL" BASENAME="C_BASEADDR" BASEVALUE="0x01010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0101FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM02_CTRL" BASENAME="C_BASEADDR" BASEVALUE="0x01020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0102FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM03_CTRL" BASENAME="C_BASEADDR" BASEVALUE="0x01030000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0103FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_control_periph_M_AXI" DATAWIDTH="32" NAME="regslice_control_periph_M_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="19"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_control_periph_M_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_control_periph_M_AXI_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_control_periph_M_AXI_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_control_periph_M_AXI_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_control_periph_M_AXI_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_control_periph_M_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_control_periph_M_AXI_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_control_periph_M_AXI_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_control_periph_M_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_control_periph_M_AXI_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_control_periph_M_AXI_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_control_periph_M_AXI_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_control_periph_M_AXI_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_control_periph_M_AXI_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_control_periph_M_AXI_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_control_periph_M_AXI_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_control_periph_M_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_control_periph_M_AXI_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_control_periph_M_AXI_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00052000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00052FFF" INSTANCE="slr0_freq_counter_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_periph_M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axil"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="slr0_freq_counter_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="regslice_control_userpf_M_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_control_userpf_M_AXI_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_control_userpf_M_AXI_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_control_userpf_M_AXI_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_control_userpf_M_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_control_userpf_M_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_control_userpf_M_AXI_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_control_userpf_M_AXI_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_control_userpf_M_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_control_userpf_M_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_control_userpf_M_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_control_userpf_M_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_control_userpf_M_AXI_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_control_userpf_M_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_control_userpf_M_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_control_userpf_M_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_control_userpf_M_AXI_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_control_userpf_M_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_control_userpf_M_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_control_userpf_M_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01FFC000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01FFCFFF" INSTANCE="slr0_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01FFD000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01FFDFFF" INSTANCE="slr1_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01FFE000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01FFEFFF" INSTANCE="slr2_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01FFF000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01FFFFFF" INSTANCE="slr3_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="slr0_axi_gpio_null"/>
        <PERIPHERAL INSTANCE="slr1_axi_gpio_null"/>
        <PERIPHERAL INSTANCE="slr2_axi_gpio_null"/>
        <PERIPHERAL INSTANCE="slr3_axi_gpio_null"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr0" DATAWIDTH="512" NAME="regslice_data_M_AXI_slr0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_data_M_AXI_slr0_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="regslice_data_M_AXI_slr0_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="regslice_data_M_AXI_slr0_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="regslice_data_M_AXI_slr0_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="regslice_data_M_AXI_slr0_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="regslice_data_M_AXI_slr0_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_data_M_AXI_slr0_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="regslice_data_M_AXI_slr0_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_data_M_AXI_slr0_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="regslice_data_M_AXI_slr0_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_data_M_AXI_slr0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_data_M_AXI_slr0_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="regslice_data_M_AXI_slr0_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="regslice_data_M_AXI_slr0_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="regslice_data_M_AXI_slr0_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="regslice_data_M_AXI_slr0_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="regslice_data_M_AXI_slr0_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_data_M_AXI_slr0_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="regslice_data_M_AXI_slr0_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_data_M_AXI_slr0_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="regslice_data_M_AXI_slr0_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_data_M_AXI_slr0_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="regslice_data_M_AXI_slr0_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_data_M_AXI_slr0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_data_M_AXI_slr0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_data_M_AXI_slr0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_data_M_AXI_slr0_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="regslice_data_M_AXI_slr0_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="regslice_data_M_AXI_slr0_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_data_M_AXI_slr0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_data_M_AXI_slr0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_data_M_AXI_slr0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_data_M_AXI_slr0_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="regslice_data_M_AXI_slr0_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_data_M_AXI_slr0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_data_M_AXI_slr0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_data_M_AXI_slr0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x003000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00300001FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x004000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0043FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr1" DATAWIDTH="512" NAME="regslice_data_M_AXI_slr1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_data_M_AXI_slr1_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="regslice_data_M_AXI_slr1_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="regslice_data_M_AXI_slr1_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="regslice_data_M_AXI_slr1_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="regslice_data_M_AXI_slr1_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="regslice_data_M_AXI_slr1_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_data_M_AXI_slr1_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="regslice_data_M_AXI_slr1_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_data_M_AXI_slr1_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="regslice_data_M_AXI_slr1_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_data_M_AXI_slr1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_data_M_AXI_slr1_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="regslice_data_M_AXI_slr1_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="regslice_data_M_AXI_slr1_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="regslice_data_M_AXI_slr1_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="regslice_data_M_AXI_slr1_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="regslice_data_M_AXI_slr1_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_data_M_AXI_slr1_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="regslice_data_M_AXI_slr1_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_data_M_AXI_slr1_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="regslice_data_M_AXI_slr1_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_data_M_AXI_slr1_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="regslice_data_M_AXI_slr1_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_data_M_AXI_slr1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_data_M_AXI_slr1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_data_M_AXI_slr1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_data_M_AXI_slr1_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="regslice_data_M_AXI_slr1_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="regslice_data_M_AXI_slr1_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_data_M_AXI_slr1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_data_M_AXI_slr1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_data_M_AXI_slr1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_data_M_AXI_slr1_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="regslice_data_M_AXI_slr1_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_data_M_AXI_slr1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_data_M_AXI_slr1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_data_M_AXI_slr1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x003000200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00300021FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x005000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0053FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr2" DATAWIDTH="512" NAME="regslice_data_M_AXI_slr2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_data_M_AXI_slr2_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="regslice_data_M_AXI_slr2_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="regslice_data_M_AXI_slr2_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="regslice_data_M_AXI_slr2_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="regslice_data_M_AXI_slr2_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="regslice_data_M_AXI_slr2_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_data_M_AXI_slr2_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="regslice_data_M_AXI_slr2_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_data_M_AXI_slr2_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="regslice_data_M_AXI_slr2_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_data_M_AXI_slr2_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_data_M_AXI_slr2_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="regslice_data_M_AXI_slr2_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="regslice_data_M_AXI_slr2_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="regslice_data_M_AXI_slr2_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="regslice_data_M_AXI_slr2_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="regslice_data_M_AXI_slr2_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_data_M_AXI_slr2_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="regslice_data_M_AXI_slr2_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_data_M_AXI_slr2_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="regslice_data_M_AXI_slr2_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_data_M_AXI_slr2_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="regslice_data_M_AXI_slr2_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_data_M_AXI_slr2_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_data_M_AXI_slr2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_data_M_AXI_slr2_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_data_M_AXI_slr2_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="regslice_data_M_AXI_slr2_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="regslice_data_M_AXI_slr2_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_data_M_AXI_slr2_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_data_M_AXI_slr2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_data_M_AXI_slr2_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_data_M_AXI_slr2_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="regslice_data_M_AXI_slr2_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_data_M_AXI_slr2_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_data_M_AXI_slr2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_data_M_AXI_slr2_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x003000400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00300041FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x006000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0063FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr3" DATAWIDTH="512" NAME="regslice_data_M_AXI_slr3" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_data_M_AXI_slr3_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="regslice_data_M_AXI_slr3_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="regslice_data_M_AXI_slr3_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="regslice_data_M_AXI_slr3_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="regslice_data_M_AXI_slr3_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="regslice_data_M_AXI_slr3_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_data_M_AXI_slr3_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="regslice_data_M_AXI_slr3_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_data_M_AXI_slr3_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="regslice_data_M_AXI_slr3_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_data_M_AXI_slr3_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_data_M_AXI_slr3_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="regslice_data_M_AXI_slr3_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="regslice_data_M_AXI_slr3_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="regslice_data_M_AXI_slr3_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="regslice_data_M_AXI_slr3_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="regslice_data_M_AXI_slr3_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_data_M_AXI_slr3_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="regslice_data_M_AXI_slr3_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_data_M_AXI_slr3_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="regslice_data_M_AXI_slr3_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_data_M_AXI_slr3_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="regslice_data_M_AXI_slr3_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_data_M_AXI_slr3_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_data_M_AXI_slr3_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_data_M_AXI_slr3_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_data_M_AXI_slr3_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="regslice_data_M_AXI_slr3_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="regslice_data_M_AXI_slr3_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_data_M_AXI_slr3_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_data_M_AXI_slr3_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_data_M_AXI_slr3_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_data_M_AXI_slr3_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="regslice_data_M_AXI_slr3_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_data_M_AXI_slr3_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_data_M_AXI_slr3_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_data_M_AXI_slr3_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM03" BASENAME="C_BASEADDR" BASEVALUE="0x003000600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00300061FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM03" BASENAME="C_BASEADDR" BASEVALUE="0x007000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0073FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_data_periph_M_AXI" DATAWIDTH="64" NAME="regslice_data_periph_M_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="regslice_data_periph_M_AXI_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_data_periph_M_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="regslice_data_periph_M_AXI_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="regslice_data_periph_M_AXI_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="regslice_data_periph_M_AXI_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="regslice_data_periph_M_AXI_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="regslice_data_periph_M_AXI_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_data_periph_M_AXI_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="regslice_data_periph_M_AXI_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="regslice_data_periph_M_AXI_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_data_periph_M_AXI_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_data_periph_M_AXI_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_data_periph_M_AXI_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_data_periph_M_AXI_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="regslice_data_periph_M_AXI_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_data_periph_M_AXI_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_data_periph_M_AXI_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="regslice_data_periph_M_AXI_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_data_periph_M_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_data_periph_M_AXI_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_data_periph_M_AXI_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="regslice_data_periph_M_AXI_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_data_periph_M_AXI_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="regslice_data_periph_M_AXI_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="regslice_data_periph_M_AXI_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="regslice_data_periph_M_AXI_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="regslice_data_periph_M_AXI_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="regslice_data_periph_M_AXI_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_data_periph_M_AXI_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="regslice_data_periph_M_AXI_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="regslice_data_periph_M_AXI_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_data_periph_M_AXI_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_data_periph_M_AXI_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="regslice_data_periph_M_AXI_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_data_periph_M_AXI_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_data_periph_M_AXI_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="regslice_data_periph_M_AXI_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_data_periph_M_AXI_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_data_periph_M_AXI_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_user_debug_hub" NAME="user_debug_hub" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="BSCANID_EN" PHYSICAL="user_debug_hub_bscanid_en"/>
        <PORTMAP LOGICAL="CAPTURE" PHYSICAL="user_debug_hub_capture"/>
        <PORTMAP LOGICAL="DRCK" PHYSICAL="user_debug_hub_drck"/>
        <PORTMAP LOGICAL="RESET" PHYSICAL="user_debug_hub_reset"/>
        <PORTMAP LOGICAL="RUNTEST" PHYSICAL="user_debug_hub_runtest"/>
        <PORTMAP LOGICAL="SEL" PHYSICAL="user_debug_hub_sel"/>
        <PORTMAP LOGICAL="SHIFT" PHYSICAL="user_debug_hub_shift"/>
        <PORTMAP LOGICAL="TCK" PHYSICAL="user_debug_hub_tck"/>
        <PORTMAP LOGICAL="TDI" PHYSICAL="user_debug_hub_tdi"/>
        <PORTMAP LOGICAL="TDO" PHYSICAL="user_debug_hub_tdo"/>
        <PORTMAP LOGICAL="TMS" PHYSICAL="user_debug_hub_tms"/>
        <PORTMAP LOGICAL="UPDATE" PHYSICAL="user_debug_hub_update"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE BD="pfm_dynamic_debug_bridge_xsdbm_0" BDTYPE="SBD" COREREVISION="4" DRIVERMODE="CORE" FULLNAME="/debug_bridge_xsdbm" HWVERSION="3.0" INSTANCE="debug_bridge_xsdbm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="debug_bridge" SIM_BD="pfm_dynamic_debug_bridge_xsdbm_0" VLNV="xilinx.com:ip:debug_bridge:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=debug_bridge;v=v3_0;d=pg245-debug-bridge.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_DEBUG_MODE" VALUE="1"/>
        <PARAMETER NAME="C_NUM_BS_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_BSCAN_MUX" VALUE="1"/>
        <PARAMETER NAME="C_EN_BSCANID_VEC" VALUE="false"/>
        <PARAMETER NAME="C_USE_EXT_BSCAN" VALUE="true"/>
        <PARAMETER NAME="C_USE_STARTUP_CLK" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_CLK_DIVIDER" VALUE="false"/>
        <PARAMETER NAME="C_TWO_PRIM_MODE" VALUE="false"/>
        <PARAMETER NAME="C_USER_SCAN_CHAIN" VALUE="1"/>
        <PARAMETER NAME="C_CORE_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_INT_SIM" VALUE="1"/>
        <PARAMETER NAME="C_DCLK_HAS_RESET" VALUE="0"/>
        <PARAMETER NAME="C_USE_BUFR" VALUE="0"/>
        <PARAMETER NAME="C_XSDB_NUM_SLAVES" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MINOR_ALPHA_VER" VALUE="97"/>
        <PARAMETER NAME="C_CORE_MINOR_VER" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MAJOR_VER" VALUE="1"/>
        <PARAMETER NAME="C_BUILD_REVISION" VALUE="0"/>
        <PARAMETER NAME="C_MINOR_VERSION" VALUE="1"/>
        <PARAMETER NAME="C_MAJOR_VERSION" VALUE="14"/>
        <PARAMETER NAME="C_FIFO_STYLE" VALUE="SUBCORE"/>
        <PARAMETER NAME="C_DESIGN_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MASTER_INTF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_PASSTHROUGH" VALUE="0"/>
        <PARAMETER NAME="C_XVC_HW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_XVC_SW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_BASE_ADDR" VALUE="0x400"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_REV_ID" VALUE="0x0"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_LENGTH" VALUE="0x020"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_NEXT_PTR" VALUE="0x000"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_ID" VALUE="0x0008"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_debug_bridge_xsdbm_0"/>
        <PARAMETER NAME="C_CLK_INPUT_FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_TCK_CLOCK_RATIO" VALUE="8"/>
        <PARAMETER NAME="C_USE_SOFTBSCAN" VALUE="1"/>
        <PARAMETER NAME="C_DEVICE_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_IR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_CHIP_ID" VALUE="0"/>
        <PARAMETER NAME="C_IR_ID_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_IR_USER1_INSTR" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_bscanid_en" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_bscanid_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_bscanid_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_capture" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_capture">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_drck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_drck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_drck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_reset" SIGIS="rst" SIGNAME="debug_bridge_xsdbm_S_BSCAN_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_runtest" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_runtest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_runtest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_sel" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_shift" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_tck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tdi" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_tdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_BSCAN_tdo" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_tdo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tms" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_tms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_update" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="user_debug_hub_update"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_user_debug_hub" NAME="S_BSCAN" TYPE="TARGET" VLNV="xilinx.com:interface:bscan:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="BSCANID_EN" PHYSICAL="S_BSCAN_bscanid_en"/>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="S_BSCAN_capture"/>
            <PORTMAP LOGICAL="DRCK" PHYSICAL="S_BSCAN_drck"/>
            <PORTMAP LOGICAL="RESET" PHYSICAL="S_BSCAN_reset"/>
            <PORTMAP LOGICAL="RUNTEST" PHYSICAL="S_BSCAN_runtest"/>
            <PORTMAP LOGICAL="SEL" PHYSICAL="S_BSCAN_sel"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="S_BSCAN_shift"/>
            <PORTMAP LOGICAL="TCK" PHYSICAL="S_BSCAN_tck"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="S_BSCAN_tdi"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="S_BSCAN_tdo"/>
            <PORTMAP LOGICAL="TMS" PHYSICAL="S_BSCAN_tms"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="S_BSCAN_update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/interrupt_concat/xlconcat_interrupt" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="128"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="xlconcat_interrupt_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/interrupt_concat/xlconcat_interrupt_0" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/interrupt_concat/xlconcat_interrupt_1" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_1_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/interrupt_concat/xlconcat_interrupt_2" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_2_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/interrupt_concat/xlconcat_interrupt_3" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_3_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/interrupt_concat/xlconstant_gnd" HWVERSION="1.1" INSTANCE="interrupt_concat_xlconstant_gnd" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconstant_gnd_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In31"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/logic_reset_op" HWVERSION="2.0" INSTANCE="logic_reset_op" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_logic_reset_op_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_iob_static_perst_n_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="iob_static_perst_n_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem00_sys_rst"/>
            <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem01_sys_rst"/>
            <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem02_sys_rst"/>
            <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem03_sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="pfm_dynamic_memory_subsystem_0" BDTYPE="SBD" COREREVISION="3" DRIVERMODE="SUBCORE" FULLNAME="/memory_subsystem" HWVERSION="1.0" INSTANCE="memory_subsystem" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sdx_memory_subsystem" SIM_BD="pfm_dynamic_memory_subsystem_0" VLNV="xilinx.com:ip:sdx_memory_subsystem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="resource_access_constraints { S00_AXI {DDR4_MEM00 PLRAM_MEM00} S01_AXI {DDR4_MEM01 PLRAM_MEM01} S02_AXI {DDR4_MEM02 PLRAM_MEM02} S03_AXI {DDR4_MEM03 PLRAM_MEM03} } resource_map_replication { S00_AXI {} S01_AXI {} S02_AXI {} S03_AXI {} } plram_specifications {{ SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR3 }}"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_memory_subsystem_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x007000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0073FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="S_AXI_CTRL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_CTRL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_CTRL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="S_AXI_CTRL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_CTRL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM00_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="DDR4_MEM00_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM00_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM00_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM00_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_par">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM01_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="DDR4_MEM01_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM01_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM01_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM01_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_par">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_1_C0_DDR4_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM02_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="DDR4_MEM02_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM02_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM02_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM02_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_par">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM03_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM03_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM03_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="DDR4_MEM03_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM03_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM03_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM03_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM03_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM03_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM03_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM03_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM03_par">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM00_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_DIFF_CLK_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c0_sys_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM00_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_DIFF_CLK_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c0_sys_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ddr4_mem01_clk" SIGIS="clk" SIGNAME="External_Ports_c1_sys">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c1_sys"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM02_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_DIFF_CLK_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c2_sys_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM02_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_DIFF_CLK_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c2_sys_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM03_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM03_DIFF_CLK_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c3_sys_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM03_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM03_DIFF_CLK_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c3_sys_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem00_ui_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem01_ui_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem02_ui_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem03_ui_clk" SIGIS="clk"/>
        <PORT DIR="I" NAME="ddr4_mem00_sys_rst" SIGIS="rst" SIGNAME="logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_reset_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr4_mem01_sys_rst" SIGIS="rst" SIGNAME="logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_reset_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr4_mem02_sys_rst" SIGIS="rst" SIGNAME="logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_reset_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr4_mem03_sys_rst" SIGIS="rst" SIGNAME="logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_reset_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr4_mem_calib_complete" SIGIS="data" SIGNAME="memory_subsystem_ddr4_mem_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="logic_ddrcalib_op_Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ddr4_mem_calib_vec" RIGHT="0" SIGIS="data"/>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_regslice_control_mgntpf_M_AXI" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CTRL_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CTRL_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CTRL_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CTRL_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CTRL_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CTRL_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CTRL_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CTRL_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CTRL_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CTRL_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CTRL_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CTRL_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CTRL_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CTRL_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CTRL_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CTRL_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CTRL_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CTRL_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CTRL_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr3_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM00" DATAWIDTH="72" NAME="DDR4_MEM00" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM00_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM00_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM00_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM00_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM00_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM00_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM00_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM00_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM00_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM00_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM00_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM00_cs_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM00_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM00_par"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM01" DATAWIDTH="72" NAME="DDR4_MEM01" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM01_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM01_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM01_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM01_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM01_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM01_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM01_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM01_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM01_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM01_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM01_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM01_cs_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM01_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM01_par"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM02" DATAWIDTH="72" NAME="DDR4_MEM02" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM02_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM02_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM02_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM02_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM02_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM02_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM02_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM02_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM02_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM02_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM02_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM02_cs_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM02_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM02_par"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM03" DATAWIDTH="72" NAME="DDR4_MEM03" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM03_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM03_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM03_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM03_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM03_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM03_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM03_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM03_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM03_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM03_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM03_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM03_cs_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM03_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM03_par"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_c0_sys" NAME="DDR4_MEM00_DIFF_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM00_DIFF_CLK_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM00_DIFF_CLK_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_c2_sys" NAME="DDR4_MEM02_DIFF_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM02_DIFF_CLK_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM02_DIFF_CLK_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_c3_sys" NAME="DDR4_MEM03_DIFF_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM03_DIFF_CLK_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM03_DIFF_CLK_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/regslice_periph_null" HWVERSION="2.1" INSTANCE="regslice_periph_null" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="0"/>
        <PARAMETER NAME="REG_AR" VALUE="0"/>
        <PARAMETER NAME="REG_W" VALUE="0"/>
        <PARAMETER NAME="REG_R" VALUE="0"/>
        <PARAMETER NAME="REG_B" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_periph_null_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="regslice_periph_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="39" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="39" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_data_periph_M_AXI" DATAWIDTH="64" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="64" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/slr0/axi_cdc_data" HWVERSION="2.1" INSTANCE="slr0_axi_cdc_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_cdc_data_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_regslice_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/slr0/axi_gpio_null" HWVERSION="2.0" INSTANCE="slr0_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_gpio_null_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01FFC000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x01FFCFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/slr0/axi_user_interconnect" HWVERSION="2.1" INSTANCE="slr0_axi_user_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_user_interconnect_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_axi_user_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_axi_user_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr0/axi_user_slrcrossing_mi" HWVERSION="2.1" INSTANCE="slr0_axi_user_slrcrossing_mi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="9"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="9"/>
        <PARAMETER NAME="REG_B" VALUE="9"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_user_slrcrossing_mi_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_user_interconnect_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_axi_user_slrcrossing_mi_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/slr0/axi_vip_control_mgntpf" HWVERSION="1.1" INSTANCE="slr0_axi_vip_control_mgntpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_control_mgntpf_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_vip_control_mgntpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_control_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/slr0/axi_vip_ctrl_userpf" HWVERSION="1.1" INSTANCE="slr0_axi_vip_ctrl_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_ctrl_userpf_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/slr0/axi_vip_data" HWVERSION="1.1" INSTANCE="slr0_axi_vip_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_data_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr0" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/slr0/freq_counter_0" HWVERSION="1.0" INSTANCE="slr0_freq_counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="freq_counter" VLNV="xilinx.com:user:freq_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="REF_CLK_FREQ_HZ" VALUE="50925"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_freq_counter_0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00052000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00052FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axil_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axil_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_awvalid" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_awready" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axil_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axil_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_wvalid" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_wready" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_bvalid" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axil_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_bready" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axil_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axil_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_arvalid" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_arready" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axil_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axil_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_rvalid" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_rready" SIGIS="undef" SIGNAME="slr0_freq_counter_0_axil_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk0" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk1" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_clk_out1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_control_periph_M_AXI" DATAWIDTH="32" NAME="axil" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axil_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axil_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axil_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axil_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axil_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axil_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axil_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axil_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axil_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axil_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axil_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axil_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axil_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axil_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axil_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axil_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axil_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axil_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axil_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/slr0/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="slr0_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr0_axi_user_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_user_interconnect_M01_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr0/regslice_control_mgntpf" HWVERSION="2.1" INSTANCE="slr0_regslice_control_mgntpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_control_mgntpf_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_control_mgntpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_vip_control_mgntpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_regslice_control_mgntpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr0/regslice_data" HWVERSION="2.1" INSTANCE="slr0_regslice_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_data_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_regslice_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr0/reset_controllers/psreset_gate_pr_control" HWVERSION="5.0" INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_control_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_locked_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="slr0_axi_user_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr0_axi_vip_control_mgntpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr0_freq_counter_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="slr0_regslice_control_mgntpf" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr0/reset_controllers/psreset_gate_pr_data" HWVERSION="5.0" INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_data_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_user_lnk_up_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr0/reset_controllers/psreset_gate_pr_kernel" HWVERSION="5.0" INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_locked_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr0/reset_controllers/psreset_gate_pr_kernel2" HWVERSION="5.0" INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_locked_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/slr1/axi_cdc_data" HWVERSION="2.1" INSTANCE="slr1_axi_cdc_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_cdc_data_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/slr1/axi_gpio_null" HWVERSION="2.0" INSTANCE="slr1_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_gpio_null_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01FFD000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x01FFDFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/slr1/axi_user_interconnect" HWVERSION="2.1" INSTANCE="slr1_axi_user_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_user_interconnect_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_user_slrcrossing_si_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_user_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_user_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr1/axi_user_slrcrossing_mi" HWVERSION="2.1" INSTANCE="slr1_axi_user_slrcrossing_mi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="9"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="9"/>
        <PARAMETER NAME="REG_B" VALUE="9"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_user_slrcrossing_mi_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_user_interconnect_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_user_slrcrossing_mi_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr1/axi_user_slrcrossing_si" HWVERSION="2.1" INSTANCE="slr1_axi_user_slrcrossing_si" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="9"/>
        <PARAMETER NAME="REG_AR" VALUE="9"/>
        <PARAMETER NAME="REG_W" VALUE="9"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_user_slrcrossing_si_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_user_slrcrossing_mi_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_user_slrcrossing_mi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_user_slrcrossing_mi_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_user_slrcrossing_si_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/slr1/axi_vip_data" HWVERSION="1.1" INSTANCE="slr1_axi_vip_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_data_1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr1" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/slr1/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="slr1_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr1_axi_user_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_user_interconnect_M01_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr1/regslice_data" HWVERSION="2.1" INSTANCE="slr1_regslice_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_data_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_control" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_control_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_locked_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="slr1_axi_user_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_si" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_data" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_data_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_user_lnk_up_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_vip_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_regslice_data" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_kernel" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_locked_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data" PORT="m_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_kernel2" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel2_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_locked_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/slr2/axi_cdc_data" HWVERSION="2.1" INSTANCE="slr2_axi_cdc_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_cdc_data_2"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_regslice_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/slr2/axi_gpio_null" HWVERSION="2.0" INSTANCE="slr2_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_gpio_null_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01FFE000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x01FFEFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/slr2/axi_user_interconnect" HWVERSION="2.1" INSTANCE="slr2_axi_user_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_user_interconnect_2"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_axi_user_slrcrossing_si_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_axi_user_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_axi_user_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr2/axi_user_slrcrossing_mi" HWVERSION="2.1" INSTANCE="slr2_axi_user_slrcrossing_mi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="9"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="9"/>
        <PARAMETER NAME="REG_B" VALUE="9"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_user_slrcrossing_mi_2"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_axi_user_interconnect_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_axi_user_slrcrossing_mi_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr2/axi_user_slrcrossing_si" HWVERSION="2.1" INSTANCE="slr2_axi_user_slrcrossing_si" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="9"/>
        <PARAMETER NAME="REG_AR" VALUE="9"/>
        <PARAMETER NAME="REG_W" VALUE="9"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_user_slrcrossing_si_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_user_slrcrossing_mi_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_user_slrcrossing_mi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_user_slrcrossing_mi_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_axi_user_slrcrossing_si_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/slr2/axi_vip_data" HWVERSION="1.1" INSTANCE="slr2_axi_vip_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_data_2"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr2" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/slr2/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="slr2_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_2"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr2_axi_user_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_axi_user_interconnect_M01_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr2/regslice_data" HWVERSION="2.1" INSTANCE="slr2_regslice_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_data_2"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_regslice_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr2/reset_controllers/psreset_gate_pr_control" HWVERSION="5.0" INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_control_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_locked_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="slr2_axi_user_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_si" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr2/reset_controllers/psreset_gate_pr_data" HWVERSION="5.0" INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_data_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_user_lnk_up_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr2/reset_controllers/psreset_gate_pr_kernel" HWVERSION="5.0" INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_locked_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr2/reset_controllers/psreset_gate_pr_kernel2" HWVERSION="5.0" INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel2_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_locked_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/slr3/axi_cdc_data" HWVERSION="2.1" INSTANCE="slr3_axi_cdc_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_cdc_data_3"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr3_regslice_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr3_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/slr3/axi_gpio_null" HWVERSION="2.0" INSTANCE="slr3_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_gpio_null_3"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01FFF000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x01FFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr3_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr3/axi_user_slrcrossing_si" HWVERSION="2.1" INSTANCE="slr3_axi_user_slrcrossing_si" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="9"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="9"/>
        <PARAMETER NAME="REG_AR" VALUE="9"/>
        <PARAMETER NAME="REG_W" VALUE="9"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_user_slrcrossing_si_2"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_user_slrcrossing_mi_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_user_slrcrossing_mi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_axi_user_slrcrossing_mi_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr3_axi_user_slrcrossing_si_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/slr3/axi_vip_data" HWVERSION="1.1" INSTANCE="slr3_axi_vip_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_data_3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr3_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr3" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/slr3/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="slr3_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_3"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr3_axi_user_slrcrossing_si_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr3_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr3_axi_user_slrcrossing_si_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr3_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/slr3/regslice_data" HWVERSION="2.1" INSTANCE="slr3_regslice_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_data_3"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr3_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr3_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr3_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr3_regslice_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr3/reset_controllers/psreset_gate_pr_control" HWVERSION="5.0" INSTANCE="slr3_reset_controllers_psreset_gate_pr_control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_control_3"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_locked_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr3_axi_user_slrcrossing_si" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user" PORT="S00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr3/reset_controllers/psreset_gate_pr_data" HWVERSION="5.0" INSTANCE="slr3_reset_controllers_psreset_gate_pr_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_data_3"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_user_lnk_up_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr3_axi_vip_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr3_regslice_data" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr3/reset_controllers/psreset_gate_pr_kernel" HWVERSION="5.0" INSTANCE="slr3_reset_controllers_psreset_gate_pr_kernel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel_3"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_locked_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="slr3_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_axi_cdc_data" PORT="m_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr3/reset_controllers/psreset_gate_pr_kernel2" HWVERSION="5.0" INSTANCE="slr3_reset_controllers_psreset_gate_pr_kernel2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel2_3"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_locked_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
