#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 15 22:18:17 2020
# Process ID: 26437
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL
# Command line: vivado
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/vivado.log
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6618.801 ; gain = 68.441 ; free physical = 4890 ; free virtual = 17312
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
update_compile_order -fileset sources_1
open_bd_design {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/bd/IB_RAM/IB_RAM.bd}
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <IB_RAM> from BD file </home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/bd/IB_RAM/IB_RAM.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6780.914 ; gain = 105.453 ; free physical = 4825 ; free virtual = 17247
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/python_prj/COE_LUT/Iter_0/lut_Iter0_Func0_3.coe' provided. It will be converted relative to IP Instance files '../../../../../python_prj/COE_LUT/Iter_0/lut_Iter0_Func0_3.coe'
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {1024} CONFIG.Write_Depth_A {4} CONFIG.Read_Width_A {1024} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {1024} CONFIG.Read_Width_B {1024} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/python_prj/COE_LUT/Iter_0/lut_Iter0_Func0_3.coe} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/python_prj/COE_LUT/Iter_0/lut_Iter0_Func0_3.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../python_prj/COE_LUT/Iter_0/lut_Iter0_Func0_3.coe'
endgroup
report_ip_status
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Feb 15 22:20:34 2020
| Host         : vpcc running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 1 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+------------------------+------------+---------------------+-----------+--------------------+---------+--------------+------------+----------------------+
| Instance Name          | Status     | Recommendation      | Change    | IP Name            | IP      | New Version  | New        | Original Part        |
|                        |            |                     | Log       |                    | Version |              | License    |                      |
+------------------------+------------+---------------------+-----------+--------------------+---------+--------------+------------+----------------------+
| IB_RAM_blk_mem_gen_0_0 | Up-to-date | No changes required |  *(1)     | Block Memory       | 8.4     | 8.4 (Rev. 4) | Included   | xc7z020clg484-1      |
|                        |            |                     |           | Generator          | (Rev.   |              |            |                      |
|                        |            |                     |           |                    | 4)      |              |            |                      |
+------------------------+------------+---------------------+-----------+--------------------+---------+--------------+------------+----------------------+
*(1) /home/s1820419/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/doc/blk_mem_gen_v8_4_changelog.txt


WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /BRAM_PORTA_0(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /BRAM_PORTB_0(BRAM_CTRL)
validate_bd_design -force
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /BRAM_PORTA_0(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /BRAM_PORTB_0(BRAM_CTRL)
save_bd_design
Wrote  : </home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/bd/IB_RAM/IB_RAM.bd> 
Wrote  : </home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/bd/IB_RAM/ui/bd_a9a06778.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 22:38:03 2020...
