// Seed: 2253035743
module module_0 (
    id_1
);
  input wire id_1;
  integer id_2;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd37
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  reg id_5;
  assign id_1[1 : id_2] = -1'h0;
  assign id_2 = id_5;
  logic id_6;
  ;
  logic id_7;
  module_0 modCall_1 (id_7);
  logic id_8;
  logic id_9;
  logic [7:0]['h0] id_10;
  wire [1 'h0 : id_2] id_11, id_12[-1 : 1];
  logic id_13 = id_5;
  wire  id_14;
  id_15 :
  assert property (@(1'd0) -1'b0) id_5 <= {id_11{-1}};
  union packed {
    logic id_16;
    logic id_17;
    id_18 id_19;
    logic id_20;
    logic id_21;
  } id_22;
  ;
endmodule
