#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000024fbbcfd2b0 .scope module, "Verilog1_tb" "Verilog1_tb" 2 21;
 .timescale -11 -12;
v0000024fbbcfd670_0 .var "c", 0 0;
v0000024fbbcfb980_0 .net "q1", 0 0, v0000024fbbcf6a40_0;  1 drivers
v0000024fbbcfba20_0 .net "q2", 0 0, v0000024fbbcf8c30_0;  1 drivers
v0000024fbbcfbac0_0 .net "q3", 0 0, v0000024fbbcfd5d0_0;  1 drivers
S_0000024fbbcfd440 .scope module, "Verilog1" "Verilog1" 2 24, 2 3 0, S_0000024fbbcfd2b0;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "Q1";
    .port_info 2 /OUTPUT 1 "Q2";
    .port_info 3 /OUTPUT 1 "Q3";
v0000024fbbcf8940_0 .net "CLK", 0 0, v0000024fbbcfd670_0;  1 drivers
v0000024fbbcf6a40_0 .var "Q1", 0 0;
v0000024fbbcf8c30_0 .var "Q2", 0 0;
v0000024fbbcfd5d0_0 .var "Q3", 0 0;
E_0000024fbbbca4a0 .event posedge, v0000024fbbcf8940_0;
    .scope S_0000024fbbcfd440;
T_0 ;
    %wait E_0000024fbbbca4a0;
    %load/vec4 v0000024fbbcf8c30_0;
    %inv;
    %load/vec4 v0000024fbbcf6a40_0;
    %inv;
    %and;
    %load/vec4 v0000024fbbcf6a40_0;
    %load/vec4 v0000024fbbcfd5d0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0000024fbbcf6a40_0, 0;
    %load/vec4 v0000024fbbcf6a40_0;
    %assign/vec4 v0000024fbbcf8c30_0, 0;
    %load/vec4 v0000024fbbcf8c30_0;
    %assign/vec4 v0000024fbbcfd5d0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024fbbcfd440;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcf6a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcf8c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcfd5d0_0, 0;
    %vpi_call 2 16 "$dumpfile", "3.7.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024fbbcfd440 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000024fbbcfd2b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024fbbcfd670_0, 0;
    %delay 100, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "3.7.v";
