# Accellant
A demo SoC implementation with a simple 6-10-stage RISC-V CPU and various I/O cores.

The CPU supports a 256 MB DDR3 SDRAM with separate 8 Kb 4-way I$ and 16 Kb 4-way write-back, write-allocate D$.

![accellant_cpu](https://github.com/NotCamelCase/Accellant/blob/master/docs/accellant_cpu.png)
