Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 28 16:49:30 2023
| Host         : LAPTOP-4TSITKQT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_control_sets_placed.rpt
| Design       : lab5
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |              28 |           11 |
| No           | Yes                   | No                     |              36 |           10 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |              79 |           35 |
| Yes          | Yes                   | No                     |              64 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|     Clock Signal     |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_0/slow_clk      |                              | lcd0/reset_n               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       |                              |                            |                3 |              3 |         1.00 |
|  btn_db0/u1/slow_clk |                              |                            |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG       | lcd0/icode[3]_i_1_n_0        |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | lcd0/tcode[3]_i_1_n_0        |                            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG       | lcd0/lcd_initialized_reg_n_0 | lcd0/reset_n               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG       |                              | clk_0/clear                |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG       |                              | btn_db0/u1/clear           |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG       | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG       |                              | lcd0/reset_n               |               10 |             27 |         2.70 |
|  clk_IBUF_BUFG       | lcd0/init_e_i_2_n_0          | lcd0/reset_n               |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG       | counter__0                   | lcd0/reset_n               |               35 |             79 |         2.26 |
+----------------------+------------------------------+----------------------------+------------------+----------------+--------------+


