Average time over 10 tests: 9.600000e-003 s 
Max absolute error for 10 tests: 1.370907e-006 

C:\vlsi\vlsiModel\vlsiModel\solution1\sim\vhdl>set PATH= 

C:\vlsi\vlsiModel\vlsiModel\solution1\sim\vhdl>call C:/Xilinx/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_vlsiModel_top glbl -prj vlsiModel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s vlsiModel  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_vlsiModel_top glbl -prj vlsiModel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s vlsiModel 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/ip/xil_defaultlib/vlsiModel_ap_faddfsub_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_ap_faddfsub_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/ip/xil_defaultlib/vlsiModel_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/ip/xil_defaultlib/vlsiModel_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/ip/xil_defaultlib/vlsiModel_ap_fdiv_10_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_ap_fdiv_10_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/ip/xil_defaultlib/vlsiModel_ap_fexp_6_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_ap_fexp_6_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/ip/xil_defaultlib/vlsiModel_ap_fmul_1_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_ap_fmul_1_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/AESL_automem_dense_3_output_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_dense_3_output_array
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/AESL_automem_dense_input_input_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_dense_input_input_array
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/AESL_automem_dense_input_input_shape.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_dense_input_input_shape
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_affine_matmul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_affine_matmul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_affine_matmul_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_affine_matmul_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_affine_matmul_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_affine_matmul_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_affine_matmul_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_affine_matmul_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_1_denseJfO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_1_denseJfO_rom
INFO: [VRFC 10-307] analyzing entity k2c_dense_1_denseJfO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_1_denseKfY.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_1_denseKfY_rom
INFO: [VRFC 10-307] analyzing entity k2c_dense_1_denseKfY
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_2_denseAem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_2_denseAem_rom
INFO: [VRFC 10-307] analyzing entity k2c_dense_2_denseAem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_2_densezec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_2_densezec_rom
INFO: [VRFC 10-307] analyzing entity k2c_dense_2_densezec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_3_densetde.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_3_densetde_rom
INFO: [VRFC 10-307] analyzing entity k2c_dense_3_densetde
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_3_denseudo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_3_denseudo_rom
INFO: [VRFC 10-307] analyzing entity k2c_dense_3_denseudo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_dense_bocq.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_dense_bocq_rom
INFO: [VRFC 10-307] analyzing entity k2c_dense_dense_bocq
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dense_dense_kncg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dense_dense_kncg_rom
INFO: [VRFC 10-307] analyzing entity k2c_dense_dense_kncg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_1_dense_2xdS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_1_dense_2xdS_ram
INFO: [VRFC 10-307] analyzing entity k2c_dot_1_dense_2xdS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_1_dense_2yd2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_1_dense_2yd2_rom
INFO: [VRFC 10-307] analyzing entity k2c_dot_1_dense_2yd2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_2_dense_3DeQ.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_2_dense_3DeQ_ram
INFO: [VRFC 10-307] analyzing entity k2c_dot_2_dense_3DeQ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_2_dense_3Ee0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_2_dense_3Ee0_rom
INFO: [VRFC 10-307] analyzing entity k2c_dot_2_dense_3Ee0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_3_dense_fg8j.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_3_dense_fg8j_ram
INFO: [VRFC 10-307] analyzing entity k2c_dot_3_dense_fg8j
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_3_dense_khbi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_3_dense_khbi_rom
INFO: [VRFC 10-307] analyzing entity k2c_dot_3_dense_khbi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_3_permA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_3_permA_ram
INFO: [VRFC 10-307] analyzing entity k2c_dot_3_permA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_3_permB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_3_permB_ram
INFO: [VRFC 10-307] analyzing entity k2c_dot_3_permB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_dense_1_frcU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_dense_1_frcU_ram
INFO: [VRFC 10-307] analyzing entity k2c_dot_dense_1_frcU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_dot_dense_1_ksc4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_dot_dense_1_ksc4_rom
INFO: [VRFC 10-307] analyzing entity k2c_dot_dense_1_ksc4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_matmul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_matmul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_matmul_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_matmul_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_matmul_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_matmul_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_matmul_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_matmul_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_relu_func.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_relu_func
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_relu_func_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_relu_func_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_relu_func_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_relu_func_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_softmax_func_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_softmax_func_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/k2c_sub2idx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity k2c_sub2idx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_vlsiModel_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_dense_1PgM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_1PgM_ram
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_1PgM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_dense_2Shg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_2Shg_ram
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_2Shg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_dense_3Xh4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_3Xh4_ram
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_3Xh4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_dense_iLf8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_iLf8_ram
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_iLf8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_dense_iNgs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_iNgs_ram
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_iNgs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_dense_oMgi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_oMgi_ram
INFO: [VRFC 10-307] analyzing entity vlsiModel_dense_oMgi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_faddfsuFfa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_faddfsuFfa
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_fadd_32cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_fadd_32cud
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_fcmp_32lbW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_fcmp_32lbW
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_fdiv_32Gfk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_fdiv_32Gfk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_fexp_32Hfu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_fexp_32Hfu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_fmul_32dEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_fmul_32dEe
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mac_mulCeG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mac_mulCeG_DSP48_8
INFO: [VRFC 10-307] analyzing entity vlsiModel_mac_mulCeG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mac_mulfYi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mac_mulfYi_DSP48_1
INFO: [VRFC 10-307] analyzing entity vlsiModel_mac_mulfYi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mac_mulIfE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mac_mulIfE_DSP48_9
INFO: [VRFC 10-307] analyzing entity vlsiModel_mac_mulIfE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mac_mulqcK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mac_mulqcK_DSP48_4
INFO: [VRFC 10-307] analyzing entity vlsiModel_mac_mulqcK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mac_mulwdI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mac_mulwdI_DSP48_6
INFO: [VRFC 10-307] analyzing entity vlsiModel_mac_mulwdI
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mul_64sbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_64sbkb_MulnS_0
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_64sbkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mul_mulBew.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_mulBew_DSP48_7
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_mulBew
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mul_muleOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_muleOg_DSP48_0
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_muleOg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mul_mulmb6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_mulmb6_DSP48_2
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_mulmb6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mul_mulpcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_mulpcA_DSP48_3
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_mulpcA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_mul_mulvdy.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_mulvdy_DSP48_5
INFO: [VRFC 10-307] analyzing entity vlsiModel_mul_mulvdy
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_udiv_20jbC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_udiv_20jbC_div_u
INFO: [VRFC 10-307] analyzing entity vlsiModel_udiv_20jbC_div
INFO: [VRFC 10-307] analyzing entity vlsiModel_udiv_20jbC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_udiv_64ibs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_udiv_64ibs_div_u
INFO: [VRFC 10-307] analyzing entity vlsiModel_udiv_64ibs_div
INFO: [VRFC 10-307] analyzing entity vlsiModel_udiv_64ibs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel_urem_64kbM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vlsiModel_urem_64kbM_div_u
INFO: [VRFC 10-307] analyzing entity vlsiModel_urem_64kbM_div
INFO: [VRFC 10-307] analyzing entity vlsiModel_urem_64kbM
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/vlsiModel_ap_fadd_3_full_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/vlsiModel_ap_fmul_1_max_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/vlsiModel_ap_faddfsub_3_full_dsp_32.vhd:200]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/vlsiModel_ap_fdiv_10_no_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/vlsiModel_ap_fcmp_0_no_dsp_32.vhd:194]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14216]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:79206]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77294]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:78210]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14403]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/vlsiModel_ap_fexp_6_full_dsp_32.vhd:190]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_dense_iLf8_ram [\vlsiModel_dense_iLf8_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_dense_iLf8 [vlsimodel_dense_ilf8_default]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_dense_oMgi_ram [\vlsiModel_dense_oMgi_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_dense_oMgi [vlsimodel_dense_omgi_default]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_dense_iNgs_ram [\vlsiModel_dense_iNgs_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_dense_iNgs [vlsimodel_dense_ings_default]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_dense_1PgM_ram [\vlsiModel_dense_1PgM_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_dense_1PgM [vlsimodel_dense_1pgm_default]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_dense_2Shg_ram [\vlsiModel_dense_2Shg_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_dense_2Shg [vlsimodel_dense_2shg_default]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_dense_3Xh4_ram [\vlsiModel_dense_3Xh4_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_dense_3Xh4 [vlsimodel_dense_3xh4_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dense_1_denseJfO_rom [k2c_dense_1_densejfo_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dense_1_denseJfO [k2c_dense_1_densejfo_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dense_1_denseKfY_rom [k2c_dense_1_densekfy_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dense_1_denseKfY [k2c_dense_1_densekfy_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dot_2_dense_3DeQ_ram [\k2c_dot_2_dense_3DeQ_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.k2c_dot_2_dense_3DeQ [k2c_dot_2_dense_3deq_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dot_2_dense_3Ee0_rom [k2c_dot_2_dense_3ee0_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dot_2_dense_3Ee0 [k2c_dot_2_dense_3ee0_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dot_3_permA_ram [\k2c_dot_3_permA_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.k2c_dot_3_permA [k2c_dot_3_perma_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture vlsimodel_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.vlsiModel_ap_fadd_3_full_dsp_32 [vlsimodel_ap_fadd_3_full_dsp_32_...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_fadd_32cud [\vlsiModel_fadd_32cud(id=1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture vlsimodel_ap_fmul_1_max_dsp_32_arch of entity xil_defaultlib.vlsiModel_ap_fmul_1_max_dsp_32 [vlsimodel_ap_fmul_1_max_dsp_32_d...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_fmul_32dEe [\vlsiModel_fmul_32dEe(id=1)\]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mul_64sbkb_MulnS_0 [vlsimodel_mul_64sbkb_mulns_0_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mul_64sbkb [\vlsiModel_mul_64sbkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mul_mulBew_DSP48_7 [vlsimodel_mul_mulbew_dsp48_7_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mul_mulBew [\vlsiModel_mul_mulBew(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mac_mulCeG_DSP48_8 [vlsimodel_mac_mulceg_dsp48_8_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mac_mulCeG [\vlsiModel_mac_mulCeG(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.k2c_matmul_1 [k2c_matmul_1_default]
Compiling architecture behav of entity xil_defaultlib.k2c_sub2idx [k2c_sub2idx_default]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_udiv_64ibs_div_u [\vlsiModel_udiv_64ibs_div_u(in0_...]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_udiv_64ibs_div [\vlsiModel_udiv_64ibs_div(in0_wi...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_udiv_64ibs [\vlsiModel_udiv_64ibs(id=1,num_s...]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_urem_64kbM_div_u [\vlsiModel_urem_64kbM_div_u(in0_...]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_urem_64kbM_div [\vlsiModel_urem_64kbM_div(in0_wi...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_urem_64kbM [\vlsiModel_urem_64kbM(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.k2c_dot_2 [k2c_dot_2_default]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture vlsimodel_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.vlsiModel_ap_faddfsub_3_full_dsp_32 [vlsimodel_ap_faddfsub_3_full_dsp...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_faddfsuFfa [\vlsiModel_faddfsuFfa(id=1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_6.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=8,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_6.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture vlsimodel_ap_fdiv_10_no_dsp_32_arch of entity xil_defaultlib.vlsiModel_ap_fdiv_10_no_dsp_32 [vlsimodel_ap_fdiv_10_no_dsp_32_d...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_fdiv_32Gfk [\vlsiModel_fdiv_32Gfk(id=1)\]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture vlsimodel_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.vlsiModel_ap_fcmp_0_no_dsp_32 [vlsimodel_ap_fcmp_0_no_dsp_32_de...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_fcmp_32lbW [\vlsiModel_fcmp_32lbW(id=1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=43,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=4)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.delay_s [\delay_s(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.delay_s [\delay_s(width=9,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=34,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=36)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=34)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=33,length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_exp [\flt_exp(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture vlsimodel_ap_fexp_6_full_dsp_32_arch of entity xil_defaultlib.vlsiModel_ap_fexp_6_full_dsp_32 [vlsimodel_ap_fexp_6_full_dsp_32_...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_fexp_32Hfu [\vlsiModel_fexp_32Hfu(id=1)\]
Compiling architecture behav of entity xil_defaultlib.k2c_softmax_func_2 [k2c_softmax_func_2_default]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mac_mulIfE_DSP48_9 [vlsimodel_mac_mulife_dsp48_9_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mac_mulIfE [\vlsiModel_mac_mulIfE(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.k2c_affine_matmul_2 [k2c_affine_matmul_2_default]
Compiling architecture behav of entity xil_defaultlib.k2c_dense_1 [k2c_dense_1_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dense_3_densetde_rom [k2c_dense_3_densetde_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dense_3_densetde [k2c_dense_3_densetde_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dense_3_denseudo_rom [k2c_dense_3_denseudo_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dense_3_denseudo [k2c_dense_3_denseudo_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dot_dense_1_frcU_ram [\k2c_dot_dense_1_frcU_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.k2c_dot_dense_1_frcU [k2c_dot_dense_1_frcu_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dot_dense_1_ksc4_rom [k2c_dot_dense_1_ksc4_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dot_dense_1_ksc4 [k2c_dot_dense_1_ksc4_default]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mul_mulpcA_DSP48_3 [vlsimodel_mul_mulpca_dsp48_3_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mul_mulpcA [\vlsiModel_mul_mulpcA(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mac_mulqcK_DSP48_4 [vlsimodel_mac_mulqck_dsp48_4_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mac_mulqcK [\vlsiModel_mac_mulqcK(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.k2c_matmul_3 [k2c_matmul_3_default]
Compiling architecture behav of entity xil_defaultlib.k2c_dot [k2c_dot_default]
Compiling architecture behav of entity xil_defaultlib.k2c_affine_matmul [k2c_affine_matmul_default]
Compiling architecture behav of entity xil_defaultlib.k2c_relu_func [k2c_relu_func_default]
Compiling architecture behav of entity xil_defaultlib.k2c_dense_3 [k2c_dense_3_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dense_2_densezec_rom [k2c_dense_2_densezec_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dense_2_densezec [k2c_dense_2_densezec_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dense_2_denseAem_rom [k2c_dense_2_denseaem_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dense_2_denseAem [k2c_dense_2_denseaem_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dot_1_dense_2xdS_ram [\k2c_dot_1_dense_2xdS_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.k2c_dot_1_dense_2xdS [k2c_dot_1_dense_2xds_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dot_1_dense_2yd2_rom [k2c_dot_1_dense_2yd2_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dot_1_dense_2yd2 [k2c_dot_1_dense_2yd2_default]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mul_mulvdy_DSP48_5 [vlsimodel_mul_mulvdy_dsp48_5_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mul_mulvdy [\vlsiModel_mul_mulvdy(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mac_mulwdI_DSP48_6 [vlsimodel_mac_mulwdi_dsp48_6_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mac_mulwdI [\vlsiModel_mac_mulwdI(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.k2c_matmul_2 [k2c_matmul_2_default]
Compiling architecture behav of entity xil_defaultlib.k2c_dot_1 [k2c_dot_1_default]
Compiling architecture behav of entity xil_defaultlib.k2c_affine_matmul_1 [k2c_affine_matmul_1_default]
Compiling architecture behav of entity xil_defaultlib.k2c_relu_func_1 [k2c_relu_func_1_default]
Compiling architecture behav of entity xil_defaultlib.k2c_dense_2 [k2c_dense_2_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dense_dense_kncg_rom [k2c_dense_dense_kncg_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dense_dense_kncg [k2c_dense_dense_kncg_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dense_dense_bocq_rom [k2c_dense_dense_bocq_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dense_dense_bocq [k2c_dense_dense_bocq_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dot_3_dense_fg8j_ram [\k2c_dot_3_dense_fg8j_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.k2c_dot_3_dense_fg8j [k2c_dot_3_dense_fg8j_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dot_3_dense_khbi_rom [k2c_dot_3_dense_khbi_rom_default]
Compiling architecture arch of entity xil_defaultlib.k2c_dot_3_dense_khbi [k2c_dot_3_dense_khbi_default]
Compiling architecture rtl of entity xil_defaultlib.k2c_dot_3_permB_ram [\k2c_dot_3_permB_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.k2c_dot_3_permB [k2c_dot_3_permb_default]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mul_muleOg_DSP48_0 [vlsimodel_mul_muleog_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mul_muleOg [\vlsiModel_mul_muleOg(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mac_mulfYi_DSP48_1 [vlsimodel_mac_mulfyi_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mac_mulfYi [\vlsiModel_mac_mulfYi(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.k2c_matmul [k2c_matmul_default]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_udiv_20jbC_div_u [\vlsiModel_udiv_20jbC_div_u(in0_...]
Compiling architecture rtl of entity xil_defaultlib.vlsiModel_udiv_20jbC_div [\vlsiModel_udiv_20jbC_div(in0_wi...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_udiv_20jbC [\vlsiModel_udiv_20jbC(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.k2c_dot_3 [k2c_dot_3_default]
Compiling architecture behav of entity xil_defaultlib.vlsiModel_mul_mulmb6_DSP48_2 [vlsimodel_mul_mulmb6_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.vlsiModel_mul_mulmb6 [\vlsiModel_mul_mulmb6(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.k2c_affine_matmul_3 [k2c_affine_matmul_3_default]
Compiling architecture behav of entity xil_defaultlib.k2c_relu_func_3 [k2c_relu_func_3_default]
Compiling architecture behav of entity xil_defaultlib.k2c_dense [k2c_dense_default]
Compiling architecture behav of entity xil_defaultlib.vlsiModel [vlsimodel_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_dense_input_input_array [aesl_automem_dense_input_input_a...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_dense_input_input_shape [aesl_automem_dense_input_input_s...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_dense_3_output_array [aesl_automem_dense_3_output_arra...]
Compiling architecture behav of entity xil_defaultlib.apatb_vlsimodel_top
Built simulation snapshot vlsiModel

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/xsim.dir/vlsiModel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 18 00:51:36 2024...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/vlsiModel/xsim_script.tcl
# xsim {vlsiModel} -autoloadwcfg -tclbatch {vlsiModel.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source vlsiModel.tcl
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: simulation done!
Time: 93663275 ns  Iteration: 1  Process: /apatb_vlsiModel_top/generate_sim_done_proc  File: C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 93663275 ns  Iteration: 1  Process: /apatb_vlsiModel_top/generate_sim_done_proc  File: C:/vlsi/vlsiModel/vlsiModel/solution1/sim/vhdl/vlsiModel.autotb.vhd
$finish called at time : 93663275 ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:53:03 . Memory (MB): peak = 212.117 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Apr 18 01:44:45 2024...
Average time over 10 tests: 2.900000e-003 s 
Max absolute error for 10 tests: 1.370907e-006 
