{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488217715096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488217715099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 14:48:34 2017 " "Processing started: Mon Feb 27 14:48:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488217715099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488217715099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off catraca -c catraca " "Command: quartus_map --read_settings_files=on --write_settings_files=off catraca -c catraca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488217715099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488217715371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488217715372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_giro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controle_giro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controle_giro " "Found entity 1: controle_giro" {  } { { "controle_giro.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/controle_giro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488217724790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488217724790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "catraca.bdf 1 1 " "Found 1 design units, including 1 entities, in source file catraca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 catraca " "Found entity 1: catraca" {  } { { "catraca.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/catraca.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488217724791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488217724791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "catraca " "Elaborating entity \"catraca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488217724817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst2 " "Elaborating entity \"7447\" for hierarchy \"7447:inst2\"" {  } { { "catraca.bdf" "inst2" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/catraca.bdf" { { 184 768 888 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst2 " "Elaborated megafunction instantiation \"7447:inst2\"" {  } { { "catraca.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/catraca.bdf" { { 184 768 888 344 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7473 7473:inst " "Elaborating entity \"7473\" for hierarchy \"7473:inst\"" {  } { { "catraca.bdf" "inst" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/catraca.bdf" { { 208 352 472 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7473:inst " "Elaborated megafunction instantiation \"7473:inst\"" {  } { { "catraca.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/catraca.bdf" { { 208 352 472 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_giro controle_giro:inst10 " "Elaborating entity \"controle_giro\" for hierarchy \"controle_giro:inst10\"" {  } { { "catraca.bdf" "inst10" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/catraca.bdf" { { 312 -48 48 472 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 controle_giro:inst10\|7408:inst3 " "Elaborating entity \"7408\" for hierarchy \"controle_giro:inst10\|7408:inst3\"" {  } { { "controle_giro.bdf" "inst3" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/controle_giro.bdf" { { 360 952 1016 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controle_giro:inst10\|7408:inst3 " "Elaborated megafunction instantiation \"controle_giro:inst10\|7408:inst3\"" {  } { { "controle_giro.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/controle_giro.bdf" { { 360 952 1016 400 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 controle_giro:inst10\|7404:inst2 " "Elaborating entity \"7404\" for hierarchy \"controle_giro:inst10\|7404:inst2\"" {  } { { "controle_giro.bdf" "inst2" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/controle_giro.bdf" { { 440 744 792 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controle_giro:inst10\|7404:inst2 " "Elaborated megafunction instantiation \"controle_giro:inst10\|7404:inst2\"" {  } { { "controle_giro.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/controle_giro.bdf" { { 440 744 792 472 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7432 controle_giro:inst10\|7432:inst13 " "Elaborating entity \"7432\" for hierarchy \"controle_giro:inst10\|7432:inst13\"" {  } { { "controle_giro.bdf" "inst13" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/controle_giro.bdf" { { 808 928 992 848 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controle_giro:inst10\|7432:inst13 " "Elaborated megafunction instantiation \"controle_giro:inst10\|7432:inst13\"" {  } { { "controle_giro.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/controle_giro.bdf" { { 808 928 992 848 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:contadorUnidade " "Elaborating entity \"74160\" for hierarchy \"74160:contadorUnidade\"" {  } { { "catraca.bdf" "contadorUnidade" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/catraca.bdf" { { 672 360 480 856 "contadorUnidade" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:contadorUnidade " "Elaborated megafunction instantiation \"74160:contadorUnidade\"" {  } { { "catraca.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/6. Catraca/quartus/catraca.bdf" { { 672 360 480 856 "contadorUnidade" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217724908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488217725357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488217725747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488217725747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488217725809 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488217725809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488217725809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488217725809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488217725862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 14:48:45 2017 " "Processing ended: Mon Feb 27 14:48:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488217725862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488217725862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488217725862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488217725862 ""}
