<module name="MPU_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CLKEN_PLL_MPU" acronym="CM_CLKEN_PLL_MPU" offset="0x4" width="32" description="This register controls the DPLL1 modes.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_MPU_DPLL_LPMODE" width="1" begin="10" end="10" resetval="0x0" description="This bit allows to enable or disable the LP mode of the MPU DPLL. Writting this bit to switch the mode between LP or normal mode will take effect only when the DPLL will have transition into the bypass or stop state, followed by a lock or re-lock of the DPLL." range="" rwaccess="RW">
      <bitenum value="0" token="EN_MPU_DPLL_LPMODE_0" description="Disables the DPLL LP mode to re-enter the normal mode at the following lock or re-lock sequence."/>
      <bitenum value="1" token="EN_MPU_DPLL_LPMODE_1" description="Enables the DPLL LP mode to enter the LP mode at the following lock or re-lock sequence."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="EN_MPU_DPLL_DRIFTGUARD" width="1" begin="3" end="3" resetval="0x0" description="This bit allows to enable or disable the automatic recalibration feature of the MPU DPLL. The DPLL1 will automatically start a recalibration process upon assertion of the recal flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" token="EN_MPU_DPLL_DRIFTGUARD_0" description="Disables the DPLL1 automatic recalibration mode"/>
      <bitenum value="1" token="EN_MPU_DPLL_DRIFTGUARD_1" description="Enables the DPLL1 automatic recalibration mode"/>
    </bitfield>
    <bitfield id="EN_MPU_DPLL" width="3" begin="2" end="0" resetval="0x5" description="DPLL1 control; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="5" token="EN_MPU_DPLL_5" description="Put the DPLL1 in low power bypass mode"/>
      <bitenum value="7" token="EN_MPU_DPLL_7" description="Enables the DPLL1 in lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_MPU" acronym="CM_IDLEST_MPU" offset="0x20" width="32" description="Modules access availability monitoring. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_MPU" width="1" begin="0" end="0" resetval="0x1" description="MPU standby status." range="" rwaccess="R">
      <bitenum value="0" token="ST_MPU_0" description="MPU is active."/>
      <bitenum value="1" token="ST_MPU_1" description="MPU is in standby mode."/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_PLL_MPU" acronym="CM_IDLEST_PLL_MPU" offset="0x24" width="32" description="This register allows monitoring the master clock activity. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_MPU_CLK" width="1" begin="0" end="0" resetval="0x0" description="MPU_CLK activity" range="" rwaccess="R">
      <bitenum value="0" token="ST_MPU_CLK_0" description="DPLL1 is bypassed"/>
      <bitenum value="1" token="ST_MPU_CLK_1" description="DPLL1 is locked"/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_PLL_MPU" acronym="CM_AUTOIDLE_PLL_MPU" offset="0x34" width="32" description="This register provides automatic control over the DPLL1 activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTO_MPU_DPLL" width="3" begin="2" end="0" resetval="0x0" description="DPLL1 automatic control; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_MPU_DPLL_0" description="Auto control disabled"/>
      <bitenum value="1" token="AUTO_MPU_DPLL_1" description="DPLL1 is automatically put in low power stop mode when the MPU clock is not required anymore. It is also restarted automatically."/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL1_PLL_MPU" acronym="CM_CLKSEL1_PLL_MPU" offset="0x40" width="32" description="This register provides controls over the MPU DPLL.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MPU_CLK_SRC" width="3" begin="21" end="19" resetval="0x1" description="Selects the DPLL1 bypass source clock; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="MPU_CLK_SRC_1" description="DPLL1_FCLK is CORE_CLK divided by 1"/>
      <bitenum value="2" token="MPU_CLK_SRC_2" description="DPLL1_FCLK is CORE_CLK divided by 2"/>
      <bitenum value="4" token="MPU_CLK_SRC_4" description="DPLL1_FCLK is CORE_CLK divided by 4"/>
    </bitfield>
    <bitfield id="MPU_DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL1 multiplier factor (0 to 2047)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MPU_DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL1 divider factor (0 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKSEL2_PLL_MPU" acronym="CM_CLKSEL2_PLL_MPU" offset="0x44" width="32" description="This register provides controls over the MPU DPLL.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MPU_DPLL_CLKOUT_DIV" width="5" begin="4" end="0" resetval="0x01" description="DPLL1 output clock divider factor (1 up to 16); Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="MPU_DPLL_CLKOUT_DIV_1" description="DPLL1 CLKOUTX2 divided by 1"/>
      <bitenum value="2" token="MPU_DPLL_CLKOUT_DIV_2" description="DPLL1 CLKOUTX2 divided by 2"/>
      <bitenum value="3" token="MPU_DPLL_CLKOUT_DIV_3" description="DPLL1 CLKOUTX2 divided by 3"/>
      <bitenum value="4" token="MPU_DPLL_CLKOUT_DIV_4" description="DPLL1 CLKOUTX2 divided by 4"/>
      <bitenum value="5" token="MPU_DPLL_CLKOUT_DIV_5" description="DPLL1 CLKOUTX2 divided by 5"/>
      <bitenum value="6" token="MPU_DPLL_CLKOUT_DIV_6" description="DPLL1 CLKOUTX2 divided by 6"/>
      <bitenum value="7" token="MPU_DPLL_CLKOUT_DIV_7" description="DPLL1 CLKOUTX2 divided by 7"/>
      <bitenum value="8" token="MPU_DPLL_CLKOUT_DIV_8" description="DPLL1 CLKOUTX2 divided by 8"/>
      <bitenum value="9" token="MPU_DPLL_CLKOUT_DIV_9" description="DPLL1 CLKOUTX2 divided by 9"/>
      <bitenum value="10" token="MPU_DPLL_CLKOUT_DIV_10" description="DPLL1 CLKOUTX2 divided by 10"/>
      <bitenum value="11" token="MPU_DPLL_CLKOUT_DIV_11" description="DPLL1 CLKOUTX2 divided by 11"/>
      <bitenum value="12" token="MPU_DPLL_CLKOUT_DIV_12" description="DPLL1 CLKOUTX2 divided by 12"/>
      <bitenum value="13" token="MPU_DPLL_CLKOUT_DIV_13" description="DPLL1 CLKOUTX2 divided by 13"/>
      <bitenum value="14" token="MPU_DPLL_CLKOUT_DIV_14" description="DPLL1 CLKOUTX2 divided by 14"/>
      <bitenum value="15" token="MPU_DPLL_CLKOUT_DIV_15" description="DPLL1 CLKOUTX2 divided by 15"/>
      <bitenum value="16" token="MPU_DPLL_CLKOUT_DIV_16" description="DPLL1 CLKOUTX2 divided by 16"/>
    </bitfield>
  </register>
  <register id="CM_CLKSTCTRL_MPU" acronym="CM_CLKSTCTRL_MPU" offset="0x48" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ACTIVE and INACTIVE states.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL_MPU" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the MPU clock domain." range="" rwaccess="RW">
      <bitenum value="0" token="CLKTRCTRL_MPU_0" description="Automatic transition is disabled"/>
      <bitenum value="1" token="CLKTRCTRL_MPU_1" description="Reserved"/>
      <bitenum value="2" token="CLKTRCTRL_MPU_2" description="Start a software supervised wake-up transition on the domain"/>
      <bitenum value="3" token="CLKTRCTRL_MPU_3" description="Automatic transition is enabled. Transition is supervised by the HardWare."/>
    </bitfield>
  </register>
  <register id="CM_CLKSTST_MPU" acronym="CM_CLKSTST_MPU" offset="0x4C" width="32" description="This register provides a status on the clock activity in the domain (MPU DPLL output clock).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_MPU" width="1" begin="0" end="0" resetval="0x0" description="Clock activity status" range="" rwaccess="R">
      <bitenum value="0" token="CLKACTIVITY_MPU_0" description="No domain clock activity"/>
      <bitenum value="1" token="CLKACTIVITY_MPU_1" description="Domain clock is active"/>
    </bitfield>
  </register>
</module>
