/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_dma.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/18/11 4:27p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon May 16 20:53:44 2011
 *                 MD5 Checksum         f5f09b2bf7ad40890d2e5dc57d4789b6
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7552/rdb/a0/bchp_raaga_dsp_dma.h $
 * 
 * Hydra_Software_Devel/2   5/18/11 4:27p xhuang
 * SW7552-2: update with central RDB
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_DMA_H__
#define BCHP_RAAGA_DSP_DMA_H__

/***************************************************************************
 *RAAGA_DSP_DMA - Raaga DMA registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY        0x00821200 /* Priority of DMA Queues */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0 0x00821240 /* DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0   0x00821244 /* DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q0           0x00821248 /* DMA Source Address Register for DMA Command Queue-0 */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q0          0x0082124c /* DMA destination address register for DMA Command Queue-0 */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0           0x00821250 /* DMA transfer enable register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0           0x00821254 /* DMA transfer progress register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q0    0x00821258 /* DMA-Token-ID completion status register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q0       0x0082125c /* DMA-Token-ID clear for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q0       0x00821260 /* DMA-Token-ID Set for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1 0x00821280 /* DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1   0x00821284 /* DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q1           0x00821288 /* DMA Source Address Register for DMA command Queue-1 */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q1          0x0082128c /* DMA destination address register for DMA Command Queue-1 */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1           0x00821290 /* DMA transfer enable register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1           0x00821294 /* DMA transfer progress register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q1    0x00821298 /* DMA-Token-ID completion status register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q1       0x0082129c /* DMA-Token-ID clear for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q1       0x008212a0 /* DMA-Token-ID Set for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2 0x008212c0 /* DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2   0x008212c4 /* DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q2           0x008212c8 /* DMA Source Address Register for DMA Command Queue-2 */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q2          0x008212cc /* DMA destination address register for DMA Command Queue-2 */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2           0x008212d0 /* DMA transfer enable register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2           0x008212d4 /* DMA transfer progress register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q2    0x008212d8 /* DMA-Token-ID completion status register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q2       0x008212dc /* DMA-Token-ID clear for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q2       0x008212e0 /* DMA-Token-ID Set for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3 0x00821300 /* DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3   0x00821304 /* DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q3           0x00821308 /* DMA Source Address Register for DMA Command Queue-3 */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q3          0x0082130c /* DMA destination address register for DMA Command Queue-3 */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3           0x00821310 /* DMA transfer enable register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3           0x00821314 /* DMA transfer progress register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q3    0x00821318 /* DMA-Token-ID completion status register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q3       0x0082131c /* DMA-Token-ID clear for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q3       0x00821320 /* DMA-Token-ID Set for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR    0x00821340 /* DMA DMEM Read Request Stall Counter Register */
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR    0x00821344 /* DMA DMEM Write Request Stall Counter Register */
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN 0x00821348 /* DMA DMEM RD/WR Request Priority Inversion Counters Enable/Disable Register */
#define BCHP_RAAGA_DSP_DMA_ABORT                 0x0082134c /* DMA Queues Abort Enable Register */
#define BCHP_RAAGA_DSP_DMA_STATUS                0x00821350 /* Status of all DMA Queues */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS          0x00821354 /* DMA Error status register for DMA-Queues */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR             0x00821358 /* DMA Error status register for DMA-Queues */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS0          0x0082135c /* DMA Debug Register for DMA Command Queues. */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS1          0x00821360 /* DMA Debug Register for DMA SCB Bridge and Read Data-path Modules Queues. */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS2          0x00821364 /* DMA Debug Register for DMA Write Data-path module. */

/***************************************************************************
 *QUEUE_PRIORITY - Priority of DMA Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved0_MASK           0xfc000000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved0_SHIFT          26

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: QUEUE_3 [25:24] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_MASK             0x03000000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_SHIFT            24
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_DEFAULT          3
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_1       0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_2       1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_3       2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_4       3

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: reserved1 [23:18] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved1_MASK           0x00fc0000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved1_SHIFT          18

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: QUEUE_2 [17:16] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_MASK             0x00030000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_SHIFT            16
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_DEFAULT          2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_1       0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_2       1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_3       2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_4       3

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: reserved2 [15:10] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved2_MASK           0x0000fc00
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved2_SHIFT          10

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: QUEUE_1 [09:08] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_MASK             0x00000300
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_SHIFT            8
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_DEFAULT          1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_1       0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_2       1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_3       2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_4       3

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: reserved3 [07:02] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved3_MASK           0x000000fc
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved3_SHIFT          2

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: QUEUE_0 [01:00] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_MASK             0x00000003
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_SHIFT            0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_DEFAULT          0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_1       0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_2       1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_3       2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_4       3

/***************************************************************************
 *MAX_SCB_BURST_SIZE_Q0 - DMA maximum SCB command burst size for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q0 :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_reserved0_MASK    0xfffffffc
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_reserved0_SHIFT   2

/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q0 :: BURST [01:00] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_MASK        0x00000003
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_SHIFT       0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_DEFAULT     1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_4JW         0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_8JW         1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_16JW        2
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_RESERVED    3

/***************************************************************************
 *SCB_GEN_CMD_TYPE_Q0 - DMA SCB command type for Video Block Access and Video Raster access commands.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q0 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_reserved0_MASK      0xfc000000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_reserved0_SHIFT     26

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q0 :: NMB_VAL [25:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_NMB_VAL_MASK        0x03ff0000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_NMB_VAL_SHIFT       16
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_NMB_VAL_DEFAULT     0

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q0 :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_reserved1_MASK      0x0000fe00
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_reserved1_SHIFT     9

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q0 :: ACCESS_TYPE [08:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_ACCESS_TYPE_MASK    0x000001ff
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_ACCESS_TYPE_SHIFT   0
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_ACCESS_TYPE_DEFAULT 0

/***************************************************************************
 *SRC_ADDR_Q0 - DMA Source Address Register for DMA Command Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SRC_ADDR_Q0 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q0_ADDRESS_MASK                0xffffffff
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q0_ADDRESS_SHIFT               0
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q0_ADDRESS_DEFAULT             0

/***************************************************************************
 *DEST_ADDR_Q0 - DMA destination address register for DMA Command Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DEST_ADDR_Q0 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q0_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q0_ADDRESS_SHIFT              0
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q0_ADDRESS_DEFAULT            0

/***************************************************************************
 *TRANSFER_Q0 - DMA transfer enable register for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: DONT_INTR [31:31] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DONT_INTR_MASK              0x80000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DONT_INTR_SHIFT             31
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DONT_INTR_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DONT_INTR_CLEAR             0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DONT_INTR_SET               1

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: reserved0 [30:29] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_reserved0_MASK              0x60000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_reserved0_SHIFT             29

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: TOKEN_ID [28:24] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TOKEN_ID_MASK               0x1f000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TOKEN_ID_SHIFT              24
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TOKEN_ID_DEFAULT            0

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: SCB_VIDEO_ACCESS [23:23] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_VIDEO_ACCESS_MASK       0x00800000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_VIDEO_ACCESS_SHIFT      23
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_VIDEO_ACCESS_DEFAULT    0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_VIDEO_ACCESS_LINEAR     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_VIDEO_ACCESS_VIDEO      1

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: DATA_TYPE [22:21] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_MASK              0x00600000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_SHIFT             21
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_EIGHT_BIT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_SIXTEEN_BIT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_THIRTYTWO_BIT     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_RESERVED          3

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: SWAP_TYPE_64BW [20:20] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_64BW_MASK         0x00100000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_64BW_SHIFT        20
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_64BW_DEFAULT      0

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: SWAP_TYPE [19:18] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_MASK              0x000c0000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_SHIFT             18
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_SWAP_TYPE0        0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_SWAP_TYPE1        1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_SWAP_TYPE2        2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_SWAP_TYPE3        3

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: TRANSFER_TYPE [17:16] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_MASK          0x00030000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_SHIFT         16
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_DEFAULT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_RESERVED      0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_DMA_READ      1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_DMA_WRITE     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_DMA_MOVE      3

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: TRANSFER_SIZE [15:00] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_SIZE_MASK          0x0000ffff
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_SIZE_SHIFT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_SIZE_DEFAULT       0

/***************************************************************************
 *PROGRESS_Q0 - DMA transfer progress register for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PROGRESS_Q0 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_reserved0_MASK              0xffc00000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_reserved0_SHIFT             22

/* RAAGA_DSP_DMA :: PROGRESS_Q0 :: VALID [21:21] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_VALID_MASK                  0x00200000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_VALID_SHIFT                 21

/* RAAGA_DSP_DMA :: PROGRESS_Q0 :: TOKEN_ID [20:16] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_TOKEN_ID_MASK               0x001f0000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_TOKEN_ID_SHIFT              16
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_TOKEN_ID_DEFAULT            0

/* RAAGA_DSP_DMA :: PROGRESS_Q0 :: BYTES_LEFT [15:00] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_BYTES_LEFT_MASK             0x0000ffff
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_BYTES_LEFT_SHIFT            0
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_BYTES_LEFT_DEFAULT          0

/***************************************************************************
 *TOKEN_ID_STATUS_Q0 - DMA-Token-ID completion status register for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_STATUS_Q0 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q0_TOKEN_ID_BITS_MASK   0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q0_TOKEN_ID_BITS_SHIFT  0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q0_TOKEN_ID_BITS_DEFAULT 0

/***************************************************************************
 *TOKEN_ID_CLR_Q0 - DMA-Token-ID clear for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_CLR_Q0 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q0_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q0_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q0_TOKEN_ID_BITS_DEFAULT   0

/***************************************************************************
 *TOKEN_ID_SET_Q0 - DMA-Token-ID Set for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_SET_Q0 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q0_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q0_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q0_TOKEN_ID_BITS_DEFAULT   0

/***************************************************************************
 *MAX_SCB_BURST_SIZE_Q1 - DMA maximum SCB command burst size for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q1 :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_reserved0_MASK    0xfffffffc
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_reserved0_SHIFT   2

/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q1 :: BURST [01:00] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_MASK        0x00000003
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_SHIFT       0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_DEFAULT     1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_4JW         0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_8JW         1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_16JW        2
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_RESERVED    3

/***************************************************************************
 *SCB_GEN_CMD_TYPE_Q1 - DMA SCB command type for Video Block Access and Video Raster access commands.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q1 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_reserved0_MASK      0xfc000000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_reserved0_SHIFT     26

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q1 :: NMB_VAL [25:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_NMB_VAL_MASK        0x03ff0000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_NMB_VAL_SHIFT       16
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_NMB_VAL_DEFAULT     0

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q1 :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_reserved1_MASK      0x0000fe00
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_reserved1_SHIFT     9

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q1 :: ACCESS_TYPE [08:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_ACCESS_TYPE_MASK    0x000001ff
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_ACCESS_TYPE_SHIFT   0
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_ACCESS_TYPE_DEFAULT 0

/***************************************************************************
 *SRC_ADDR_Q1 - DMA Source Address Register for DMA command Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SRC_ADDR_Q1 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q1_ADDRESS_MASK                0xffffffff
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q1_ADDRESS_SHIFT               0
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q1_ADDRESS_DEFAULT             0

/***************************************************************************
 *DEST_ADDR_Q1 - DMA destination address register for DMA Command Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DEST_ADDR_Q1 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q1_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q1_ADDRESS_SHIFT              0
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q1_ADDRESS_DEFAULT            0

/***************************************************************************
 *TRANSFER_Q1 - DMA transfer enable register for DMA-Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: DONT_INTR [31:31] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DONT_INTR_MASK              0x80000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DONT_INTR_SHIFT             31
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DONT_INTR_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DONT_INTR_CLEAR             0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DONT_INTR_SET               1

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: reserved0 [30:29] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_reserved0_MASK              0x60000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_reserved0_SHIFT             29

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: TOKEN_ID [28:24] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TOKEN_ID_MASK               0x1f000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TOKEN_ID_SHIFT              24
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TOKEN_ID_DEFAULT            0

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: SCB_VIDEO_ACCESS [23:23] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_VIDEO_ACCESS_MASK       0x00800000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_VIDEO_ACCESS_SHIFT      23
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_VIDEO_ACCESS_DEFAULT    0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_VIDEO_ACCESS_LINEAR     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_VIDEO_ACCESS_VIDEO      1

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: DATA_TYPE [22:21] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_MASK              0x00600000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_SHIFT             21
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_EIGHT_BIT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_SIXTEEN_BIT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_THIRTYTWO_BIT     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_RESERVED          3

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: SWAP_TYPE_64BW [20:20] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_64BW_MASK         0x00100000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_64BW_SHIFT        20
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_64BW_DEFAULT      0

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: SWAP_TYPE [19:18] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_MASK              0x000c0000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_SHIFT             18
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_SWAP_TYPE0        0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_SWAP_TYPE1        1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_SWAP_TYPE2        2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_SWAP_TYPE3        3

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: TRANSFER_TYPE [17:16] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_MASK          0x00030000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_SHIFT         16
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_DEFAULT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_RESERVED      0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_DMA_READ      1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_DMA_WRITE     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_DMA_MOVE      3

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: TRANSFER_SIZE [15:00] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_SIZE_MASK          0x0000ffff
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_SIZE_SHIFT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_SIZE_DEFAULT       0

/***************************************************************************
 *PROGRESS_Q1 - DMA transfer progress register for DMA-Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PROGRESS_Q1 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_reserved0_MASK              0xffc00000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_reserved0_SHIFT             22

/* RAAGA_DSP_DMA :: PROGRESS_Q1 :: VALID [21:21] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_VALID_MASK                  0x00200000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_VALID_SHIFT                 21

/* RAAGA_DSP_DMA :: PROGRESS_Q1 :: TOKEN_ID [20:16] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_TOKEN_ID_MASK               0x001f0000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_TOKEN_ID_SHIFT              16
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_TOKEN_ID_DEFAULT            0

/* RAAGA_DSP_DMA :: PROGRESS_Q1 :: BYTES_LEFT [15:00] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_BYTES_LEFT_MASK             0x0000ffff
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_BYTES_LEFT_SHIFT            0
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_BYTES_LEFT_DEFAULT          0

/***************************************************************************
 *TOKEN_ID_STATUS_Q1 - DMA-Token-ID completion status register for DMA-Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_STATUS_Q1 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q1_TOKEN_ID_BITS_MASK   0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q1_TOKEN_ID_BITS_SHIFT  0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q1_TOKEN_ID_BITS_DEFAULT 0

/***************************************************************************
 *TOKEN_ID_CLR_Q1 - DMA-Token-ID clear for DMA-Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_CLR_Q1 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q1_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q1_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q1_TOKEN_ID_BITS_DEFAULT   0

/***************************************************************************
 *TOKEN_ID_SET_Q1 - DMA-Token-ID Set for DMA-Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_SET_Q1 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q1_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q1_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q1_TOKEN_ID_BITS_DEFAULT   0

/***************************************************************************
 *MAX_SCB_BURST_SIZE_Q2 - DMA maximum SCB command burst size for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q2 :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_reserved0_MASK    0xfffffffc
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_reserved0_SHIFT   2

/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q2 :: BURST [01:00] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_MASK        0x00000003
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_SHIFT       0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_DEFAULT     1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_4JW         0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_8JW         1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_16JW        2
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_RESERVED    3

/***************************************************************************
 *SCB_GEN_CMD_TYPE_Q2 - DMA SCB command type for Video Block Access and Video Raster access commands.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q2 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_reserved0_MASK      0xfc000000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_reserved0_SHIFT     26

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q2 :: NMB_VAL [25:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_NMB_VAL_MASK        0x03ff0000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_NMB_VAL_SHIFT       16
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_NMB_VAL_DEFAULT     0

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q2 :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_reserved1_MASK      0x0000fe00
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_reserved1_SHIFT     9

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q2 :: ACCESS_TYPE [08:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_ACCESS_TYPE_MASK    0x000001ff
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_ACCESS_TYPE_SHIFT   0
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_ACCESS_TYPE_DEFAULT 0

/***************************************************************************
 *SRC_ADDR_Q2 - DMA Source Address Register for DMA Command Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SRC_ADDR_Q2 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q2_ADDRESS_MASK                0xffffffff
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q2_ADDRESS_SHIFT               0
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q2_ADDRESS_DEFAULT             0

/***************************************************************************
 *DEST_ADDR_Q2 - DMA destination address register for DMA Command Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DEST_ADDR_Q2 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q2_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q2_ADDRESS_SHIFT              0
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q2_ADDRESS_DEFAULT            0

/***************************************************************************
 *TRANSFER_Q2 - DMA transfer enable register for DMA-Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: DONT_INTR [31:31] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DONT_INTR_MASK              0x80000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DONT_INTR_SHIFT             31
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DONT_INTR_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DONT_INTR_CLEAR             0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DONT_INTR_SET               1

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: reserved0 [30:29] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_reserved0_MASK              0x60000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_reserved0_SHIFT             29

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: TOKEN_ID [28:24] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TOKEN_ID_MASK               0x1f000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TOKEN_ID_SHIFT              24
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TOKEN_ID_DEFAULT            0

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: SCB_VIDEO_ACCESS [23:23] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_VIDEO_ACCESS_MASK       0x00800000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_VIDEO_ACCESS_SHIFT      23
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_VIDEO_ACCESS_DEFAULT    0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_VIDEO_ACCESS_LINEAR     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_VIDEO_ACCESS_VIDEO      1

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: DATA_TYPE [22:21] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_MASK              0x00600000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_SHIFT             21
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_EIGHT_BIT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_SIXTEEN_BIT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_THIRTYTWO_BIT     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_RESERVED          3

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: SWAP_TYPE_64BW [20:20] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_64BW_MASK         0x00100000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_64BW_SHIFT        20
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_64BW_DEFAULT      0

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: SWAP_TYPE [19:18] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_MASK              0x000c0000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_SHIFT             18
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_SWAP_TYPE0        0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_SWAP_TYPE1        1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_SWAP_TYPE2        2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_SWAP_TYPE3        3

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: TRANSFER_TYPE [17:16] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_MASK          0x00030000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_SHIFT         16
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_DEFAULT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_RESERVED      0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_DMA_READ      1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_DMA_WRITE     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_DMA_MOVE      3

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: TRANSFER_SIZE [15:00] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_SIZE_MASK          0x0000ffff
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_SIZE_SHIFT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_SIZE_DEFAULT       0

/***************************************************************************
 *PROGRESS_Q2 - DMA transfer progress register for DMA-Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PROGRESS_Q2 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_reserved0_MASK              0xffc00000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_reserved0_SHIFT             22

/* RAAGA_DSP_DMA :: PROGRESS_Q2 :: VALID [21:21] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_VALID_MASK                  0x00200000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_VALID_SHIFT                 21

/* RAAGA_DSP_DMA :: PROGRESS_Q2 :: TOKEN_ID [20:16] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_TOKEN_ID_MASK               0x001f0000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_TOKEN_ID_SHIFT              16
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_TOKEN_ID_DEFAULT            0

/* RAAGA_DSP_DMA :: PROGRESS_Q2 :: BYTES_LEFT [15:00] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_BYTES_LEFT_MASK             0x0000ffff
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_BYTES_LEFT_SHIFT            0
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_BYTES_LEFT_DEFAULT          0

/***************************************************************************
 *TOKEN_ID_STATUS_Q2 - DMA-Token-ID completion status register for DMA-Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_STATUS_Q2 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q2_TOKEN_ID_BITS_MASK   0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q2_TOKEN_ID_BITS_SHIFT  0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q2_TOKEN_ID_BITS_DEFAULT 0

/***************************************************************************
 *TOKEN_ID_CLR_Q2 - DMA-Token-ID clear for DMA-Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_CLR_Q2 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q2_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q2_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q2_TOKEN_ID_BITS_DEFAULT   0

/***************************************************************************
 *TOKEN_ID_SET_Q2 - DMA-Token-ID Set for DMA-Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_SET_Q2 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q2_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q2_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q2_TOKEN_ID_BITS_DEFAULT   0

/***************************************************************************
 *MAX_SCB_BURST_SIZE_Q3 - DMA maximum SCB command burst size for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q3 :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_reserved0_MASK    0xfffffffc
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_reserved0_SHIFT   2

/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q3 :: BURST [01:00] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_MASK        0x00000003
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_SHIFT       0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_DEFAULT     1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_4JW         0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_8JW         1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_16JW        2
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_RESERVED    3

/***************************************************************************
 *SCB_GEN_CMD_TYPE_Q3 - DMA SCB command type for Video Block Access and Video Raster access commands.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q3 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_reserved0_MASK      0xfc000000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_reserved0_SHIFT     26

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q3 :: NMB_VAL [25:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_NMB_VAL_MASK        0x03ff0000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_NMB_VAL_SHIFT       16
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_NMB_VAL_DEFAULT     0

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q3 :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_reserved1_MASK      0x0000fe00
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_reserved1_SHIFT     9

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q3 :: ACCESS_TYPE [08:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_ACCESS_TYPE_MASK    0x000001ff
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_ACCESS_TYPE_SHIFT   0
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_ACCESS_TYPE_DEFAULT 0

/***************************************************************************
 *SRC_ADDR_Q3 - DMA Source Address Register for DMA Command Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SRC_ADDR_Q3 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q3_ADDRESS_MASK                0xffffffff
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q3_ADDRESS_SHIFT               0
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q3_ADDRESS_DEFAULT             0

/***************************************************************************
 *DEST_ADDR_Q3 - DMA destination address register for DMA Command Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DEST_ADDR_Q3 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q3_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q3_ADDRESS_SHIFT              0
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q3_ADDRESS_DEFAULT            0

/***************************************************************************
 *TRANSFER_Q3 - DMA transfer enable register for DMA-Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: DONT_INTR [31:31] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DONT_INTR_MASK              0x80000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DONT_INTR_SHIFT             31
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DONT_INTR_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DONT_INTR_CLEAR             0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DONT_INTR_SET               1

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: reserved0 [30:29] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_reserved0_MASK              0x60000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_reserved0_SHIFT             29

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: TOKEN_ID [28:24] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TOKEN_ID_MASK               0x1f000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TOKEN_ID_SHIFT              24
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TOKEN_ID_DEFAULT            0

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: SCB_VIDEO_ACCESS [23:23] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_VIDEO_ACCESS_MASK       0x00800000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_VIDEO_ACCESS_SHIFT      23
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_VIDEO_ACCESS_DEFAULT    0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_VIDEO_ACCESS_LINEAR     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_VIDEO_ACCESS_VIDEO      1

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: DATA_TYPE [22:21] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_MASK              0x00600000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_SHIFT             21
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_EIGHT_BIT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_SIXTEEN_BIT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_THIRTYTWO_BIT     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_RESERVED          3

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: SWAP_TYPE_64BW [20:20] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_64BW_MASK         0x00100000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_64BW_SHIFT        20
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_64BW_DEFAULT      0

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: SWAP_TYPE [19:18] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_MASK              0x000c0000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_SHIFT             18
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_DEFAULT           0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_SWAP_TYPE0        0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_SWAP_TYPE1        1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_SWAP_TYPE2        2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_SWAP_TYPE3        3

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: TRANSFER_TYPE [17:16] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_MASK          0x00030000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_SHIFT         16
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_DEFAULT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_RESERVED      0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_DMA_READ      1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_DMA_WRITE     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_DMA_MOVE      3

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: TRANSFER_SIZE [15:00] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_SIZE_MASK          0x0000ffff
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_SIZE_SHIFT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_SIZE_DEFAULT       0

/***************************************************************************
 *PROGRESS_Q3 - DMA transfer progress register for DMA-Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PROGRESS_Q3 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_reserved0_MASK              0xffc00000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_reserved0_SHIFT             22

/* RAAGA_DSP_DMA :: PROGRESS_Q3 :: VALID [21:21] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_VALID_MASK                  0x00200000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_VALID_SHIFT                 21

/* RAAGA_DSP_DMA :: PROGRESS_Q3 :: TOKEN_ID [20:16] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_TOKEN_ID_MASK               0x001f0000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_TOKEN_ID_SHIFT              16
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_TOKEN_ID_DEFAULT            0

/* RAAGA_DSP_DMA :: PROGRESS_Q3 :: BYTES_LEFT [15:00] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_BYTES_LEFT_MASK             0x0000ffff
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_BYTES_LEFT_SHIFT            0
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_BYTES_LEFT_DEFAULT          0

/***************************************************************************
 *TOKEN_ID_STATUS_Q3 - DMA-Token-ID completion status register for DMA-Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_STATUS_Q3 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q3_TOKEN_ID_BITS_MASK   0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q3_TOKEN_ID_BITS_SHIFT  0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q3_TOKEN_ID_BITS_DEFAULT 0

/***************************************************************************
 *TOKEN_ID_CLR_Q3 - DMA-Token-ID clear for DMA-Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_CLR_Q3 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q3_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q3_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q3_TOKEN_ID_BITS_DEFAULT   0

/***************************************************************************
 *TOKEN_ID_SET_Q3 - DMA-Token-ID Set for DMA-Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_SET_Q3 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q3_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q3_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q3_TOKEN_ID_BITS_DEFAULT   0

/***************************************************************************
 *DMEM_RD_STALL_CNTR - DMA DMEM Read Request Stall Counter Register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DMEM_RD_STALL_CNTR :: reserved0 [31:12] */
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR_reserved0_MASK       0xfffff000
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR_reserved0_SHIFT      12

/* RAAGA_DSP_DMA :: DMEM_RD_STALL_CNTR :: COUNT_VAL [11:00] */
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR_COUNT_VAL_MASK       0x00000fff
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR_COUNT_VAL_SHIFT      0
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR_COUNT_VAL_DEFAULT    4095

/***************************************************************************
 *DMEM_WR_STALL_CNTR - DMA DMEM Write Request Stall Counter Register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DMEM_WR_STALL_CNTR :: reserved0 [31:12] */
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR_reserved0_MASK       0xfffff000
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR_reserved0_SHIFT      12

/* RAAGA_DSP_DMA :: DMEM_WR_STALL_CNTR :: COUNT_VAL [11:00] */
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR_COUNT_VAL_MASK       0x00000fff
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR_COUNT_VAL_SHIFT      0
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR_COUNT_VAL_DEFAULT    4095

/***************************************************************************
 *DMEM_PRIORITY_INVERSION_EN - DMA DMEM RD/WR Request Priority Inversion Counters Enable/Disable Register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DMEM_PRIORITY_INVERSION_EN :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_reserved0_MASK 0xfffffffc
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_reserved0_SHIFT 2

/* RAAGA_DSP_DMA :: DMEM_PRIORITY_INVERSION_EN :: DMEM_RD [01:01] */
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_RD_MASK 0x00000002
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_RD_SHIFT 1
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_RD_DEFAULT 0
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_RD_DIS  0
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_RD_ENB  1

/* RAAGA_DSP_DMA :: DMEM_PRIORITY_INVERSION_EN :: DMEM_WR [00:00] */
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_WR_MASK 0x00000001
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_WR_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_WR_DEFAULT 0
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_WR_DIS  0
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_WR_ENB  1

/***************************************************************************
 *ABORT - DMA Queues Abort Enable Register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: ABORT :: reserved0 [31:25] */
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved0_MASK                    0xfe000000
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved0_SHIFT                   25

/* RAAGA_DSP_DMA :: ABORT :: ABORT_3 [24:24] */
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_3_MASK                      0x01000000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_3_SHIFT                     24
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_3_DEFAULT                   0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_3_DO_NOTHING                0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_3_ABORT                     1

/* RAAGA_DSP_DMA :: ABORT :: reserved1 [23:17] */
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved1_MASK                    0x00fe0000
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved1_SHIFT                   17

/* RAAGA_DSP_DMA :: ABORT :: ABORT_2 [16:16] */
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_2_MASK                      0x00010000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_2_SHIFT                     16
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_2_DEFAULT                   0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_2_DO_NOTHING                0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_2_ABORT                     1

/* RAAGA_DSP_DMA :: ABORT :: reserved2 [15:09] */
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved2_MASK                    0x0000fe00
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved2_SHIFT                   9

/* RAAGA_DSP_DMA :: ABORT :: ABORT_1 [08:08] */
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_1_MASK                      0x00000100
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_1_SHIFT                     8
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_1_DEFAULT                   0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_1_DO_NOTHING                0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_1_ABORT                     1

/* RAAGA_DSP_DMA :: ABORT :: reserved3 [07:01] */
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved3_MASK                    0x000000fe
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved3_SHIFT                   1

/* RAAGA_DSP_DMA :: ABORT :: ABORT_0 [00:00] */
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_0_MASK                      0x00000001
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_0_SHIFT                     0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_0_DEFAULT                   0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_0_DO_NOTHING                0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_0_ABORT                     1

/***************************************************************************
 *STATUS - Status of all DMA Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: STATUS :: reserved0 [31:28] */
#define BCHP_RAAGA_DSP_DMA_STATUS_reserved0_MASK                   0xf0000000
#define BCHP_RAAGA_DSP_DMA_STATUS_reserved0_SHIFT                  28

/* RAAGA_DSP_DMA :: STATUS :: Q3_FIFO_EMPTY [27:27] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_EMPTY_MASK               0x08000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_EMPTY_SHIFT              27
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_EMPTY_DEFAULT            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_EMPTY_NOT_EMPTY          0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_EMPTY_EMPTY              1

/* RAAGA_DSP_DMA :: STATUS :: Q3_FIFO_FULL [26:26] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_FULL_MASK                0x04000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_FULL_SHIFT               26
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_FULL_DEFAULT             0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_FULL_NOT_FULL            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_FULL_FULL                1

/* RAAGA_DSP_DMA :: STATUS :: Q3_ABORTED [25:25] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_ABORTED_MASK                  0x02000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_ABORTED_SHIFT                 25
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_ABORTED_DEFAULT               0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_ABORTED_NORMAL                0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_ABORTED_ABORTED               1

/* RAAGA_DSP_DMA :: STATUS :: Q3_BUSY [24:24] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_BUSY_MASK                     0x01000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_BUSY_SHIFT                    24
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_BUSY_DEFAULT                  0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_BUSY_READY                    0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_BUSY_BUSY                     1

/* RAAGA_DSP_DMA :: STATUS :: reserved1 [23:20] */
#define BCHP_RAAGA_DSP_DMA_STATUS_reserved1_MASK                   0x00f00000
#define BCHP_RAAGA_DSP_DMA_STATUS_reserved1_SHIFT                  20

/* RAAGA_DSP_DMA :: STATUS :: Q2_FIFO_EMPTY [19:19] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_EMPTY_MASK               0x00080000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_EMPTY_SHIFT              19
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_EMPTY_DEFAULT            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_EMPTY_NOT_EMPTY          0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_EMPTY_EMPTY              1

/* RAAGA_DSP_DMA :: STATUS :: Q2_FIFO_FULL [18:18] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_FULL_MASK                0x00040000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_FULL_SHIFT               18
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_FULL_DEFAULT             0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_FULL_NOT_FULL            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_FULL_FULL                1

/* RAAGA_DSP_DMA :: STATUS :: Q2_ABORTED [17:17] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_ABORTED_MASK                  0x00020000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_ABORTED_SHIFT                 17
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_ABORTED_DEFAULT               0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_ABORTED_NORMAL                0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_ABORTED_ABORTED               1

/* RAAGA_DSP_DMA :: STATUS :: Q2_BUSY [16:16] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_BUSY_MASK                     0x00010000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_BUSY_SHIFT                    16
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_BUSY_DEFAULT                  0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_BUSY_READY                    0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_BUSY_BUSY                     1

/* RAAGA_DSP_DMA :: STATUS :: reserved2 [15:12] */
#define BCHP_RAAGA_DSP_DMA_STATUS_reserved2_MASK                   0x0000f000
#define BCHP_RAAGA_DSP_DMA_STATUS_reserved2_SHIFT                  12

/* RAAGA_DSP_DMA :: STATUS :: Q1_FIFO_EMPTY [11:11] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_EMPTY_MASK               0x00000800
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_EMPTY_SHIFT              11
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_EMPTY_DEFAULT            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_EMPTY_NOT_EMPTY          0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_EMPTY_EMPTY              1

/* RAAGA_DSP_DMA :: STATUS :: Q1_FIFO_FULL [10:10] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_FULL_MASK                0x00000400
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_FULL_SHIFT               10
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_FULL_DEFAULT             0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_FULL_NOT_FULL            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_FULL_FULL                1

/* RAAGA_DSP_DMA :: STATUS :: Q1_ABORTED [09:09] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_ABORTED_MASK                  0x00000200
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_ABORTED_SHIFT                 9
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_ABORTED_DEFAULT               0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_ABORTED_NORMAL                0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_ABORTED_ABORTED               1

/* RAAGA_DSP_DMA :: STATUS :: Q1_BUSY [08:08] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_BUSY_MASK                     0x00000100
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_BUSY_SHIFT                    8
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_BUSY_DEFAULT                  0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_BUSY_READY                    0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_BUSY_BUSY                     1

/* RAAGA_DSP_DMA :: STATUS :: reserved3 [07:04] */
#define BCHP_RAAGA_DSP_DMA_STATUS_reserved3_MASK                   0x000000f0
#define BCHP_RAAGA_DSP_DMA_STATUS_reserved3_SHIFT                  4

/* RAAGA_DSP_DMA :: STATUS :: Q0_FIFO_EMPTY [03:03] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_EMPTY_MASK               0x00000008
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_EMPTY_SHIFT              3
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_EMPTY_DEFAULT            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_EMPTY_NOT_EMPTY          0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_EMPTY_EMPTY              1

/* RAAGA_DSP_DMA :: STATUS :: Q0_FIFO_FULL [02:02] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_FULL_MASK                0x00000004
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_FULL_SHIFT               2
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_FULL_DEFAULT             0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_FULL_NOT_FULL            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_FULL_FULL                1

/* RAAGA_DSP_DMA :: STATUS :: Q0_ABORTED [01:01] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_ABORTED_MASK                  0x00000002
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_ABORTED_SHIFT                 1
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_ABORTED_DEFAULT               0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_ABORTED_NORMAL                0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_ABORTED_ABORTED               1

/* RAAGA_DSP_DMA :: STATUS :: Q0_BUSY [00:00] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_BUSY_MASK                     0x00000001
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_BUSY_SHIFT                    0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_BUSY_DEFAULT                  0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_BUSY_READY                    0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_BUSY_BUSY                     1

/***************************************************************************
 *ERROR_STATUS - DMA Error status register for DMA-Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: ERROR_STATUS :: reserved0 [31:21] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_reserved0_MASK             0xffe00000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_reserved0_SHIFT            21

/* RAAGA_DSP_DMA :: ERROR_STATUS :: SCB_RD_END_ACK_ERR [20:20] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_SCB_RD_END_ACK_ERR_MASK    0x00100000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_SCB_RD_END_ACK_ERR_SHIFT   20
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_SCB_RD_END_ACK_ERR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: VID_BURST_SIZE_ERR_Q3 [19:19] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q3_MASK 0x00080000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q3_SHIFT 19
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q3_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: VID_BURST_SIZE_ERR_Q2 [18:18] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q2_MASK 0x00040000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q2_SHIFT 18
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q2_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: VID_BURST_SIZE_ERR_Q1 [17:17] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q1_MASK 0x00020000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q1_SHIFT 17
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q1_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: VID_BURST_SIZE_ERR_Q0 [16:16] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q0_MASK 0x00010000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q0_SHIFT 16
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q0_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: IMC_ADDR_RANGE_ERR_Q3 [15:15] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q3_MASK 0x00008000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q3_SHIFT 15
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q3_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: IMC_ADDR_RANGE_ERR_Q2 [14:14] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q2_MASK 0x00004000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q2_SHIFT 14
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q2_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: IMC_ADDR_RANGE_ERR_Q1 [13:13] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q1_MASK 0x00002000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q1_SHIFT 13
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q1_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: IMC_ADDR_RANGE_ERR_Q0 [12:12] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q0_MASK 0x00001000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q0_SHIFT 12
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q0_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_IGNORE_ERR_Q3 [11:11] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q3_MASK     0x00000800
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q3_SHIFT    11
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q3_DEFAULT  0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_IGNORE_ERR_Q2 [10:10] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q2_MASK     0x00000400
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q2_SHIFT    10
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q2_DEFAULT  0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_IGNORE_ERR_Q1 [09:09] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q1_MASK     0x00000200
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q1_SHIFT    9
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q1_DEFAULT  0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_IGNORE_ERR_Q0 [08:08] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q0_MASK     0x00000100
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q0_SHIFT    8
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q0_DEFAULT  0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: BURST_SIZE_ERR_Q3 [07:07] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q3_MASK     0x00000080
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q3_SHIFT    7
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q3_DEFAULT  0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: BURST_SIZE_ERR_Q2 [06:06] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q2_MASK     0x00000040
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q2_SHIFT    6
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q2_DEFAULT  0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: BURST_SIZE_ERR_Q1 [05:05] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q1_MASK     0x00000020
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q1_SHIFT    5
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q1_DEFAULT  0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: BURST_SIZE_ERR_Q0 [04:04] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q0_MASK     0x00000010
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q0_SHIFT    4
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q0_DEFAULT  0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_TYPE_ERR_Q3 [03:03] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q3_MASK       0x00000008
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q3_SHIFT      3
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q3_DEFAULT    0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_TYPE_ERR_Q2 [02:02] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q2_MASK       0x00000004
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q2_SHIFT      2
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q2_DEFAULT    0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_TYPE_ERR_Q1 [01:01] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q1_MASK       0x00000002
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q1_SHIFT      1
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q1_DEFAULT    0

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_TYPE_ERR_Q0 [00:00] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q0_MASK       0x00000001
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q0_SHIFT      0
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q0_DEFAULT    0

/***************************************************************************
 *ERROR_CLR - DMA Error status register for DMA-Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: ERROR_CLR :: reserved0 [31:21] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_reserved0_MASK                0xffe00000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_reserved0_SHIFT               21

/* RAAGA_DSP_DMA :: ERROR_CLR :: SCB_RD_END_ACK_ERR_CLR [20:20] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_SCB_RD_END_ACK_ERR_CLR_MASK   0x00100000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_SCB_RD_END_ACK_ERR_CLR_SHIFT  20
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_SCB_RD_END_ACK_ERR_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: VID_BURST_SIZE_ERR_Q3_CLR [19:19] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q3_CLR_MASK 0x00080000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q3_CLR_SHIFT 19
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q3_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: VID_BURST_SIZE_ERR_Q2_CLR [18:18] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q2_CLR_MASK 0x00040000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q2_CLR_SHIFT 18
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q2_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: VID_BURST_SIZE_ERR_Q1_CLR [17:17] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q1_CLR_MASK 0x00020000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q1_CLR_SHIFT 17
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q1_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: VID_BURST_SIZE_ERR_Q0_CLR [16:16] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q0_CLR_MASK 0x00010000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q0_CLR_SHIFT 16
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q0_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: IMC_ADDR_RANGE_ERR_Q3_CLR [15:15] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q3_CLR_MASK 0x00008000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q3_CLR_SHIFT 15
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q3_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: IMC_ADDR_RANGE_ERR_Q2_CLR [14:14] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q2_CLR_MASK 0x00004000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q2_CLR_SHIFT 14
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q2_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: IMC_ADDR_RANGE_ERR_Q1_CLR [13:13] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q1_CLR_MASK 0x00002000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q1_CLR_SHIFT 13
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q1_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: IMC_ADDR_RANGE_ERR_Q0_CLR [12:12] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q0_CLR_MASK 0x00001000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q0_CLR_SHIFT 12
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q0_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_IGNORE_ERR_Q3_CLR [11:11] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q3_CLR_MASK    0x00000800
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q3_CLR_SHIFT   11
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q3_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_IGNORE_ERR_Q2_CLR [10:10] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q2_CLR_MASK    0x00000400
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q2_CLR_SHIFT   10
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q2_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_IGNORE_ERR_Q1_CLR [09:09] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q1_CLR_MASK    0x00000200
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q1_CLR_SHIFT   9
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q1_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_IGNORE_ERR_Q0_CLR [08:08] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q0_CLR_MASK    0x00000100
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q0_CLR_SHIFT   8
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q0_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: BURST_SIZE_ERR_Q3_CLR [07:07] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q3_CLR_MASK    0x00000080
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q3_CLR_SHIFT   7
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q3_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: BURST_SIZE_ERR_Q2_CLR [06:06] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q2_CLR_MASK    0x00000040
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q2_CLR_SHIFT   6
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q2_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: BURST_SIZE_ERR_Q1_CLR [05:05] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q1_CLR_MASK    0x00000020
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q1_CLR_SHIFT   5
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q1_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: BURST_SIZE_ERR_Q0_CLR [04:04] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q0_CLR_MASK    0x00000010
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q0_CLR_SHIFT   4
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q0_CLR_DEFAULT 0

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_TYPE_ERR_Q3_CLR [03:03] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q3_CLR_MASK      0x00000008
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q3_CLR_SHIFT     3
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q3_CLR_DEFAULT   0

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_TYPE_ERR_Q2_CLR [02:02] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q2_CLR_MASK      0x00000004
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q2_CLR_SHIFT     2
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q2_CLR_DEFAULT   0

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_TYPE_ERR_Q1_CLR [01:01] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q1_CLR_MASK      0x00000002
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q1_CLR_SHIFT     1
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q1_CLR_DEFAULT   0

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_TYPE_ERR_Q0_CLR [00:00] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q0_CLR_MASK      0x00000001
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q0_CLR_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q0_CLR_DEFAULT   0

/***************************************************************************
 *TEST_STATUS0 - DMA Debug Register for DMA Command Queues.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TEST_STATUS0 :: DMA_CMDQS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS0_DMA_CMDQS_MASK             0xffffffff
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS0_DMA_CMDQS_SHIFT            0

/***************************************************************************
 *TEST_STATUS1 - DMA Debug Register for DMA SCB Bridge and Read Data-path Modules Queues.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TEST_STATUS1 :: DMA_SCB_BRIDGE_N_RDDP [31:00] */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS1_DMA_SCB_BRIDGE_N_RDDP_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS1_DMA_SCB_BRIDGE_N_RDDP_SHIFT 0

/***************************************************************************
 *TEST_STATUS2 - DMA Debug Register for DMA Write Data-path module.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TEST_STATUS2 :: reserved0 [31:29] */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS2_reserved0_MASK             0xe0000000
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS2_reserved0_SHIFT            29

/* RAAGA_DSP_DMA :: TEST_STATUS2 :: DMA_WRDP [28:00] */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS2_DMA_WRDP_MASK              0x1fffffff
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS2_DMA_WRDP_SHIFT             0

#endif /* #ifndef BCHP_RAAGA_DSP_DMA_H__ */

/* End of File */
