

================================================================
== Vitis HLS Report for 'EntryConv_Pipeline_OL'
================================================================
* Date:           Sun Jul  9 00:04:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vitis_workflow2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- OL      |      113|      113|        17|          1|          1|    98|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   13|     839|   1743|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     425|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   13|    1264|   1915|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U9   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U10  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U12   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  13|  839| 1743|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_181_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_175_p2               |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          18|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i        |   9|          2|    7|         14|
    |empty_25_fu_70            |   9|          2|   32|         64|
    |empty_fu_62               |   9|          2|   32|         64|
    |gmem_blk_n_R              |   9|          2|    1|          2|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |i_1_fu_66                 |   9|          2|    7|         14|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  72|         16|   82|        164|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |acc_1_reg_304                      |  32|   0|   32|          0|
    |acc_2_reg_309                      |  32|   0|   32|          0|
    |acc_reg_299                        |  32|   0|   32|          0|
    |add36_i_reg_314                    |  32|   0|   32|          0|
    |add38_i_reg_324                    |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_25_fu_70                     |  32|   0|   32|          0|
    |empty_fu_62                        |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_279           |  32|   0|   32|          0|
    |i_1_fu_66                          |   7|   0|    7|          0|
    |icmp_ln13_reg_275                  |   1|   0|    1|          0|
    |acc_2_reg_309                      |  64|  32|   32|          0|
    |icmp_ln13_reg_275                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 425|  64|  330|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                   gmem|       pointer|
|x_2_030_reload       |   in|   32|     ap_none|         x_2_030_reload|        scalar|
|x_1_029_reload       |   in|   32|     ap_none|         x_1_029_reload|        scalar|
|sext_ln13_1          |   in|   62|     ap_none|            sext_ln13_1|        scalar|
|sext_ln13            |   in|   62|     ap_none|              sext_ln13|        scalar|
|w_0_031_reload       |   in|   32|     ap_none|         w_0_031_reload|        scalar|
|w_1_032_reload       |   in|   32|     ap_none|         w_1_032_reload|        scalar|
|w_2_033_reload       |   in|   32|     ap_none|         w_2_033_reload|        scalar|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 20 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 21 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_25 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w_2_033_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_2_033_reload"   --->   Operation 23 'read' 'w_2_033_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w_1_032_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_1_032_reload"   --->   Operation 24 'read' 'w_1_032_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%w_0_031_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_0_031_reload"   --->   Operation 25 'read' 'w_0_031_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln13_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln13"   --->   Operation 26 'read' 'sext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln13_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln13_1"   --->   Operation 27 'read' 'sext_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_1_029_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_1_029_reload"   --->   Operation 28 'read' 'x_1_029_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_2_030_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_2_030_reload"   --->   Operation 29 'read' 'x_2_030_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln13_cast = sext i62 %sext_ln13_read"   --->   Operation 30 'sext' 'sext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln13_1_cast = sext i62 %sext_ln13_1_read"   --->   Operation 31 'sext' 'sext_ln13_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_2_030_reload_read, i32 %empty_25"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_1_029_reload_read, i32 %empty"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [conv.cpp:13->conv.cpp:33]   --->   Operation 37 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.87ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i, i7 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 38 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.87ns)   --->   "%add_ln13 = add i7 %i, i7 1" [conv.cpp:13->conv.cpp:33]   --->   Operation 39 'add' 'add_ln13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.body16.i.split, void %_Z6conv1DPKfS0_Pf.exit.exitStub" [conv.cpp:13->conv.cpp:33]   --->   Operation 40 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 %add_ln13, i7 %i_1" [conv.cpp:13->conv.cpp:33]   --->   Operation 41 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln13_cast" [conv.cpp:13->conv.cpp:33]   --->   Operation 42 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_2" [conv.cpp:18->conv.cpp:33]   --->   Operation 43 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_25" [conv.cpp:19->conv.cpp:33]   --->   Operation 44 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_load10 = load i32 %empty" [conv.cpp:19->conv.cpp:33]   --->   Operation 45 'load' 'p_load10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : [1/1] (1.70ns)   --->   Input mux for Operation 46 '%acc = fmul i32 %p_load10, i32 %w_0_031_reload_read'
ST_3 : Operation 46 [4/4] (3.99ns)   --->   "%acc = fmul i32 %p_load10, i32 %w_0_031_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 46 'fmul' 'acc' <Predicate = (!icmp_ln13)> <Delay = 3.99> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.70ns)   --->   Input mux for Operation 47 '%acc_1 = fmul i32 %p_load, i32 %w_1_032_reload_read'
ST_3 : Operation 47 [4/4] (3.99ns)   --->   "%acc_1 = fmul i32 %p_load, i32 %w_1_032_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 47 'fmul' 'acc_1' <Predicate = (!icmp_ln13)> <Delay = 3.99> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %gmem_addr_2_read" [conv.cpp:18->conv.cpp:33]   --->   Operation 48 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : [1/1] (1.70ns)   --->   Input mux for Operation 49 '%acc_2 = fmul i32 %bitcast_ln18, i32 %w_2_033_reload_read'
ST_3 : Operation 49 [4/4] (3.99ns)   --->   "%acc_2 = fmul i32 %bitcast_ln18, i32 %w_2_033_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 49 'fmul' 'acc_2' <Predicate = (!icmp_ln13)> <Delay = 3.99> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln13 = store i32 %bitcast_ln18, i32 %empty_25" [conv.cpp:13->conv.cpp:33]   --->   Operation 50 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln13 = store i32 %p_load, i32 %empty" [conv.cpp:13->conv.cpp:33]   --->   Operation 51 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 52 [3/4] (5.70ns)   --->   "%acc = fmul i32 %p_load10, i32 %w_0_031_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 52 'fmul' 'acc' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [3/4] (5.70ns)   --->   "%acc_1 = fmul i32 %p_load, i32 %w_1_032_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 53 'fmul' 'acc_1' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [3/4] (5.70ns)   --->   "%acc_2 = fmul i32 %bitcast_ln18, i32 %w_2_033_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 54 'fmul' 'acc_2' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 55 [2/4] (5.70ns)   --->   "%acc = fmul i32 %p_load10, i32 %w_0_031_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 55 'fmul' 'acc' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [2/4] (5.70ns)   --->   "%acc_1 = fmul i32 %p_load, i32 %w_1_032_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 56 'fmul' 'acc_1' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [2/4] (5.70ns)   --->   "%acc_2 = fmul i32 %bitcast_ln18, i32 %w_2_033_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 57 'fmul' 'acc_2' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 58 [1/4] (5.70ns)   --->   "%acc = fmul i32 %p_load10, i32 %w_0_031_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 58 'fmul' 'acc' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/4] (5.70ns)   --->   "%acc_1 = fmul i32 %p_load, i32 %w_1_032_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 59 'fmul' 'acc_1' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/4] (5.70ns)   --->   "%acc_2 = fmul i32 %bitcast_ln18, i32 %w_2_033_reload_read" [conv.cpp:19->conv.cpp:33]   --->   Operation 60 'fmul' 'acc_2' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : [1/1] (1.58ns)   --->   Input mux for Operation 61 '%add36_i = fadd i32 %acc, i32 %acc_1'
ST_7 : Operation 61 [5/5] (5.66ns)   --->   "%add36_i = fadd i32 %acc, i32 %acc_1" [conv.cpp:21->conv.cpp:33]   --->   Operation 61 'fadd' 'add36_i' <Predicate = (!icmp_ln13)> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 62 [4/5] (7.25ns)   --->   "%add36_i = fadd i32 %acc, i32 %acc_1" [conv.cpp:21->conv.cpp:33]   --->   Operation 62 'fadd' 'add36_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 63 [3/5] (7.25ns)   --->   "%add36_i = fadd i32 %acc, i32 %acc_1" [conv.cpp:21->conv.cpp:33]   --->   Operation 63 'fadd' 'add36_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 64 [2/5] (7.25ns)   --->   "%add36_i = fadd i32 %acc, i32 %acc_1" [conv.cpp:21->conv.cpp:33]   --->   Operation 64 'fadd' 'add36_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 65 [1/5] (7.25ns)   --->   "%add36_i = fadd i32 %acc, i32 %acc_1" [conv.cpp:21->conv.cpp:33]   --->   Operation 65 'fadd' 'add36_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : [1/1] (1.58ns)   --->   Input mux for Operation 66 '%add38_i = fadd i32 %add36_i, i32 %acc_2'
ST_12 : Operation 66 [5/5] (5.66ns)   --->   "%add38_i = fadd i32 %add36_i, i32 %acc_2" [conv.cpp:21->conv.cpp:33]   --->   Operation 66 'fadd' 'add38_i' <Predicate = (!icmp_ln13)> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 67 [4/5] (7.25ns)   --->   "%add38_i = fadd i32 %add36_i, i32 %acc_2" [conv.cpp:21->conv.cpp:33]   --->   Operation 67 'fadd' 'add38_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 68 [3/5] (7.25ns)   --->   "%add38_i = fadd i32 %add36_i, i32 %acc_2" [conv.cpp:21->conv.cpp:33]   --->   Operation 68 'fadd' 'add38_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 69 [2/5] (7.25ns)   --->   "%add38_i = fadd i32 %add36_i, i32 %acc_2" [conv.cpp:21->conv.cpp:33]   --->   Operation 69 'fadd' 'add38_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln13_1_cast" [conv.cpp:13->conv.cpp:33]   --->   Operation 71 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/5] (7.25ns)   --->   "%add38_i = fadd i32 %add36_i, i32 %acc_2" [conv.cpp:21->conv.cpp:33]   --->   Operation 72 'fadd' 'add38_i' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [conv.cpp:14->conv.cpp:33]   --->   Operation 73 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 98, i64 98, i64 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [conv.cpp:13->conv.cpp:33]   --->   Operation 75 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %add38_i" [conv.cpp:21->conv.cpp:33]   --->   Operation 76 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 77 [1/1] (7.30ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %bitcast_ln21, i4 15" [conv.cpp:21->conv.cpp:33]   --->   Operation 77 'write' 'write_ln21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body16.i" [conv.cpp:13->conv.cpp:33]   --->   Operation 78 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_2_030_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_029_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln13_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_0_031_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_1_032_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_2_033_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca           ) [ 011100000000000000]
i_1                    (alloca           ) [ 010000000000000000]
empty_25               (alloca           ) [ 011100000000000000]
w_2_033_reload_read    (read             ) [ 011111100000000000]
w_1_032_reload_read    (read             ) [ 011111100000000000]
w_0_031_reload_read    (read             ) [ 011111100000000000]
sext_ln13_read         (read             ) [ 000000000000000000]
sext_ln13_1_read       (read             ) [ 000000000000000000]
x_1_029_reload_read    (read             ) [ 000000000000000000]
x_2_030_reload_read    (read             ) [ 000000000000000000]
sext_ln13_cast         (sext             ) [ 011000000000000000]
sext_ln13_1_cast       (sext             ) [ 011111111111111110]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
store_ln0              (store            ) [ 000000000000000000]
store_ln0              (store            ) [ 000000000000000000]
store_ln0              (store            ) [ 000000000000000000]
br_ln0                 (br               ) [ 000000000000000000]
i                      (load             ) [ 000000000000000000]
icmp_ln13              (icmp             ) [ 011111111111111110]
add_ln13               (add              ) [ 000000000000000000]
br_ln13                (br               ) [ 000000000000000000]
store_ln13             (store            ) [ 000000000000000000]
gmem_addr_2            (getelementptr    ) [ 000000000000000000]
gmem_addr_2_read       (read             ) [ 010100000000000000]
p_load                 (load             ) [ 010011100000000000]
p_load10               (load             ) [ 010011100000000000]
bitcast_ln18           (bitcast          ) [ 010011100000000000]
store_ln13             (store            ) [ 000000000000000000]
store_ln13             (store            ) [ 000000000000000000]
acc                    (fmul             ) [ 010000011111000000]
acc_1                  (fmul             ) [ 010000011111000000]
acc_2                  (fmul             ) [ 010000011111111110]
add36_i                (fadd             ) [ 010000000000111110]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
gmem_addr              (getelementptr    ) [ 010000000000000001]
add38_i                (fadd             ) [ 010000000000000001]
specpipeline_ln14      (specpipeline     ) [ 000000000000000000]
speclooptripcount_ln13 (speclooptripcount) [ 000000000000000000]
specloopname_ln13      (specloopname     ) [ 000000000000000000]
bitcast_ln21           (bitcast          ) [ 000000000000000000]
write_ln21             (write            ) [ 000000000000000000]
br_ln13                (br               ) [ 000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_2_030_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_030_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_029_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_029_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln13_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_0_031_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_0_031_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_1_032_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_1_032_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_2_033_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_2_033_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="empty_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="empty_25_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="w_2_033_reload_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_2_033_reload_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="w_1_032_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_1_032_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="w_0_031_reload_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_0_031_reload_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln13_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="62" slack="0"/>
<pin id="94" dir="0" index="1" bw="62" slack="0"/>
<pin id="95" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln13_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln13_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="62" slack="0"/>
<pin id="100" dir="0" index="1" bw="62" slack="0"/>
<pin id="101" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln13_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_1_029_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_029_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="x_2_030_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_030_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="gmem_addr_2_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln21_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="0" index="3" bw="1" slack="0"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/17 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="6"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add38_i/12 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="acc/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="acc_1/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2"/>
<pin id="148" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="acc_2/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sext_ln13_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="62" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_cast/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln13_1_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="62" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1_cast/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln13_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln13_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln13_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="7" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="gmem_addr_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="1"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_load10_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load10/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="bitcast_ln18_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln13_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln13_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="2"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="gmem_addr_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="15"/>
<pin id="223" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/16 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bitcast_ln21_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/17 "/>
</bind>
</comp>

<comp id="229" class="1005" name="empty_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="empty_25_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="250" class="1005" name="w_2_033_reload_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2"/>
<pin id="252" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w_2_033_reload_read "/>
</bind>
</comp>

<comp id="255" class="1005" name="w_1_032_reload_read_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2"/>
<pin id="257" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w_1_032_reload_read "/>
</bind>
</comp>

<comp id="260" class="1005" name="w_0_031_reload_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2"/>
<pin id="262" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w_0_031_reload_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="sext_ln13_cast_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_cast "/>
</bind>
</comp>

<comp id="270" class="1005" name="sext_ln13_1_cast_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="15"/>
<pin id="272" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="sext_ln13_1_cast "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln13_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="279" class="1005" name="gmem_addr_2_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="p_load10_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load10 "/>
</bind>
</comp>

<comp id="294" class="1005" name="bitcast_ln18_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln18 "/>
</bind>
</comp>

<comp id="299" class="1005" name="acc_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="304" class="1005" name="acc_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="acc_2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="6"/>
<pin id="311" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="acc_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="add36_i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i "/>
</bind>
</comp>

<comp id="319" class="1005" name="gmem_addr_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="add38_i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add38_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="152"><net_src comp="92" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="98" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="110" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="104" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="192" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="198" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="232"><net_src comp="62" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="239"><net_src comp="66" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="246"><net_src comp="70" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="253"><net_src comp="74" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="258"><net_src comp="80" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="263"><net_src comp="86" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="268"><net_src comp="149" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="273"><net_src comp="153" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="278"><net_src comp="175" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="116" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="287"><net_src comp="198" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="292"><net_src comp="202" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="297"><net_src comp="206" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="302"><net_src comp="137" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="307"><net_src comp="141" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="312"><net_src comp="145" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="317"><net_src comp="129" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="322"><net_src comp="220" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="327"><net_src comp="133" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="225" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {17 }
 - Input state : 
	Port: EntryConv_Pipeline_OL : x_2_030_reload | {1 }
	Port: EntryConv_Pipeline_OL : x_1_029_reload | {1 }
	Port: EntryConv_Pipeline_OL : gmem | {2 }
	Port: EntryConv_Pipeline_OL : sext_ln13_1 | {1 }
	Port: EntryConv_Pipeline_OL : sext_ln13 | {1 }
	Port: EntryConv_Pipeline_OL : w_0_031_reload | {1 }
	Port: EntryConv_Pipeline_OL : w_1_032_reload | {1 }
	Port: EntryConv_Pipeline_OL : w_2_033_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
		store_ln13 : 3
	State 2
		gmem_addr_2_read : 1
	State 3
		acc : 1
		acc_1 : 1
		acc_2 : 1
		store_ln13 : 1
		store_ln13 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		write_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_137           |    3    |   143   |   321   |
|   fmul   |            grp_fu_141           |    3    |   143   |   321   |
|          |            grp_fu_145           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_129           |    2    |   205   |   390   |
|          |            grp_fu_133           |    2    |   205   |   390   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln13_fu_175        |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln13_fu_181         |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|
|          |  w_2_033_reload_read_read_fu_74 |    0    |    0    |    0    |
|          |  w_1_032_reload_read_read_fu_80 |    0    |    0    |    0    |
|          |  w_0_031_reload_read_read_fu_86 |    0    |    0    |    0    |
|   read   |    sext_ln13_read_read_fu_92    |    0    |    0    |    0    |
|          |   sext_ln13_1_read_read_fu_98   |    0    |    0    |    0    |
|          | x_1_029_reload_read_read_fu_104 |    0    |    0    |    0    |
|          | x_2_030_reload_read_read_fu_110 |    0    |    0    |    0    |
|          |   gmem_addr_2_read_read_fu_116  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     write_ln21_write_fu_121     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |      sext_ln13_cast_fu_149      |    0    |    0    |    0    |
|          |     sext_ln13_1_cast_fu_153     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    13   |   839   |   1771  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       acc_1_reg_304       |   32   |
|       acc_2_reg_309       |   32   |
|        acc_reg_299        |   32   |
|      add36_i_reg_314      |   32   |
|      add38_i_reg_324      |   32   |
|    bitcast_ln18_reg_294   |   32   |
|      empty_25_reg_243     |   32   |
|       empty_reg_229       |   32   |
|  gmem_addr_2_read_reg_279 |   32   |
|     gmem_addr_reg_319     |   32   |
|        i_1_reg_236        |    7   |
|     icmp_ln13_reg_275     |    1   |
|      p_load10_reg_289     |   32   |
|       p_load_reg_284      |   32   |
|  sext_ln13_1_cast_reg_270 |   64   |
|   sext_ln13_cast_reg_265  |   64   |
|w_0_031_reload_read_reg_260|   32   |
|w_1_032_reload_read_reg_255|   32   |
|w_2_033_reload_read_reg_250|   32   |
+---------------------------+--------+
|           Total           |   616  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_137 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_141 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_145 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |   839  |  1771  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   616  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    4   |  1455  |  1798  |
+-----------+--------+--------+--------+--------+
