{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744932711001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744932711012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 19:31:50 2025 " "Processing started: Thu Apr 17 19:31:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744932711012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932711012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_PSRM_vhdl -c sls_PSRM_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_PSRM_vhdl -c sls_PSRM_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932711012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744932711501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744932711501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_reg_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_reg_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_reg_vhdl-beh " "Found design unit 1: sls_nbit_reg_vhdl-beh" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_reg_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719031 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_reg_vhdl " "Found entity 1: sls_nbit_reg_vhdl" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_reg_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932719031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_psrm_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_psrm_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_PSRM_package " "Found design unit 1: sls_PSRM_package" {  } { { "sls_PSRM_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932719036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbitsfr_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbitsfr_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nBitSFR_vhdl-sls_Behavior " "Found design unit 1: sls_nBitSFR_vhdl-sls_Behavior" {  } { { "sls_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nBitSFR_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719041 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nBitSFR_vhdl " "Found entity 1: sls_nBitSFR_vhdl" {  } { { "sls_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nBitSFR_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932719041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_psrm_stage_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_psrm_stage_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_PSRM_stage_vhdl-structural " "Found design unit 1: sls_PSRM_stage_vhdl-structural" {  } { { "sls_PSRM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_stage_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719045 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_PSRM_stage_vhdl " "Found entity 1: sls_PSRM_stage_vhdl" {  } { { "sls_PSRM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_stage_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932719045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_psrm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_psrm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_PSRM_vhdl-pipe " "Found design unit 1: sls_PSRM_vhdl-pipe" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719050 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_PSRM_vhdl " "Found entity 1: sls_PSRM_vhdl" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932719050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_2sc_in_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_2sc_in_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_2sc_in_vhdl-struc " "Found design unit 1: sls_nbit_2sc_in_vhdl-struc" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719055 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_2sc_in_vhdl " "Found entity 1: sls_nbit_2sc_in_vhdl" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932719055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_2sc_out_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_2sc_out_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_2sc_out_vhdl-beh " "Found design unit 1: sls_nbit_2sc_out_vhdl-beh" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719059 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_2sc_out_vhdl " "Found entity 1: sls_nbit_2sc_out_vhdl" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932719059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_add_sub_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_add_sub_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_add_sub_vhdl-func " "Found design unit 1: sls_nbit_add_sub_vhdl-func" {  } { { "sls_nbit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_add_sub_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719064 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_add_sub_vhdl " "Found entity 1: sls_nbit_add_sub_vhdl" {  } { { "sls_nbit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_add_sub_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932719064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_psrm_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_psrm_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_PSRM_vhdl_tb-behavior " "Found design unit 1: sls_PSRM_vhdl_tb-behavior" {  } { { "sls_PSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl_tb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719068 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_PSRM_vhdl_tb " "Found entity 1: sls_PSRM_vhdl_tb" {  } { { "sls_PSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744932719068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932719068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_PSRM_vhdl " "Elaborating entity \"sls_PSRM_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744932719110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twosc_out sls_PSRM_vhdl.vhd(13) " "Verilog HDL or VHDL warning at sls_PSRM_vhdl.vhd(13): object \"twosc_out\" assigned a value but never read" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744932719111 "|sls_PSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Md_final sls_PSRM_vhdl.vhd(19) " "Verilog HDL or VHDL warning at sls_PSRM_vhdl.vhd(19): object \"Md_final\" assigned a value but never read" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744932719111 "|sls_PSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twosc_L sls_PSRM_vhdl.vhd(20) " "Verilog HDL or VHDL warning at sls_PSRM_vhdl.vhd(20): object \"twosc_L\" assigned a value but never read" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744932719111 "|sls_PSRM_vhdl"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000\" 4 5 sls_PSRM_vhdl.vhd(68) " "VHDL Expression error at sls_PSRM_vhdl.vhd(68): expression \"\"0000\"\" has 4 elements ; expected 5 elements." {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 68 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1744932719113 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 5 sls_PSRM_vhdl.vhd(69) " "VHDL expression error at sls_PSRM_vhdl.vhd(69): expression has 4 elements, but must have 5 elements" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 69 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1744932719113 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Din sls_PSRM_vhdl.vhd(67) " "VHDL error at sls_PSRM_vhdl.vhd(67): formal port or parameter \"Din\" must have actual or default value" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 67 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1744932719113 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744932719113 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744932719187 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 17 19:31:59 2025 " "Processing ended: Thu Apr 17 19:31:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744932719187 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744932719187 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744932719187 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744932719187 ""}
