/* generated HAL source file - do not edit */
#include "hal_data.h"
#ifndef APP_STANDALONE_DEBUG
#define APP_STANDALONE_DEBUG (0)
#endif

#if APP_STANDALONE_DEBUG
xspi_qspi_instance_ctrl_t g_qspi_ldr_ctrl;

static const spi_flash_erase_command_t g_qspi_ldr_erase_command_list[] =
{
#if 4096 > 0
    {.command = 0x20,     .size = 4096 },
#endif
#if 32768 > 0
    {.command = 0x52, .size = 32768 },
#endif
#if 65536 > 0
    {.command = 0xD8,      .size = 65536 },
#endif
#if 0xC7 > 0
    {.command = 0xC7,       .size  = SPI_FLASH_ERASE_SIZE_CHIP_ERASE         },
#endif
};

static xspi_qspi_timing_setting_t g_qspi_ldr_timing_settings =
{
    .command_to_command_interval = XSPI_QSPI_COMMAND_INTERVAL_CLOCKS_7,
    .cs_pullup_lag               = XSPI_QSPI_CS_PULLUP_CLOCKS_NO_EXTENSION,
    .cs_pulldown_lead            = XSPI_QSPI_CS_PULLDOWN_CLOCKS_NO_EXTENSION
};

static xspi_qspi_address_space_t g_qspi_ldr_address_space_settings =
{
    .unit0_cs0_end_address   = XSPI_QSPI_CFG_UNIT_0_CS_0_END_ADDRESS,
    .unit0_cs1_start_address = XSPI_QSPI_CFG_UNIT_0_CS_1_START_ADDRESS,
    .unit0_cs1_end_address   = XSPI_QSPI_CFG_UNIT_0_CS_1_END_ADDRESS,
    .unit1_cs0_end_address   = XSPI_QSPI_CFG_UNIT_1_CS_0_END_ADDRESS,
    .unit1_cs1_start_address = XSPI_QSPI_CFG_UNIT_1_CS_1_START_ADDRESS,
    .unit1_cs1_end_address   = XSPI_QSPI_CFG_UNIT_1_CS_1_END_ADDRESS,
};
static const xspi_qspi_extended_cfg_t g_qspi_ldr_extended_cfg =
{
    .unit                 = 0,
    .chip_select          = XSPI_QSPI_CHIP_SELECT_0,
    .memory_size          = 0x4000000,
    .p_timing_settings    = &g_qspi_ldr_timing_settings,
#if 0 == 0
    .prefetch_en          = (xspi_qspi_prefetch_function_t) XSPI_QSPI_CFG_UNIT_0_PREFETCH_FUNCTION,
#else
    .prefetch_en          = (xspi_qspi_prefetch_function_t) XSPI_QSPI_CFG_UNIT_1_PREFETCH_FUNCTION,
#endif
#if BSP_FEATURE_XSPI_VOLTAGE_SETTING_SUPPORTED
 #if 0 == 0
    .io_voltage           = (xspi_qspi_io_voltage_t) XSPI_QSPI_CFG_UNIT_0_IOVOLTAGE,
 #else
    .io_voltage           = (xspi_qspi_io_voltage_t) XSPI_QSPI_CFG_UNIT_1_IOVOLTAGE,
 #endif
#endif
    .p_address_space      = &g_qspi_ldr_address_space_settings,
#if XSPI_QSPI_CFG_DMAC_SUPPORT_ENABLE
    .p_lower_lvl_transfer = &FSP_NOT_DEFINED
#endif
};

const spi_flash_cfg_t g_qspi_ldr_cfg =
{
    .spi_protocol        = SPI_FLASH_PROTOCOL_1S_4S_4S,
    .address_bytes       = SPI_FLASH_ADDRESS_BYTES_3,
    .dummy_clocks        = SPI_FLASH_DUMMY_CLOCKS_6,
    .read_command        = 0xEB,
    .page_program_command = 0x02,
    .write_enable_command = 0x06,
    .status_command = 0x05,
    .write_status_bit    = 0,
    .write_enable_bit    = 1,
    .xip_enter_command   = 0x20,
    .xip_exit_command    = 0xFF,
    .p_erase_command_list = &g_qspi_ldr_erase_command_list[0],
    .erase_command_list_length = sizeof(g_qspi_ldr_erase_command_list) / sizeof(g_qspi_ldr_erase_command_list[0]),
    .p_extend            = &g_qspi_ldr_extended_cfg,
};
/** This structure encompasses everything that is needed to use an instance of this interface. */
const spi_flash_instance_t g_qspi_ldr =
{
    .p_ctrl = &g_qspi_ldr_ctrl,
    .p_cfg =  &g_qspi_ldr_cfg,
    .p_api =  &g_spi_flash_on_xspi_qspi,
};
#endif
xspi_hyper_instance_ctrl_t g_hyperbus0_ctrl;

static xspi_hyper_cs_timing_setting_t g_hyperbus0_cs_timing_settings =
{
	.transaction_interval = XSPI_HYPER_TRANSACTION_INTERVAL_CLOCKS_7,
	.cs_pullup_lag        = XSPI_HYPER_CS_PULLUP_CLOCKS_NO_EXTENSION,
	.cs_pulldown_lead     = XSPI_HYPER_CS_PULLDOWN_CLOCKS_NO_EXTENSION,
};

static xspi_hyper_address_space_t g_hyperbus0_address_space_settings =
{
    .unit0_cs0_end_address   = XSPI_HYPER_CFG_UNIT_0_CS_0_END_ADDRESS,
    .unit0_cs1_start_address = XSPI_HYPER_CFG_UNIT_0_CS_1_START_ADDRESS,
    .unit0_cs1_end_address   = XSPI_HYPER_CFG_UNIT_0_CS_1_END_ADDRESS,
    .unit1_cs0_end_address   = XSPI_HYPER_CFG_UNIT_1_CS_0_END_ADDRESS,
    .unit1_cs1_start_address = XSPI_HYPER_CFG_UNIT_1_CS_1_START_ADDRESS,
    .unit1_cs1_end_address   = XSPI_HYPER_CFG_UNIT_1_CS_1_END_ADDRESS,
};

static xspi_hyper_extended_cfg_t g_hyperbus0_extended_cfg =
{
    .unit                                    = 0,
    .chip_select                             = XSPI_HYPER_CHIP_SELECT_1,
    .memory_size                             = 0x800000,
    .data_latching_delay_clock               = 0x08,
    .p_cs_timing_settings                    = &g_hyperbus0_cs_timing_settings,
    .p_autocalibration_preamble_pattern_addr = (uint8_t *) 0x00,
#if 0 == 0
    .prefetch_en                             = (xspi_hyper_prefetch_function_t) XSPI_HYPER_CFG_UNIT_0_PREFETCH_FUNCTION,
#else
    .prefetch_en                             = (xspi_hyper_prefetch_function_t) XSPI_HYPER_CFG_UNIT_1_PREFETCH_FUNCTION,
#endif
#if BSP_FEATURE_XSPI_VOLTAGE_SETTING_SUPPORTED
 #if 0 == 0
    .io_voltage        = (xspi_hyper_io_voltage_t) XSPI_HYPER_CFG_UNIT_0_IOVOLTAGE,
 #else
    .io_voltage        = (xspi_hyper_io_voltage_t) XSPI_HYPER_CFG_UNIT_1_IOVOLTAGE,
 #endif
#endif
    .p_address_space                         = &g_hyperbus0_address_space_settings,
};

const hyperbus_cfg_t g_hyperbus0_cfg =
{
    .burst_type                   = HYPERBUS_BURST_TYPE_LINEAR,
    .access_space                 = HYPERBUS_SPACE_SELECT_MEMORY_SPACE,
    .read_latency_count           = HYPERBUS_LATENCY_COUNT_6,
    .memory_write_latency_count   = HYPERBUS_LATENCY_COUNT_6,
    .register_write_latency_count = HYPERBUS_LATENCY_COUNT_0,
    .p_extend                     = &g_hyperbus0_extended_cfg,
};

/** This structure encompasses everything that is needed to use an instance of this interface. */
const hyperbus_instance_t g_hyperbus0 =
{
    .p_ctrl = &g_hyperbus0_ctrl,
    .p_cfg  = &g_hyperbus0_cfg,
    .p_api  = &g_hyperbus_on_xspi_hyper,
};
dmac_instance_ctrl_t g_transfer0_ctrl;

transfer_info_t g_transfer0_info =
{
    .dest_addr_mode = TRANSFER_ADDR_MODE_FIXED,
    .src_addr_mode  = TRANSFER_ADDR_MODE_INCREMENTED,
    .mode           = TRANSFER_MODE_NORMAL,
    .p_dest         = (void *) NULL,
    .p_src          = (void const *) NULL,
    .length         = 0,
    .src_size       = TRANSFER_SIZE_1_BYTE,
    .dest_size      = TRANSFER_SIZE_1_BYTE,
    .p_next1_src    = (void const *) NULL,
    .p_next1_dest   = (void *) NULL,
    .next1_length   = 1
};

#ifndef NULL
extern dmac_link_cfg_t NULL;
#endif

const dmac_extended_cfg_t g_transfer0_extend =
{
    .unit                = 0,
    .channel             = 0,
#if defined(VECTOR_NUMBER_DMAC0_INT0)
    .dmac_int_irq         = VECTOR_NUMBER_DMAC0_INT0,
#else
    .dmac_int_irq         = FSP_INVALID_VECTOR,
#endif
    .dmac_int_ipl         = (12),
    .dmac_int_irq_detect_type = (0),

    .activation_source   = ELC_EVENT_SCI3_TXI,

    .ack_mode               = DMAC_ACK_MODE_BUS_CYCLE_MODE,
    .detection_mode         = (dmac_detection_t) ((0) << 2 | (1) << 1 | (0) << 0),
    .activation_request_source_select = DMAC_REQUEST_DIRECTION_DESTINATION_MODULE,

    .next_register_operation = DMAC_REGISTER_SELECT_REVERSE_DISABLE,

    .dmac_mode              = DMAC_MODE_SELECT_REGISTER,
#ifndef NULL
    .p_descriptor           = &NULL,
#else
    .p_descriptor           = NULL,
#endif

    .transfer_interval      = 0,
#if 0 == 0
 #if 7 >= 0
    .channel_scheduling     = (dmac_channel_scheduling_t) DMAC_CFG_CHANNEL_PRIORITY_UNIT0_CHANNEL0_7,
 #else
    .channel_scheduling     = (dmac_channel_scheduling_t) DMAC_CFG_CHANNEL_PRIORITY_UNIT0_CHANNEL8_15,
 #endif
#else
 #if 7 >= 0
    .channel_scheduling     = (dmac_channel_scheduling_t) DMAC_CFG_CHANNEL_PRIORITY_UNIT1_CHANNEL0_7,
 #else
    .channel_scheduling     = (dmac_channel_scheduling_t) DMAC_CFG_CHANNEL_PRIORITY_UNIT1_CHANNEL8_15,
 #endif
#endif
    .p_callback          = g_uart1_tx_transfer_callback,
    .p_context           = NULL,
};
const transfer_cfg_t g_transfer0_cfg =
{
    .p_info              = &g_transfer0_info,
    .p_extend            = &g_transfer0_extend,
};
/* Instance structure to use this module. */
const transfer_instance_t g_transfer0 =
{
    .p_ctrl        = &g_transfer0_ctrl,
    .p_cfg         = &g_transfer0_cfg,
    .p_api         = &g_transfer_on_dmac
};
sci_uart_instance_ctrl_t     g_uart1_ctrl;

            #define FSP_NOT_DEFINED (1)
            #if (FSP_NOT_DEFINED) != (g_transfer0)

            /* If the transfer module is DMAC, define a DMAC transfer callback. */
            extern void sci_uart_tx_dmac_callback(sci_uart_instance_ctrl_t * p_instance_ctrl);

            void g_uart1_tx_transfer_callback (transfer_callback_args_t * p_args)
            {
                FSP_PARAMETER_NOT_USED(p_args);
                sci_uart_tx_dmac_callback(&g_uart1_ctrl);
            }
            #endif

            #if (FSP_NOT_DEFINED) != (FSP_NOT_DEFINED)

            /* If the transfer module is DMAC, define a DMAC transfer callback. */
            extern void sci_uart_rx_dmac_callback(sci_uart_instance_ctrl_t * p_instance_ctrl);

            void g_uart1_rx_transfer_callback (transfer_callback_args_t * p_args)
            {
                FSP_PARAMETER_NOT_USED(p_args);
                sci_uart_rx_dmac_callback(&g_uart1_ctrl);
            }
            #endif
            #undef FSP_NOT_DEFINED

            sci_baud_setting_t           g_uart1_baud_setting =
            {
                /* Baud rate calculated with 0.000% error. */ .baudrate_bits_b.abcse = 1, .baudrate_bits_b.abcs = 0, .baudrate_bits_b.bgdm = 0, .baudrate_bits_b.cks = 0, .baudrate_bits_b.brr = 1, .baudrate_bits_b.mddr = (uint8_t) 240, .baudrate_bits_b.brme = true
            };

            /** UART extended configuration for UARTonSCI HAL driver */
            const sci_uart_extended_cfg_t g_uart1_cfg_extend =
            {
                .clock                = SCI_UART_CLOCK_INT,
                .rx_edge_start          = SCI_UART_START_BIT_FALLING_EDGE,
                .noise_cancel         = SCI_UART_NOISE_CANCELLATION_DISABLE,
                .rx_fifo_trigger        = SCI_UART_RX_FIFO_TRIGGER_1,
                .p_baud_setting         = &g_uart1_baud_setting,
#if 1
                .clock_source           = SCI_UART_CLOCK_SOURCE_SCI3ASYNCCLK,
#else
                .clock_source           = SCI_UART_CLOCK_SOURCE_PCLKM,
#endif
                .flow_control           = SCI_UART_FLOW_CONTROL_RTS,

                .flow_control_pin       = (bsp_io_port_pin_t) UINT16_MAX,
                .rs485_setting          = {
                    .enable = SCI_UART_RS485_DISABLE,
                    .polarity = SCI_UART_RS485_DE_POLARITY_HIGH,
                    .assertion_time = 1,
                    .negation_time = 1,
                },
            };

            /** UART interface configuration */
            const uart_cfg_t g_uart1_cfg =
            {
                .channel             = 3,
                .data_bits           = UART_DATA_BITS_8,
                .parity              = UART_PARITY_OFF,
                .stop_bits           = UART_STOP_BITS_1,
                .p_callback          = plsw_uart_callback,
                .p_context           = NULL,
                .p_extend            = &g_uart1_cfg_extend,
                .p_transfer_tx       = g_uart1_P_TRANSFER_TX,
                .p_transfer_rx       = g_uart1_P_TRANSFER_RX,
                .rxi_ipl             = (10),
                .txi_ipl             = (12),
                .tei_ipl             = (12),
                .eri_ipl             = (12),
#if defined(VECTOR_NUMBER_SCI3_RXI)
                .rxi_irq             = VECTOR_NUMBER_SCI3_RXI,
#else
                .rxi_irq             = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_SCI3_TXI)
                .txi_irq             = VECTOR_NUMBER_SCI3_TXI,
#else
                .txi_irq             = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_SCI3_TEI)
                .tei_irq             = VECTOR_NUMBER_SCI3_TEI,
#else
                .tei_irq             = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_SCI3_ERI)
                .eri_irq             = VECTOR_NUMBER_SCI3_ERI,
#else
                .eri_irq             = FSP_INVALID_VECTOR,
#endif
            };

/* Instance structure to use this module. */
const uart_instance_t g_uart1 =
{
    .p_ctrl        = &g_uart1_ctrl,
    .p_cfg         = &g_uart1_cfg,
    .p_api         = &g_uart_on_sci
};
sci_uart_instance_ctrl_t     g_uart0_ctrl;

            #define FSP_NOT_DEFINED (1)
            #if (FSP_NOT_DEFINED) != (FSP_NOT_DEFINED)

            /* If the transfer module is DMAC, define a DMAC transfer callback. */
            extern void sci_uart_tx_dmac_callback(sci_uart_instance_ctrl_t * p_instance_ctrl);

            void g_uart0_tx_transfer_callback (transfer_callback_args_t * p_args)
            {
                FSP_PARAMETER_NOT_USED(p_args);
                sci_uart_tx_dmac_callback(&g_uart0_ctrl);
            }
            #endif

            #if (FSP_NOT_DEFINED) != (FSP_NOT_DEFINED)

            /* If the transfer module is DMAC, define a DMAC transfer callback. */
            extern void sci_uart_rx_dmac_callback(sci_uart_instance_ctrl_t * p_instance_ctrl);

            void g_uart0_rx_transfer_callback (transfer_callback_args_t * p_args)
            {
                FSP_PARAMETER_NOT_USED(p_args);
                sci_uart_rx_dmac_callback(&g_uart0_ctrl);
            }
            #endif
            #undef FSP_NOT_DEFINED

            sci_baud_setting_t           g_uart0_baud_setting =
            {
                /* Baud rate calculated with 0.160% error. */ .baudrate_bits_b.abcse = 0, .baudrate_bits_b.abcs = 0, .baudrate_bits_b.bgdm = 1, .baudrate_bits_b.cks = 0, .baudrate_bits_b.brr = 51, .baudrate_bits_b.mddr = (uint8_t) 256, .baudrate_bits_b.brme = false
            };

            /** UART extended configuration for UARTonSCI HAL driver */
            const sci_uart_extended_cfg_t g_uart0_cfg_extend =
            {
                .clock                = SCI_UART_CLOCK_INT,
                .rx_edge_start          = SCI_UART_START_BIT_FALLING_EDGE,
                .noise_cancel         = SCI_UART_NOISE_CANCELLATION_DISABLE,
                .rx_fifo_trigger        = SCI_UART_RX_FIFO_TRIGGER_MAX,
                .p_baud_setting         = &g_uart0_baud_setting,
#if 1
                .clock_source           = SCI_UART_CLOCK_SOURCE_SCI0ASYNCCLK,
#else
                .clock_source           = SCI_UART_CLOCK_SOURCE_PCLKM,
#endif
                .flow_control           = SCI_UART_FLOW_CONTROL_RTS,

                .flow_control_pin       = (bsp_io_port_pin_t) UINT16_MAX,
                .rs485_setting          = {
                    .enable = SCI_UART_RS485_DISABLE,
                    .polarity = SCI_UART_RS485_DE_POLARITY_HIGH,
                    .assertion_time = 1,
                    .negation_time = 1,
                },
            };

            /** UART interface configuration */
            const uart_cfg_t g_uart0_cfg =
            {
                .channel             = 0,
                .data_bits           = UART_DATA_BITS_8,
                .parity              = UART_PARITY_OFF,
                .stop_bits           = UART_STOP_BITS_1,
                .p_callback          = user_uart_callback,
                .p_context           = NULL,
                .p_extend            = &g_uart0_cfg_extend,
                .p_transfer_tx       = g_uart0_P_TRANSFER_TX,
                .p_transfer_rx       = g_uart0_P_TRANSFER_RX,
                .rxi_ipl             = (12),
                .txi_ipl             = (12),
                .tei_ipl             = (12),
                .eri_ipl             = (12),
#if defined(VECTOR_NUMBER_SCI0_RXI)
                .rxi_irq             = VECTOR_NUMBER_SCI0_RXI,
#else
                .rxi_irq             = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_SCI0_TXI)
                .txi_irq             = VECTOR_NUMBER_SCI0_TXI,
#else
                .txi_irq             = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_SCI0_TEI)
                .tei_irq             = VECTOR_NUMBER_SCI0_TEI,
#else
                .tei_irq             = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_SCI0_ERI)
                .eri_irq             = VECTOR_NUMBER_SCI0_ERI,
#else
                .eri_irq             = FSP_INVALID_VECTOR,
#endif
            };

/* Instance structure to use this module. */
const uart_instance_t g_uart0 =
{
    .p_ctrl        = &g_uart0_ctrl,
    .p_cfg         = &g_uart0_cfg,
    .p_api         = &g_uart_on_sci
};
xspi_qspi_instance_ctrl_t g_qspi0_ctrl;

static const spi_flash_erase_command_t g_qspi0_erase_command_list[] =
{
#if 4096 > 0
    {.command = 0x20,     .size = 4096 },
#endif
#if 32768 > 0
    {.command = 0x52, .size = 32768 },
#endif
#if 65536 > 0
    {.command = 0xD8,      .size = 65536 },
#endif
#if 0xC7 > 0
    {.command = 0xC7,       .size  = SPI_FLASH_ERASE_SIZE_CHIP_ERASE         },
#endif
};

static xspi_qspi_timing_setting_t g_qspi0_timing_settings =
{
    .command_to_command_interval = XSPI_QSPI_COMMAND_INTERVAL_CLOCKS_7,
    .cs_pullup_lag               = XSPI_QSPI_CS_PULLUP_CLOCKS_NO_EXTENSION,
    .cs_pulldown_lead            = XSPI_QSPI_CS_PULLDOWN_CLOCKS_NO_EXTENSION
};

static xspi_qspi_address_space_t g_qspi0_address_space_settings =
{
    .unit0_cs0_end_address   = XSPI_QSPI_CFG_UNIT_0_CS_0_END_ADDRESS,
    .unit0_cs1_start_address = XSPI_QSPI_CFG_UNIT_0_CS_1_START_ADDRESS,
    .unit0_cs1_end_address   = XSPI_QSPI_CFG_UNIT_0_CS_1_END_ADDRESS,
    .unit1_cs0_end_address   = XSPI_QSPI_CFG_UNIT_1_CS_0_END_ADDRESS,
    .unit1_cs1_start_address = XSPI_QSPI_CFG_UNIT_1_CS_1_START_ADDRESS,
    .unit1_cs1_end_address   = XSPI_QSPI_CFG_UNIT_1_CS_1_END_ADDRESS,
};
static const xspi_qspi_extended_cfg_t g_qspi0_extended_cfg =
{
    .unit                 = 0,
    .chip_select          = XSPI_QSPI_CHIP_SELECT_0,
    .memory_size          = 0x4000000,
    .p_timing_settings    = &g_qspi0_timing_settings,
#if 0 == 0
    .prefetch_en          = (xspi_qspi_prefetch_function_t) XSPI_QSPI_CFG_UNIT_0_PREFETCH_FUNCTION,
#else
    .prefetch_en          = (xspi_qspi_prefetch_function_t) XSPI_QSPI_CFG_UNIT_1_PREFETCH_FUNCTION,
#endif
#if BSP_FEATURE_XSPI_VOLTAGE_SETTING_SUPPORTED
 #if 0 == 0
    .io_voltage           = (xspi_qspi_io_voltage_t) XSPI_QSPI_CFG_UNIT_0_IOVOLTAGE,
 #else
    .io_voltage           = (xspi_qspi_io_voltage_t) XSPI_QSPI_CFG_UNIT_1_IOVOLTAGE,
 #endif
#endif
    .p_address_space      = &g_qspi0_address_space_settings,
#if XSPI_QSPI_CFG_DMAC_SUPPORT_ENABLE
    .p_lower_lvl_transfer = &FSP_NOT_DEFINED
#endif
};

const spi_flash_cfg_t g_qspi0_cfg =
{
    .spi_protocol        = SPI_FLASH_PROTOCOL_1S_1S_1S,
    .address_bytes       = SPI_FLASH_ADDRESS_BYTES_3,
    .dummy_clocks        = SPI_FLASH_DUMMY_CLOCKS_0,
    .read_command        = 0x03,
    .page_program_command = 0x02,
    .write_enable_command = 0x06,
    .status_command = 0x05,
    .write_status_bit    = 0,
    .write_enable_bit    = 1,
    .xip_enter_command   = 0x20,
    .xip_exit_command    = 0xFF,
    .p_erase_command_list = &g_qspi0_erase_command_list[0],
    .erase_command_list_length = sizeof(g_qspi0_erase_command_list) / sizeof(g_qspi0_erase_command_list[0]),
    .p_extend            = &g_qspi0_extended_cfg,
};
/** This structure encompasses everything that is needed to use an instance of this interface. */
const spi_flash_instance_t g_qspi0 =
{
    .p_ctrl = &g_qspi0_ctrl,
    .p_cfg =  &g_qspi0_cfg,
    .p_api =  &g_spi_flash_on_xspi_qspi,
};
cmtw_instance_ctrl_t g_timer0_ctrl;
const cmtw_extended_cfg_t g_timer0_extend =
{
    .toc0               = CMTW_OUTPUT_PIN_RETAIN,
    .toc1               = CMTW_OUTPUT_PIN_RETAIN,
    .toc0_control       = CMTW_OUTPUT_CONTROL_DISABLED,
    .toc1_control       = CMTW_OUTPUT_CONTROL_DISABLED,
    .capture_ic0_source = CMTW_SOURCE_EDGE_RISING,
    .capture_ic1_source = CMTW_SOURCE_EDGE_RISING,
    .ic0_control        = CMTW_INPUT_CONTROL_DISABLED,
    .ic1_control        = CMTW_INPUT_CONTROL_DISABLED,
    .clear_source       = CMTW_CLEAR_SOURCE_COMPARE_MATCH_CMWCOR,
    .counter_size       = TIMER_VARIANT_32_BIT,

    .capture_ic0_ipl    = (30),
    .capture_ic1_ipl    = (30),
#if defined(VECTOR_NUMBER_CMTW0_IC0I)
    .capture_ic0_irq    = VECTOR_NUMBER_CMTW0_IC0I,
#else
    .capture_ic0_irq    = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_CMTW0_IC1I)
    .capture_ic1_irq    = VECTOR_NUMBER_CMTW0_IC1I,
#else
    .capture_ic1_irq    = FSP_INVALID_VECTOR,
#endif
    .compare_oc0_ipl    = (30),
    .compare_oc1_ipl    = (30),
#if defined(VECTOR_NUMBER_CMTW0_OC0I)
    .compare_oc0_irq    = VECTOR_NUMBER_CMTW0_OC0I,
#else
    .compare_oc0_irq    = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_CMTW0_OC1I)
    .compare_oc1_irq    = VECTOR_NUMBER_CMTW0_OC1I,
#else
    .compare_oc1_irq    = FSP_INVALID_VECTOR,
#endif
};
const timer_cfg_t g_timer0_cfg =
{
    .mode                = TIMER_MODE_PERIODIC,
    /* Actual period: 0.01048576 seconds. */ .period_counts = (uint32_t) 0x10000, .source_div = (timer_source_div_t)3,
    .channel             = 0,
    .p_callback          = NULL,
    /** If NULL then do not add & */
#if defined(NULL)
    .p_context           = NULL,
#else
    .p_context           = &NULL,
#endif
    .p_extend            = &g_timer0_extend,
    .cycle_end_ipl       = (30),
#if defined(VECTOR_NUMBER_CMTW0_CMWI)
    .cycle_end_irq       = VECTOR_NUMBER_CMTW0_CMWI,
#else
    .cycle_end_irq       = FSP_INVALID_VECTOR,
#endif
};
/* Instance structure to use this module. */
const timer_instance_t g_timer0 =
{
    .p_ctrl        = &g_timer0_ctrl,
    .p_cfg         = &g_timer0_cfg,
    .p_api         = &g_timer_on_cmtw
};
void g_hal_init(void) {
g_common_init();
}
