transcript off
onbreak {quit -force}
onerror {quit -force}
transcript on

vlib work
vlib riviera/xilinx_vip
vlib riviera/xpm
vlib riviera/axi_lite_ipif_v3_0_4
vlib riviera/v_tc_v6_1_14
vlib riviera/v_vid_in_axi4s_v4_0_11
vlib riviera/v_axi4s_vid_out_v4_0_18
vlib riviera/xil_defaultlib
vlib riviera/v_tc_v6_2_8
vlib riviera/axi_infrastructure_v1_1_0
vlib riviera/axi_vip_v1_1_18
vlib riviera/processing_system7_vip_v1_0_20
vlib riviera/lib_cdc_v1_0_3
vlib riviera/proc_sys_reset_v5_0_15
vlib riviera/xlconstant_v1_1_9
vlib riviera/xlslice_v1_0_4
vlib riviera/lib_pkg_v1_0_4
vlib riviera/fifo_generator_v13_2_10
vlib riviera/lib_fifo_v1_0_19
vlib riviera/blk_mem_gen_v8_4_8
vlib riviera/lib_bmg_v1_0_17
vlib riviera/lib_srl_fifo_v1_0_4
vlib riviera/axi_datamover_v5_1_34
vlib riviera/axi_vdma_v6_3_20
vlib riviera/smartconnect_v1_0
vlib riviera/axi_register_slice_v2_1_32
vlib riviera/generic_baseblocks_v2_1_2
vlib riviera/axi_data_fifo_v2_1_31
vlib riviera/axi_protocol_converter_v2_1_32

vmap xilinx_vip riviera/xilinx_vip
vmap xpm riviera/xpm
vmap axi_lite_ipif_v3_0_4 riviera/axi_lite_ipif_v3_0_4
vmap v_tc_v6_1_14 riviera/v_tc_v6_1_14
vmap v_vid_in_axi4s_v4_0_11 riviera/v_vid_in_axi4s_v4_0_11
vmap v_axi4s_vid_out_v4_0_18 riviera/v_axi4s_vid_out_v4_0_18
vmap xil_defaultlib riviera/xil_defaultlib
vmap v_tc_v6_2_8 riviera/v_tc_v6_2_8
vmap axi_infrastructure_v1_1_0 riviera/axi_infrastructure_v1_1_0
vmap axi_vip_v1_1_18 riviera/axi_vip_v1_1_18
vmap processing_system7_vip_v1_0_20 riviera/processing_system7_vip_v1_0_20
vmap lib_cdc_v1_0_3 riviera/lib_cdc_v1_0_3
vmap proc_sys_reset_v5_0_15 riviera/proc_sys_reset_v5_0_15
vmap xlconstant_v1_1_9 riviera/xlconstant_v1_1_9
vmap xlslice_v1_0_4 riviera/xlslice_v1_0_4
vmap lib_pkg_v1_0_4 riviera/lib_pkg_v1_0_4
vmap fifo_generator_v13_2_10 riviera/fifo_generator_v13_2_10
vmap lib_fifo_v1_0_19 riviera/lib_fifo_v1_0_19
vmap blk_mem_gen_v8_4_8 riviera/blk_mem_gen_v8_4_8
vmap lib_bmg_v1_0_17 riviera/lib_bmg_v1_0_17
vmap lib_srl_fifo_v1_0_4 riviera/lib_srl_fifo_v1_0_4
vmap axi_datamover_v5_1_34 riviera/axi_datamover_v5_1_34
vmap axi_vdma_v6_3_20 riviera/axi_vdma_v6_3_20
vmap smartconnect_v1_0 riviera/smartconnect_v1_0
vmap axi_register_slice_v2_1_32 riviera/axi_register_slice_v2_1_32
vmap generic_baseblocks_v2_1_2 riviera/generic_baseblocks_v2_1_2
vmap axi_data_fifo_v2_1_31 riviera/axi_data_fifo_v2_1_31
vmap axi_protocol_converter_v2_1_32 riviera/axi_protocol_converter_v2_1_32

vlog -work xilinx_vip  -incr "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93  -incr \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work v_tc_v6_1_14 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/fd54/hdl/v_tc_v6_1_vh_rfs.vhd" \

vlog -work v_vid_in_axi4s_v4_0_11  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/4705/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \

vlog -work v_axi4s_vid_out_v4_0_18  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/52cd/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \

vcom -work v_tc_v6_2_8 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/5959/hdl/v_tc_v6_2_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \

vlog -work axi_infrastructure_v1_1_0  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_18  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/1f8d/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_20  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \

vcom -work lib_cdc_v1_0_3 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work proc_sys_reset_v5_0_15 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \

vlog -work xlconstant_v1_1_9  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \

vlog -work xlslice_v1_0_4  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

vcom -work lib_pkg_v1_0_4 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/8c68/hdl/lib_pkg_v1_0_rfs.vhd" \

vlog -work fifo_generator_v13_2_10  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/1443/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_10 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/1443/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_10  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/1443/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_19 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd" \

vlog -work blk_mem_gen_v8_4_8  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/09bd/simulation/blk_mem_gen_v8_4.v" \

vcom -work lib_bmg_v1_0_17 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/3f29/hdl/lib_bmg_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_4 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_34 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/99f3/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vlog -work axi_vdma_v6_3_20  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl/axi_vdma_v6_3_rfs.v" \

vcom -work axi_vdma_v6_3_20 -93  -incr \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl/axi_vdma_v6_3_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/98d8/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/2da8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/a950/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/cef3/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_srn_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/7f4f/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_m00s2a_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/1f04/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_m00e_0.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/3718/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work axi_register_slice_v2_1_32  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v" \

vlog -work generic_baseblocks_v2_1_2  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_31  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_protocol_converter_v2_1_32  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../../playground.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_lite_ipif_v3_0_4 -l v_tc_v6_1_14 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_18 -l xil_defaultlib -l v_tc_v6_2_8 -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_18 -l processing_system7_vip_v1_0_20 -l lib_cdc_v1_0_3 -l proc_sys_reset_v5_0_15 -l xlconstant_v1_1_9 -l xlslice_v1_0_4 -l lib_pkg_v1_0_4 -l fifo_generator_v13_2_10 -l lib_fifo_v1_0_19 -l blk_mem_gen_v8_4_8 -l lib_bmg_v1_0_17 -l lib_srl_fifo_v1_0_4 -l axi_datamover_v5_1_34 -l axi_vdma_v6_3_20 -l smartconnect_v1_0 -l axi_register_slice_v2_1_32 -l generic_baseblocks_v2_1_2 -l axi_data_fifo_v2_1_31 -l axi_protocol_converter_v2_1_32 \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

vlog -work xil_defaultlib \
"glbl.v"

