/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  reg [28:0] _01_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_17z;
  reg [12:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [23:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_3z[3] | celloutsig_1_1z);
  assign celloutsig_0_24z = ~(celloutsig_0_17z[6] | celloutsig_0_19z[3]);
  assign celloutsig_1_14z = { celloutsig_1_10z[6:4], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_12z } + { celloutsig_1_9z[20:18], celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_6z[7:5], _00_[5:1], celloutsig_0_5z } + in_data[58:50];
  assign celloutsig_0_22z = celloutsig_0_7z[6:2] + { celloutsig_0_8z[3:0], celloutsig_0_2z };
  assign celloutsig_0_23z = celloutsig_0_0z[15:12] + celloutsig_0_22z[3:0];
  reg [4:0] _08_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 5'h00;
    else _08_ <= { celloutsig_0_0z[15:13], celloutsig_0_2z, celloutsig_0_1z };
  assign _00_[5:1] = _08_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 29'h00000000;
    else _01_ <= { in_data[50:24], celloutsig_0_41z, celloutsig_0_13z };
  assign celloutsig_0_3z = celloutsig_0_0z[12:2] / { 1'h1, celloutsig_0_0z[12:3] };
  assign celloutsig_1_15z = celloutsig_1_6z[6:3] == celloutsig_1_7z[4:1];
  assign celloutsig_1_16z = { celloutsig_1_10z[6], celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_7z } == { in_data[177:167], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_9z[3:2], celloutsig_0_3z, _00_[5:1], celloutsig_0_5z } == { celloutsig_0_6z[6:2], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[138:136] >= in_data[159:157];
  assign celloutsig_1_18z = { celloutsig_1_9z[7:3], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z } >= { celloutsig_1_6z[9], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_1z };
  assign celloutsig_0_21z = celloutsig_0_18z[9:1] >= { celloutsig_0_3z[10:4], celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_2z = { celloutsig_0_0z[5:2], celloutsig_0_1z, celloutsig_0_0z } >= in_data[87:67];
  assign celloutsig_1_1z = in_data[139:132] <= in_data[147:140];
  assign celloutsig_1_12z = { celloutsig_1_7z[1:0], celloutsig_1_6z } <= in_data[171:160];
  assign celloutsig_0_10z = celloutsig_0_7z[6:0] <= { _00_[3:2], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[12:8] <= in_data[92:88];
  assign celloutsig_0_0z = in_data[23:8] % { 1'h1, in_data[87:73] };
  assign celloutsig_0_47z = { celloutsig_0_29z[0], celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_43z } % { 1'h1, celloutsig_0_25z[5:2] };
  assign celloutsig_1_6z = celloutsig_1_3z[10:1] % { 1'h1, in_data[144:136] };
  assign celloutsig_1_11z = { celloutsig_1_3z[4:0], celloutsig_1_8z } % { 1'h1, celloutsig_1_10z[5:1] };
  assign celloutsig_0_17z = { celloutsig_0_3z[8:3], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_12z } % { 1'h1, celloutsig_0_0z[9:2], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_25z = { celloutsig_0_0z[12:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_21z } % { 1'h1, celloutsig_0_19z[0], celloutsig_0_14z };
  assign celloutsig_0_41z = celloutsig_0_32z[5:1] !== { celloutsig_0_25z[7], celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_2z };
  assign celloutsig_0_46z = { _01_[8:5], celloutsig_0_24z } !== celloutsig_0_17z[8:4];
  assign celloutsig_0_9z = celloutsig_0_6z[6:3] | in_data[53:50];
  assign celloutsig_0_11z = celloutsig_0_6z[7:4] | { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_2z = & in_data[154:133];
  assign celloutsig_0_27z = & { celloutsig_0_24z, in_data[54:50] };
  assign celloutsig_0_28z = & celloutsig_0_3z[8:1];
  assign celloutsig_1_4z = | { in_data[98], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_8z = | { in_data[179], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_17z = | celloutsig_1_9z[21:16];
  assign celloutsig_1_19z = | { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_17z };
  assign celloutsig_0_30z = | { in_data[25:22], celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_43z = | { celloutsig_0_23z, celloutsig_0_22z[4:1], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_15z = | { celloutsig_0_14z[8:1], celloutsig_0_6z };
  assign celloutsig_1_3z = in_data[141:131] - { in_data[147:138], celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[137:135], celloutsig_1_0z, celloutsig_1_4z } - { celloutsig_1_3z[2], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_9z = { in_data[159:155], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } - { in_data[176:171], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } - { celloutsig_1_3z[8:5], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_6z = in_data[92:84] - { celloutsig_0_3z[9:5], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z[8:3], celloutsig_0_2z } - celloutsig_0_0z[14:8];
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_8z } - { celloutsig_0_3z[3:2], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_9z - celloutsig_0_11z;
  assign celloutsig_0_29z = celloutsig_0_6z[7:4] - celloutsig_0_7z[4:1];
  assign celloutsig_0_32z = { celloutsig_0_17z[9:2], celloutsig_0_2z } - in_data[22:14];
  assign celloutsig_0_35z = ~((celloutsig_0_18z[2] & in_data[61]) | celloutsig_0_30z);
  assign celloutsig_0_5z = ~((in_data[27] & in_data[91]) | _00_[5]);
  assign celloutsig_0_13z = ~((celloutsig_0_0z[14] & in_data[88]) | celloutsig_0_5z);
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 13'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_18z = { celloutsig_0_17z[10], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_2z };
  assign { _00_[8:6], _00_[0] } = { celloutsig_0_6z[7:5], celloutsig_0_5z };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
