# hoplitert

This project develops Verilog RTL implementation of HopliteRT NoC.

HopliteRT paper:

S. Wasly, R. Pellizzoni and N. Kapre, "HopliteRT: An efficient FPGA NoC for real-time applications,"
2017 International Conference on Field Programmable Technology (ICFPT), Melbourne, VIC, Australia, 2017,
pp. 64-71, doi: [10.1109/FPT.2017.8280122](https://doi.org/10.1109/FPT.2017.8280122).

This work was used for the Ditty project.

Ditty paper:

Z. Wu, M. Bekmyrza, N. Kapre and H. Patel, "Ditty: Directory-based Cache Coherence for Multicore Safety-critical Systems,"
2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), Antwerp, Belgium, 2023,
pp. 1-6, doi: [10.23919/DATE56975.2023.10136986](https://doi.org/10.23919/DATE56975.2023.10136986).

Implementation description is in [HopliteRT.pdf](HopliteRT.pdf).

