

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Mar 27 11:07:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Chapter2LoopPipeline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.772 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   26|   26|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       10|       10|         2|          1|          1|    10|       yes|
        |- MAC     |       11|       11|         2|          1|          1|    11|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     119|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|        0|      40|    -|
|Memory               |        0|     -|       74|       8|    -|
|Multiplexer          |        -|     -|        -|     137|    -|
|Register             |        -|     -|       56|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      130|     304|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_10s_32s_32_1_1_U1  |mul_10s_32s_32_1_1  |        0|   0|  0|  20|    0|
    |mul_32s_7ns_32_1_1_U2  |mul_32s_7ns_32_1_1  |        0|   0|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |c_U          |c          |        0|  10|   2|    0|    11|   10|     1|          110|
    |shift_reg_U  |shift_reg  |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |           |        0|  74|   8|    0|    22|   42|     2|          462|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_3_fu_214_p2          |         +|   0|  0|  39|          32|          32|
    |add_ln10_fu_168_p2       |         +|   0|  0|  12|           4|           2|
    |add_ln17_fu_192_p2       |         +|   0|  0|  12|           5|           2|
    |y                        |         +|   0|  0|  39|          32|          32|
    |icmp_ln10_fu_162_p2      |      icmp|   0|  0|   9|           4|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 119|          83|          75|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |acc_reg_150                 |   9|          2|   32|         64|
    |ap_NS_fsm                   |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1     |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1     |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_131_p4  |   9|          2|    4|          8|
    |i_1_reg_139                 |   9|          2|    5|         10|
    |i_reg_127                   |   9|          2|    4|          8|
    |shift_reg_address0          |  14|          3|    4|         12|
    |shift_reg_address1          |  14|          3|    4|         12|
    |shift_reg_d0                |  14|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 137|         29|   88|        222|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_reg_150              |  32|   0|   32|          0|
    |add_ln10_reg_242         |   4|   0|    4|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |i_1_reg_139              |   5|   0|    5|          0|
    |i_reg_127                |   4|   0|    4|          0|
    |icmp_ln10_reg_238        |   1|   0|    1|          0|
    |tmp_reg_252              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  56|   0|   56|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

