
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001547c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001408  08015660  08015660  00025660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016a68  08016a68  00031e08  2**0
                  CONTENTS
  4 .ARM          00000000  08016a68  08016a68  00031e08  2**0
                  CONTENTS
  5 .preinit_array 00000000  08016a68  08016a68  00031e08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016a68  08016a68  00026a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016a6c  08016a6c  00026a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001e08  20000000  08016a70  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fb8  20001e08  08018878  00031e08  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002dc0  08018878  00032dc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031e08  2**0
                  CONTENTS, READONLY
 12 .debug_info   00049bbc  00000000  00000000  00031e38  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007e78  00000000  00000000  0007b9f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002390  00000000  00000000  00083870  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f20  00000000  00000000  00085c00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035c02  00000000  00000000  00087b20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000303d2  00000000  00000000  000bd722  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00126d42  00000000  00000000  000edaf4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00214836  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009ca0  00000000  00000000  002148b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001e08 	.word	0x20001e08
 80001fc:	00000000 	.word	0x00000000
 8000200:	08015644 	.word	0x08015644

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001e0c 	.word	0x20001e0c
 800021c:	08015644 	.word	0x08015644

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d000      	beq.n	8000cea <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000ce8:	e002      	b.n	8000cf0 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000cea:	f000 f805 	bl	8000cf8 <BiasMenu_DrawMainMenu>
			break;
 8000cee:	bf00      	nop

	}
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8000cfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d02:	9301      	str	r3, [sp, #4]
 8000d04:	2302      	movs	r3, #2
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	210a      	movs	r1, #10
 8000d0e:	4814      	ldr	r0, [pc, #80]	; (8000d60 <BiasMenu_DrawMainMenu+0x68>)
 8000d10:	f00f fd36 	bl	8010780 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000d14:	f000 f8f0 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("POS", 15,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8000d18:	f240 23fd 	movw	r3, #765	; 0x2fd
 8000d1c:	9301      	str	r3, [sp, #4]
 8000d1e:	2302      	movs	r3, #2
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	2300      	movs	r3, #0
 8000d24:	22d2      	movs	r2, #210	; 0xd2
 8000d26:	210f      	movs	r1, #15
 8000d28:	480e      	ldr	r0, [pc, #56]	; (8000d64 <BiasMenu_DrawMainMenu+0x6c>)
 8000d2a:	f00f fd29 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("NEG", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8000d2e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8000d32:	9301      	str	r3, [sp, #4]
 8000d34:	2302      	movs	r3, #2
 8000d36:	9300      	str	r3, [sp, #0]
 8000d38:	2300      	movs	r3, #0
 8000d3a:	22d2      	movs	r2, #210	; 0xd2
 8000d3c:	2161      	movs	r1, #97	; 0x61
 8000d3e:	480a      	ldr	r0, [pc, #40]	; (8000d68 <BiasMenu_DrawMainMenu+0x70>)
 8000d40:	f00f fd1e 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GND",  190, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8000d44:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	2300      	movs	r3, #0
 8000d50:	22d2      	movs	r2, #210	; 0xd2
 8000d52:	21be      	movs	r1, #190	; 0xbe
 8000d54:	4805      	ldr	r0, [pc, #20]	; (8000d6c <BiasMenu_DrawMainMenu+0x74>)
 8000d56:	f00f fd13 	bl	8010780 <ILI9341_Draw_Text>

}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	08015660 	.word	0x08015660
 8000d64:	0801566c 	.word	0x0801566c
 8000d68:	08015670 	.word	0x08015670
 8000d6c:	08015674 	.word	0x08015674

08000d70 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000d74:	f00f fd45 	bl	8010802 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000d78:	2003      	movs	r0, #3
 8000d7a:	f010 f99b 	bl	80110b4 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000d7e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d82:	f00f ff7d 	bl	8010c80 <ILI9341_Fill_Screen>

}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Initialising", 10, 10, NORMAL_TEXT_FGCOLOUR, 1, NORMAL_TEXT_BGCOLOUR);
 8000d92:	2300      	movs	r3, #0
 8000d94:	9301      	str	r3, [sp, #4]
 8000d96:	2301      	movs	r3, #1
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000d9e:	220a      	movs	r2, #10
 8000da0:	210a      	movs	r1, #10
 8000da2:	4806      	ldr	r0, [pc, #24]	; (8000dbc <DM_PostInit+0x30>)
 8000da4:	f00f fcec 	bl	8010780 <ILI9341_Draw_Text>
	HAL_Delay(500);
 8000da8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dac:	f008 f83a 	bl	8008e24 <HAL_Delay>

	DM_RefreshScreen();
 8000db0:	f000 fbdc 	bl	800156c <DM_RefreshScreen>
	#ifdef EVENT_MENU_DEBUG
		  printf("Init Completed\n");
	#endif


}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	08015678 	.word	0x08015678

08000dc0 <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af02      	add	r7, sp, #8
	/*
	 * 	Top level menu
	 */
	if(ToplevelMenu_getStatus())
 8000dc6:	f004 f94b 	bl	8005060 <ToplevelMenu_getStatus>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d015      	beq.n	8000dfc <DM_UpdateDisplay+0x3c>

		#ifdef EVENT_MENU_DEBUG
			  printf("FuncMenu_DrawMenu\n");
		#endif

		switch(ToplevelMenu_getStatus())
 8000dd0:	f004 f946 	bl	8005060 <ToplevelMenu_getStatus>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d008      	beq.n	8000dec <DM_UpdateDisplay+0x2c>
 8000dda:	2b03      	cmp	r3, #3
 8000ddc:	d00a      	beq.n	8000df4 <DM_UpdateDisplay+0x34>
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d000      	beq.n	8000de4 <DM_UpdateDisplay+0x24>

				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
				break;

			default:
				break;
 8000de2:	e083      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_MAIN_MENU);
 8000de4:	2001      	movs	r0, #1
 8000de6:	f002 ff55 	bl	8003c94 <ToplevelMenu_DrawMenu>
				break;
 8000dea:	e07f      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8000dec:	2002      	movs	r0, #2
 8000dee:	f002 ff51 	bl	8003c94 <ToplevelMenu_DrawMenu>
				break;
 8000df2:	e07b      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
 8000df4:	2003      	movs	r0, #3
 8000df6:	f002 ff4d 	bl	8003c94 <ToplevelMenu_DrawMenu>
				break;
 8000dfa:	e077      	b.n	8000eec <DM_UpdateDisplay+0x12c>
	}

	/*
	 * 	Function menus
	 */
	else if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000dfc:	f003 ff20 	bl	8004c40 <FuncMenu_getStatus>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d015      	beq.n	8000e32 <DM_UpdateDisplay+0x72>

		#ifdef EVENT_MENU_DEBUG
			  printf("FuncMenu_DrawMenu\n");
		#endif

		switch(FuncMenu_getStatus())
 8000e06:	f003 ff1b 	bl	8004c40 <FuncMenu_getStatus>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d008      	beq.n	8000e22 <DM_UpdateDisplay+0x62>
 8000e10:	2b03      	cmp	r3, #3
 8000e12:	d00a      	beq.n	8000e2a <DM_UpdateDisplay+0x6a>
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d000      	beq.n	8000e1a <DM_UpdateDisplay+0x5a>
				FuncMenu_DrawMenu(ENABLE_FUNC_Aux_MENU);

				break;

			default:
				break;
 8000e18:	e068      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	f002 f98c 	bl	8003138 <FuncMenu_DrawMenu>
				break;
 8000e20:	e064      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000e22:	2002      	movs	r0, #2
 8000e24:	f002 f988 	bl	8003138 <FuncMenu_DrawMenu>
				break;
 8000e28:	e060      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				FuncMenu_DrawMenu(ENABLE_FUNC_Aux_MENU);
 8000e2a:	2003      	movs	r0, #3
 8000e2c:	f002 f984 	bl	8003138 <FuncMenu_DrawMenu>
				break;
 8000e30:	e05c      	b.n	8000eec <DM_UpdateDisplay+0x12c>

	}
	/*
	 * 	Gain menus
	 */
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000e32:	f003 fffb 	bl	8004e2c <GainMenu_getStatus>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d015      	beq.n	8000e68 <DM_UpdateDisplay+0xa8>

		#ifdef EVENT_MENU_DEBUG
			  printf("GainMenu_DrawMenu\n");
		#endif

		switch(GainMenu_getStatus())
 8000e3c:	f003 fff6 	bl	8004e2c <GainMenu_getStatus>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d008      	beq.n	8000e58 <DM_UpdateDisplay+0x98>
 8000e46:	2b03      	cmp	r3, #3
 8000e48:	d00a      	beq.n	8000e60 <DM_UpdateDisplay+0xa0>
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d000      	beq.n	8000e50 <DM_UpdateDisplay+0x90>
				GainMenu_DrawMenu(ENABLE_GAIN_Aux_MENU);

				break;

			default:
				break;
 8000e4e:	e04d      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000e50:	2001      	movs	r0, #1
 8000e52:	f002 fe45 	bl	8003ae0 <GainMenu_DrawMenu>
				break;
 8000e56:	e049      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000e58:	2002      	movs	r0, #2
 8000e5a:	f002 fe41 	bl	8003ae0 <GainMenu_DrawMenu>
				break;
 8000e5e:	e045      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				GainMenu_DrawMenu(ENABLE_GAIN_Aux_MENU);
 8000e60:	2003      	movs	r0, #3
 8000e62:	f002 fe3d 	bl	8003ae0 <GainMenu_DrawMenu>
				break;
 8000e66:	e041      	b.n	8000eec <DM_UpdateDisplay+0x12c>
	}

	/*
	 * 	 Frequency menus
	 */
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000e68:	f003 fede 	bl	8004c28 <FreqMenu_getStatus>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d026      	beq.n	8000ec0 <DM_UpdateDisplay+0x100>
			  printf("FreqMenu_DrawMenu\n");
		#endif

		//ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);

		switch(FreqMenu_getStatus())
 8000e72:	f003 fed9 	bl	8004c28 <FreqMenu_getStatus>
 8000e76:	4603      	mov	r3, r0
 8000e78:	3b01      	subs	r3, #1
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	d835      	bhi.n	8000eea <DM_UpdateDisplay+0x12a>
 8000e7e:	a201      	add	r2, pc, #4	; (adr r2, 8000e84 <DM_UpdateDisplay+0xc4>)
 8000e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e84:	08000e99 	.word	0x08000e99
 8000e88:	08000ea1 	.word	0x08000ea1
 8000e8c:	08000ea9 	.word	0x08000ea9
 8000e90:	08000eb1 	.word	0x08000eb1
 8000e94:	08000eb9 	.word	0x08000eb9
		{
			case ENABLE_FREQ_MAIN_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000e98:	2001      	movs	r0, #1
 8000e9a:	f000 fbcb 	bl	8001634 <FreqMenu_DrawMenu>

				break;
 8000e9e:	e025      	b.n	8000eec <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000ea0:	2002      	movs	r0, #2
 8000ea2:	f000 fbc7 	bl	8001634 <FreqMenu_DrawMenu>
				break;
 8000ea6:	e021      	b.n	8000eec <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_ADJUST_MENU:


				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f000 fbc3 	bl	8001634 <FreqMenu_DrawMenu>

				break;
 8000eae:	e01d      	b.n	8000eec <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000eb0:	2004      	movs	r0, #4
 8000eb2:	f000 fbbf 	bl	8001634 <FreqMenu_DrawMenu>
				break;
 8000eb6:	e019      	b.n	8000eec <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_PRESCALER_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESCALER_MENU);
 8000eb8:	2005      	movs	r0, #5
 8000eba:	f000 fbbb 	bl	8001634 <FreqMenu_DrawMenu>
				break;
 8000ebe:	e015      	b.n	8000eec <DM_UpdateDisplay+0x12c>
	}

	/*
	 * 	Bias menu
	 */
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000ec0:	f003 f8d8 	bl	8004074 <BiasMenu_getStatus>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d003      	beq.n	8000ed2 <DM_UpdateDisplay+0x112>

		#ifdef EVENT_MENU_DEBUG
			  printf("BiasMenu_DrawMenu\n");
		#endif

		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f7ff ff04 	bl	8000cd8 <BiasMenu_DrawMenu>
		ILI9341_Draw_Text(encoder_value, 220, 20, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	#endif //ENCODER_DEBUG



}
 8000ed0:	e00c      	b.n	8000eec <DM_UpdateDisplay+0x12c>
		ILI9341_Draw_Text("DisplayManager: no menu status set!", 10, 50, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000ed2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ed6:	9301      	str	r3, [sp, #4]
 8000ed8:	2301      	movs	r3, #1
 8000eda:	9300      	str	r3, [sp, #0]
 8000edc:	2300      	movs	r3, #0
 8000ede:	2232      	movs	r2, #50	; 0x32
 8000ee0:	210a      	movs	r1, #10
 8000ee2:	4804      	ldr	r0, [pc, #16]	; (8000ef4 <DM_UpdateDisplay+0x134>)
 8000ee4:	f00f fc4c 	bl	8010780 <ILI9341_Draw_Text>
}
 8000ee8:	e000      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				break;
 8000eea:	bf00      	nop
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	08015688 	.word	0x08015688

08000ef8 <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b09f      	sub	sp, #124	; 0x7c
 8000efc:	af04      	add	r7, sp, #16
	uint8_t text_size = 2;
 8000efe:	2302      	movs	r3, #2
 8000f00:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	char out_hertz[15] = "";
 8000f04:	2300      	movs	r3, #0
 8000f06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f08:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t out_hertz_x = 140;
 8000f16:	238c      	movs	r3, #140	; 0x8c
 8000f18:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
	uint8_t out_hertz_y = 40;
 8000f1c:	2328      	movs	r3, #40	; 0x28
 8000f1e:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61

	char out_vpp[18] = "";
 8000f22:	2300      	movs	r3, #0
 8000f24:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	819a      	strh	r2, [r3, #12]
	uint8_t out_vpp_x = 175;
 8000f34:	23af      	movs	r3, #175	; 0xaf
 8000f36:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
	uint8_t out_vpp_y = 70;
 8000f3a:	2346      	movs	r3, #70	; 0x46
 8000f3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	char out_decibels[20] = "";
 8000f40:	2300      	movs	r3, #0
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	f107 0318 	add.w	r3, r7, #24
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
	uint8_t out_decibels_x = 138;
 8000f52:	238a      	movs	r3, #138	; 0x8a
 8000f54:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t out_decibels_y = 100;
 8000f58:	2364      	movs	r3, #100	; 0x64
 8000f5a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d


	float volts_per_thou = 0.00075;
 8000f5e:	4bc4      	ldr	r3, [pc, #784]	; (8001270 <DM_DisplayFormattedOutput+0x378>)
 8000f60:	65bb      	str	r3, [r7, #88]	; 0x58
	char out_dcvolts[12] = "";
 8000f62:	2300      	movs	r3, #0
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
	uint8_t out_dcvolts_x = 161;
 8000f70:	23a1      	movs	r3, #161	; 0xa1
 8000f72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t out_dcvolts_y = 130;
 8000f76:	2382      	movs	r3, #130	; 0x82
 8000f78:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

	ILI9341_Draw_Text("FREQ   ....", 2, out_hertz_y , NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000f7c:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8000f80:	b299      	uxth	r1, r3
 8000f82:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	2200      	movs	r2, #0
 8000f8a:	9201      	str	r2, [sp, #4]
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000f92:	460a      	mov	r2, r1
 8000f94:	2102      	movs	r1, #2
 8000f96:	48b7      	ldr	r0, [pc, #732]	; (8001274 <DM_DisplayFormattedOutput+0x37c>)
 8000f98:	f00f fbf2 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("VPP    ....", 2, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000f9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000fa0:	b299      	uxth	r1, r3
 8000fa2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	2200      	movs	r2, #0
 8000faa:	9201      	str	r2, [sp, #4]
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fb2:	460a      	mov	r2, r1
 8000fb4:	2102      	movs	r1, #2
 8000fb6:	48b0      	ldr	r0, [pc, #704]	; (8001278 <DM_DisplayFormattedOutput+0x380>)
 8000fb8:	f00f fbe2 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN   ....", 2, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fbc:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8000fc0:	b299      	uxth	r1, r3
 8000fc2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	2200      	movs	r2, #0
 8000fca:	9201      	str	r2, [sp, #4]
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fd2:	460a      	mov	r2, r1
 8000fd4:	2102      	movs	r1, #2
 8000fd6:	48a9      	ldr	r0, [pc, #676]	; (800127c <DM_DisplayFormattedOutput+0x384>)
 8000fd8:	f00f fbd2 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFFSET ....", 2, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fdc:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8000fe0:	b299      	uxth	r1, r3
 8000fe2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	2200      	movs	r2, #0
 8000fea:	9201      	str	r2, [sp, #4]
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000ff2:	460a      	mov	r2, r1
 8000ff4:	2102      	movs	r1, #2
 8000ff6:	48a2      	ldr	r0, [pc, #648]	; (8001280 <DM_DisplayFormattedOutput+0x388>)
 8000ff8:	f00f fbc2 	bl	8010780 <ILI9341_Draw_Text>

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), " %4.2f   Hz ", SM_GetOutputInHertz());
 8000ffc:	f005 fe10 	bl	8006c20 <SM_GetOutputInHertz>
 8001000:	ee10 3a10 	vmov	r3, s0
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fac7 	bl	8000598 <__aeabi_f2d>
 800100a:	4603      	mov	r3, r0
 800100c:	460c      	mov	r4, r1
 800100e:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001012:	e9cd 3400 	strd	r3, r4, [sp]
 8001016:	4a9b      	ldr	r2, [pc, #620]	; (8001284 <DM_DisplayFormattedOutput+0x38c>)
 8001018:	210f      	movs	r1, #15
 800101a:	f010 ff6d 	bl	8011ef8 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800101e:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8001022:	b299      	uxth	r1, r3
 8001024:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8001028:	b29c      	uxth	r4, r3
 800102a:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800102e:	b29b      	uxth	r3, r3
 8001030:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001034:	2200      	movs	r2, #0
 8001036:	9201      	str	r2, [sp, #4]
 8001038:	9300      	str	r3, [sp, #0]
 800103a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800103e:	4622      	mov	r2, r4
 8001040:	f00f fb9e 	bl	8010780 <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8001044:	2000      	movs	r0, #0
 8001046:	f005 fb53 	bl	80066f0 <SM_GetOutputChannel>
 800104a:	4603      	mov	r3, r0
 800104c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8001050:	653b      	str	r3, [r7, #80]	; 0x50

	if(pTmpVppPreset)
 8001052:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001054:	2b00      	cmp	r3, #0
 8001056:	d01d      	beq.n	8001094 <DM_DisplayFormattedOutput+0x19c>
	{
		snprintf(out_vpp, sizeof(out_vpp), " %2.2f   V ", pTmpVppPreset->amp_value);
 8001058:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff fa9b 	bl	8000598 <__aeabi_f2d>
 8001062:	4603      	mov	r3, r0
 8001064:	460c      	mov	r4, r1
 8001066:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800106a:	e9cd 3400 	strd	r3, r4, [sp]
 800106e:	4a86      	ldr	r2, [pc, #536]	; (8001288 <DM_DisplayFormattedOutput+0x390>)
 8001070:	2112      	movs	r1, #18
 8001072:	f010 ff41 	bl	8011ef8 <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), " %+7.2f ", pTmpVppPreset->gain_decibels);
 8001076:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001078:	68db      	ldr	r3, [r3, #12]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fa8c 	bl	8000598 <__aeabi_f2d>
 8001080:	4603      	mov	r3, r0
 8001082:	460c      	mov	r4, r1
 8001084:	f107 0014 	add.w	r0, r7, #20
 8001088:	e9cd 3400 	strd	r3, r4, [sp]
 800108c:	4a7f      	ldr	r2, [pc, #508]	; (800128c <DM_DisplayFormattedOutput+0x394>)
 800108e:	2114      	movs	r1, #20
 8001090:	f010 ff32 	bl	8011ef8 <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001094:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8001098:	b299      	uxth	r1, r3
 800109a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800109e:	b29c      	uxth	r4, r3
 80010a0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80010aa:	2200      	movs	r2, #0
 80010ac:	9201      	str	r2, [sp, #4]
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010b4:	4622      	mov	r2, r4
 80010b6:	f00f fb63 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010ba:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80010be:	b299      	uxth	r1, r3
 80010c0:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80010c4:	b29c      	uxth	r4, r3
 80010c6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	f107 0014 	add.w	r0, r7, #20
 80010d0:	2200      	movs	r2, #0
 80010d2:	9201      	str	r2, [sp, #4]
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010da:	4622      	mov	r2, r4
 80010dc:	f00f fb50 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("dBmV", out_decibels_x + 128, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010e0:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	3380      	adds	r3, #128	; 0x80
 80010e8:	b299      	uxth	r1, r3
 80010ea:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80010ee:	b298      	uxth	r0, r3
 80010f0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	2200      	movs	r2, #0
 80010f8:	9201      	str	r2, [sp, #4]
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001100:	4602      	mov	r2, r0
 8001102:	4863      	ldr	r0, [pc, #396]	; (8001290 <DM_DisplayFormattedOutput+0x398>)
 8001104:	f00f fb3c 	bl	8010780 <ILI9341_Draw_Text>


	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8001108:	f004 f9fe 	bl	8005508 <BO_GetOutputBias>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d103      	bne.n	800111a <DM_DisplayFormattedOutput+0x222>
 8001112:	f04f 0300 	mov.w	r3, #0
 8001116:	667b      	str	r3, [r7, #100]	; 0x64
 8001118:	e00b      	b.n	8001132 <DM_DisplayFormattedOutput+0x23a>
 800111a:	f004 f9f5 	bl	8005508 <BO_GetOutputBias>
 800111e:	ee07 0a90 	vmov	s15, r0
 8001122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001126:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800112a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800112e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%05.2f   v ", dc_volts);
 8001132:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001134:	f7ff fa30 	bl	8000598 <__aeabi_f2d>
 8001138:	4603      	mov	r3, r0
 800113a:	460c      	mov	r4, r1
 800113c:	f107 0008 	add.w	r0, r7, #8
 8001140:	e9cd 3400 	strd	r3, r4, [sp]
 8001144:	4a53      	ldr	r2, [pc, #332]	; (8001294 <DM_DisplayFormattedOutput+0x39c>)
 8001146:	210c      	movs	r1, #12
 8001148:	f010 fed6 	bl	8011ef8 <sniprintf>
	if(BO_GetBiasPolarity())
 800114c:	f004 f97c 	bl	8005448 <BO_GetBiasPolarity>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d022      	beq.n	800119c <DM_DisplayFormattedOutput+0x2a4>
	{
		char symbol[3] = "+\0";
 8001156:	4a50      	ldr	r2, [pc, #320]	; (8001298 <DM_DisplayFormattedOutput+0x3a0>)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	6812      	ldr	r2, [r2, #0]
 800115c:	4611      	mov	r1, r2
 800115e:	8019      	strh	r1, [r3, #0]
 8001160:	3302      	adds	r3, #2
 8001162:	0c12      	lsrs	r2, r2, #16
 8001164:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001166:	f107 0208 	add.w	r2, r7, #8
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	4611      	mov	r1, r2
 800116e:	4618      	mov	r0, r3
 8001170:	f010 fef6 	bl	8011f60 <strcat>
 8001174:	4604      	mov	r4, r0
 8001176:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800117a:	b299      	uxth	r1, r3
 800117c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001180:	b298      	uxth	r0, r3
 8001182:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001186:	b29b      	uxth	r3, r3
 8001188:	2200      	movs	r2, #0
 800118a:	9201      	str	r2, [sp, #4]
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001192:	4602      	mov	r2, r0
 8001194:	4620      	mov	r0, r4
 8001196:	f00f faf3 	bl	8010780 <ILI9341_Draw_Text>
 800119a:	e021      	b.n	80011e0 <DM_DisplayFormattedOutput+0x2e8>
	}
	else
	{
		char symbol[3] = "-\0";
 800119c:	4a3f      	ldr	r2, [pc, #252]	; (800129c <DM_DisplayFormattedOutput+0x3a4>)
 800119e:	463b      	mov	r3, r7
 80011a0:	6812      	ldr	r2, [r2, #0]
 80011a2:	4611      	mov	r1, r2
 80011a4:	8019      	strh	r1, [r3, #0]
 80011a6:	3302      	adds	r3, #2
 80011a8:	0c12      	lsrs	r2, r2, #16
 80011aa:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80011ac:	f107 0208 	add.w	r2, r7, #8
 80011b0:	463b      	mov	r3, r7
 80011b2:	4611      	mov	r1, r2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f010 fed3 	bl	8011f60 <strcat>
 80011ba:	4604      	mov	r4, r0
 80011bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011c0:	b299      	uxth	r1, r3
 80011c2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80011c6:	b298      	uxth	r0, r3
 80011c8:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	2200      	movs	r2, #0
 80011d0:	9201      	str	r2, [sp, #4]
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011d8:	4602      	mov	r2, r0
 80011da:	4620      	mov	r0, r4
 80011dc:	f00f fad0 	bl	8010780 <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text(" OUT:", 3, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80011e0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	2200      	movs	r2, #0
 80011e8:	9201      	str	r2, [sp, #4]
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011f0:	22aa      	movs	r2, #170	; 0xaa
 80011f2:	2103      	movs	r1, #3
 80011f4:	482a      	ldr	r0, [pc, #168]	; (80012a0 <DM_DisplayFormattedOutput+0x3a8>)
 80011f6:	f00f fac3 	bl	8010780 <ILI9341_Draw_Text>
	eOutput_mode signal_output_func = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 80011fa:	2000      	movs	r0, #0
 80011fc:	f005 fa78 	bl	80066f0 <SM_GetOutputChannel>
 8001200:	4603      	mov	r3, r0
 8001202:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	switch(signal_output_func)
 800120c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001210:	2b06      	cmp	r3, #6
 8001212:	f200 8091 	bhi.w	8001338 <DM_DisplayFormattedOutput+0x440>
 8001216:	a201      	add	r2, pc, #4	; (adr r2, 800121c <DM_DisplayFormattedOutput+0x324>)
 8001218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121c:	08001239 	.word	0x08001239
 8001220:	08001255 	.word	0x08001255
 8001224:	080012ad 	.word	0x080012ad
 8001228:	080012c9 	.word	0x080012c9
 800122c:	080012e5 	.word	0x080012e5
 8001230:	08001301 	.word	0x08001301
 8001234:	0800131d 	.word	0x0800131d
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(80, 140, 3, SIGNAL_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 8001238:	233c      	movs	r3, #60	; 0x3c
 800123a:	9302      	str	r3, [sp, #8]
 800123c:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <DM_DisplayFormattedOutput+0x3ac>)
 800123e:	9301      	str	r3, [sp, #4]
 8001240:	2364      	movs	r3, #100	; 0x64
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001248:	2203      	movs	r2, #3
 800124a:	218c      	movs	r1, #140	; 0x8c
 800124c:	2050      	movs	r0, #80	; 0x50
 800124e:	f00f f8f3 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 8001252:	e071      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 8001254:	233c      	movs	r3, #60	; 0x3c
 8001256:	9302      	str	r3, [sp, #8]
 8001258:	4b13      	ldr	r3, [pc, #76]	; (80012a8 <DM_DisplayFormattedOutput+0x3b0>)
 800125a:	9301      	str	r3, [sp, #4]
 800125c:	23c8      	movs	r3, #200	; 0xc8
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001264:	2203      	movs	r2, #3
 8001266:	21a0      	movs	r1, #160	; 0xa0
 8001268:	2050      	movs	r0, #80	; 0x50
 800126a:	f00f f8e5 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 800126e:	e063      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
 8001270:	3a449ba6 	.word	0x3a449ba6
 8001274:	080156ac 	.word	0x080156ac
 8001278:	080156b8 	.word	0x080156b8
 800127c:	080156c4 	.word	0x080156c4
 8001280:	080156d0 	.word	0x080156d0
 8001284:	080156dc 	.word	0x080156dc
 8001288:	080156ec 	.word	0x080156ec
 800128c:	080156f8 	.word	0x080156f8
 8001290:	08015704 	.word	0x08015704
 8001294:	0801570c 	.word	0x0801570c
 8001298:	0801572c 	.word	0x0801572c
 800129c:	08015730 	.word	0x08015730
 80012a0:	08015718 	.word	0x08015718
 80012a4:	20000e24 	.word	0x20000e24
 80012a8:	20000f14 	.word	0x20000f14
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80012ac:	233c      	movs	r3, #60	; 0x3c
 80012ae:	9302      	str	r3, [sp, #8]
 80012b0:	4b6b      	ldr	r3, [pc, #428]	; (8001460 <DM_DisplayFormattedOutput+0x568>)
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	23c8      	movs	r3, #200	; 0xc8
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012bc:	2203      	movs	r2, #3
 80012be:	21a0      	movs	r1, #160	; 0xa0
 80012c0:	2050      	movs	r0, #80	; 0x50
 80012c2:	f00f f8b9 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 80012c6:	e037      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 80012c8:	233c      	movs	r3, #60	; 0x3c
 80012ca:	9302      	str	r3, [sp, #8]
 80012cc:	4b65      	ldr	r3, [pc, #404]	; (8001464 <DM_DisplayFormattedOutput+0x56c>)
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	23c8      	movs	r3, #200	; 0xc8
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012d8:	2203      	movs	r2, #3
 80012da:	21a0      	movs	r1, #160	; 0xa0
 80012dc:	2050      	movs	r0, #80	; 0x50
 80012de:	f00f f8ab 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 80012e2:	e029      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 80012e4:	233c      	movs	r3, #60	; 0x3c
 80012e6:	9302      	str	r3, [sp, #8]
 80012e8:	4b5f      	ldr	r3, [pc, #380]	; (8001468 <DM_DisplayFormattedOutput+0x570>)
 80012ea:	9301      	str	r3, [sp, #4]
 80012ec:	23c8      	movs	r3, #200	; 0xc8
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012f4:	2203      	movs	r2, #3
 80012f6:	21a0      	movs	r1, #160	; 0xa0
 80012f8:	2050      	movs	r0, #80	; 0x50
 80012fa:	f00f f89d 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 80012fe:	e01b      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001300:	233c      	movs	r3, #60	; 0x3c
 8001302:	9302      	str	r3, [sp, #8]
 8001304:	4b58      	ldr	r3, [pc, #352]	; (8001468 <DM_DisplayFormattedOutput+0x570>)
 8001306:	9301      	str	r3, [sp, #4]
 8001308:	23c8      	movs	r3, #200	; 0xc8
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001310:	2203      	movs	r2, #3
 8001312:	21a0      	movs	r1, #160	; 0xa0
 8001314:	2050      	movs	r0, #80	; 0x50
 8001316:	f00f f88f 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 800131a:	e00d      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 80, 170, SIGNAL_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 800131c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001320:	b29b      	uxth	r3, r3
 8001322:	2200      	movs	r2, #0
 8001324:	9201      	str	r2, [sp, #4]
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	f240 23fd 	movw	r3, #765	; 0x2fd
 800132c:	22aa      	movs	r2, #170	; 0xaa
 800132e:	2150      	movs	r1, #80	; 0x50
 8001330:	484e      	ldr	r0, [pc, #312]	; (800146c <DM_DisplayFormattedOutput+0x574>)
 8001332:	f00f fa25 	bl	8010780 <ILI9341_Draw_Text>
			break;
 8001336:	bf00      	nop
	}

	ILI9341_Draw_Text("AUX:", 180, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001338:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800133c:	b29b      	uxth	r3, r3
 800133e:	2200      	movs	r2, #0
 8001340:	9201      	str	r2, [sp, #4]
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001348:	22aa      	movs	r2, #170	; 0xaa
 800134a:	21b4      	movs	r1, #180	; 0xb4
 800134c:	4848      	ldr	r0, [pc, #288]	; (8001470 <DM_DisplayFormattedOutput+0x578>)
 800134e:	f00f fa17 	bl	8010780 <ILI9341_Draw_Text>
	eOutput_mode Aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8001352:	2001      	movs	r0, #1
 8001354:	f005 f9cc 	bl	80066f0 <SM_GetOutputChannel>
 8001358:	4603      	mov	r3, r0
 800135a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	switch(Aux_output_func)
 8001364:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001368:	2b06      	cmp	r3, #6
 800136a:	d873      	bhi.n	8001454 <DM_DisplayFormattedOutput+0x55c>
 800136c:	a201      	add	r2, pc, #4	; (adr r2, 8001374 <DM_DisplayFormattedOutput+0x47c>)
 800136e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001372:	bf00      	nop
 8001374:	08001391 	.word	0x08001391
 8001378:	080013ad 	.word	0x080013ad
 800137c:	080013c9 	.word	0x080013c9
 8001380:	080013e5 	.word	0x080013e5
 8001384:	08001401 	.word	0x08001401
 8001388:	0800141d 	.word	0x0800141d
 800138c:	08001439 	.word	0x08001439
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(245, 140, 3, Aux_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 8001390:	233c      	movs	r3, #60	; 0x3c
 8001392:	9302      	str	r3, [sp, #8]
 8001394:	4b37      	ldr	r3, [pc, #220]	; (8001474 <DM_DisplayFormattedOutput+0x57c>)
 8001396:	9301      	str	r3, [sp, #4]
 8001398:	2364      	movs	r3, #100	; 0x64
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013a0:	2203      	movs	r2, #3
 80013a2:	218c      	movs	r1, #140	; 0x8c
 80013a4:	20f5      	movs	r0, #245	; 0xf5
 80013a6:	f00f f847 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 80013aa:	e053      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 80013ac:	233c      	movs	r3, #60	; 0x3c
 80013ae:	9302      	str	r3, [sp, #8]
 80013b0:	4b31      	ldr	r3, [pc, #196]	; (8001478 <DM_DisplayFormattedOutput+0x580>)
 80013b2:	9301      	str	r3, [sp, #4]
 80013b4:	23c8      	movs	r3, #200	; 0xc8
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013bc:	2203      	movs	r2, #3
 80013be:	21a0      	movs	r1, #160	; 0xa0
 80013c0:	20f5      	movs	r0, #245	; 0xf5
 80013c2:	f00f f839 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 80013c6:	e045      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80013c8:	233c      	movs	r3, #60	; 0x3c
 80013ca:	9302      	str	r3, [sp, #8]
 80013cc:	4b24      	ldr	r3, [pc, #144]	; (8001460 <DM_DisplayFormattedOutput+0x568>)
 80013ce:	9301      	str	r3, [sp, #4]
 80013d0:	23c8      	movs	r3, #200	; 0xc8
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013d8:	2203      	movs	r2, #3
 80013da:	21a0      	movs	r1, #160	; 0xa0
 80013dc:	20f5      	movs	r0, #245	; 0xf5
 80013de:	f00f f82b 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 80013e2:	e037      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 80013e4:	233c      	movs	r3, #60	; 0x3c
 80013e6:	9302      	str	r3, [sp, #8]
 80013e8:	4b1e      	ldr	r3, [pc, #120]	; (8001464 <DM_DisplayFormattedOutput+0x56c>)
 80013ea:	9301      	str	r3, [sp, #4]
 80013ec:	23c8      	movs	r3, #200	; 0xc8
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013f4:	2203      	movs	r2, #3
 80013f6:	21a0      	movs	r1, #160	; 0xa0
 80013f8:	20f5      	movs	r0, #245	; 0xf5
 80013fa:	f00f f81d 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 80013fe:	e029      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001400:	233c      	movs	r3, #60	; 0x3c
 8001402:	9302      	str	r3, [sp, #8]
 8001404:	4b18      	ldr	r3, [pc, #96]	; (8001468 <DM_DisplayFormattedOutput+0x570>)
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	23c8      	movs	r3, #200	; 0xc8
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001410:	2203      	movs	r2, #3
 8001412:	21a0      	movs	r1, #160	; 0xa0
 8001414:	20f5      	movs	r0, #245	; 0xf5
 8001416:	f00f f80f 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 800141a:	e01b      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 800141c:	233c      	movs	r3, #60	; 0x3c
 800141e:	9302      	str	r3, [sp, #8]
 8001420:	4b11      	ldr	r3, [pc, #68]	; (8001468 <DM_DisplayFormattedOutput+0x570>)
 8001422:	9301      	str	r3, [sp, #4]
 8001424:	23c8      	movs	r3, #200	; 0xc8
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800142c:	2203      	movs	r2, #3
 800142e:	21a0      	movs	r1, #160	; 0xa0
 8001430:	20f5      	movs	r0, #245	; 0xf5
 8001432:	f00f f801 	bl	8010438 <ILI9341_Draw_Wave>
			break;
 8001436:	e00d      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 245, 170, Aux_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 8001438:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800143c:	b29b      	uxth	r3, r3
 800143e:	2200      	movs	r2, #0
 8001440:	9201      	str	r2, [sp, #4]
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001448:	22aa      	movs	r2, #170	; 0xaa
 800144a:	21f5      	movs	r1, #245	; 0xf5
 800144c:	4807      	ldr	r0, [pc, #28]	; (800146c <DM_DisplayFormattedOutput+0x574>)
 800144e:	f00f f997 	bl	8010780 <ILI9341_Draw_Text>
			break;
 8001452:	bf00      	nop
	}

	DM_DisplayInputTriggerStatus();
 8001454:	f000 f812 	bl	800147c <DM_DisplayInputTriggerStatus>

}
 8001458:	bf00      	nop
 800145a:	376c      	adds	r7, #108	; 0x6c
 800145c:	46bd      	mov	sp, r7
 800145e:	bd90      	pop	{r4, r7, pc}
 8001460:	20000c44 	.word	0x20000c44
 8001464:	20000d34 	.word	0x20000d34
 8001468:	20001004 	.word	0x20001004
 800146c:	08015720 	.word	0x08015720
 8001470:	08015724 	.word	0x08015724
 8001474:	20000e24 	.word	0x20000e24
 8001478:	20000f14 	.word	0x20000f14

0800147c <DM_DisplayInputTriggerStatus>:

void DM_DisplayInputTriggerStatus()
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af02      	add	r7, sp, #8
	uint8_t text_size = 2;
 8001482:	2302      	movs	r3, #2
 8001484:	71fb      	strb	r3, [r7, #7]
	uint16_t text_x_pos = 230;
 8001486:	23e6      	movs	r3, #230	; 0xe6
 8001488:	80bb      	strh	r3, [r7, #4]
	// eTriggerInputMode
	switch(IT_GetActiveTriggerMode())
 800148a:	f004 ff69 	bl	8006360 <IT_GetActiveTriggerMode>
 800148e:	4603      	mov	r3, r0
 8001490:	2b01      	cmp	r3, #1
 8001492:	d023      	beq.n	80014dc <DM_DisplayInputTriggerStatus+0x60>
 8001494:	2b02      	cmp	r3, #2
 8001496:	d040      	beq.n	800151a <DM_DisplayInputTriggerStatus+0x9e>
 8001498:	2b00      	cmp	r3, #0
 800149a:	d000      	beq.n	800149e <DM_DisplayInputTriggerStatus+0x22>
			else
				ILI9341_Draw_Text("T: ADC", text_x_pos, 10, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
			break;

	}
}
 800149c:	e05c      	b.n	8001558 <DM_DisplayInputTriggerStatus+0xdc>
			if(IT_GetTriggerStatus())
 800149e:	f004 ff7b 	bl	8006398 <IT_GetTriggerStatus>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d00c      	beq.n	80014c2 <DM_DisplayInputTriggerStatus+0x46>
				ILI9341_Draw_Text("T: TIM", text_x_pos, 10, HIGHLIGHT_TEXT_FGCOLOUR , text_size, HIGHLIGHT_TEXT_BGCOLOUR);
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	88b9      	ldrh	r1, [r7, #4]
 80014ae:	f644 42f6 	movw	r2, #19702	; 0x4cf6
 80014b2:	9201      	str	r2, [sp, #4]
 80014b4:	9300      	str	r3, [sp, #0]
 80014b6:	2300      	movs	r3, #0
 80014b8:	220a      	movs	r2, #10
 80014ba:	4829      	ldr	r0, [pc, #164]	; (8001560 <DM_DisplayInputTriggerStatus+0xe4>)
 80014bc:	f00f f960 	bl	8010780 <ILI9341_Draw_Text>
			break;
 80014c0:	e04a      	b.n	8001558 <DM_DisplayInputTriggerStatus+0xdc>
				ILI9341_Draw_Text("T: TIM", text_x_pos, 10, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	88b9      	ldrh	r1, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	9201      	str	r2, [sp, #4]
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80014d2:	220a      	movs	r2, #10
 80014d4:	4822      	ldr	r0, [pc, #136]	; (8001560 <DM_DisplayInputTriggerStatus+0xe4>)
 80014d6:	f00f f953 	bl	8010780 <ILI9341_Draw_Text>
			break;
 80014da:	e03d      	b.n	8001558 <DM_DisplayInputTriggerStatus+0xdc>
			if(IT_GetTriggerStatus())
 80014dc:	f004 ff5c 	bl	8006398 <IT_GetTriggerStatus>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d00c      	beq.n	8001500 <DM_DisplayInputTriggerStatus+0x84>
				ILI9341_Draw_Text("T: COMP", text_x_pos, 10, HIGHLIGHT_TEXT_FGCOLOUR , text_size, HIGHLIGHT_TEXT_BGCOLOUR);
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	88b9      	ldrh	r1, [r7, #4]
 80014ec:	f644 42f6 	movw	r2, #19702	; 0x4cf6
 80014f0:	9201      	str	r2, [sp, #4]
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	2300      	movs	r3, #0
 80014f6:	220a      	movs	r2, #10
 80014f8:	481a      	ldr	r0, [pc, #104]	; (8001564 <DM_DisplayInputTriggerStatus+0xe8>)
 80014fa:	f00f f941 	bl	8010780 <ILI9341_Draw_Text>
			break;
 80014fe:	e02b      	b.n	8001558 <DM_DisplayInputTriggerStatus+0xdc>
				ILI9341_Draw_Text("T: COMP", text_x_pos, 10, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	b29b      	uxth	r3, r3
 8001504:	88b9      	ldrh	r1, [r7, #4]
 8001506:	2200      	movs	r2, #0
 8001508:	9201      	str	r2, [sp, #4]
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001510:	220a      	movs	r2, #10
 8001512:	4814      	ldr	r0, [pc, #80]	; (8001564 <DM_DisplayInputTriggerStatus+0xe8>)
 8001514:	f00f f934 	bl	8010780 <ILI9341_Draw_Text>
			break;
 8001518:	e01e      	b.n	8001558 <DM_DisplayInputTriggerStatus+0xdc>
			if(IT_GetTriggerStatus())
 800151a:	f004 ff3d 	bl	8006398 <IT_GetTriggerStatus>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d00c      	beq.n	800153e <DM_DisplayInputTriggerStatus+0xc2>
				ILI9341_Draw_Text("T: ADC", text_x_pos, 10, HIGHLIGHT_TEXT_FGCOLOUR , text_size, HIGHLIGHT_TEXT_BGCOLOUR);
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	b29b      	uxth	r3, r3
 8001528:	88b9      	ldrh	r1, [r7, #4]
 800152a:	f644 42f6 	movw	r2, #19702	; 0x4cf6
 800152e:	9201      	str	r2, [sp, #4]
 8001530:	9300      	str	r3, [sp, #0]
 8001532:	2300      	movs	r3, #0
 8001534:	220a      	movs	r2, #10
 8001536:	480c      	ldr	r0, [pc, #48]	; (8001568 <DM_DisplayInputTriggerStatus+0xec>)
 8001538:	f00f f922 	bl	8010780 <ILI9341_Draw_Text>
			break;
 800153c:	e00b      	b.n	8001556 <DM_DisplayInputTriggerStatus+0xda>
				ILI9341_Draw_Text("T: ADC", text_x_pos, 10, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	b29b      	uxth	r3, r3
 8001542:	88b9      	ldrh	r1, [r7, #4]
 8001544:	2200      	movs	r2, #0
 8001546:	9201      	str	r2, [sp, #4]
 8001548:	9300      	str	r3, [sp, #0]
 800154a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800154e:	220a      	movs	r2, #10
 8001550:	4805      	ldr	r0, [pc, #20]	; (8001568 <DM_DisplayInputTriggerStatus+0xec>)
 8001552:	f00f f915 	bl	8010780 <ILI9341_Draw_Text>
			break;
 8001556:	bf00      	nop
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	08015734 	.word	0x08015734
 8001564:	0801573c 	.word	0x0801573c
 8001568:	08015744 	.word	0x08015744

0800156c <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af04      	add	r7, sp, #16



	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 8001572:	4820      	ldr	r0, [pc, #128]	; (80015f4 <DM_RefreshScreen+0x88>)
 8001574:	f00c f8ea 	bl	800d74c <HAL_TIM_Base_Stop_IT>


	ILI9341_Fill_Screen(SCREEN_BGCOLOUR);
 8001578:	2000      	movs	r0, #0
 800157a:	f00f fb81 	bl	8010c80 <ILI9341_Fill_Screen>
	GUI_DrawPolygon(Points, 3, RED);
	GUI_FillPolygon(Points2, 3, BLUE);
	GUI_DrawEllipse(250, 110, 20, 30, GREEN);
	GUI_FillEllipse(250, 110, 20, 30, WHITE);
*/
	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	0,
 800157e:	2300      	movs	r3, #0
 8001580:	9302      	str	r3, [sp, #8]
 8001582:	2302      	movs	r3, #2
 8001584:	9301      	str	r3, [sp, #4]
 8001586:	f240 23fd 	movw	r3, #765	; 0x2fd
 800158a:	9300      	str	r3, [sp, #0]
 800158c:	2328      	movs	r3, #40	; 0x28
 800158e:	2250      	movs	r2, #80	; 0x50
 8001590:	21c8      	movs	r1, #200	; 0xc8
 8001592:	2000      	movs	r0, #0
 8001594:	f00e ff91 	bl	80104ba <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN1_FILL_COLOUR,
													BTN1_BORDER_WEIGHT,
													BTN1_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH,
 8001598:	2300      	movs	r3, #0
 800159a:	9302      	str	r3, [sp, #8]
 800159c:	2302      	movs	r3, #2
 800159e:	9301      	str	r3, [sp, #4]
 80015a0:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	2328      	movs	r3, #40	; 0x28
 80015a8:	2250      	movs	r2, #80	; 0x50
 80015aa:	21c8      	movs	r1, #200	; 0xc8
 80015ac:	2050      	movs	r0, #80	; 0x50
 80015ae:	f00e ff84 	bl	80104ba <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN2_FILL_COLOUR,
													BTN2_BORDER_WEIGHT,
													BTN2_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*2,
 80015b2:	2300      	movs	r3, #0
 80015b4:	9302      	str	r3, [sp, #8]
 80015b6:	2302      	movs	r3, #2
 80015b8:	9301      	str	r3, [sp, #4]
 80015ba:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2328      	movs	r3, #40	; 0x28
 80015c2:	2250      	movs	r2, #80	; 0x50
 80015c4:	21c8      	movs	r1, #200	; 0xc8
 80015c6:	20a0      	movs	r0, #160	; 0xa0
 80015c8:	f00e ff77 	bl	80104ba <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN3_FILL_COLOUR,
													BTN3_BORDER_WEIGHT,
													BTN3_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*3,
 80015cc:	2300      	movs	r3, #0
 80015ce:	9302      	str	r3, [sp, #8]
 80015d0:	2302      	movs	r3, #2
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	2328      	movs	r3, #40	; 0x28
 80015dc:	2250      	movs	r2, #80	; 0x50
 80015de:	21c8      	movs	r1, #200	; 0xc8
 80015e0:	20f0      	movs	r0, #240	; 0xf0
 80015e2:	f00e ff6a 	bl	80104ba <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN4_FILL_COLOUR,
													BTN4_BORDER_WEIGHT,
													BTN4_BORDER_COLOUR);

	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 80015e6:	4803      	ldr	r0, [pc, #12]	; (80015f4 <DM_RefreshScreen+0x88>)
 80015e8:	f00c f87a 	bl	800d6e0 <HAL_TIM_Base_Start_IT>


}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20002bf0 	.word	0x20002bf0

080015f8 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af02      	add	r7, sp, #8
 80015fe:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4a0a      	ldr	r2, [pc, #40]	; (800162c <DM_SetErrorDebugMsg+0x34>)
 8001604:	212d      	movs	r1, #45	; 0x2d
 8001606:	480a      	ldr	r0, [pc, #40]	; (8001630 <DM_SetErrorDebugMsg+0x38>)
 8001608:	f010 fc76 	bl	8011ef8 <sniprintf>
	ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 800160c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001610:	9301      	str	r3, [sp, #4]
 8001612:	2301      	movs	r3, #1
 8001614:	9300      	str	r3, [sp, #0]
 8001616:	2300      	movs	r3, #0
 8001618:	22be      	movs	r2, #190	; 0xbe
 800161a:	210a      	movs	r1, #10
 800161c:	4804      	ldr	r0, [pc, #16]	; (8001630 <DM_SetErrorDebugMsg+0x38>)
 800161e:	f00f f8af 	bl	8010780 <ILI9341_Draw_Text>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	080157c8 	.word	0x080157c8
 8001630:	20001e24 	.word	0x20001e24

08001634 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	3b01      	subs	r3, #1
 8001642:	2b04      	cmp	r3, #4
 8001644:	d81b      	bhi.n	800167e <FreqMenu_DrawMenu+0x4a>
 8001646:	a201      	add	r2, pc, #4	; (adr r2, 800164c <FreqMenu_DrawMenu+0x18>)
 8001648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800164c:	08001661 	.word	0x08001661
 8001650:	08001667 	.word	0x08001667
 8001654:	0800166d 	.word	0x0800166d
 8001658:	08001673 	.word	0x08001673
 800165c:	08001679 	.word	0x08001679
	{
		case ENABLE_FREQ_MAIN_MENU:
			FreqMenu_DrawMainMenu();
 8001660:	f000 f812 	bl	8001688 <FreqMenu_DrawMainMenu>
			break;
 8001664:	e00c      	b.n	8001680 <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_PRESET_MENU:
			FreqMenu_DrawPresetMenu();
 8001666:	f000 f859 	bl	800171c <FreqMenu_DrawPresetMenu>
			break;
 800166a:	e009      	b.n	8001680 <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
 800166c:	f001 fb06 	bl	8002c7c <FreqMenu_DrawAdjustMenu>
			break;
 8001670:	e006      	b.n	8001680 <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_SWEEP_MENU:
			FreqMenu_DrawSweepMenu();
 8001672:	f001 fb19 	bl	8002ca8 <FreqMenu_DrawSweepMenu>
			break;
 8001676:	e003      	b.n	8001680 <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_PRESCALER_MENU:
			FreqMenu_DrawPrescalerMenu();
 8001678:	f001 fd48 	bl	800310c <FreqMenu_DrawPrescalerMenu>
			break;
 800167c:	e000      	b.n	8001680 <FreqMenu_DrawMenu+0x4c>
		default:
			break;
 800167e:	bf00      	nop

	}
}
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800168e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001692:	9301      	str	r3, [sp, #4]
 8001694:	2302      	movs	r3, #2
 8001696:	9300      	str	r3, [sp, #0]
 8001698:	2300      	movs	r3, #0
 800169a:	220a      	movs	r2, #10
 800169c:	2105      	movs	r1, #5
 800169e:	481a      	ldr	r0, [pc, #104]	; (8001708 <FreqMenu_DrawMainMenu+0x80>)
 80016a0:	f00f f86e 	bl	8010780 <ILI9341_Draw_Text>
//	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);

	DM_DisplayFormattedOutput();
 80016a4:	f7ff fc28 	bl	8000ef8 <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("COARSE", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80016a8:	f240 23fd 	movw	r3, #765	; 0x2fd
 80016ac:	9301      	str	r3, [sp, #4]
 80016ae:	2302      	movs	r3, #2
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	2300      	movs	r3, #0
 80016b4:	22d2      	movs	r2, #210	; 0xd2
 80016b6:	2105      	movs	r1, #5
 80016b8:	4814      	ldr	r0, [pc, #80]	; (800170c <FreqMenu_DrawMainMenu+0x84>)
 80016ba:	f00f f861 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FINE", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80016be:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80016c2:	9301      	str	r3, [sp, #4]
 80016c4:	2302      	movs	r3, #2
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	2300      	movs	r3, #0
 80016ca:	22d2      	movs	r2, #210	; 0xd2
 80016cc:	2161      	movs	r1, #97	; 0x61
 80016ce:	4810      	ldr	r0, [pc, #64]	; (8001710 <FreqMenu_DrawMainMenu+0x88>)
 80016d0:	f00f f856 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP",  172, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80016d4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80016d8:	9301      	str	r3, [sp, #4]
 80016da:	2302      	movs	r3, #2
 80016dc:	9300      	str	r3, [sp, #0]
 80016de:	2300      	movs	r3, #0
 80016e0:	22d2      	movs	r2, #210	; 0xd2
 80016e2:	21ac      	movs	r1, #172	; 0xac
 80016e4:	480b      	ldr	r0, [pc, #44]	; (8001714 <FreqMenu_DrawMainMenu+0x8c>)
 80016e6:	f00f f84b 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("PSC", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80016ea:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80016ee:	9301      	str	r3, [sp, #4]
 80016f0:	2302      	movs	r3, #2
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	2300      	movs	r3, #0
 80016f6:	22d2      	movs	r2, #210	; 0xd2
 80016f8:	f44f 7182 	mov.w	r1, #260	; 0x104
 80016fc:	4806      	ldr	r0, [pc, #24]	; (8001718 <FreqMenu_DrawMainMenu+0x90>)
 80016fe:	f00f f83f 	bl	8010780 <ILI9341_Draw_Text>
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	080157cc 	.word	0x080157cc
 800170c:	080157d8 	.word	0x080157d8
 8001710:	080157e0 	.word	0x080157e0
 8001714:	080157e8 	.word	0x080157e8
 8001718:	080157f0 	.word	0x080157f0

0800171c <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af02      	add	r7, sp, #8



	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8001722:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001726:	9301      	str	r3, [sp, #4]
 8001728:	2302      	movs	r3, #2
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	2300      	movs	r3, #0
 800172e:	220a      	movs	r2, #10
 8001730:	2105      	movs	r1, #5
 8001732:	4887      	ldr	r0, [pc, #540]	; (8001950 <FreqMenu_DrawPresetMenu+0x234>)
 8001734:	f00f f824 	bl	8010780 <ILI9341_Draw_Text>

	DM_DisplayInputTriggerStatus();
 8001738:	f7ff fea0 	bl	800147c <DM_DisplayInputTriggerStatus>

	uint8_t menu_pos_y1 = 40;
 800173c:	2328      	movs	r3, #40	; 0x28
 800173e:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 60;
 8001740:	233c      	movs	r3, #60	; 0x3c
 8001742:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 80;
 8001744:	2350      	movs	r3, #80	; 0x50
 8001746:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 100;
 8001748:	2364      	movs	r3, #100	; 0x64
 800174a:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 120;
 800174c:	2378      	movs	r3, #120	; 0x78
 800174e:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 140;
 8001750:	238c      	movs	r3, #140	; 0x8c
 8001752:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 160;
 8001754:	23a0      	movs	r3, #160	; 0xa0
 8001756:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8001758:	f004 f886 	bl	8005868 <FreqO_GetFPresetObject>
 800175c:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b00      	cmp	r3, #0
 8001762:	f001 825d 	beq.w	8002c20 <FreqMenu_DrawPresetMenu+0x1504>
	{
		switch(pFreqPresetTmp->hertz)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f240 22ee 	movw	r2, #750	; 0x2ee
 800176e:	4293      	cmp	r3, r2
 8001770:	f000 849a 	beq.w	80020a8 <FreqMenu_DrawPresetMenu+0x98c>
 8001774:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001778:	4293      	cmp	r3, r2
 800177a:	d817      	bhi.n	80017ac <FreqMenu_DrawPresetMenu+0x90>
 800177c:	2b32      	cmp	r3, #50	; 0x32
 800177e:	f000 81b3 	beq.w	8001ae8 <FreqMenu_DrawPresetMenu+0x3cc>
 8001782:	2b32      	cmp	r3, #50	; 0x32
 8001784:	d806      	bhi.n	8001794 <FreqMenu_DrawPresetMenu+0x78>
 8001786:	2b01      	cmp	r3, #1
 8001788:	d038      	beq.n	80017fc <FreqMenu_DrawPresetMenu+0xe0>
 800178a:	2b0a      	cmp	r3, #10
 800178c:	f000 8102 	beq.w	8001994 <FreqMenu_DrawPresetMenu+0x278>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	}

}
 8001790:	f001 ba52 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
		switch(pFreqPresetTmp->hertz)
 8001794:	2bfa      	cmp	r3, #250	; 0xfa
 8001796:	f000 8317 	beq.w	8001dc8 <FreqMenu_DrawPresetMenu+0x6ac>
 800179a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800179e:	f000 83d9 	beq.w	8001f54 <FreqMenu_DrawPresetMenu+0x838>
 80017a2:	2b64      	cmp	r3, #100	; 0x64
 80017a4:	f000 8266 	beq.w	8001c74 <FreqMenu_DrawPresetMenu+0x558>
}
 80017a8:	f001 ba46 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
		switch(pFreqPresetTmp->hertz)
 80017ac:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80017b0:	4293      	cmp	r3, r2
 80017b2:	f000 8758 	beq.w	8002666 <FreqMenu_DrawPresetMenu+0xf4a>
 80017b6:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d80f      	bhi.n	80017de <FreqMenu_DrawPresetMenu+0xc2>
 80017be:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c2:	4293      	cmp	r3, r2
 80017c4:	f000 85e0 	beq.w	8002388 <FreqMenu_DrawPresetMenu+0xc6c>
 80017c8:	f242 7210 	movw	r2, #10000	; 0x2710
 80017cc:	4293      	cmp	r3, r2
 80017ce:	f000 86a1 	beq.w	8002514 <FreqMenu_DrawPresetMenu+0xdf8>
 80017d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017d6:	f000 852d 	beq.w	8002234 <FreqMenu_DrawPresetMenu+0xb18>
}
 80017da:	f001 ba2d 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
		switch(pFreqPresetTmp->hertz)
 80017de:	4a5d      	ldr	r2, [pc, #372]	; (8001954 <FreqMenu_DrawPresetMenu+0x238>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	f001 80ae 	beq.w	8002942 <FreqMenu_DrawPresetMenu+0x1226>
 80017e6:	4a5c      	ldr	r2, [pc, #368]	; (8001958 <FreqMenu_DrawPresetMenu+0x23c>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	f001 816f 	beq.w	8002acc <FreqMenu_DrawPresetMenu+0x13b0>
 80017ee:	f24c 3250 	movw	r2, #50000	; 0xc350
 80017f2:	4293      	cmp	r3, r2
 80017f4:	f000 87fc 	beq.w	80027f0 <FreqMenu_DrawPresetMenu+0x10d4>
}
 80017f8:	f001 ba1e 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80017fc:	7bfb      	ldrb	r3, [r7, #15]
 80017fe:	b29a      	uxth	r2, r3
 8001800:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001804:	9301      	str	r3, [sp, #4]
 8001806:	2302      	movs	r3, #2
 8001808:	9300      	str	r3, [sp, #0]
 800180a:	2300      	movs	r3, #0
 800180c:	2105      	movs	r1, #5
 800180e:	4853      	ldr	r0, [pc, #332]	; (800195c <FreqMenu_DrawPresetMenu+0x240>)
 8001810:	f00e ffb6 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001814:	7bbb      	ldrb	r3, [r7, #14]
 8001816:	b29a      	uxth	r2, r3
 8001818:	2300      	movs	r3, #0
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	2302      	movs	r3, #2
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001824:	2105      	movs	r1, #5
 8001826:	484e      	ldr	r0, [pc, #312]	; (8001960 <FreqMenu_DrawPresetMenu+0x244>)
 8001828:	f00e ffaa 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800182c:	7b7b      	ldrb	r3, [r7, #13]
 800182e:	b29a      	uxth	r2, r3
 8001830:	2300      	movs	r3, #0
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	2302      	movs	r3, #2
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800183c:	2105      	movs	r1, #5
 800183e:	4849      	ldr	r0, [pc, #292]	; (8001964 <FreqMenu_DrawPresetMenu+0x248>)
 8001840:	f00e ff9e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001844:	7b3b      	ldrb	r3, [r7, #12]
 8001846:	b29a      	uxth	r2, r3
 8001848:	2300      	movs	r3, #0
 800184a:	9301      	str	r3, [sp, #4]
 800184c:	2302      	movs	r3, #2
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001854:	2105      	movs	r1, #5
 8001856:	4844      	ldr	r0, [pc, #272]	; (8001968 <FreqMenu_DrawPresetMenu+0x24c>)
 8001858:	f00e ff92 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800185c:	7afb      	ldrb	r3, [r7, #11]
 800185e:	b29a      	uxth	r2, r3
 8001860:	2300      	movs	r3, #0
 8001862:	9301      	str	r3, [sp, #4]
 8001864:	2302      	movs	r3, #2
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800186c:	2105      	movs	r1, #5
 800186e:	483f      	ldr	r0, [pc, #252]	; (800196c <FreqMenu_DrawPresetMenu+0x250>)
 8001870:	f00e ff86 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001874:	7abb      	ldrb	r3, [r7, #10]
 8001876:	b29a      	uxth	r2, r3
 8001878:	2300      	movs	r3, #0
 800187a:	9301      	str	r3, [sp, #4]
 800187c:	2302      	movs	r3, #2
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001884:	2105      	movs	r1, #5
 8001886:	483a      	ldr	r0, [pc, #232]	; (8001970 <FreqMenu_DrawPresetMenu+0x254>)
 8001888:	f00e ff7a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800188c:	7a7b      	ldrb	r3, [r7, #9]
 800188e:	b29a      	uxth	r2, r3
 8001890:	2300      	movs	r3, #0
 8001892:	9301      	str	r3, [sp, #4]
 8001894:	2302      	movs	r3, #2
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800189c:	2105      	movs	r1, #5
 800189e:	4835      	ldr	r0, [pc, #212]	; (8001974 <FreqMenu_DrawPresetMenu+0x258>)
 80018a0:	f00e ff6e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018a4:	7bfb      	ldrb	r3, [r7, #15]
 80018a6:	b29a      	uxth	r2, r3
 80018a8:	2300      	movs	r3, #0
 80018aa:	9301      	str	r3, [sp, #4]
 80018ac:	2302      	movs	r3, #2
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018b4:	2178      	movs	r1, #120	; 0x78
 80018b6:	4830      	ldr	r0, [pc, #192]	; (8001978 <FreqMenu_DrawPresetMenu+0x25c>)
 80018b8:	f00e ff62 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018bc:	7bbb      	ldrb	r3, [r7, #14]
 80018be:	b29a      	uxth	r2, r3
 80018c0:	2300      	movs	r3, #0
 80018c2:	9301      	str	r3, [sp, #4]
 80018c4:	2302      	movs	r3, #2
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018cc:	2178      	movs	r1, #120	; 0x78
 80018ce:	482b      	ldr	r0, [pc, #172]	; (800197c <FreqMenu_DrawPresetMenu+0x260>)
 80018d0:	f00e ff56 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018d4:	7b7b      	ldrb	r3, [r7, #13]
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	2300      	movs	r3, #0
 80018da:	9301      	str	r3, [sp, #4]
 80018dc:	2302      	movs	r3, #2
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018e4:	2178      	movs	r1, #120	; 0x78
 80018e6:	4826      	ldr	r0, [pc, #152]	; (8001980 <FreqMenu_DrawPresetMenu+0x264>)
 80018e8:	f00e ff4a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018ec:	7b3b      	ldrb	r3, [r7, #12]
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	2300      	movs	r3, #0
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	2302      	movs	r3, #2
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018fc:	2178      	movs	r1, #120	; 0x78
 80018fe:	4821      	ldr	r0, [pc, #132]	; (8001984 <FreqMenu_DrawPresetMenu+0x268>)
 8001900:	f00e ff3e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001904:	7afb      	ldrb	r3, [r7, #11]
 8001906:	b29a      	uxth	r2, r3
 8001908:	2300      	movs	r3, #0
 800190a:	9301      	str	r3, [sp, #4]
 800190c:	2302      	movs	r3, #2
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001914:	2178      	movs	r1, #120	; 0x78
 8001916:	481c      	ldr	r0, [pc, #112]	; (8001988 <FreqMenu_DrawPresetMenu+0x26c>)
 8001918:	f00e ff32 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800191c:	7abb      	ldrb	r3, [r7, #10]
 800191e:	b29a      	uxth	r2, r3
 8001920:	2300      	movs	r3, #0
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	2302      	movs	r3, #2
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800192c:	2178      	movs	r1, #120	; 0x78
 800192e:	4817      	ldr	r0, [pc, #92]	; (800198c <FreqMenu_DrawPresetMenu+0x270>)
 8001930:	f00e ff26 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001934:	7a7b      	ldrb	r3, [r7, #9]
 8001936:	b29a      	uxth	r2, r3
 8001938:	2300      	movs	r3, #0
 800193a:	9301      	str	r3, [sp, #4]
 800193c:	2302      	movs	r3, #2
 800193e:	9300      	str	r3, [sp, #0]
 8001940:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001944:	2178      	movs	r1, #120	; 0x78
 8001946:	4812      	ldr	r0, [pc, #72]	; (8001990 <FreqMenu_DrawPresetMenu+0x274>)
 8001948:	f00e ff1a 	bl	8010780 <ILI9341_Draw_Text>
				break;
 800194c:	f001 b974 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
 8001950:	080157f4 	.word	0x080157f4
 8001954:	000124f8 	.word	0x000124f8
 8001958:	000186a0 	.word	0x000186a0
 800195c:	08015808 	.word	0x08015808
 8001960:	08015810 	.word	0x08015810
 8001964:	08015818 	.word	0x08015818
 8001968:	08015820 	.word	0x08015820
 800196c:	08015828 	.word	0x08015828
 8001970:	08015830 	.word	0x08015830
 8001974:	08015838 	.word	0x08015838
 8001978:	08015840 	.word	0x08015840
 800197c:	08015848 	.word	0x08015848
 8001980:	08015850 	.word	0x08015850
 8001984:	08015858 	.word	0x08015858
 8001988:	08015860 	.word	0x08015860
 800198c:	08015868 	.word	0x08015868
 8001990:	08015870 	.word	0x08015870
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001994:	7bfb      	ldrb	r3, [r7, #15]
 8001996:	b29a      	uxth	r2, r3
 8001998:	2300      	movs	r3, #0
 800199a:	9301      	str	r3, [sp, #4]
 800199c:	2302      	movs	r3, #2
 800199e:	9300      	str	r3, [sp, #0]
 80019a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019a4:	2105      	movs	r1, #5
 80019a6:	48a5      	ldr	r0, [pc, #660]	; (8001c3c <FreqMenu_DrawPresetMenu+0x520>)
 80019a8:	f00e feea 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80019ac:	7bbb      	ldrb	r3, [r7, #14]
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80019b4:	9301      	str	r3, [sp, #4]
 80019b6:	2302      	movs	r3, #2
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	2300      	movs	r3, #0
 80019bc:	2105      	movs	r1, #5
 80019be:	48a0      	ldr	r0, [pc, #640]	; (8001c40 <FreqMenu_DrawPresetMenu+0x524>)
 80019c0:	f00e fede 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019c4:	7b7b      	ldrb	r3, [r7, #13]
 80019c6:	b29a      	uxth	r2, r3
 80019c8:	2300      	movs	r3, #0
 80019ca:	9301      	str	r3, [sp, #4]
 80019cc:	2302      	movs	r3, #2
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019d4:	2105      	movs	r1, #5
 80019d6:	489b      	ldr	r0, [pc, #620]	; (8001c44 <FreqMenu_DrawPresetMenu+0x528>)
 80019d8:	f00e fed2 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019dc:	7b3b      	ldrb	r3, [r7, #12]
 80019de:	b29a      	uxth	r2, r3
 80019e0:	2300      	movs	r3, #0
 80019e2:	9301      	str	r3, [sp, #4]
 80019e4:	2302      	movs	r3, #2
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019ec:	2105      	movs	r1, #5
 80019ee:	4896      	ldr	r0, [pc, #600]	; (8001c48 <FreqMenu_DrawPresetMenu+0x52c>)
 80019f0:	f00e fec6 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019f4:	7afb      	ldrb	r3, [r7, #11]
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	2300      	movs	r3, #0
 80019fa:	9301      	str	r3, [sp, #4]
 80019fc:	2302      	movs	r3, #2
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a04:	2105      	movs	r1, #5
 8001a06:	4891      	ldr	r0, [pc, #580]	; (8001c4c <FreqMenu_DrawPresetMenu+0x530>)
 8001a08:	f00e feba 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a0c:	7abb      	ldrb	r3, [r7, #10]
 8001a0e:	b29a      	uxth	r2, r3
 8001a10:	2300      	movs	r3, #0
 8001a12:	9301      	str	r3, [sp, #4]
 8001a14:	2302      	movs	r3, #2
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a1c:	2105      	movs	r1, #5
 8001a1e:	488c      	ldr	r0, [pc, #560]	; (8001c50 <FreqMenu_DrawPresetMenu+0x534>)
 8001a20:	f00e feae 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a24:	7a7b      	ldrb	r3, [r7, #9]
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	2300      	movs	r3, #0
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a34:	2105      	movs	r1, #5
 8001a36:	4887      	ldr	r0, [pc, #540]	; (8001c54 <FreqMenu_DrawPresetMenu+0x538>)
 8001a38:	f00e fea2 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	2300      	movs	r3, #0
 8001a42:	9301      	str	r3, [sp, #4]
 8001a44:	2302      	movs	r3, #2
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a4c:	2178      	movs	r1, #120	; 0x78
 8001a4e:	4882      	ldr	r0, [pc, #520]	; (8001c58 <FreqMenu_DrawPresetMenu+0x53c>)
 8001a50:	f00e fe96 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a54:	7bbb      	ldrb	r3, [r7, #14]
 8001a56:	b29a      	uxth	r2, r3
 8001a58:	2300      	movs	r3, #0
 8001a5a:	9301      	str	r3, [sp, #4]
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	9300      	str	r3, [sp, #0]
 8001a60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a64:	2178      	movs	r1, #120	; 0x78
 8001a66:	487d      	ldr	r0, [pc, #500]	; (8001c5c <FreqMenu_DrawPresetMenu+0x540>)
 8001a68:	f00e fe8a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a6c:	7b7b      	ldrb	r3, [r7, #13]
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	2300      	movs	r3, #0
 8001a72:	9301      	str	r3, [sp, #4]
 8001a74:	2302      	movs	r3, #2
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a7c:	2178      	movs	r1, #120	; 0x78
 8001a7e:	4878      	ldr	r0, [pc, #480]	; (8001c60 <FreqMenu_DrawPresetMenu+0x544>)
 8001a80:	f00e fe7e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a84:	7b3b      	ldrb	r3, [r7, #12]
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	2300      	movs	r3, #0
 8001a8a:	9301      	str	r3, [sp, #4]
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	9300      	str	r3, [sp, #0]
 8001a90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a94:	2178      	movs	r1, #120	; 0x78
 8001a96:	4873      	ldr	r0, [pc, #460]	; (8001c64 <FreqMenu_DrawPresetMenu+0x548>)
 8001a98:	f00e fe72 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a9c:	7afb      	ldrb	r3, [r7, #11]
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	9301      	str	r3, [sp, #4]
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001aac:	2178      	movs	r1, #120	; 0x78
 8001aae:	486e      	ldr	r0, [pc, #440]	; (8001c68 <FreqMenu_DrawPresetMenu+0x54c>)
 8001ab0:	f00e fe66 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ab4:	7abb      	ldrb	r3, [r7, #10]
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	2300      	movs	r3, #0
 8001aba:	9301      	str	r3, [sp, #4]
 8001abc:	2302      	movs	r3, #2
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ac4:	2178      	movs	r1, #120	; 0x78
 8001ac6:	4869      	ldr	r0, [pc, #420]	; (8001c6c <FreqMenu_DrawPresetMenu+0x550>)
 8001ac8:	f00e fe5a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001acc:	7a7b      	ldrb	r3, [r7, #9]
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	9301      	str	r3, [sp, #4]
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	9300      	str	r3, [sp, #0]
 8001ad8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001adc:	2178      	movs	r1, #120	; 0x78
 8001ade:	4864      	ldr	r0, [pc, #400]	; (8001c70 <FreqMenu_DrawPresetMenu+0x554>)
 8001ae0:	f00e fe4e 	bl	8010780 <ILI9341_Draw_Text>
				break;
 8001ae4:	f001 b8a8 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ae8:	7bfb      	ldrb	r3, [r7, #15]
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	2300      	movs	r3, #0
 8001aee:	9301      	str	r3, [sp, #4]
 8001af0:	2302      	movs	r3, #2
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001af8:	2105      	movs	r1, #5
 8001afa:	4850      	ldr	r0, [pc, #320]	; (8001c3c <FreqMenu_DrawPresetMenu+0x520>)
 8001afc:	f00e fe40 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b00:	7bbb      	ldrb	r3, [r7, #14]
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	2300      	movs	r3, #0
 8001b06:	9301      	str	r3, [sp, #4]
 8001b08:	2302      	movs	r3, #2
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b10:	2105      	movs	r1, #5
 8001b12:	484b      	ldr	r0, [pc, #300]	; (8001c40 <FreqMenu_DrawPresetMenu+0x524>)
 8001b14:	f00e fe34 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001b18:	7b7b      	ldrb	r3, [r7, #13]
 8001b1a:	b29a      	uxth	r2, r3
 8001b1c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001b20:	9301      	str	r3, [sp, #4]
 8001b22:	2302      	movs	r3, #2
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	2300      	movs	r3, #0
 8001b28:	2105      	movs	r1, #5
 8001b2a:	4846      	ldr	r0, [pc, #280]	; (8001c44 <FreqMenu_DrawPresetMenu+0x528>)
 8001b2c:	f00e fe28 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b30:	7b3b      	ldrb	r3, [r7, #12]
 8001b32:	b29a      	uxth	r2, r3
 8001b34:	2300      	movs	r3, #0
 8001b36:	9301      	str	r3, [sp, #4]
 8001b38:	2302      	movs	r3, #2
 8001b3a:	9300      	str	r3, [sp, #0]
 8001b3c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b40:	2105      	movs	r1, #5
 8001b42:	4841      	ldr	r0, [pc, #260]	; (8001c48 <FreqMenu_DrawPresetMenu+0x52c>)
 8001b44:	f00e fe1c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b48:	7afb      	ldrb	r3, [r7, #11]
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	9301      	str	r3, [sp, #4]
 8001b50:	2302      	movs	r3, #2
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b58:	2105      	movs	r1, #5
 8001b5a:	483c      	ldr	r0, [pc, #240]	; (8001c4c <FreqMenu_DrawPresetMenu+0x530>)
 8001b5c:	f00e fe10 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b60:	7abb      	ldrb	r3, [r7, #10]
 8001b62:	b29a      	uxth	r2, r3
 8001b64:	2300      	movs	r3, #0
 8001b66:	9301      	str	r3, [sp, #4]
 8001b68:	2302      	movs	r3, #2
 8001b6a:	9300      	str	r3, [sp, #0]
 8001b6c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b70:	2105      	movs	r1, #5
 8001b72:	4837      	ldr	r0, [pc, #220]	; (8001c50 <FreqMenu_DrawPresetMenu+0x534>)
 8001b74:	f00e fe04 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b78:	7a7b      	ldrb	r3, [r7, #9]
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	9301      	str	r3, [sp, #4]
 8001b80:	2302      	movs	r3, #2
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b88:	2105      	movs	r1, #5
 8001b8a:	4832      	ldr	r0, [pc, #200]	; (8001c54 <FreqMenu_DrawPresetMenu+0x538>)
 8001b8c:	f00e fdf8 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	2300      	movs	r3, #0
 8001b96:	9301      	str	r3, [sp, #4]
 8001b98:	2302      	movs	r3, #2
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ba0:	2178      	movs	r1, #120	; 0x78
 8001ba2:	482d      	ldr	r0, [pc, #180]	; (8001c58 <FreqMenu_DrawPresetMenu+0x53c>)
 8001ba4:	f00e fdec 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ba8:	7bbb      	ldrb	r3, [r7, #14]
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	2300      	movs	r3, #0
 8001bae:	9301      	str	r3, [sp, #4]
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	9300      	str	r3, [sp, #0]
 8001bb4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bb8:	2178      	movs	r1, #120	; 0x78
 8001bba:	4828      	ldr	r0, [pc, #160]	; (8001c5c <FreqMenu_DrawPresetMenu+0x540>)
 8001bbc:	f00e fde0 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bc0:	7b7b      	ldrb	r3, [r7, #13]
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	9301      	str	r3, [sp, #4]
 8001bc8:	2302      	movs	r3, #2
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bd0:	2178      	movs	r1, #120	; 0x78
 8001bd2:	4823      	ldr	r0, [pc, #140]	; (8001c60 <FreqMenu_DrawPresetMenu+0x544>)
 8001bd4:	f00e fdd4 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bd8:	7b3b      	ldrb	r3, [r7, #12]
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	2300      	movs	r3, #0
 8001bde:	9301      	str	r3, [sp, #4]
 8001be0:	2302      	movs	r3, #2
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001be8:	2178      	movs	r1, #120	; 0x78
 8001bea:	481e      	ldr	r0, [pc, #120]	; (8001c64 <FreqMenu_DrawPresetMenu+0x548>)
 8001bec:	f00e fdc8 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bf0:	7afb      	ldrb	r3, [r7, #11]
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	9301      	str	r3, [sp, #4]
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	9300      	str	r3, [sp, #0]
 8001bfc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c00:	2178      	movs	r1, #120	; 0x78
 8001c02:	4819      	ldr	r0, [pc, #100]	; (8001c68 <FreqMenu_DrawPresetMenu+0x54c>)
 8001c04:	f00e fdbc 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c08:	7abb      	ldrb	r3, [r7, #10]
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	9301      	str	r3, [sp, #4]
 8001c10:	2302      	movs	r3, #2
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c18:	2178      	movs	r1, #120	; 0x78
 8001c1a:	4814      	ldr	r0, [pc, #80]	; (8001c6c <FreqMenu_DrawPresetMenu+0x550>)
 8001c1c:	f00e fdb0 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c20:	7a7b      	ldrb	r3, [r7, #9]
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	2300      	movs	r3, #0
 8001c26:	9301      	str	r3, [sp, #4]
 8001c28:	2302      	movs	r3, #2
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c30:	2178      	movs	r1, #120	; 0x78
 8001c32:	480f      	ldr	r0, [pc, #60]	; (8001c70 <FreqMenu_DrawPresetMenu+0x554>)
 8001c34:	f00e fda4 	bl	8010780 <ILI9341_Draw_Text>
				break;
 8001c38:	f000 bffe 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
 8001c3c:	08015808 	.word	0x08015808
 8001c40:	08015810 	.word	0x08015810
 8001c44:	08015818 	.word	0x08015818
 8001c48:	08015820 	.word	0x08015820
 8001c4c:	08015828 	.word	0x08015828
 8001c50:	08015830 	.word	0x08015830
 8001c54:	08015838 	.word	0x08015838
 8001c58:	08015840 	.word	0x08015840
 8001c5c:	08015848 	.word	0x08015848
 8001c60:	08015850 	.word	0x08015850
 8001c64:	08015858 	.word	0x08015858
 8001c68:	08015860 	.word	0x08015860
 8001c6c:	08015868 	.word	0x08015868
 8001c70:	08015870 	.word	0x08015870
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	2300      	movs	r3, #0
 8001c7a:	9301      	str	r3, [sp, #4]
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c84:	2105      	movs	r1, #5
 8001c86:	48a5      	ldr	r0, [pc, #660]	; (8001f1c <FreqMenu_DrawPresetMenu+0x800>)
 8001c88:	f00e fd7a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c8c:	7bbb      	ldrb	r3, [r7, #14]
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	2300      	movs	r3, #0
 8001c92:	9301      	str	r3, [sp, #4]
 8001c94:	2302      	movs	r3, #2
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c9c:	2105      	movs	r1, #5
 8001c9e:	48a0      	ldr	r0, [pc, #640]	; (8001f20 <FreqMenu_DrawPresetMenu+0x804>)
 8001ca0:	f00e fd6e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ca4:	7b7b      	ldrb	r3, [r7, #13]
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	2300      	movs	r3, #0
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	2302      	movs	r3, #2
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cb4:	2105      	movs	r1, #5
 8001cb6:	489b      	ldr	r0, [pc, #620]	; (8001f24 <FreqMenu_DrawPresetMenu+0x808>)
 8001cb8:	f00e fd62 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001cbc:	7b3b      	ldrb	r3, [r7, #12]
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001cc4:	9301      	str	r3, [sp, #4]
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	2300      	movs	r3, #0
 8001ccc:	2105      	movs	r1, #5
 8001cce:	4896      	ldr	r0, [pc, #600]	; (8001f28 <FreqMenu_DrawPresetMenu+0x80c>)
 8001cd0:	f00e fd56 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cd4:	7afb      	ldrb	r3, [r7, #11]
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	2300      	movs	r3, #0
 8001cda:	9301      	str	r3, [sp, #4]
 8001cdc:	2302      	movs	r3, #2
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ce4:	2105      	movs	r1, #5
 8001ce6:	4891      	ldr	r0, [pc, #580]	; (8001f2c <FreqMenu_DrawPresetMenu+0x810>)
 8001ce8:	f00e fd4a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cec:	7abb      	ldrb	r3, [r7, #10]
 8001cee:	b29a      	uxth	r2, r3
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	9301      	str	r3, [sp, #4]
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cfc:	2105      	movs	r1, #5
 8001cfe:	488c      	ldr	r0, [pc, #560]	; (8001f30 <FreqMenu_DrawPresetMenu+0x814>)
 8001d00:	f00e fd3e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d04:	7a7b      	ldrb	r3, [r7, #9]
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	2300      	movs	r3, #0
 8001d0a:	9301      	str	r3, [sp, #4]
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	9300      	str	r3, [sp, #0]
 8001d10:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d14:	2105      	movs	r1, #5
 8001d16:	4887      	ldr	r0, [pc, #540]	; (8001f34 <FreqMenu_DrawPresetMenu+0x818>)
 8001d18:	f00e fd32 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d1c:	7bfb      	ldrb	r3, [r7, #15]
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	2300      	movs	r3, #0
 8001d22:	9301      	str	r3, [sp, #4]
 8001d24:	2302      	movs	r3, #2
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d2c:	2178      	movs	r1, #120	; 0x78
 8001d2e:	4882      	ldr	r0, [pc, #520]	; (8001f38 <FreqMenu_DrawPresetMenu+0x81c>)
 8001d30:	f00e fd26 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d34:	7bbb      	ldrb	r3, [r7, #14]
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	2300      	movs	r3, #0
 8001d3a:	9301      	str	r3, [sp, #4]
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d44:	2178      	movs	r1, #120	; 0x78
 8001d46:	487d      	ldr	r0, [pc, #500]	; (8001f3c <FreqMenu_DrawPresetMenu+0x820>)
 8001d48:	f00e fd1a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d4c:	7b7b      	ldrb	r3, [r7, #13]
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	2300      	movs	r3, #0
 8001d52:	9301      	str	r3, [sp, #4]
 8001d54:	2302      	movs	r3, #2
 8001d56:	9300      	str	r3, [sp, #0]
 8001d58:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d5c:	2178      	movs	r1, #120	; 0x78
 8001d5e:	4878      	ldr	r0, [pc, #480]	; (8001f40 <FreqMenu_DrawPresetMenu+0x824>)
 8001d60:	f00e fd0e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d64:	7b3b      	ldrb	r3, [r7, #12]
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	2300      	movs	r3, #0
 8001d6a:	9301      	str	r3, [sp, #4]
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d74:	2178      	movs	r1, #120	; 0x78
 8001d76:	4873      	ldr	r0, [pc, #460]	; (8001f44 <FreqMenu_DrawPresetMenu+0x828>)
 8001d78:	f00e fd02 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d7c:	7afb      	ldrb	r3, [r7, #11]
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	2300      	movs	r3, #0
 8001d82:	9301      	str	r3, [sp, #4]
 8001d84:	2302      	movs	r3, #2
 8001d86:	9300      	str	r3, [sp, #0]
 8001d88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d8c:	2178      	movs	r1, #120	; 0x78
 8001d8e:	486e      	ldr	r0, [pc, #440]	; (8001f48 <FreqMenu_DrawPresetMenu+0x82c>)
 8001d90:	f00e fcf6 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d94:	7abb      	ldrb	r3, [r7, #10]
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	2300      	movs	r3, #0
 8001d9a:	9301      	str	r3, [sp, #4]
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	9300      	str	r3, [sp, #0]
 8001da0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001da4:	2178      	movs	r1, #120	; 0x78
 8001da6:	4869      	ldr	r0, [pc, #420]	; (8001f4c <FreqMenu_DrawPresetMenu+0x830>)
 8001da8:	f00e fcea 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dac:	7a7b      	ldrb	r3, [r7, #9]
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	2300      	movs	r3, #0
 8001db2:	9301      	str	r3, [sp, #4]
 8001db4:	2302      	movs	r3, #2
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dbc:	2178      	movs	r1, #120	; 0x78
 8001dbe:	4864      	ldr	r0, [pc, #400]	; (8001f50 <FreqMenu_DrawPresetMenu+0x834>)
 8001dc0:	f00e fcde 	bl	8010780 <ILI9341_Draw_Text>
				break;
 8001dc4:	f000 bf38 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	2300      	movs	r3, #0
 8001dce:	9301      	str	r3, [sp, #4]
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	9300      	str	r3, [sp, #0]
 8001dd4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dd8:	2105      	movs	r1, #5
 8001dda:	4850      	ldr	r0, [pc, #320]	; (8001f1c <FreqMenu_DrawPresetMenu+0x800>)
 8001ddc:	f00e fcd0 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001de0:	7bbb      	ldrb	r3, [r7, #14]
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	2300      	movs	r3, #0
 8001de6:	9301      	str	r3, [sp, #4]
 8001de8:	2302      	movs	r3, #2
 8001dea:	9300      	str	r3, [sp, #0]
 8001dec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001df0:	2105      	movs	r1, #5
 8001df2:	484b      	ldr	r0, [pc, #300]	; (8001f20 <FreqMenu_DrawPresetMenu+0x804>)
 8001df4:	f00e fcc4 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001df8:	7b7b      	ldrb	r3, [r7, #13]
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	9301      	str	r3, [sp, #4]
 8001e00:	2302      	movs	r3, #2
 8001e02:	9300      	str	r3, [sp, #0]
 8001e04:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e08:	2105      	movs	r1, #5
 8001e0a:	4846      	ldr	r0, [pc, #280]	; (8001f24 <FreqMenu_DrawPresetMenu+0x808>)
 8001e0c:	f00e fcb8 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e10:	7b3b      	ldrb	r3, [r7, #12]
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	2300      	movs	r3, #0
 8001e16:	9301      	str	r3, [sp, #4]
 8001e18:	2302      	movs	r3, #2
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e20:	2105      	movs	r1, #5
 8001e22:	4841      	ldr	r0, [pc, #260]	; (8001f28 <FreqMenu_DrawPresetMenu+0x80c>)
 8001e24:	f00e fcac 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001e28:	7afb      	ldrb	r3, [r7, #11]
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001e30:	9301      	str	r3, [sp, #4]
 8001e32:	2302      	movs	r3, #2
 8001e34:	9300      	str	r3, [sp, #0]
 8001e36:	2300      	movs	r3, #0
 8001e38:	2105      	movs	r1, #5
 8001e3a:	483c      	ldr	r0, [pc, #240]	; (8001f2c <FreqMenu_DrawPresetMenu+0x810>)
 8001e3c:	f00e fca0 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e40:	7abb      	ldrb	r3, [r7, #10]
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	2300      	movs	r3, #0
 8001e46:	9301      	str	r3, [sp, #4]
 8001e48:	2302      	movs	r3, #2
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e50:	2105      	movs	r1, #5
 8001e52:	4837      	ldr	r0, [pc, #220]	; (8001f30 <FreqMenu_DrawPresetMenu+0x814>)
 8001e54:	f00e fc94 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e58:	7a7b      	ldrb	r3, [r7, #9]
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	9301      	str	r3, [sp, #4]
 8001e60:	2302      	movs	r3, #2
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e68:	2105      	movs	r1, #5
 8001e6a:	4832      	ldr	r0, [pc, #200]	; (8001f34 <FreqMenu_DrawPresetMenu+0x818>)
 8001e6c:	f00e fc88 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	2300      	movs	r3, #0
 8001e76:	9301      	str	r3, [sp, #4]
 8001e78:	2302      	movs	r3, #2
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e80:	2178      	movs	r1, #120	; 0x78
 8001e82:	482d      	ldr	r0, [pc, #180]	; (8001f38 <FreqMenu_DrawPresetMenu+0x81c>)
 8001e84:	f00e fc7c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e88:	7bbb      	ldrb	r3, [r7, #14]
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	9301      	str	r3, [sp, #4]
 8001e90:	2302      	movs	r3, #2
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e98:	2178      	movs	r1, #120	; 0x78
 8001e9a:	4828      	ldr	r0, [pc, #160]	; (8001f3c <FreqMenu_DrawPresetMenu+0x820>)
 8001e9c:	f00e fc70 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ea0:	7b7b      	ldrb	r3, [r7, #13]
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	9301      	str	r3, [sp, #4]
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	9300      	str	r3, [sp, #0]
 8001eac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001eb0:	2178      	movs	r1, #120	; 0x78
 8001eb2:	4823      	ldr	r0, [pc, #140]	; (8001f40 <FreqMenu_DrawPresetMenu+0x824>)
 8001eb4:	f00e fc64 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001eb8:	7b3b      	ldrb	r3, [r7, #12]
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	9301      	str	r3, [sp, #4]
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	9300      	str	r3, [sp, #0]
 8001ec4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ec8:	2178      	movs	r1, #120	; 0x78
 8001eca:	481e      	ldr	r0, [pc, #120]	; (8001f44 <FreqMenu_DrawPresetMenu+0x828>)
 8001ecc:	f00e fc58 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ed0:	7afb      	ldrb	r3, [r7, #11]
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	9301      	str	r3, [sp, #4]
 8001ed8:	2302      	movs	r3, #2
 8001eda:	9300      	str	r3, [sp, #0]
 8001edc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ee0:	2178      	movs	r1, #120	; 0x78
 8001ee2:	4819      	ldr	r0, [pc, #100]	; (8001f48 <FreqMenu_DrawPresetMenu+0x82c>)
 8001ee4:	f00e fc4c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ee8:	7abb      	ldrb	r3, [r7, #10]
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	2300      	movs	r3, #0
 8001eee:	9301      	str	r3, [sp, #4]
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ef8:	2178      	movs	r1, #120	; 0x78
 8001efa:	4814      	ldr	r0, [pc, #80]	; (8001f4c <FreqMenu_DrawPresetMenu+0x830>)
 8001efc:	f00e fc40 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f00:	7a7b      	ldrb	r3, [r7, #9]
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	2300      	movs	r3, #0
 8001f06:	9301      	str	r3, [sp, #4]
 8001f08:	2302      	movs	r3, #2
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f10:	2178      	movs	r1, #120	; 0x78
 8001f12:	480f      	ldr	r0, [pc, #60]	; (8001f50 <FreqMenu_DrawPresetMenu+0x834>)
 8001f14:	f00e fc34 	bl	8010780 <ILI9341_Draw_Text>
				break;
 8001f18:	f000 be8e 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
 8001f1c:	08015808 	.word	0x08015808
 8001f20:	08015810 	.word	0x08015810
 8001f24:	08015818 	.word	0x08015818
 8001f28:	08015820 	.word	0x08015820
 8001f2c:	08015828 	.word	0x08015828
 8001f30:	08015830 	.word	0x08015830
 8001f34:	08015838 	.word	0x08015838
 8001f38:	08015840 	.word	0x08015840
 8001f3c:	08015848 	.word	0x08015848
 8001f40:	08015850 	.word	0x08015850
 8001f44:	08015858 	.word	0x08015858
 8001f48:	08015860 	.word	0x08015860
 8001f4c:	08015868 	.word	0x08015868
 8001f50:	08015870 	.word	0x08015870
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
 8001f56:	b29a      	uxth	r2, r3
 8001f58:	2300      	movs	r3, #0
 8001f5a:	9301      	str	r3, [sp, #4]
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	9300      	str	r3, [sp, #0]
 8001f60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f64:	2105      	movs	r1, #5
 8001f66:	48a5      	ldr	r0, [pc, #660]	; (80021fc <FreqMenu_DrawPresetMenu+0xae0>)
 8001f68:	f00e fc0a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f6c:	7bbb      	ldrb	r3, [r7, #14]
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	2300      	movs	r3, #0
 8001f72:	9301      	str	r3, [sp, #4]
 8001f74:	2302      	movs	r3, #2
 8001f76:	9300      	str	r3, [sp, #0]
 8001f78:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f7c:	2105      	movs	r1, #5
 8001f7e:	48a0      	ldr	r0, [pc, #640]	; (8002200 <FreqMenu_DrawPresetMenu+0xae4>)
 8001f80:	f00e fbfe 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f84:	7b7b      	ldrb	r3, [r7, #13]
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	2300      	movs	r3, #0
 8001f8a:	9301      	str	r3, [sp, #4]
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	9300      	str	r3, [sp, #0]
 8001f90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f94:	2105      	movs	r1, #5
 8001f96:	489b      	ldr	r0, [pc, #620]	; (8002204 <FreqMenu_DrawPresetMenu+0xae8>)
 8001f98:	f00e fbf2 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f9c:	7b3b      	ldrb	r3, [r7, #12]
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	9301      	str	r3, [sp, #4]
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	9300      	str	r3, [sp, #0]
 8001fa8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fac:	2105      	movs	r1, #5
 8001fae:	4896      	ldr	r0, [pc, #600]	; (8002208 <FreqMenu_DrawPresetMenu+0xaec>)
 8001fb0:	f00e fbe6 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fb4:	7afb      	ldrb	r3, [r7, #11]
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	2300      	movs	r3, #0
 8001fba:	9301      	str	r3, [sp, #4]
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fc4:	2105      	movs	r1, #5
 8001fc6:	4891      	ldr	r0, [pc, #580]	; (800220c <FreqMenu_DrawPresetMenu+0xaf0>)
 8001fc8:	f00e fbda 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001fcc:	7abb      	ldrb	r3, [r7, #10]
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001fd4:	9301      	str	r3, [sp, #4]
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	2105      	movs	r1, #5
 8001fde:	488c      	ldr	r0, [pc, #560]	; (8002210 <FreqMenu_DrawPresetMenu+0xaf4>)
 8001fe0:	f00e fbce 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fe4:	7a7b      	ldrb	r3, [r7, #9]
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	2300      	movs	r3, #0
 8001fea:	9301      	str	r3, [sp, #4]
 8001fec:	2302      	movs	r3, #2
 8001fee:	9300      	str	r3, [sp, #0]
 8001ff0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ff4:	2105      	movs	r1, #5
 8001ff6:	4887      	ldr	r0, [pc, #540]	; (8002214 <FreqMenu_DrawPresetMenu+0xaf8>)
 8001ff8:	f00e fbc2 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	2300      	movs	r3, #0
 8002002:	9301      	str	r3, [sp, #4]
 8002004:	2302      	movs	r3, #2
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800200c:	2178      	movs	r1, #120	; 0x78
 800200e:	4882      	ldr	r0, [pc, #520]	; (8002218 <FreqMenu_DrawPresetMenu+0xafc>)
 8002010:	f00e fbb6 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002014:	7bbb      	ldrb	r3, [r7, #14]
 8002016:	b29a      	uxth	r2, r3
 8002018:	2300      	movs	r3, #0
 800201a:	9301      	str	r3, [sp, #4]
 800201c:	2302      	movs	r3, #2
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002024:	2178      	movs	r1, #120	; 0x78
 8002026:	487d      	ldr	r0, [pc, #500]	; (800221c <FreqMenu_DrawPresetMenu+0xb00>)
 8002028:	f00e fbaa 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800202c:	7b7b      	ldrb	r3, [r7, #13]
 800202e:	b29a      	uxth	r2, r3
 8002030:	2300      	movs	r3, #0
 8002032:	9301      	str	r3, [sp, #4]
 8002034:	2302      	movs	r3, #2
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800203c:	2178      	movs	r1, #120	; 0x78
 800203e:	4878      	ldr	r0, [pc, #480]	; (8002220 <FreqMenu_DrawPresetMenu+0xb04>)
 8002040:	f00e fb9e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002044:	7b3b      	ldrb	r3, [r7, #12]
 8002046:	b29a      	uxth	r2, r3
 8002048:	2300      	movs	r3, #0
 800204a:	9301      	str	r3, [sp, #4]
 800204c:	2302      	movs	r3, #2
 800204e:	9300      	str	r3, [sp, #0]
 8002050:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002054:	2178      	movs	r1, #120	; 0x78
 8002056:	4873      	ldr	r0, [pc, #460]	; (8002224 <FreqMenu_DrawPresetMenu+0xb08>)
 8002058:	f00e fb92 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800205c:	7afb      	ldrb	r3, [r7, #11]
 800205e:	b29a      	uxth	r2, r3
 8002060:	2300      	movs	r3, #0
 8002062:	9301      	str	r3, [sp, #4]
 8002064:	2302      	movs	r3, #2
 8002066:	9300      	str	r3, [sp, #0]
 8002068:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800206c:	2178      	movs	r1, #120	; 0x78
 800206e:	486e      	ldr	r0, [pc, #440]	; (8002228 <FreqMenu_DrawPresetMenu+0xb0c>)
 8002070:	f00e fb86 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002074:	7abb      	ldrb	r3, [r7, #10]
 8002076:	b29a      	uxth	r2, r3
 8002078:	2300      	movs	r3, #0
 800207a:	9301      	str	r3, [sp, #4]
 800207c:	2302      	movs	r3, #2
 800207e:	9300      	str	r3, [sp, #0]
 8002080:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002084:	2178      	movs	r1, #120	; 0x78
 8002086:	4869      	ldr	r0, [pc, #420]	; (800222c <FreqMenu_DrawPresetMenu+0xb10>)
 8002088:	f00e fb7a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800208c:	7a7b      	ldrb	r3, [r7, #9]
 800208e:	b29a      	uxth	r2, r3
 8002090:	2300      	movs	r3, #0
 8002092:	9301      	str	r3, [sp, #4]
 8002094:	2302      	movs	r3, #2
 8002096:	9300      	str	r3, [sp, #0]
 8002098:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800209c:	2178      	movs	r1, #120	; 0x78
 800209e:	4864      	ldr	r0, [pc, #400]	; (8002230 <FreqMenu_DrawPresetMenu+0xb14>)
 80020a0:	f00e fb6e 	bl	8010780 <ILI9341_Draw_Text>
				break;
 80020a4:	f000 bdc8 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	2300      	movs	r3, #0
 80020ae:	9301      	str	r3, [sp, #4]
 80020b0:	2302      	movs	r3, #2
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020b8:	2105      	movs	r1, #5
 80020ba:	4850      	ldr	r0, [pc, #320]	; (80021fc <FreqMenu_DrawPresetMenu+0xae0>)
 80020bc:	f00e fb60 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020c0:	7bbb      	ldrb	r3, [r7, #14]
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	2300      	movs	r3, #0
 80020c6:	9301      	str	r3, [sp, #4]
 80020c8:	2302      	movs	r3, #2
 80020ca:	9300      	str	r3, [sp, #0]
 80020cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020d0:	2105      	movs	r1, #5
 80020d2:	484b      	ldr	r0, [pc, #300]	; (8002200 <FreqMenu_DrawPresetMenu+0xae4>)
 80020d4:	f00e fb54 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020d8:	7b7b      	ldrb	r3, [r7, #13]
 80020da:	b29a      	uxth	r2, r3
 80020dc:	2300      	movs	r3, #0
 80020de:	9301      	str	r3, [sp, #4]
 80020e0:	2302      	movs	r3, #2
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020e8:	2105      	movs	r1, #5
 80020ea:	4846      	ldr	r0, [pc, #280]	; (8002204 <FreqMenu_DrawPresetMenu+0xae8>)
 80020ec:	f00e fb48 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020f0:	7b3b      	ldrb	r3, [r7, #12]
 80020f2:	b29a      	uxth	r2, r3
 80020f4:	2300      	movs	r3, #0
 80020f6:	9301      	str	r3, [sp, #4]
 80020f8:	2302      	movs	r3, #2
 80020fa:	9300      	str	r3, [sp, #0]
 80020fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002100:	2105      	movs	r1, #5
 8002102:	4841      	ldr	r0, [pc, #260]	; (8002208 <FreqMenu_DrawPresetMenu+0xaec>)
 8002104:	f00e fb3c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002108:	7afb      	ldrb	r3, [r7, #11]
 800210a:	b29a      	uxth	r2, r3
 800210c:	2300      	movs	r3, #0
 800210e:	9301      	str	r3, [sp, #4]
 8002110:	2302      	movs	r3, #2
 8002112:	9300      	str	r3, [sp, #0]
 8002114:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002118:	2105      	movs	r1, #5
 800211a:	483c      	ldr	r0, [pc, #240]	; (800220c <FreqMenu_DrawPresetMenu+0xaf0>)
 800211c:	f00e fb30 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002120:	7abb      	ldrb	r3, [r7, #10]
 8002122:	b29a      	uxth	r2, r3
 8002124:	2300      	movs	r3, #0
 8002126:	9301      	str	r3, [sp, #4]
 8002128:	2302      	movs	r3, #2
 800212a:	9300      	str	r3, [sp, #0]
 800212c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002130:	2105      	movs	r1, #5
 8002132:	4837      	ldr	r0, [pc, #220]	; (8002210 <FreqMenu_DrawPresetMenu+0xaf4>)
 8002134:	f00e fb24 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002138:	7a7b      	ldrb	r3, [r7, #9]
 800213a:	b29a      	uxth	r2, r3
 800213c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002140:	9301      	str	r3, [sp, #4]
 8002142:	2302      	movs	r3, #2
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	2300      	movs	r3, #0
 8002148:	2105      	movs	r1, #5
 800214a:	4832      	ldr	r0, [pc, #200]	; (8002214 <FreqMenu_DrawPresetMenu+0xaf8>)
 800214c:	f00e fb18 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002150:	7bfb      	ldrb	r3, [r7, #15]
 8002152:	b29a      	uxth	r2, r3
 8002154:	2300      	movs	r3, #0
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	2302      	movs	r3, #2
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002160:	2178      	movs	r1, #120	; 0x78
 8002162:	482d      	ldr	r0, [pc, #180]	; (8002218 <FreqMenu_DrawPresetMenu+0xafc>)
 8002164:	f00e fb0c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002168:	7bbb      	ldrb	r3, [r7, #14]
 800216a:	b29a      	uxth	r2, r3
 800216c:	2300      	movs	r3, #0
 800216e:	9301      	str	r3, [sp, #4]
 8002170:	2302      	movs	r3, #2
 8002172:	9300      	str	r3, [sp, #0]
 8002174:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002178:	2178      	movs	r1, #120	; 0x78
 800217a:	4828      	ldr	r0, [pc, #160]	; (800221c <FreqMenu_DrawPresetMenu+0xb00>)
 800217c:	f00e fb00 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002180:	7b7b      	ldrb	r3, [r7, #13]
 8002182:	b29a      	uxth	r2, r3
 8002184:	2300      	movs	r3, #0
 8002186:	9301      	str	r3, [sp, #4]
 8002188:	2302      	movs	r3, #2
 800218a:	9300      	str	r3, [sp, #0]
 800218c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002190:	2178      	movs	r1, #120	; 0x78
 8002192:	4823      	ldr	r0, [pc, #140]	; (8002220 <FreqMenu_DrawPresetMenu+0xb04>)
 8002194:	f00e faf4 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002198:	7b3b      	ldrb	r3, [r7, #12]
 800219a:	b29a      	uxth	r2, r3
 800219c:	2300      	movs	r3, #0
 800219e:	9301      	str	r3, [sp, #4]
 80021a0:	2302      	movs	r3, #2
 80021a2:	9300      	str	r3, [sp, #0]
 80021a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021a8:	2178      	movs	r1, #120	; 0x78
 80021aa:	481e      	ldr	r0, [pc, #120]	; (8002224 <FreqMenu_DrawPresetMenu+0xb08>)
 80021ac:	f00e fae8 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021b0:	7afb      	ldrb	r3, [r7, #11]
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	2300      	movs	r3, #0
 80021b6:	9301      	str	r3, [sp, #4]
 80021b8:	2302      	movs	r3, #2
 80021ba:	9300      	str	r3, [sp, #0]
 80021bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021c0:	2178      	movs	r1, #120	; 0x78
 80021c2:	4819      	ldr	r0, [pc, #100]	; (8002228 <FreqMenu_DrawPresetMenu+0xb0c>)
 80021c4:	f00e fadc 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021c8:	7abb      	ldrb	r3, [r7, #10]
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	2300      	movs	r3, #0
 80021ce:	9301      	str	r3, [sp, #4]
 80021d0:	2302      	movs	r3, #2
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021d8:	2178      	movs	r1, #120	; 0x78
 80021da:	4814      	ldr	r0, [pc, #80]	; (800222c <FreqMenu_DrawPresetMenu+0xb10>)
 80021dc:	f00e fad0 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021e0:	7a7b      	ldrb	r3, [r7, #9]
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	2300      	movs	r3, #0
 80021e6:	9301      	str	r3, [sp, #4]
 80021e8:	2302      	movs	r3, #2
 80021ea:	9300      	str	r3, [sp, #0]
 80021ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021f0:	2178      	movs	r1, #120	; 0x78
 80021f2:	480f      	ldr	r0, [pc, #60]	; (8002230 <FreqMenu_DrawPresetMenu+0xb14>)
 80021f4:	f00e fac4 	bl	8010780 <ILI9341_Draw_Text>
				break;
 80021f8:	f000 bd1e 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
 80021fc:	08015808 	.word	0x08015808
 8002200:	08015810 	.word	0x08015810
 8002204:	08015818 	.word	0x08015818
 8002208:	08015820 	.word	0x08015820
 800220c:	08015828 	.word	0x08015828
 8002210:	08015830 	.word	0x08015830
 8002214:	08015838 	.word	0x08015838
 8002218:	08015840 	.word	0x08015840
 800221c:	08015848 	.word	0x08015848
 8002220:	08015850 	.word	0x08015850
 8002224:	08015858 	.word	0x08015858
 8002228:	08015860 	.word	0x08015860
 800222c:	08015868 	.word	0x08015868
 8002230:	08015870 	.word	0x08015870
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002234:	7bfb      	ldrb	r3, [r7, #15]
 8002236:	b29a      	uxth	r2, r3
 8002238:	2300      	movs	r3, #0
 800223a:	9301      	str	r3, [sp, #4]
 800223c:	2302      	movs	r3, #2
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002244:	2105      	movs	r1, #5
 8002246:	48a5      	ldr	r0, [pc, #660]	; (80024dc <FreqMenu_DrawPresetMenu+0xdc0>)
 8002248:	f00e fa9a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800224c:	7bbb      	ldrb	r3, [r7, #14]
 800224e:	b29a      	uxth	r2, r3
 8002250:	2300      	movs	r3, #0
 8002252:	9301      	str	r3, [sp, #4]
 8002254:	2302      	movs	r3, #2
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800225c:	2105      	movs	r1, #5
 800225e:	48a0      	ldr	r0, [pc, #640]	; (80024e0 <FreqMenu_DrawPresetMenu+0xdc4>)
 8002260:	f00e fa8e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002264:	7b7b      	ldrb	r3, [r7, #13]
 8002266:	b29a      	uxth	r2, r3
 8002268:	2300      	movs	r3, #0
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	2302      	movs	r3, #2
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002274:	2105      	movs	r1, #5
 8002276:	489b      	ldr	r0, [pc, #620]	; (80024e4 <FreqMenu_DrawPresetMenu+0xdc8>)
 8002278:	f00e fa82 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800227c:	7b3b      	ldrb	r3, [r7, #12]
 800227e:	b29a      	uxth	r2, r3
 8002280:	2300      	movs	r3, #0
 8002282:	9301      	str	r3, [sp, #4]
 8002284:	2302      	movs	r3, #2
 8002286:	9300      	str	r3, [sp, #0]
 8002288:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800228c:	2105      	movs	r1, #5
 800228e:	4896      	ldr	r0, [pc, #600]	; (80024e8 <FreqMenu_DrawPresetMenu+0xdcc>)
 8002290:	f00e fa76 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002294:	7afb      	ldrb	r3, [r7, #11]
 8002296:	b29a      	uxth	r2, r3
 8002298:	2300      	movs	r3, #0
 800229a:	9301      	str	r3, [sp, #4]
 800229c:	2302      	movs	r3, #2
 800229e:	9300      	str	r3, [sp, #0]
 80022a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022a4:	2105      	movs	r1, #5
 80022a6:	4891      	ldr	r0, [pc, #580]	; (80024ec <FreqMenu_DrawPresetMenu+0xdd0>)
 80022a8:	f00e fa6a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022ac:	7abb      	ldrb	r3, [r7, #10]
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	2300      	movs	r3, #0
 80022b2:	9301      	str	r3, [sp, #4]
 80022b4:	2302      	movs	r3, #2
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022bc:	2105      	movs	r1, #5
 80022be:	488c      	ldr	r0, [pc, #560]	; (80024f0 <FreqMenu_DrawPresetMenu+0xdd4>)
 80022c0:	f00e fa5e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022c4:	7a7b      	ldrb	r3, [r7, #9]
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	2300      	movs	r3, #0
 80022ca:	9301      	str	r3, [sp, #4]
 80022cc:	2302      	movs	r3, #2
 80022ce:	9300      	str	r3, [sp, #0]
 80022d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022d4:	2105      	movs	r1, #5
 80022d6:	4887      	ldr	r0, [pc, #540]	; (80024f4 <FreqMenu_DrawPresetMenu+0xdd8>)
 80022d8:	f00e fa52 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80022dc:	7bfb      	ldrb	r3, [r7, #15]
 80022de:	b29a      	uxth	r2, r3
 80022e0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	2302      	movs	r3, #2
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	2300      	movs	r3, #0
 80022ec:	2178      	movs	r1, #120	; 0x78
 80022ee:	4882      	ldr	r0, [pc, #520]	; (80024f8 <FreqMenu_DrawPresetMenu+0xddc>)
 80022f0:	f00e fa46 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022f4:	7bbb      	ldrb	r3, [r7, #14]
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	2300      	movs	r3, #0
 80022fa:	9301      	str	r3, [sp, #4]
 80022fc:	2302      	movs	r3, #2
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002304:	2178      	movs	r1, #120	; 0x78
 8002306:	487d      	ldr	r0, [pc, #500]	; (80024fc <FreqMenu_DrawPresetMenu+0xde0>)
 8002308:	f00e fa3a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800230c:	7b7b      	ldrb	r3, [r7, #13]
 800230e:	b29a      	uxth	r2, r3
 8002310:	2300      	movs	r3, #0
 8002312:	9301      	str	r3, [sp, #4]
 8002314:	2302      	movs	r3, #2
 8002316:	9300      	str	r3, [sp, #0]
 8002318:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800231c:	2178      	movs	r1, #120	; 0x78
 800231e:	4878      	ldr	r0, [pc, #480]	; (8002500 <FreqMenu_DrawPresetMenu+0xde4>)
 8002320:	f00e fa2e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002324:	7b3b      	ldrb	r3, [r7, #12]
 8002326:	b29a      	uxth	r2, r3
 8002328:	2300      	movs	r3, #0
 800232a:	9301      	str	r3, [sp, #4]
 800232c:	2302      	movs	r3, #2
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002334:	2178      	movs	r1, #120	; 0x78
 8002336:	4873      	ldr	r0, [pc, #460]	; (8002504 <FreqMenu_DrawPresetMenu+0xde8>)
 8002338:	f00e fa22 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800233c:	7afb      	ldrb	r3, [r7, #11]
 800233e:	b29a      	uxth	r2, r3
 8002340:	2300      	movs	r3, #0
 8002342:	9301      	str	r3, [sp, #4]
 8002344:	2302      	movs	r3, #2
 8002346:	9300      	str	r3, [sp, #0]
 8002348:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800234c:	2178      	movs	r1, #120	; 0x78
 800234e:	486e      	ldr	r0, [pc, #440]	; (8002508 <FreqMenu_DrawPresetMenu+0xdec>)
 8002350:	f00e fa16 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002354:	7abb      	ldrb	r3, [r7, #10]
 8002356:	b29a      	uxth	r2, r3
 8002358:	2300      	movs	r3, #0
 800235a:	9301      	str	r3, [sp, #4]
 800235c:	2302      	movs	r3, #2
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002364:	2178      	movs	r1, #120	; 0x78
 8002366:	4869      	ldr	r0, [pc, #420]	; (800250c <FreqMenu_DrawPresetMenu+0xdf0>)
 8002368:	f00e fa0a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800236c:	7a7b      	ldrb	r3, [r7, #9]
 800236e:	b29a      	uxth	r2, r3
 8002370:	2300      	movs	r3, #0
 8002372:	9301      	str	r3, [sp, #4]
 8002374:	2302      	movs	r3, #2
 8002376:	9300      	str	r3, [sp, #0]
 8002378:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800237c:	2178      	movs	r1, #120	; 0x78
 800237e:	4864      	ldr	r0, [pc, #400]	; (8002510 <FreqMenu_DrawPresetMenu+0xdf4>)
 8002380:	f00e f9fe 	bl	8010780 <ILI9341_Draw_Text>
				break;
 8002384:	f000 bc58 	b.w	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002388:	7bfb      	ldrb	r3, [r7, #15]
 800238a:	b29a      	uxth	r2, r3
 800238c:	2300      	movs	r3, #0
 800238e:	9301      	str	r3, [sp, #4]
 8002390:	2302      	movs	r3, #2
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002398:	2105      	movs	r1, #5
 800239a:	4850      	ldr	r0, [pc, #320]	; (80024dc <FreqMenu_DrawPresetMenu+0xdc0>)
 800239c:	f00e f9f0 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023a0:	7bbb      	ldrb	r3, [r7, #14]
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	2300      	movs	r3, #0
 80023a6:	9301      	str	r3, [sp, #4]
 80023a8:	2302      	movs	r3, #2
 80023aa:	9300      	str	r3, [sp, #0]
 80023ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023b0:	2105      	movs	r1, #5
 80023b2:	484b      	ldr	r0, [pc, #300]	; (80024e0 <FreqMenu_DrawPresetMenu+0xdc4>)
 80023b4:	f00e f9e4 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023b8:	7b7b      	ldrb	r3, [r7, #13]
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	2300      	movs	r3, #0
 80023be:	9301      	str	r3, [sp, #4]
 80023c0:	2302      	movs	r3, #2
 80023c2:	9300      	str	r3, [sp, #0]
 80023c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023c8:	2105      	movs	r1, #5
 80023ca:	4846      	ldr	r0, [pc, #280]	; (80024e4 <FreqMenu_DrawPresetMenu+0xdc8>)
 80023cc:	f00e f9d8 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023d0:	7b3b      	ldrb	r3, [r7, #12]
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	2300      	movs	r3, #0
 80023d6:	9301      	str	r3, [sp, #4]
 80023d8:	2302      	movs	r3, #2
 80023da:	9300      	str	r3, [sp, #0]
 80023dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023e0:	2105      	movs	r1, #5
 80023e2:	4841      	ldr	r0, [pc, #260]	; (80024e8 <FreqMenu_DrawPresetMenu+0xdcc>)
 80023e4:	f00e f9cc 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023e8:	7afb      	ldrb	r3, [r7, #11]
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	2300      	movs	r3, #0
 80023ee:	9301      	str	r3, [sp, #4]
 80023f0:	2302      	movs	r3, #2
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023f8:	2105      	movs	r1, #5
 80023fa:	483c      	ldr	r0, [pc, #240]	; (80024ec <FreqMenu_DrawPresetMenu+0xdd0>)
 80023fc:	f00e f9c0 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002400:	7abb      	ldrb	r3, [r7, #10]
 8002402:	b29a      	uxth	r2, r3
 8002404:	2300      	movs	r3, #0
 8002406:	9301      	str	r3, [sp, #4]
 8002408:	2302      	movs	r3, #2
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002410:	2105      	movs	r1, #5
 8002412:	4837      	ldr	r0, [pc, #220]	; (80024f0 <FreqMenu_DrawPresetMenu+0xdd4>)
 8002414:	f00e f9b4 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002418:	7a7b      	ldrb	r3, [r7, #9]
 800241a:	b29a      	uxth	r2, r3
 800241c:	2300      	movs	r3, #0
 800241e:	9301      	str	r3, [sp, #4]
 8002420:	2302      	movs	r3, #2
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002428:	2105      	movs	r1, #5
 800242a:	4832      	ldr	r0, [pc, #200]	; (80024f4 <FreqMenu_DrawPresetMenu+0xdd8>)
 800242c:	f00e f9a8 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	b29a      	uxth	r2, r3
 8002434:	2300      	movs	r3, #0
 8002436:	9301      	str	r3, [sp, #4]
 8002438:	2302      	movs	r3, #2
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002440:	2178      	movs	r1, #120	; 0x78
 8002442:	482d      	ldr	r0, [pc, #180]	; (80024f8 <FreqMenu_DrawPresetMenu+0xddc>)
 8002444:	f00e f99c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002448:	7bbb      	ldrb	r3, [r7, #14]
 800244a:	b29a      	uxth	r2, r3
 800244c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002450:	9301      	str	r3, [sp, #4]
 8002452:	2302      	movs	r3, #2
 8002454:	9300      	str	r3, [sp, #0]
 8002456:	2300      	movs	r3, #0
 8002458:	2178      	movs	r1, #120	; 0x78
 800245a:	4828      	ldr	r0, [pc, #160]	; (80024fc <FreqMenu_DrawPresetMenu+0xde0>)
 800245c:	f00e f990 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002460:	7b7b      	ldrb	r3, [r7, #13]
 8002462:	b29a      	uxth	r2, r3
 8002464:	2300      	movs	r3, #0
 8002466:	9301      	str	r3, [sp, #4]
 8002468:	2302      	movs	r3, #2
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002470:	2178      	movs	r1, #120	; 0x78
 8002472:	4823      	ldr	r0, [pc, #140]	; (8002500 <FreqMenu_DrawPresetMenu+0xde4>)
 8002474:	f00e f984 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002478:	7b3b      	ldrb	r3, [r7, #12]
 800247a:	b29a      	uxth	r2, r3
 800247c:	2300      	movs	r3, #0
 800247e:	9301      	str	r3, [sp, #4]
 8002480:	2302      	movs	r3, #2
 8002482:	9300      	str	r3, [sp, #0]
 8002484:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002488:	2178      	movs	r1, #120	; 0x78
 800248a:	481e      	ldr	r0, [pc, #120]	; (8002504 <FreqMenu_DrawPresetMenu+0xde8>)
 800248c:	f00e f978 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002490:	7afb      	ldrb	r3, [r7, #11]
 8002492:	b29a      	uxth	r2, r3
 8002494:	2300      	movs	r3, #0
 8002496:	9301      	str	r3, [sp, #4]
 8002498:	2302      	movs	r3, #2
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024a0:	2178      	movs	r1, #120	; 0x78
 80024a2:	4819      	ldr	r0, [pc, #100]	; (8002508 <FreqMenu_DrawPresetMenu+0xdec>)
 80024a4:	f00e f96c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024a8:	7abb      	ldrb	r3, [r7, #10]
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	2300      	movs	r3, #0
 80024ae:	9301      	str	r3, [sp, #4]
 80024b0:	2302      	movs	r3, #2
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024b8:	2178      	movs	r1, #120	; 0x78
 80024ba:	4814      	ldr	r0, [pc, #80]	; (800250c <FreqMenu_DrawPresetMenu+0xdf0>)
 80024bc:	f00e f960 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024c0:	7a7b      	ldrb	r3, [r7, #9]
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	2300      	movs	r3, #0
 80024c6:	9301      	str	r3, [sp, #4]
 80024c8:	2302      	movs	r3, #2
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024d0:	2178      	movs	r1, #120	; 0x78
 80024d2:	480f      	ldr	r0, [pc, #60]	; (8002510 <FreqMenu_DrawPresetMenu+0xdf4>)
 80024d4:	f00e f954 	bl	8010780 <ILI9341_Draw_Text>
				break;
 80024d8:	e3ae      	b.n	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
 80024da:	bf00      	nop
 80024dc:	08015808 	.word	0x08015808
 80024e0:	08015810 	.word	0x08015810
 80024e4:	08015818 	.word	0x08015818
 80024e8:	08015820 	.word	0x08015820
 80024ec:	08015828 	.word	0x08015828
 80024f0:	08015830 	.word	0x08015830
 80024f4:	08015838 	.word	0x08015838
 80024f8:	08015840 	.word	0x08015840
 80024fc:	08015848 	.word	0x08015848
 8002500:	08015850 	.word	0x08015850
 8002504:	08015858 	.word	0x08015858
 8002508:	08015860 	.word	0x08015860
 800250c:	08015868 	.word	0x08015868
 8002510:	08015870 	.word	0x08015870
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002514:	7bfb      	ldrb	r3, [r7, #15]
 8002516:	b29a      	uxth	r2, r3
 8002518:	2300      	movs	r3, #0
 800251a:	9301      	str	r3, [sp, #4]
 800251c:	2302      	movs	r3, #2
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002524:	2105      	movs	r1, #5
 8002526:	48a4      	ldr	r0, [pc, #656]	; (80027b8 <FreqMenu_DrawPresetMenu+0x109c>)
 8002528:	f00e f92a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800252c:	7bbb      	ldrb	r3, [r7, #14]
 800252e:	b29a      	uxth	r2, r3
 8002530:	2300      	movs	r3, #0
 8002532:	9301      	str	r3, [sp, #4]
 8002534:	2302      	movs	r3, #2
 8002536:	9300      	str	r3, [sp, #0]
 8002538:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800253c:	2105      	movs	r1, #5
 800253e:	489f      	ldr	r0, [pc, #636]	; (80027bc <FreqMenu_DrawPresetMenu+0x10a0>)
 8002540:	f00e f91e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002544:	7b7b      	ldrb	r3, [r7, #13]
 8002546:	b29a      	uxth	r2, r3
 8002548:	2300      	movs	r3, #0
 800254a:	9301      	str	r3, [sp, #4]
 800254c:	2302      	movs	r3, #2
 800254e:	9300      	str	r3, [sp, #0]
 8002550:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002554:	2105      	movs	r1, #5
 8002556:	489a      	ldr	r0, [pc, #616]	; (80027c0 <FreqMenu_DrawPresetMenu+0x10a4>)
 8002558:	f00e f912 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800255c:	7b3b      	ldrb	r3, [r7, #12]
 800255e:	b29a      	uxth	r2, r3
 8002560:	2300      	movs	r3, #0
 8002562:	9301      	str	r3, [sp, #4]
 8002564:	2302      	movs	r3, #2
 8002566:	9300      	str	r3, [sp, #0]
 8002568:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800256c:	2105      	movs	r1, #5
 800256e:	4895      	ldr	r0, [pc, #596]	; (80027c4 <FreqMenu_DrawPresetMenu+0x10a8>)
 8002570:	f00e f906 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002574:	7afb      	ldrb	r3, [r7, #11]
 8002576:	b29a      	uxth	r2, r3
 8002578:	2300      	movs	r3, #0
 800257a:	9301      	str	r3, [sp, #4]
 800257c:	2302      	movs	r3, #2
 800257e:	9300      	str	r3, [sp, #0]
 8002580:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002584:	2105      	movs	r1, #5
 8002586:	4890      	ldr	r0, [pc, #576]	; (80027c8 <FreqMenu_DrawPresetMenu+0x10ac>)
 8002588:	f00e f8fa 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800258c:	7abb      	ldrb	r3, [r7, #10]
 800258e:	b29a      	uxth	r2, r3
 8002590:	2300      	movs	r3, #0
 8002592:	9301      	str	r3, [sp, #4]
 8002594:	2302      	movs	r3, #2
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800259c:	2105      	movs	r1, #5
 800259e:	488b      	ldr	r0, [pc, #556]	; (80027cc <FreqMenu_DrawPresetMenu+0x10b0>)
 80025a0:	f00e f8ee 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025a4:	7a7b      	ldrb	r3, [r7, #9]
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	2300      	movs	r3, #0
 80025aa:	9301      	str	r3, [sp, #4]
 80025ac:	2302      	movs	r3, #2
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025b4:	2105      	movs	r1, #5
 80025b6:	4886      	ldr	r0, [pc, #536]	; (80027d0 <FreqMenu_DrawPresetMenu+0x10b4>)
 80025b8:	f00e f8e2 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
 80025be:	b29a      	uxth	r2, r3
 80025c0:	2300      	movs	r3, #0
 80025c2:	9301      	str	r3, [sp, #4]
 80025c4:	2302      	movs	r3, #2
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025cc:	2178      	movs	r1, #120	; 0x78
 80025ce:	4881      	ldr	r0, [pc, #516]	; (80027d4 <FreqMenu_DrawPresetMenu+0x10b8>)
 80025d0:	f00e f8d6 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025d4:	7bbb      	ldrb	r3, [r7, #14]
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	2300      	movs	r3, #0
 80025da:	9301      	str	r3, [sp, #4]
 80025dc:	2302      	movs	r3, #2
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025e4:	2178      	movs	r1, #120	; 0x78
 80025e6:	487c      	ldr	r0, [pc, #496]	; (80027d8 <FreqMenu_DrawPresetMenu+0x10bc>)
 80025e8:	f00e f8ca 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80025ec:	7b7b      	ldrb	r3, [r7, #13]
 80025ee:	b29a      	uxth	r2, r3
 80025f0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80025f4:	9301      	str	r3, [sp, #4]
 80025f6:	2302      	movs	r3, #2
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	2300      	movs	r3, #0
 80025fc:	2178      	movs	r1, #120	; 0x78
 80025fe:	4877      	ldr	r0, [pc, #476]	; (80027dc <FreqMenu_DrawPresetMenu+0x10c0>)
 8002600:	f00e f8be 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002604:	7b3b      	ldrb	r3, [r7, #12]
 8002606:	b29a      	uxth	r2, r3
 8002608:	2300      	movs	r3, #0
 800260a:	9301      	str	r3, [sp, #4]
 800260c:	2302      	movs	r3, #2
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002614:	2178      	movs	r1, #120	; 0x78
 8002616:	4872      	ldr	r0, [pc, #456]	; (80027e0 <FreqMenu_DrawPresetMenu+0x10c4>)
 8002618:	f00e f8b2 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800261c:	7afb      	ldrb	r3, [r7, #11]
 800261e:	b29a      	uxth	r2, r3
 8002620:	2300      	movs	r3, #0
 8002622:	9301      	str	r3, [sp, #4]
 8002624:	2302      	movs	r3, #2
 8002626:	9300      	str	r3, [sp, #0]
 8002628:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800262c:	2178      	movs	r1, #120	; 0x78
 800262e:	486d      	ldr	r0, [pc, #436]	; (80027e4 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002630:	f00e f8a6 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002634:	7abb      	ldrb	r3, [r7, #10]
 8002636:	b29a      	uxth	r2, r3
 8002638:	2300      	movs	r3, #0
 800263a:	9301      	str	r3, [sp, #4]
 800263c:	2302      	movs	r3, #2
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002644:	2178      	movs	r1, #120	; 0x78
 8002646:	4868      	ldr	r0, [pc, #416]	; (80027e8 <FreqMenu_DrawPresetMenu+0x10cc>)
 8002648:	f00e f89a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800264c:	7a7b      	ldrb	r3, [r7, #9]
 800264e:	b29a      	uxth	r2, r3
 8002650:	2300      	movs	r3, #0
 8002652:	9301      	str	r3, [sp, #4]
 8002654:	2302      	movs	r3, #2
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800265c:	2178      	movs	r1, #120	; 0x78
 800265e:	4863      	ldr	r0, [pc, #396]	; (80027ec <FreqMenu_DrawPresetMenu+0x10d0>)
 8002660:	f00e f88e 	bl	8010780 <ILI9341_Draw_Text>
				break;
 8002664:	e2e8      	b.n	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	b29a      	uxth	r2, r3
 800266a:	2300      	movs	r3, #0
 800266c:	9301      	str	r3, [sp, #4]
 800266e:	2302      	movs	r3, #2
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002676:	2105      	movs	r1, #5
 8002678:	484f      	ldr	r0, [pc, #316]	; (80027b8 <FreqMenu_DrawPresetMenu+0x109c>)
 800267a:	f00e f881 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800267e:	7bbb      	ldrb	r3, [r7, #14]
 8002680:	b29a      	uxth	r2, r3
 8002682:	2300      	movs	r3, #0
 8002684:	9301      	str	r3, [sp, #4]
 8002686:	2302      	movs	r3, #2
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800268e:	2105      	movs	r1, #5
 8002690:	484a      	ldr	r0, [pc, #296]	; (80027bc <FreqMenu_DrawPresetMenu+0x10a0>)
 8002692:	f00e f875 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002696:	7b7b      	ldrb	r3, [r7, #13]
 8002698:	b29a      	uxth	r2, r3
 800269a:	2300      	movs	r3, #0
 800269c:	9301      	str	r3, [sp, #4]
 800269e:	2302      	movs	r3, #2
 80026a0:	9300      	str	r3, [sp, #0]
 80026a2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026a6:	2105      	movs	r1, #5
 80026a8:	4845      	ldr	r0, [pc, #276]	; (80027c0 <FreqMenu_DrawPresetMenu+0x10a4>)
 80026aa:	f00e f869 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026ae:	7b3b      	ldrb	r3, [r7, #12]
 80026b0:	b29a      	uxth	r2, r3
 80026b2:	2300      	movs	r3, #0
 80026b4:	9301      	str	r3, [sp, #4]
 80026b6:	2302      	movs	r3, #2
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026be:	2105      	movs	r1, #5
 80026c0:	4840      	ldr	r0, [pc, #256]	; (80027c4 <FreqMenu_DrawPresetMenu+0x10a8>)
 80026c2:	f00e f85d 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026c6:	7afb      	ldrb	r3, [r7, #11]
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	2300      	movs	r3, #0
 80026cc:	9301      	str	r3, [sp, #4]
 80026ce:	2302      	movs	r3, #2
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026d6:	2105      	movs	r1, #5
 80026d8:	483b      	ldr	r0, [pc, #236]	; (80027c8 <FreqMenu_DrawPresetMenu+0x10ac>)
 80026da:	f00e f851 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026de:	7abb      	ldrb	r3, [r7, #10]
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	2300      	movs	r3, #0
 80026e4:	9301      	str	r3, [sp, #4]
 80026e6:	2302      	movs	r3, #2
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026ee:	2105      	movs	r1, #5
 80026f0:	4836      	ldr	r0, [pc, #216]	; (80027cc <FreqMenu_DrawPresetMenu+0x10b0>)
 80026f2:	f00e f845 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026f6:	7a7b      	ldrb	r3, [r7, #9]
 80026f8:	b29a      	uxth	r2, r3
 80026fa:	2300      	movs	r3, #0
 80026fc:	9301      	str	r3, [sp, #4]
 80026fe:	2302      	movs	r3, #2
 8002700:	9300      	str	r3, [sp, #0]
 8002702:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002706:	2105      	movs	r1, #5
 8002708:	4831      	ldr	r0, [pc, #196]	; (80027d0 <FreqMenu_DrawPresetMenu+0x10b4>)
 800270a:	f00e f839 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800270e:	7bfb      	ldrb	r3, [r7, #15]
 8002710:	b29a      	uxth	r2, r3
 8002712:	2300      	movs	r3, #0
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	2302      	movs	r3, #2
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800271e:	2178      	movs	r1, #120	; 0x78
 8002720:	482c      	ldr	r0, [pc, #176]	; (80027d4 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002722:	f00e f82d 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002726:	7bbb      	ldrb	r3, [r7, #14]
 8002728:	b29a      	uxth	r2, r3
 800272a:	2300      	movs	r3, #0
 800272c:	9301      	str	r3, [sp, #4]
 800272e:	2302      	movs	r3, #2
 8002730:	9300      	str	r3, [sp, #0]
 8002732:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002736:	2178      	movs	r1, #120	; 0x78
 8002738:	4827      	ldr	r0, [pc, #156]	; (80027d8 <FreqMenu_DrawPresetMenu+0x10bc>)
 800273a:	f00e f821 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800273e:	7b7b      	ldrb	r3, [r7, #13]
 8002740:	b29a      	uxth	r2, r3
 8002742:	2300      	movs	r3, #0
 8002744:	9301      	str	r3, [sp, #4]
 8002746:	2302      	movs	r3, #2
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800274e:	2178      	movs	r1, #120	; 0x78
 8002750:	4822      	ldr	r0, [pc, #136]	; (80027dc <FreqMenu_DrawPresetMenu+0x10c0>)
 8002752:	f00e f815 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002756:	7b3b      	ldrb	r3, [r7, #12]
 8002758:	b29a      	uxth	r2, r3
 800275a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800275e:	9301      	str	r3, [sp, #4]
 8002760:	2302      	movs	r3, #2
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	2300      	movs	r3, #0
 8002766:	2178      	movs	r1, #120	; 0x78
 8002768:	481d      	ldr	r0, [pc, #116]	; (80027e0 <FreqMenu_DrawPresetMenu+0x10c4>)
 800276a:	f00e f809 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800276e:	7afb      	ldrb	r3, [r7, #11]
 8002770:	b29a      	uxth	r2, r3
 8002772:	2300      	movs	r3, #0
 8002774:	9301      	str	r3, [sp, #4]
 8002776:	2302      	movs	r3, #2
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800277e:	2178      	movs	r1, #120	; 0x78
 8002780:	4818      	ldr	r0, [pc, #96]	; (80027e4 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002782:	f00d fffd 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002786:	7abb      	ldrb	r3, [r7, #10]
 8002788:	b29a      	uxth	r2, r3
 800278a:	2300      	movs	r3, #0
 800278c:	9301      	str	r3, [sp, #4]
 800278e:	2302      	movs	r3, #2
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002796:	2178      	movs	r1, #120	; 0x78
 8002798:	4813      	ldr	r0, [pc, #76]	; (80027e8 <FreqMenu_DrawPresetMenu+0x10cc>)
 800279a:	f00d fff1 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800279e:	7a7b      	ldrb	r3, [r7, #9]
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	2300      	movs	r3, #0
 80027a4:	9301      	str	r3, [sp, #4]
 80027a6:	2302      	movs	r3, #2
 80027a8:	9300      	str	r3, [sp, #0]
 80027aa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027ae:	2178      	movs	r1, #120	; 0x78
 80027b0:	480e      	ldr	r0, [pc, #56]	; (80027ec <FreqMenu_DrawPresetMenu+0x10d0>)
 80027b2:	f00d ffe5 	bl	8010780 <ILI9341_Draw_Text>
				break;
 80027b6:	e23f      	b.n	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
 80027b8:	08015808 	.word	0x08015808
 80027bc:	08015810 	.word	0x08015810
 80027c0:	08015818 	.word	0x08015818
 80027c4:	08015820 	.word	0x08015820
 80027c8:	08015828 	.word	0x08015828
 80027cc:	08015830 	.word	0x08015830
 80027d0:	08015838 	.word	0x08015838
 80027d4:	08015840 	.word	0x08015840
 80027d8:	08015848 	.word	0x08015848
 80027dc:	08015850 	.word	0x08015850
 80027e0:	08015858 	.word	0x08015858
 80027e4:	08015860 	.word	0x08015860
 80027e8:	08015868 	.word	0x08015868
 80027ec:	08015870 	.word	0x08015870
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027f0:	7bfb      	ldrb	r3, [r7, #15]
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	2300      	movs	r3, #0
 80027f6:	9301      	str	r3, [sp, #4]
 80027f8:	2302      	movs	r3, #2
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002800:	2105      	movs	r1, #5
 8002802:	48a4      	ldr	r0, [pc, #656]	; (8002a94 <FreqMenu_DrawPresetMenu+0x1378>)
 8002804:	f00d ffbc 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002808:	7bbb      	ldrb	r3, [r7, #14]
 800280a:	b29a      	uxth	r2, r3
 800280c:	2300      	movs	r3, #0
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	2302      	movs	r3, #2
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002818:	2105      	movs	r1, #5
 800281a:	489f      	ldr	r0, [pc, #636]	; (8002a98 <FreqMenu_DrawPresetMenu+0x137c>)
 800281c:	f00d ffb0 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002820:	7b7b      	ldrb	r3, [r7, #13]
 8002822:	b29a      	uxth	r2, r3
 8002824:	2300      	movs	r3, #0
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	2302      	movs	r3, #2
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002830:	2105      	movs	r1, #5
 8002832:	489a      	ldr	r0, [pc, #616]	; (8002a9c <FreqMenu_DrawPresetMenu+0x1380>)
 8002834:	f00d ffa4 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002838:	7b3b      	ldrb	r3, [r7, #12]
 800283a:	b29a      	uxth	r2, r3
 800283c:	2300      	movs	r3, #0
 800283e:	9301      	str	r3, [sp, #4]
 8002840:	2302      	movs	r3, #2
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002848:	2105      	movs	r1, #5
 800284a:	4895      	ldr	r0, [pc, #596]	; (8002aa0 <FreqMenu_DrawPresetMenu+0x1384>)
 800284c:	f00d ff98 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002850:	7afb      	ldrb	r3, [r7, #11]
 8002852:	b29a      	uxth	r2, r3
 8002854:	2300      	movs	r3, #0
 8002856:	9301      	str	r3, [sp, #4]
 8002858:	2302      	movs	r3, #2
 800285a:	9300      	str	r3, [sp, #0]
 800285c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002860:	2105      	movs	r1, #5
 8002862:	4890      	ldr	r0, [pc, #576]	; (8002aa4 <FreqMenu_DrawPresetMenu+0x1388>)
 8002864:	f00d ff8c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002868:	7abb      	ldrb	r3, [r7, #10]
 800286a:	b29a      	uxth	r2, r3
 800286c:	2300      	movs	r3, #0
 800286e:	9301      	str	r3, [sp, #4]
 8002870:	2302      	movs	r3, #2
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002878:	2105      	movs	r1, #5
 800287a:	488b      	ldr	r0, [pc, #556]	; (8002aa8 <FreqMenu_DrawPresetMenu+0x138c>)
 800287c:	f00d ff80 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002880:	7a7b      	ldrb	r3, [r7, #9]
 8002882:	b29a      	uxth	r2, r3
 8002884:	2300      	movs	r3, #0
 8002886:	9301      	str	r3, [sp, #4]
 8002888:	2302      	movs	r3, #2
 800288a:	9300      	str	r3, [sp, #0]
 800288c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002890:	2105      	movs	r1, #5
 8002892:	4886      	ldr	r0, [pc, #536]	; (8002aac <FreqMenu_DrawPresetMenu+0x1390>)
 8002894:	f00d ff74 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002898:	7bfb      	ldrb	r3, [r7, #15]
 800289a:	b29a      	uxth	r2, r3
 800289c:	2300      	movs	r3, #0
 800289e:	9301      	str	r3, [sp, #4]
 80028a0:	2302      	movs	r3, #2
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028a8:	2178      	movs	r1, #120	; 0x78
 80028aa:	4881      	ldr	r0, [pc, #516]	; (8002ab0 <FreqMenu_DrawPresetMenu+0x1394>)
 80028ac:	f00d ff68 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028b0:	7bbb      	ldrb	r3, [r7, #14]
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	2300      	movs	r3, #0
 80028b6:	9301      	str	r3, [sp, #4]
 80028b8:	2302      	movs	r3, #2
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028c0:	2178      	movs	r1, #120	; 0x78
 80028c2:	487c      	ldr	r0, [pc, #496]	; (8002ab4 <FreqMenu_DrawPresetMenu+0x1398>)
 80028c4:	f00d ff5c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028c8:	7b7b      	ldrb	r3, [r7, #13]
 80028ca:	b29a      	uxth	r2, r3
 80028cc:	2300      	movs	r3, #0
 80028ce:	9301      	str	r3, [sp, #4]
 80028d0:	2302      	movs	r3, #2
 80028d2:	9300      	str	r3, [sp, #0]
 80028d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028d8:	2178      	movs	r1, #120	; 0x78
 80028da:	4877      	ldr	r0, [pc, #476]	; (8002ab8 <FreqMenu_DrawPresetMenu+0x139c>)
 80028dc:	f00d ff50 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028e0:	7b3b      	ldrb	r3, [r7, #12]
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	2300      	movs	r3, #0
 80028e6:	9301      	str	r3, [sp, #4]
 80028e8:	2302      	movs	r3, #2
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028f0:	2178      	movs	r1, #120	; 0x78
 80028f2:	4872      	ldr	r0, [pc, #456]	; (8002abc <FreqMenu_DrawPresetMenu+0x13a0>)
 80028f4:	f00d ff44 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80028f8:	7afb      	ldrb	r3, [r7, #11]
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002900:	9301      	str	r3, [sp, #4]
 8002902:	2302      	movs	r3, #2
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	2300      	movs	r3, #0
 8002908:	2178      	movs	r1, #120	; 0x78
 800290a:	486d      	ldr	r0, [pc, #436]	; (8002ac0 <FreqMenu_DrawPresetMenu+0x13a4>)
 800290c:	f00d ff38 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002910:	7abb      	ldrb	r3, [r7, #10]
 8002912:	b29a      	uxth	r2, r3
 8002914:	2300      	movs	r3, #0
 8002916:	9301      	str	r3, [sp, #4]
 8002918:	2302      	movs	r3, #2
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002920:	2178      	movs	r1, #120	; 0x78
 8002922:	4868      	ldr	r0, [pc, #416]	; (8002ac4 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002924:	f00d ff2c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002928:	7a7b      	ldrb	r3, [r7, #9]
 800292a:	b29a      	uxth	r2, r3
 800292c:	2300      	movs	r3, #0
 800292e:	9301      	str	r3, [sp, #4]
 8002930:	2302      	movs	r3, #2
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002938:	2178      	movs	r1, #120	; 0x78
 800293a:	4863      	ldr	r0, [pc, #396]	; (8002ac8 <FreqMenu_DrawPresetMenu+0x13ac>)
 800293c:	f00d ff20 	bl	8010780 <ILI9341_Draw_Text>
			break;
 8002940:	e17a      	b.n	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	b29a      	uxth	r2, r3
 8002946:	2300      	movs	r3, #0
 8002948:	9301      	str	r3, [sp, #4]
 800294a:	2302      	movs	r3, #2
 800294c:	9300      	str	r3, [sp, #0]
 800294e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002952:	2105      	movs	r1, #5
 8002954:	484f      	ldr	r0, [pc, #316]	; (8002a94 <FreqMenu_DrawPresetMenu+0x1378>)
 8002956:	f00d ff13 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800295a:	7bbb      	ldrb	r3, [r7, #14]
 800295c:	b29a      	uxth	r2, r3
 800295e:	2300      	movs	r3, #0
 8002960:	9301      	str	r3, [sp, #4]
 8002962:	2302      	movs	r3, #2
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800296a:	2105      	movs	r1, #5
 800296c:	484a      	ldr	r0, [pc, #296]	; (8002a98 <FreqMenu_DrawPresetMenu+0x137c>)
 800296e:	f00d ff07 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002972:	7b7b      	ldrb	r3, [r7, #13]
 8002974:	b29a      	uxth	r2, r3
 8002976:	2300      	movs	r3, #0
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	2302      	movs	r3, #2
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002982:	2105      	movs	r1, #5
 8002984:	4845      	ldr	r0, [pc, #276]	; (8002a9c <FreqMenu_DrawPresetMenu+0x1380>)
 8002986:	f00d fefb 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800298a:	7b3b      	ldrb	r3, [r7, #12]
 800298c:	b29a      	uxth	r2, r3
 800298e:	2300      	movs	r3, #0
 8002990:	9301      	str	r3, [sp, #4]
 8002992:	2302      	movs	r3, #2
 8002994:	9300      	str	r3, [sp, #0]
 8002996:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800299a:	2105      	movs	r1, #5
 800299c:	4840      	ldr	r0, [pc, #256]	; (8002aa0 <FreqMenu_DrawPresetMenu+0x1384>)
 800299e:	f00d feef 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029a2:	7afb      	ldrb	r3, [r7, #11]
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	2300      	movs	r3, #0
 80029a8:	9301      	str	r3, [sp, #4]
 80029aa:	2302      	movs	r3, #2
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029b2:	2105      	movs	r1, #5
 80029b4:	483b      	ldr	r0, [pc, #236]	; (8002aa4 <FreqMenu_DrawPresetMenu+0x1388>)
 80029b6:	f00d fee3 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029ba:	7abb      	ldrb	r3, [r7, #10]
 80029bc:	b29a      	uxth	r2, r3
 80029be:	2300      	movs	r3, #0
 80029c0:	9301      	str	r3, [sp, #4]
 80029c2:	2302      	movs	r3, #2
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029ca:	2105      	movs	r1, #5
 80029cc:	4836      	ldr	r0, [pc, #216]	; (8002aa8 <FreqMenu_DrawPresetMenu+0x138c>)
 80029ce:	f00d fed7 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029d2:	7a7b      	ldrb	r3, [r7, #9]
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	2300      	movs	r3, #0
 80029d8:	9301      	str	r3, [sp, #4]
 80029da:	2302      	movs	r3, #2
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029e2:	2105      	movs	r1, #5
 80029e4:	4831      	ldr	r0, [pc, #196]	; (8002aac <FreqMenu_DrawPresetMenu+0x1390>)
 80029e6:	f00d fecb 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	b29a      	uxth	r2, r3
 80029ee:	2300      	movs	r3, #0
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	2302      	movs	r3, #2
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029fa:	2178      	movs	r1, #120	; 0x78
 80029fc:	482c      	ldr	r0, [pc, #176]	; (8002ab0 <FreqMenu_DrawPresetMenu+0x1394>)
 80029fe:	f00d febf 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a02:	7bbb      	ldrb	r3, [r7, #14]
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	2300      	movs	r3, #0
 8002a08:	9301      	str	r3, [sp, #4]
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a12:	2178      	movs	r1, #120	; 0x78
 8002a14:	4827      	ldr	r0, [pc, #156]	; (8002ab4 <FreqMenu_DrawPresetMenu+0x1398>)
 8002a16:	f00d feb3 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a1a:	7b7b      	ldrb	r3, [r7, #13]
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	2300      	movs	r3, #0
 8002a20:	9301      	str	r3, [sp, #4]
 8002a22:	2302      	movs	r3, #2
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a2a:	2178      	movs	r1, #120	; 0x78
 8002a2c:	4822      	ldr	r0, [pc, #136]	; (8002ab8 <FreqMenu_DrawPresetMenu+0x139c>)
 8002a2e:	f00d fea7 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a32:	7b3b      	ldrb	r3, [r7, #12]
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	2300      	movs	r3, #0
 8002a38:	9301      	str	r3, [sp, #4]
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a42:	2178      	movs	r1, #120	; 0x78
 8002a44:	481d      	ldr	r0, [pc, #116]	; (8002abc <FreqMenu_DrawPresetMenu+0x13a0>)
 8002a46:	f00d fe9b 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a4a:	7afb      	ldrb	r3, [r7, #11]
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	2300      	movs	r3, #0
 8002a50:	9301      	str	r3, [sp, #4]
 8002a52:	2302      	movs	r3, #2
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a5a:	2178      	movs	r1, #120	; 0x78
 8002a5c:	4818      	ldr	r0, [pc, #96]	; (8002ac0 <FreqMenu_DrawPresetMenu+0x13a4>)
 8002a5e:	f00d fe8f 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002a62:	7abb      	ldrb	r3, [r7, #10]
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002a6a:	9301      	str	r3, [sp, #4]
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	9300      	str	r3, [sp, #0]
 8002a70:	2300      	movs	r3, #0
 8002a72:	2178      	movs	r1, #120	; 0x78
 8002a74:	4813      	ldr	r0, [pc, #76]	; (8002ac4 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002a76:	f00d fe83 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a7a:	7a7b      	ldrb	r3, [r7, #9]
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	2300      	movs	r3, #0
 8002a80:	9301      	str	r3, [sp, #4]
 8002a82:	2302      	movs	r3, #2
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a8a:	2178      	movs	r1, #120	; 0x78
 8002a8c:	480e      	ldr	r0, [pc, #56]	; (8002ac8 <FreqMenu_DrawPresetMenu+0x13ac>)
 8002a8e:	f00d fe77 	bl	8010780 <ILI9341_Draw_Text>
			break;
 8002a92:	e0d1      	b.n	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
 8002a94:	08015808 	.word	0x08015808
 8002a98:	08015810 	.word	0x08015810
 8002a9c:	08015818 	.word	0x08015818
 8002aa0:	08015820 	.word	0x08015820
 8002aa4:	08015828 	.word	0x08015828
 8002aa8:	08015830 	.word	0x08015830
 8002aac:	08015838 	.word	0x08015838
 8002ab0:	08015840 	.word	0x08015840
 8002ab4:	08015848 	.word	0x08015848
 8002ab8:	08015850 	.word	0x08015850
 8002abc:	08015858 	.word	0x08015858
 8002ac0:	08015860 	.word	0x08015860
 8002ac4:	08015868 	.word	0x08015868
 8002ac8:	08015870 	.word	0x08015870
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	9301      	str	r3, [sp, #4]
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002adc:	2105      	movs	r1, #5
 8002ade:	4858      	ldr	r0, [pc, #352]	; (8002c40 <FreqMenu_DrawPresetMenu+0x1524>)
 8002ae0:	f00d fe4e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ae4:	7bbb      	ldrb	r3, [r7, #14]
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	2300      	movs	r3, #0
 8002aea:	9301      	str	r3, [sp, #4]
 8002aec:	2302      	movs	r3, #2
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002af4:	2105      	movs	r1, #5
 8002af6:	4853      	ldr	r0, [pc, #332]	; (8002c44 <FreqMenu_DrawPresetMenu+0x1528>)
 8002af8:	f00d fe42 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002afc:	7b7b      	ldrb	r3, [r7, #13]
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	2300      	movs	r3, #0
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	2302      	movs	r3, #2
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b0c:	2105      	movs	r1, #5
 8002b0e:	484e      	ldr	r0, [pc, #312]	; (8002c48 <FreqMenu_DrawPresetMenu+0x152c>)
 8002b10:	f00d fe36 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b14:	7b3b      	ldrb	r3, [r7, #12]
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	2300      	movs	r3, #0
 8002b1a:	9301      	str	r3, [sp, #4]
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b24:	2105      	movs	r1, #5
 8002b26:	4849      	ldr	r0, [pc, #292]	; (8002c4c <FreqMenu_DrawPresetMenu+0x1530>)
 8002b28:	f00d fe2a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b2c:	7afb      	ldrb	r3, [r7, #11]
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	2300      	movs	r3, #0
 8002b32:	9301      	str	r3, [sp, #4]
 8002b34:	2302      	movs	r3, #2
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b3c:	2105      	movs	r1, #5
 8002b3e:	4844      	ldr	r0, [pc, #272]	; (8002c50 <FreqMenu_DrawPresetMenu+0x1534>)
 8002b40:	f00d fe1e 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b44:	7abb      	ldrb	r3, [r7, #10]
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	2300      	movs	r3, #0
 8002b4a:	9301      	str	r3, [sp, #4]
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b54:	2105      	movs	r1, #5
 8002b56:	483f      	ldr	r0, [pc, #252]	; (8002c54 <FreqMenu_DrawPresetMenu+0x1538>)
 8002b58:	f00d fe12 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b5c:	7a7b      	ldrb	r3, [r7, #9]
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	2300      	movs	r3, #0
 8002b62:	9301      	str	r3, [sp, #4]
 8002b64:	2302      	movs	r3, #2
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b6c:	2105      	movs	r1, #5
 8002b6e:	483a      	ldr	r0, [pc, #232]	; (8002c58 <FreqMenu_DrawPresetMenu+0x153c>)
 8002b70:	f00d fe06 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
 8002b76:	b29a      	uxth	r2, r3
 8002b78:	2300      	movs	r3, #0
 8002b7a:	9301      	str	r3, [sp, #4]
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b84:	2178      	movs	r1, #120	; 0x78
 8002b86:	4835      	ldr	r0, [pc, #212]	; (8002c5c <FreqMenu_DrawPresetMenu+0x1540>)
 8002b88:	f00d fdfa 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b8c:	7bbb      	ldrb	r3, [r7, #14]
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	2300      	movs	r3, #0
 8002b92:	9301      	str	r3, [sp, #4]
 8002b94:	2302      	movs	r3, #2
 8002b96:	9300      	str	r3, [sp, #0]
 8002b98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b9c:	2178      	movs	r1, #120	; 0x78
 8002b9e:	4830      	ldr	r0, [pc, #192]	; (8002c60 <FreqMenu_DrawPresetMenu+0x1544>)
 8002ba0:	f00d fdee 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ba4:	7b7b      	ldrb	r3, [r7, #13]
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	2300      	movs	r3, #0
 8002baa:	9301      	str	r3, [sp, #4]
 8002bac:	2302      	movs	r3, #2
 8002bae:	9300      	str	r3, [sp, #0]
 8002bb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002bb4:	2178      	movs	r1, #120	; 0x78
 8002bb6:	482b      	ldr	r0, [pc, #172]	; (8002c64 <FreqMenu_DrawPresetMenu+0x1548>)
 8002bb8:	f00d fde2 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002bbc:	7b3b      	ldrb	r3, [r7, #12]
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	9301      	str	r3, [sp, #4]
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002bcc:	2178      	movs	r1, #120	; 0x78
 8002bce:	4826      	ldr	r0, [pc, #152]	; (8002c68 <FreqMenu_DrawPresetMenu+0x154c>)
 8002bd0:	f00d fdd6 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002bd4:	7afb      	ldrb	r3, [r7, #11]
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	2300      	movs	r3, #0
 8002bda:	9301      	str	r3, [sp, #4]
 8002bdc:	2302      	movs	r3, #2
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002be4:	2178      	movs	r1, #120	; 0x78
 8002be6:	4821      	ldr	r0, [pc, #132]	; (8002c6c <FreqMenu_DrawPresetMenu+0x1550>)
 8002be8:	f00d fdca 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002bec:	7abb      	ldrb	r3, [r7, #10]
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	9301      	str	r3, [sp, #4]
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002bfc:	2178      	movs	r1, #120	; 0x78
 8002bfe:	481c      	ldr	r0, [pc, #112]	; (8002c70 <FreqMenu_DrawPresetMenu+0x1554>)
 8002c00:	f00d fdbe 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002c04:	7a7b      	ldrb	r3, [r7, #9]
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002c0c:	9301      	str	r3, [sp, #4]
 8002c0e:	2302      	movs	r3, #2
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	2300      	movs	r3, #0
 8002c14:	2178      	movs	r1, #120	; 0x78
 8002c16:	4817      	ldr	r0, [pc, #92]	; (8002c74 <FreqMenu_DrawPresetMenu+0x1558>)
 8002c18:	f00d fdb2 	bl	8010780 <ILI9341_Draw_Text>
			break;
 8002c1c:	bf00      	nop
 8002c1e:	e00b      	b.n	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8002c20:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002c24:	9301      	str	r3, [sp, #4]
 8002c26:	2301      	movs	r3, #1
 8002c28:	9300      	str	r3, [sp, #0]
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	22b4      	movs	r2, #180	; 0xb4
 8002c2e:	2105      	movs	r1, #5
 8002c30:	4811      	ldr	r0, [pc, #68]	; (8002c78 <FreqMenu_DrawPresetMenu+0x155c>)
 8002c32:	f00d fda5 	bl	8010780 <ILI9341_Draw_Text>
}
 8002c36:	e7ff      	b.n	8002c38 <FreqMenu_DrawPresetMenu+0x151c>
 8002c38:	bf00      	nop
 8002c3a:	3710      	adds	r7, #16
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	08015808 	.word	0x08015808
 8002c44:	08015810 	.word	0x08015810
 8002c48:	08015818 	.word	0x08015818
 8002c4c:	08015820 	.word	0x08015820
 8002c50:	08015828 	.word	0x08015828
 8002c54:	08015830 	.word	0x08015830
 8002c58:	08015838 	.word	0x08015838
 8002c5c:	08015840 	.word	0x08015840
 8002c60:	08015848 	.word	0x08015848
 8002c64:	08015850 	.word	0x08015850
 8002c68:	08015858 	.word	0x08015858
 8002c6c:	08015860 	.word	0x08015860
 8002c70:	08015868 	.word	0x08015868
 8002c74:	08015870 	.word	0x08015870
 8002c78:	0801587c 	.word	0x0801587c

08002c7c <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002c82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c86:	9301      	str	r3, [sp, #4]
 8002c88:	2302      	movs	r3, #2
 8002c8a:	9300      	str	r3, [sp, #0]
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	220a      	movs	r2, #10
 8002c90:	2105      	movs	r1, #5
 8002c92:	4804      	ldr	r0, [pc, #16]	; (8002ca4 <FreqMenu_DrawAdjustMenu+0x28>)
 8002c94:	f00d fd74 	bl	8010780 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002c98:	f7fe f92e 	bl	8000ef8 <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	080158ac 	.word	0x080158ac

08002ca8 <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 8002ca8:	b5b0      	push	{r4, r5, r7, lr}
 8002caa:	b0a0      	sub	sp, #128	; 0x80
 8002cac:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002cae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cb2:	9301      	str	r3, [sp, #4]
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	2300      	movs	r3, #0
 8002cba:	220a      	movs	r2, #10
 8002cbc:	2105      	movs	r1, #5
 8002cbe:	48a2      	ldr	r0, [pc, #648]	; (8002f48 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002cc0:	f00d fd5e 	bl	8010780 <ILI9341_Draw_Text>
	DM_DisplayInputTriggerStatus();
 8002cc4:	f7fe fbda 	bl	800147c <DM_DisplayInputTriggerStatus>

	// draw enabled status


	char enabled_text[20] = "";
 8002cc8:	2300      	movs	r3, #0
 8002cca:	667b      	str	r3, [r7, #100]	; 0x64
 8002ccc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]
 8002cd4:	605a      	str	r2, [r3, #4]
 8002cd6:	609a      	str	r2, [r3, #8]
 8002cd8:	60da      	str	r2, [r3, #12]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002cda:	4b9c      	ldr	r3, [pc, #624]	; (8002f4c <FreqMenu_DrawSweepMenu+0x2a4>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d109      	bne.n	8002cfa <FreqMenu_DrawSweepMenu+0x52>
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  RUNNING");
 8002ce6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002cea:	4a99      	ldr	r2, [pc, #612]	; (8002f50 <FreqMenu_DrawSweepMenu+0x2a8>)
 8002cec:	461c      	mov	r4, r3
 8002cee:	4615      	mov	r5, r2
 8002cf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002cf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002cf4:	682b      	ldr	r3, [r5, #0]
 8002cf6:	7023      	strb	r3, [r4, #0]
 8002cf8:	e008      	b.n	8002d0c <FreqMenu_DrawSweepMenu+0x64>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  STOPPED");
 8002cfa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002cfe:	4a95      	ldr	r2, [pc, #596]	; (8002f54 <FreqMenu_DrawSweepMenu+0x2ac>)
 8002d00:	461c      	mov	r4, r3
 8002d02:	4615      	mov	r5, r2
 8002d04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d08:	682b      	ldr	r3, [r5, #0]
 8002d0a:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 5, 40, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d0c:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8002d10:	2300      	movs	r3, #0
 8002d12:	9301      	str	r3, [sp, #4]
 8002d14:	2302      	movs	r3, #2
 8002d16:	9300      	str	r3, [sp, #0]
 8002d18:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d1c:	2228      	movs	r2, #40	; 0x28
 8002d1e:	2105      	movs	r1, #5
 8002d20:	f00d fd2e 	bl	8010780 <ILI9341_Draw_Text>

	// draw output freq status
	char out_hertz[25] = "";
 8002d24:	2300      	movs	r3, #0
 8002d26:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d28:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	605a      	str	r2, [r3, #4]
 8002d32:	609a      	str	r2, [r3, #8]
 8002d34:	60da      	str	r2, [r3, #12]
 8002d36:	611a      	str	r2, [r3, #16]
 8002d38:	751a      	strb	r2, [r3, #20]
	snprintf(out_hertz, sizeof(out_hertz), "OUTPUT: %7.2f Hz", SM_GetOutputInHertz());
 8002d3a:	f003 ff71 	bl	8006c20 <SM_GetOutputInHertz>
 8002d3e:	ee10 3a10 	vmov	r3, s0
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fd fc28 	bl	8000598 <__aeabi_f2d>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	460c      	mov	r4, r1
 8002d4c:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002d50:	e9cd 3400 	strd	r3, r4, [sp]
 8002d54:	4a80      	ldr	r2, [pc, #512]	; (8002f58 <FreqMenu_DrawSweepMenu+0x2b0>)
 8002d56:	2119      	movs	r1, #25
 8002d58:	f00f f8ce 	bl	8011ef8 <sniprintf>
	ILI9341_Draw_Text(out_hertz, 5, 60, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d5c:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002d60:	2300      	movs	r3, #0
 8002d62:	9301      	str	r3, [sp, #4]
 8002d64:	2302      	movs	r3, #2
 8002d66:	9300      	str	r3, [sp, #0]
 8002d68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d6c:	223c      	movs	r2, #60	; 0x3c
 8002d6e:	2105      	movs	r1, #5
 8002d70:	f00d fd06 	bl	8010780 <ILI9341_Draw_Text>
		//snprintf(dir_text, sizeof(dir_text), "DIRECTION:  N/A");
	}
	else
	{
*/
		ILI9341_Draw_Text("SWEEP MODE:", 5, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d74:	2300      	movs	r3, #0
 8002d76:	9301      	str	r3, [sp, #4]
 8002d78:	2302      	movs	r3, #2
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d80:	2264      	movs	r2, #100	; 0x64
 8002d82:	2105      	movs	r1, #5
 8002d84:	4875      	ldr	r0, [pc, #468]	; (8002f5c <FreqMenu_DrawSweepMenu+0x2b4>)
 8002d86:	f00d fcfb 	bl	8010780 <ILI9341_Draw_Text>

		// get direction
		if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8002d8a:	4b70      	ldr	r3, [pc, #448]	; (8002f4c <FreqMenu_DrawSweepMenu+0x2a4>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0310 	and.w	r3, r3, #16
 8002d92:	2b10      	cmp	r3, #16
 8002d94:	d117      	bne.n	8002dc6 <FreqMenu_DrawSweepMenu+0x11e>
		{
			ILI9341_Draw_Text("UP", 235, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d96:	2300      	movs	r3, #0
 8002d98:	9301      	str	r3, [sp, #4]
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002da2:	2264      	movs	r2, #100	; 0x64
 8002da4:	21eb      	movs	r1, #235	; 0xeb
 8002da6:	486e      	ldr	r0, [pc, #440]	; (8002f60 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002da8:	f00d fcea 	bl	8010780 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("DOWN", 265, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002dac:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002db0:	9301      	str	r3, [sp, #4]
 8002db2:	2302      	movs	r3, #2
 8002db4:	9300      	str	r3, [sp, #0]
 8002db6:	2300      	movs	r3, #0
 8002db8:	2264      	movs	r2, #100	; 0x64
 8002dba:	f240 1109 	movw	r1, #265	; 0x109
 8002dbe:	4869      	ldr	r0, [pc, #420]	; (8002f64 <FreqMenu_DrawSweepMenu+0x2bc>)
 8002dc0:	f00d fcde 	bl	8010780 <ILI9341_Draw_Text>
 8002dc4:	e016      	b.n	8002df4 <FreqMenu_DrawSweepMenu+0x14c>
		}
		else
		{
			ILI9341_Draw_Text("DOWN", 265, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	9301      	str	r3, [sp, #4]
 8002dca:	2302      	movs	r3, #2
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002dd2:	2264      	movs	r2, #100	; 0x64
 8002dd4:	f240 1109 	movw	r1, #265	; 0x109
 8002dd8:	4862      	ldr	r0, [pc, #392]	; (8002f64 <FreqMenu_DrawSweepMenu+0x2bc>)
 8002dda:	f00d fcd1 	bl	8010780 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("UP", 235, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002dde:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002de2:	9301      	str	r3, [sp, #4]
 8002de4:	2302      	movs	r3, #2
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	2300      	movs	r3, #0
 8002dea:	2264      	movs	r2, #100	; 0x64
 8002dec:	21eb      	movs	r1, #235	; 0xeb
 8002dee:	485c      	ldr	r0, [pc, #368]	; (8002f60 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002df0:	f00d fcc6 	bl	8010780 <ILI9341_Draw_Text>




	// draw rate status
	if(theCurrentEncoderSweepFunction == ENCODER_SWEEP_SPEED_FUNCTION)
 8002df4:	4b5c      	ldr	r3, [pc, #368]	; (8002f68 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d10b      	bne.n	8002e14 <FreqMenu_DrawSweepMenu+0x16c>
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002dfc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002e00:	9301      	str	r3, [sp, #4]
 8002e02:	2302      	movs	r3, #2
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	2300      	movs	r3, #0
 8002e08:	2278      	movs	r2, #120	; 0x78
 8002e0a:	2105      	movs	r1, #5
 8002e0c:	4857      	ldr	r0, [pc, #348]	; (8002f6c <FreqMenu_DrawSweepMenu+0x2c4>)
 8002e0e:	f00d fcb7 	bl	8010780 <ILI9341_Draw_Text>
 8002e12:	e00a      	b.n	8002e2a <FreqMenu_DrawSweepMenu+0x182>
	}
	else
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e14:	2300      	movs	r3, #0
 8002e16:	9301      	str	r3, [sp, #4]
 8002e18:	2302      	movs	r3, #2
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e20:	2278      	movs	r2, #120	; 0x78
 8002e22:	2105      	movs	r1, #5
 8002e24:	4851      	ldr	r0, [pc, #324]	; (8002f6c <FreqMenu_DrawSweepMenu+0x2c4>)
 8002e26:	f00d fcab 	bl	8010780 <ILI9341_Draw_Text>
	}
	char arr_text[25] = "";
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e2e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e32:	2200      	movs	r2, #0
 8002e34:	601a      	str	r2, [r3, #0]
 8002e36:	605a      	str	r2, [r3, #4]
 8002e38:	609a      	str	r2, [r3, #8]
 8002e3a:	60da      	str	r2, [r3, #12]
 8002e3c:	611a      	str	r2, [r3, #16]
 8002e3e:	751a      	strb	r2, [r3, #20]
	snprintf(arr_text, sizeof(arr_text), "%8.3f Hz", calculated_sweep_in_hertz);
 8002e40:	4b4b      	ldr	r3, [pc, #300]	; (8002f70 <FreqMenu_DrawSweepMenu+0x2c8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7fd fba7 	bl	8000598 <__aeabi_f2d>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	460c      	mov	r4, r1
 8002e4e:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002e52:	e9cd 3400 	strd	r3, r4, [sp]
 8002e56:	4a47      	ldr	r2, [pc, #284]	; (8002f74 <FreqMenu_DrawSweepMenu+0x2cc>)
 8002e58:	2119      	movs	r1, #25
 8002e5a:	f00f f84d 	bl	8011ef8 <sniprintf>
	ILI9341_Draw_Text(arr_text, 182, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e5e:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002e62:	2300      	movs	r3, #0
 8002e64:	9301      	str	r3, [sp, #4]
 8002e66:	2302      	movs	r3, #2
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e6e:	2278      	movs	r2, #120	; 0x78
 8002e70:	21b6      	movs	r1, #182	; 0xb6
 8002e72:	f00d fc85 	bl	8010780 <ILI9341_Draw_Text>


	// draw upper sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_UP) )
 8002e76:	4b3c      	ldr	r3, [pc, #240]	; (8002f68 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d10f      	bne.n	8002e9e <FreqMenu_DrawSweepMenu+0x1f6>
 8002e7e:	4b3e      	ldr	r3, [pc, #248]	; (8002f78 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d10b      	bne.n	8002e9e <FreqMenu_DrawSweepMenu+0x1f6>
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);	// highlighted
 8002e86:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002e8a:	9301      	str	r3, [sp, #4]
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2300      	movs	r3, #0
 8002e92:	228c      	movs	r2, #140	; 0x8c
 8002e94:	2105      	movs	r1, #5
 8002e96:	4839      	ldr	r0, [pc, #228]	; (8002f7c <FreqMenu_DrawSweepMenu+0x2d4>)
 8002e98:	f00d fc72 	bl	8010780 <ILI9341_Draw_Text>
 8002e9c:	e00a      	b.n	8002eb4 <FreqMenu_DrawSweepMenu+0x20c>
		//ILI9341_Draw_Arrow(ARROW_UP, 280, 120, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	9301      	str	r3, [sp, #4]
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	9300      	str	r3, [sp, #0]
 8002ea6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002eaa:	228c      	movs	r2, #140	; 0x8c
 8002eac:	2105      	movs	r1, #5
 8002eae:	4833      	ldr	r0, [pc, #204]	; (8002f7c <FreqMenu_DrawSweepMenu+0x2d4>)
 8002eb0:	f00d fc66 	bl	8010780 <ILI9341_Draw_Text>
	}
	char sweep_lower_text[20] = "";
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	61bb      	str	r3, [r7, #24]
 8002eb8:	f107 031c 	add.w	r3, r7, #28
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	605a      	str	r2, [r3, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
 8002ec4:	60da      	str	r2, [r3, #12]
	snprintf(sweep_lower_text, sizeof(sweep_lower_text), "%9.2f  Hz", SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
 8002ec6:	4b2e      	ldr	r3, [pc, #184]	; (8002f80 <FreqMenu_DrawSweepMenu+0x2d8>)
 8002ec8:	edd3 7a00 	vldr	s15, [r3]
 8002ecc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ed0:	4b2c      	ldr	r3, [pc, #176]	; (8002f84 <FreqMenu_DrawSweepMenu+0x2dc>)
 8002ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	ee17 0a90 	vmov	r0, s15
 8002edc:	f003 fee4 	bl	8006ca8 <SM_ConvertPeriodToHertz>
 8002ee0:	eeb0 7a40 	vmov.f32	s14, s0
 8002ee4:	eddf 7a28 	vldr	s15, [pc, #160]	; 8002f88 <FreqMenu_DrawSweepMenu+0x2e0>
 8002ee8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002eec:	ee16 0a90 	vmov	r0, s13
 8002ef0:	f7fd fb52 	bl	8000598 <__aeabi_f2d>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	460c      	mov	r4, r1
 8002ef8:	f107 0018 	add.w	r0, r7, #24
 8002efc:	e9cd 3400 	strd	r3, r4, [sp]
 8002f00:	4a22      	ldr	r2, [pc, #136]	; (8002f8c <FreqMenu_DrawSweepMenu+0x2e4>)
 8002f02:	2114      	movs	r1, #20
 8002f04:	f00e fff8 	bl	8011ef8 <sniprintf>
	ILI9341_Draw_Text(sweep_lower_text, 158, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002f08:	f107 0018 	add.w	r0, r7, #24
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	9301      	str	r3, [sp, #4]
 8002f10:	2302      	movs	r3, #2
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002f18:	228c      	movs	r2, #140	; 0x8c
 8002f1a:	219e      	movs	r1, #158	; 0x9e
 8002f1c:	f00d fc30 	bl	8010780 <ILI9341_Draw_Text>


	// draw lower sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_DOWN) )
 8002f20:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d135      	bne.n	8002f94 <FreqMenu_DrawSweepMenu+0x2ec>
 8002f28:	4b13      	ldr	r3, [pc, #76]	; (8002f78 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d131      	bne.n	8002f94 <FreqMenu_DrawSweepMenu+0x2ec>
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR); 	// highlighted
 8002f30:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002f34:	9301      	str	r3, [sp, #4]
 8002f36:	2302      	movs	r3, #2
 8002f38:	9300      	str	r3, [sp, #0]
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	22a0      	movs	r2, #160	; 0xa0
 8002f3e:	2105      	movs	r1, #5
 8002f40:	4813      	ldr	r0, [pc, #76]	; (8002f90 <FreqMenu_DrawSweepMenu+0x2e8>)
 8002f42:	f00d fc1d 	bl	8010780 <ILI9341_Draw_Text>
 8002f46:	e030      	b.n	8002faa <FreqMenu_DrawSweepMenu+0x302>
 8002f48:	080158c0 	.word	0x080158c0
 8002f4c:	40000c00 	.word	0x40000c00
 8002f50:	080158d4 	.word	0x080158d4
 8002f54:	080158e8 	.word	0x080158e8
 8002f58:	080158fc 	.word	0x080158fc
 8002f5c:	08015910 	.word	0x08015910
 8002f60:	0801591c 	.word	0x0801591c
 8002f64:	08015920 	.word	0x08015920
 8002f68:	20001e55 	.word	0x20001e55
 8002f6c:	08015928 	.word	0x08015928
 8002f70:	2000226c 	.word	0x2000226c
 8002f74:	08015938 	.word	0x08015938
 8002f78:	20001e54 	.word	0x20001e54
 8002f7c:	08015944 	.word	0x08015944
 8002f80:	20000120 	.word	0x20000120
 8002f84:	40013400 	.word	0x40013400
 8002f88:	42f00000 	.word	0x42f00000
 8002f8c:	08015954 	.word	0x08015954
 8002f90:	08015960 	.word	0x08015960
		//ILI9341_Draw_Arrow(ARROW_DOWN, 280, 130, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002f94:	2300      	movs	r3, #0
 8002f96:	9301      	str	r3, [sp, #4]
 8002f98:	2302      	movs	r3, #2
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002fa0:	22a0      	movs	r2, #160	; 0xa0
 8002fa2:	2105      	movs	r1, #5
 8002fa4:	484d      	ldr	r0, [pc, #308]	; (80030dc <FreqMenu_DrawSweepMenu+0x434>)
 8002fa6:	f00d fbeb 	bl	8010780 <ILI9341_Draw_Text>
	}
	char sweep_upper_text[20] = "";
 8002faa:	2300      	movs	r3, #0
 8002fac:	607b      	str	r3, [r7, #4]
 8002fae:	f107 0308 	add.w	r3, r7, #8
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	605a      	str	r2, [r3, #4]
 8002fb8:	609a      	str	r2, [r3, #8]
 8002fba:	60da      	str	r2, [r3, #12]
	snprintf(sweep_upper_text, sizeof(sweep_upper_text), "%8.2f  Hz", SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
 8002fbc:	4b48      	ldr	r3, [pc, #288]	; (80030e0 <FreqMenu_DrawSweepMenu+0x438>)
 8002fbe:	edd3 7a00 	vldr	s15, [r3]
 8002fc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fc6:	4b47      	ldr	r3, [pc, #284]	; (80030e4 <FreqMenu_DrawSweepMenu+0x43c>)
 8002fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	4619      	mov	r1, r3
 8002fce:	ee17 0a90 	vmov	r0, s15
 8002fd2:	f003 fe69 	bl	8006ca8 <SM_ConvertPeriodToHertz>
 8002fd6:	eeb0 7a40 	vmov.f32	s14, s0
 8002fda:	eddf 7a43 	vldr	s15, [pc, #268]	; 80030e8 <FreqMenu_DrawSweepMenu+0x440>
 8002fde:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002fe2:	ee16 0a90 	vmov	r0, s13
 8002fe6:	f7fd fad7 	bl	8000598 <__aeabi_f2d>
 8002fea:	4603      	mov	r3, r0
 8002fec:	460c      	mov	r4, r1
 8002fee:	1d38      	adds	r0, r7, #4
 8002ff0:	e9cd 3400 	strd	r3, r4, [sp]
 8002ff4:	4a3d      	ldr	r2, [pc, #244]	; (80030ec <FreqMenu_DrawSweepMenu+0x444>)
 8002ff6:	2114      	movs	r1, #20
 8002ff8:	f00e ff7e 	bl	8011ef8 <sniprintf>
	ILI9341_Draw_Text(sweep_upper_text, 170, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ffc:	1d38      	adds	r0, r7, #4
 8002ffe:	2300      	movs	r3, #0
 8003000:	9301      	str	r3, [sp, #4]
 8003002:	2302      	movs	r3, #2
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800300a:	22a0      	movs	r2, #160	; 0xa0
 800300c:	21aa      	movs	r1, #170	; 0xaa
 800300e:	f00d fbb7 	bl	8010780 <ILI9341_Draw_Text>


	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8003012:	4b37      	ldr	r3, [pc, #220]	; (80030f0 <FreqMenu_DrawSweepMenu+0x448>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b01      	cmp	r3, #1
 800301c:	d10b      	bne.n	8003036 <FreqMenu_DrawSweepMenu+0x38e>
		ILI9341_Draw_Text("PAUSE ", 6, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800301e:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003022:	9301      	str	r3, [sp, #4]
 8003024:	2302      	movs	r3, #2
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	2300      	movs	r3, #0
 800302a:	22d5      	movs	r2, #213	; 0xd5
 800302c:	2106      	movs	r1, #6
 800302e:	4831      	ldr	r0, [pc, #196]	; (80030f4 <FreqMenu_DrawSweepMenu+0x44c>)
 8003030:	f00d fba6 	bl	8010780 <ILI9341_Draw_Text>
 8003034:	e00a      	b.n	800304c <FreqMenu_DrawSweepMenu+0x3a4>
	else
		ILI9341_Draw_Text("RESUME", 5, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003036:	f240 23fd 	movw	r3, #765	; 0x2fd
 800303a:	9301      	str	r3, [sp, #4]
 800303c:	2302      	movs	r3, #2
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	2300      	movs	r3, #0
 8003042:	22d5      	movs	r2, #213	; 0xd5
 8003044:	2105      	movs	r1, #5
 8003046:	482c      	ldr	r0, [pc, #176]	; (80030f8 <FreqMenu_DrawSweepMenu+0x450>)
 8003048:	f00d fb9a 	bl	8010780 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	104,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800304c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003050:	9301      	str	r3, [sp, #4]
 8003052:	2302      	movs	r3, #2
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	2300      	movs	r3, #0
 8003058:	22cc      	movs	r2, #204	; 0xcc
 800305a:	2168      	movs	r1, #104	; 0x68
 800305c:	4827      	ldr	r0, [pc, #156]	; (80030fc <FreqMenu_DrawSweepMenu+0x454>)
 800305e:	f00d fb8f 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	97, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003062:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003066:	9301      	str	r3, [sp, #4]
 8003068:	2302      	movs	r3, #2
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	2300      	movs	r3, #0
 800306e:	22de      	movs	r2, #222	; 0xde
 8003070:	2161      	movs	r1, #97	; 0x61
 8003072:	4823      	ldr	r0, [pc, #140]	; (8003100 <FreqMenu_DrawSweepMenu+0x458>)
 8003074:	f00d fb84 	bl	8010780 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003078:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800307c:	9301      	str	r3, [sp, #4]
 800307e:	2302      	movs	r3, #2
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	2300      	movs	r3, #0
 8003084:	22cc      	movs	r2, #204	; 0xcc
 8003086:	21b7      	movs	r1, #183	; 0xb7
 8003088:	481c      	ldr	r0, [pc, #112]	; (80030fc <FreqMenu_DrawSweepMenu+0x454>)
 800308a:	f00d fb79 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800308e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003092:	9301      	str	r3, [sp, #4]
 8003094:	2302      	movs	r3, #2
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	2300      	movs	r3, #0
 800309a:	22de      	movs	r2, #222	; 0xde
 800309c:	21ad      	movs	r1, #173	; 0xad
 800309e:	4819      	ldr	r0, [pc, #100]	; (8003104 <FreqMenu_DrawSweepMenu+0x45c>)
 80030a0:	f00d fb6e 	bl	8010780 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80030a4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80030a8:	9301      	str	r3, [sp, #4]
 80030aa:	2302      	movs	r3, #2
 80030ac:	9300      	str	r3, [sp, #0]
 80030ae:	2300      	movs	r3, #0
 80030b0:	22cc      	movs	r2, #204	; 0xcc
 80030b2:	f240 1107 	movw	r1, #263	; 0x107
 80030b6:	4811      	ldr	r0, [pc, #68]	; (80030fc <FreqMenu_DrawSweepMenu+0x454>)
 80030b8:	f00d fb62 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80030bc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80030c0:	9301      	str	r3, [sp, #4]
 80030c2:	2302      	movs	r3, #2
 80030c4:	9300      	str	r3, [sp, #0]
 80030c6:	2300      	movs	r3, #0
 80030c8:	22de      	movs	r2, #222	; 0xde
 80030ca:	21fc      	movs	r1, #252	; 0xfc
 80030cc:	480e      	ldr	r0, [pc, #56]	; (8003108 <FreqMenu_DrawSweepMenu+0x460>)
 80030ce:	f00d fb57 	bl	8010780 <ILI9341_Draw_Text>
}
 80030d2:	bf00      	nop
 80030d4:	3778      	adds	r7, #120	; 0x78
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bdb0      	pop	{r4, r5, r7, pc}
 80030da:	bf00      	nop
 80030dc:	08015960 	.word	0x08015960
 80030e0:	20000124 	.word	0x20000124
 80030e4:	40013400 	.word	0x40013400
 80030e8:	42f00000 	.word	0x42f00000
 80030ec:	08015970 	.word	0x08015970
 80030f0:	40000c00 	.word	0x40000c00
 80030f4:	0801597c 	.word	0x0801597c
 80030f8:	08015984 	.word	0x08015984
 80030fc:	0801598c 	.word	0x0801598c
 8003100:	08015990 	.word	0x08015990
 8003104:	08015998 	.word	0x08015998
 8003108:	080159a0 	.word	0x080159a0

0800310c <FreqMenu_DrawPrescalerMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPrescalerMenu()
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->PSC", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003112:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003116:	9301      	str	r3, [sp, #4]
 8003118:	2302      	movs	r3, #2
 800311a:	9300      	str	r3, [sp, #0]
 800311c:	2300      	movs	r3, #0
 800311e:	220a      	movs	r2, #10
 8003120:	2105      	movs	r1, #5
 8003122:	4804      	ldr	r0, [pc, #16]	; (8003134 <FreqMenu_DrawPrescalerMenu+0x28>)
 8003124:	f00d fb2c 	bl	8010780 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003128:	f7fd fee6 	bl	8000ef8 <DM_DisplayFormattedOutput>

}
 800312c:	bf00      	nop
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	080159a8 	.word	0x080159a8

08003138 <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	4603      	mov	r3, r0
 8003140:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003142:	79fb      	ldrb	r3, [r7, #7]
 8003144:	2b02      	cmp	r3, #2
 8003146:	d007      	beq.n	8003158 <FuncMenu_DrawMenu+0x20>
 8003148:	2b03      	cmp	r3, #3
 800314a:	d009      	beq.n	8003160 <FuncMenu_DrawMenu+0x28>
 800314c:	2b01      	cmp	r3, #1
 800314e:	d000      	beq.n	8003152 <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_Aux_MENU:
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
			break;

		default:
			break;
 8003150:	e00a      	b.n	8003168 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawMainMenu();
 8003152:	f000 f80d 	bl	8003170 <FuncMenu_DrawMainMenu>
			break;
 8003156:	e007      	b.n	8003168 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SIGNAL_CHANNEL);
 8003158:	2000      	movs	r0, #0
 800315a:	f000 f851 	bl	8003200 <FuncMenu_DrawOutputMenu>
			break;
 800315e:	e003      	b.n	8003168 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
 8003160:	2001      	movs	r0, #1
 8003162:	f000 f84d 	bl	8003200 <FuncMenu_DrawOutputMenu>
			break;
 8003166:	bf00      	nop

	}
}
 8003168:	bf00      	nop
 800316a:	3708      	adds	r7, #8
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003176:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800317a:	9301      	str	r3, [sp, #4]
 800317c:	2302      	movs	r3, #2
 800317e:	9300      	str	r3, [sp, #0]
 8003180:	2300      	movs	r3, #0
 8003182:	220a      	movs	r2, #10
 8003184:	210a      	movs	r1, #10
 8003186:	481a      	ldr	r0, [pc, #104]	; (80031f0 <FuncMenu_DrawMainMenu+0x80>)
 8003188:	f00d fafa 	bl	8010780 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 800318c:	f7fd feb4 	bl	8000ef8 <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003190:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003194:	9301      	str	r3, [sp, #4]
 8003196:	2302      	movs	r3, #2
 8003198:	9300      	str	r3, [sp, #0]
 800319a:	2300      	movs	r3, #0
 800319c:	22d2      	movs	r2, #210	; 0xd2
 800319e:	2105      	movs	r1, #5
 80031a0:	4814      	ldr	r0, [pc, #80]	; (80031f4 <FuncMenu_DrawMainMenu+0x84>)
 80031a2:	f00d faed 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("AUX", 	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80031a6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80031aa:	9301      	str	r3, [sp, #4]
 80031ac:	2302      	movs	r3, #2
 80031ae:	9300      	str	r3, [sp, #0]
 80031b0:	2300      	movs	r3, #0
 80031b2:	22d2      	movs	r2, #210	; 0xd2
 80031b4:	2164      	movs	r1, #100	; 0x64
 80031b6:	4810      	ldr	r0, [pc, #64]	; (80031f8 <FuncMenu_DrawMainMenu+0x88>)
 80031b8:	f00d fae2 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80031bc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80031c0:	9301      	str	r3, [sp, #4]
 80031c2:	2302      	movs	r3, #2
 80031c4:	9300      	str	r3, [sp, #0]
 80031c6:	2300      	movs	r3, #0
 80031c8:	22d2      	movs	r2, #210	; 0xd2
 80031ca:	21af      	movs	r1, #175	; 0xaf
 80031cc:	480b      	ldr	r0, [pc, #44]	; (80031fc <FuncMenu_DrawMainMenu+0x8c>)
 80031ce:	f00d fad7 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80031d2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80031d6:	9301      	str	r3, [sp, #4]
 80031d8:	2302      	movs	r3, #2
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	2300      	movs	r3, #0
 80031de:	22d2      	movs	r2, #210	; 0xd2
 80031e0:	f44f 7182 	mov.w	r1, #260	; 0x104
 80031e4:	4805      	ldr	r0, [pc, #20]	; (80031fc <FuncMenu_DrawMainMenu+0x8c>)
 80031e6:	f00d facb 	bl	8010780 <ILI9341_Draw_Text>
}
 80031ea:	bf00      	nop
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	080159b8 	.word	0x080159b8
 80031f4:	080159c4 	.word	0x080159c4
 80031f8:	080159cc 	.word	0x080159cc
 80031fc:	080159d0 	.word	0x080159d0

08003200 <FuncMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawOutputMenu(eOutputChannel_t pOutChan)
{
 8003200:	b590      	push	{r4, r7, lr}
 8003202:	b089      	sub	sp, #36	; 0x24
 8003204:	af02      	add	r7, sp, #8
 8003206:	4603      	mov	r3, r0
 8003208:	71fb      	strb	r3, [r7, #7]
	if(pOutChan)
 800320a:	79fb      	ldrb	r3, [r7, #7]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00b      	beq.n	8003228 <FuncMenu_DrawOutputMenu+0x28>
		ILI9341_Draw_Text("OUT->FUNC->AUX", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003210:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003214:	9301      	str	r3, [sp, #4]
 8003216:	2302      	movs	r3, #2
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	2300      	movs	r3, #0
 800321c:	220a      	movs	r2, #10
 800321e:	210a      	movs	r1, #10
 8003220:	4896      	ldr	r0, [pc, #600]	; (800347c <FuncMenu_DrawOutputMenu+0x27c>)
 8003222:	f00d faad 	bl	8010780 <ILI9341_Draw_Text>
 8003226:	e00a      	b.n	800323e <FuncMenu_DrawOutputMenu+0x3e>
	else
		ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003228:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800322c:	9301      	str	r3, [sp, #4]
 800322e:	2302      	movs	r3, #2
 8003230:	9300      	str	r3, [sp, #0]
 8003232:	2300      	movs	r3, #0
 8003234:	220a      	movs	r2, #10
 8003236:	210a      	movs	r1, #10
 8003238:	4891      	ldr	r0, [pc, #580]	; (8003480 <FuncMenu_DrawOutputMenu+0x280>)
 800323a:	f00d faa1 	bl	8010780 <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(pOutChan)->func_profile;
 800323e:	79fb      	ldrb	r3, [r7, #7]
 8003240:	4618      	mov	r0, r3
 8003242:	f003 fa55 	bl	80066f0 <SM_GetOutputChannel>
 8003246:	4603      	mov	r3, r0
 8003248:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800324c:	617b      	str	r3, [r7, #20]
	if(func_profileTmp)
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	2b00      	cmp	r3, #0
 8003252:	f000 8424 	beq.w	8003a9e <FuncMenu_DrawOutputMenu+0x89e>
	{
		switch(func_profileTmp->func)
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b06      	cmp	r3, #6
 800325c:	f200 841f 	bhi.w	8003a9e <FuncMenu_DrawOutputMenu+0x89e>
 8003260:	a201      	add	r2, pc, #4	; (adr r2, 8003268 <FuncMenu_DrawOutputMenu+0x68>)
 8003262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003266:	bf00      	nop
 8003268:	08003285 	.word	0x08003285
 800326c:	08003381 	.word	0x08003381
 8003270:	080034a5 	.word	0x080034a5
 8003274:	080035a1 	.word	0x080035a1
 8003278:	0800369d 	.word	0x0800369d
 800327c:	080037d5 	.word	0x080037d5
 8003280:	080038e7 	.word	0x080038e7
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003284:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003288:	9301      	str	r3, [sp, #4]
 800328a:	2302      	movs	r3, #2
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	2300      	movs	r3, #0
 8003290:	2232      	movs	r2, #50	; 0x32
 8003292:	210a      	movs	r1, #10
 8003294:	487b      	ldr	r0, [pc, #492]	; (8003484 <FuncMenu_DrawOutputMenu+0x284>)
 8003296:	f00d fa73 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800329a:	2300      	movs	r3, #0
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	2302      	movs	r3, #2
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032a6:	2246      	movs	r2, #70	; 0x46
 80032a8:	210a      	movs	r1, #10
 80032aa:	4877      	ldr	r0, [pc, #476]	; (8003488 <FuncMenu_DrawOutputMenu+0x288>)
 80032ac:	f00d fa68 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032b0:	2300      	movs	r3, #0
 80032b2:	9301      	str	r3, [sp, #4]
 80032b4:	2302      	movs	r3, #2
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032bc:	225a      	movs	r2, #90	; 0x5a
 80032be:	210a      	movs	r1, #10
 80032c0:	4872      	ldr	r0, [pc, #456]	; (800348c <FuncMenu_DrawOutputMenu+0x28c>)
 80032c2:	f00d fa5d 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032c6:	2300      	movs	r3, #0
 80032c8:	9301      	str	r3, [sp, #4]
 80032ca:	2302      	movs	r3, #2
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032d2:	226e      	movs	r2, #110	; 0x6e
 80032d4:	210a      	movs	r1, #10
 80032d6:	486e      	ldr	r0, [pc, #440]	; (8003490 <FuncMenu_DrawOutputMenu+0x290>)
 80032d8:	f00d fa52 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032dc:	2300      	movs	r3, #0
 80032de:	9301      	str	r3, [sp, #4]
 80032e0:	2302      	movs	r3, #2
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032e8:	2282      	movs	r2, #130	; 0x82
 80032ea:	210a      	movs	r1, #10
 80032ec:	4869      	ldr	r0, [pc, #420]	; (8003494 <FuncMenu_DrawOutputMenu+0x294>)
 80032ee:	f00d fa47 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032f2:	2300      	movs	r3, #0
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	2302      	movs	r3, #2
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032fe:	2296      	movs	r2, #150	; 0x96
 8003300:	210a      	movs	r1, #10
 8003302:	4865      	ldr	r0, [pc, #404]	; (8003498 <FuncMenu_DrawOutputMenu+0x298>)
 8003304:	f00d fa3c 	bl	8010780 <ILI9341_Draw_Text>

				if(pOutChan)
 8003308:	79fb      	ldrb	r3, [r7, #7]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00a      	beq.n	8003324 <FuncMenu_DrawOutputMenu+0x124>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800330e:	2300      	movs	r3, #0
 8003310:	9301      	str	r3, [sp, #4]
 8003312:	2302      	movs	r3, #2
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800331a:	22aa      	movs	r2, #170	; 0xaa
 800331c:	210a      	movs	r1, #10
 800331e:	485f      	ldr	r0, [pc, #380]	; (800349c <FuncMenu_DrawOutputMenu+0x29c>)
 8003320:	f00d fa2e 	bl	8010780 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003324:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003328:	9301      	str	r3, [sp, #4]
 800332a:	2302      	movs	r3, #2
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	2300      	movs	r3, #0
 8003330:	22d2      	movs	r2, #210	; 0xd2
 8003332:	2105      	movs	r1, #5
 8003334:	485a      	ldr	r0, [pc, #360]	; (80034a0 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003336:	f00d fa23 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800333a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800333e:	9301      	str	r3, [sp, #4]
 8003340:	2302      	movs	r3, #2
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	2300      	movs	r3, #0
 8003346:	22d2      	movs	r2, #210	; 0xd2
 8003348:	2161      	movs	r1, #97	; 0x61
 800334a:	4855      	ldr	r0, [pc, #340]	; (80034a0 <FuncMenu_DrawOutputMenu+0x2a0>)
 800334c:	f00d fa18 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003350:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003354:	9301      	str	r3, [sp, #4]
 8003356:	2302      	movs	r3, #2
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	2300      	movs	r3, #0
 800335c:	22d2      	movs	r2, #210	; 0xd2
 800335e:	21af      	movs	r1, #175	; 0xaf
 8003360:	484f      	ldr	r0, [pc, #316]	; (80034a0 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003362:	f00d fa0d 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003366:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800336a:	9301      	str	r3, [sp, #4]
 800336c:	2302      	movs	r3, #2
 800336e:	9300      	str	r3, [sp, #0]
 8003370:	2300      	movs	r3, #0
 8003372:	22d2      	movs	r2, #210	; 0xd2
 8003374:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003378:	4849      	ldr	r0, [pc, #292]	; (80034a0 <FuncMenu_DrawOutputMenu+0x2a0>)
 800337a:	f00d fa01 	bl	8010780 <ILI9341_Draw_Text>
				break;
 800337e:	e38e      	b.n	8003a9e <FuncMenu_DrawOutputMenu+0x89e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003380:	2300      	movs	r3, #0
 8003382:	9301      	str	r3, [sp, #4]
 8003384:	2302      	movs	r3, #2
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800338c:	2232      	movs	r2, #50	; 0x32
 800338e:	210a      	movs	r1, #10
 8003390:	483c      	ldr	r0, [pc, #240]	; (8003484 <FuncMenu_DrawOutputMenu+0x284>)
 8003392:	f00d f9f5 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003396:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800339a:	9301      	str	r3, [sp, #4]
 800339c:	2302      	movs	r3, #2
 800339e:	9300      	str	r3, [sp, #0]
 80033a0:	2300      	movs	r3, #0
 80033a2:	2246      	movs	r2, #70	; 0x46
 80033a4:	210a      	movs	r1, #10
 80033a6:	4838      	ldr	r0, [pc, #224]	; (8003488 <FuncMenu_DrawOutputMenu+0x288>)
 80033a8:	f00d f9ea 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033ac:	2300      	movs	r3, #0
 80033ae:	9301      	str	r3, [sp, #4]
 80033b0:	2302      	movs	r3, #2
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033b8:	225a      	movs	r2, #90	; 0x5a
 80033ba:	210a      	movs	r1, #10
 80033bc:	4833      	ldr	r0, [pc, #204]	; (800348c <FuncMenu_DrawOutputMenu+0x28c>)
 80033be:	f00d f9df 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033c2:	2300      	movs	r3, #0
 80033c4:	9301      	str	r3, [sp, #4]
 80033c6:	2302      	movs	r3, #2
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033ce:	226e      	movs	r2, #110	; 0x6e
 80033d0:	210a      	movs	r1, #10
 80033d2:	482f      	ldr	r0, [pc, #188]	; (8003490 <FuncMenu_DrawOutputMenu+0x290>)
 80033d4:	f00d f9d4 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033d8:	2300      	movs	r3, #0
 80033da:	9301      	str	r3, [sp, #4]
 80033dc:	2302      	movs	r3, #2
 80033de:	9300      	str	r3, [sp, #0]
 80033e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033e4:	2282      	movs	r2, #130	; 0x82
 80033e6:	210a      	movs	r1, #10
 80033e8:	482a      	ldr	r0, [pc, #168]	; (8003494 <FuncMenu_DrawOutputMenu+0x294>)
 80033ea:	f00d f9c9 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033ee:	2300      	movs	r3, #0
 80033f0:	9301      	str	r3, [sp, #4]
 80033f2:	2302      	movs	r3, #2
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033fa:	2296      	movs	r2, #150	; 0x96
 80033fc:	210a      	movs	r1, #10
 80033fe:	4826      	ldr	r0, [pc, #152]	; (8003498 <FuncMenu_DrawOutputMenu+0x298>)
 8003400:	f00d f9be 	bl	8010780 <ILI9341_Draw_Text>

				if(pOutChan)
 8003404:	79fb      	ldrb	r3, [r7, #7]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00a      	beq.n	8003420 <FuncMenu_DrawOutputMenu+0x220>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800340a:	2300      	movs	r3, #0
 800340c:	9301      	str	r3, [sp, #4]
 800340e:	2302      	movs	r3, #2
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003416:	22aa      	movs	r2, #170	; 0xaa
 8003418:	210a      	movs	r1, #10
 800341a:	4820      	ldr	r0, [pc, #128]	; (800349c <FuncMenu_DrawOutputMenu+0x29c>)
 800341c:	f00d f9b0 	bl	8010780 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003420:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003424:	9301      	str	r3, [sp, #4]
 8003426:	2302      	movs	r3, #2
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	2300      	movs	r3, #0
 800342c:	22d2      	movs	r2, #210	; 0xd2
 800342e:	2105      	movs	r1, #5
 8003430:	481b      	ldr	r0, [pc, #108]	; (80034a0 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003432:	f00d f9a5 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003436:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800343a:	9301      	str	r3, [sp, #4]
 800343c:	2302      	movs	r3, #2
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	2300      	movs	r3, #0
 8003442:	22d2      	movs	r2, #210	; 0xd2
 8003444:	2161      	movs	r1, #97	; 0x61
 8003446:	4816      	ldr	r0, [pc, #88]	; (80034a0 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003448:	f00d f99a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800344c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003450:	9301      	str	r3, [sp, #4]
 8003452:	2302      	movs	r3, #2
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	2300      	movs	r3, #0
 8003458:	22d2      	movs	r2, #210	; 0xd2
 800345a:	21af      	movs	r1, #175	; 0xaf
 800345c:	4810      	ldr	r0, [pc, #64]	; (80034a0 <FuncMenu_DrawOutputMenu+0x2a0>)
 800345e:	f00d f98f 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003462:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003466:	9301      	str	r3, [sp, #4]
 8003468:	2302      	movs	r3, #2
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	2300      	movs	r3, #0
 800346e:	22d2      	movs	r2, #210	; 0xd2
 8003470:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003474:	480a      	ldr	r0, [pc, #40]	; (80034a0 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003476:	f00d f983 	bl	8010780 <ILI9341_Draw_Text>
				break;
 800347a:	e310      	b.n	8003a9e <FuncMenu_DrawOutputMenu+0x89e>
 800347c:	080159d8 	.word	0x080159d8
 8003480:	080159e8 	.word	0x080159e8
 8003484:	080159f8 	.word	0x080159f8
 8003488:	08015a00 	.word	0x08015a00
 800348c:	08015a0c 	.word	0x08015a0c
 8003490:	08015a14 	.word	0x08015a14
 8003494:	08015a20 	.word	0x08015a20
 8003498:	08015a2c 	.word	0x08015a2c
 800349c:	08015a34 	.word	0x08015a34
 80034a0:	080159d0 	.word	0x080159d0
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034a4:	2300      	movs	r3, #0
 80034a6:	9301      	str	r3, [sp, #4]
 80034a8:	2302      	movs	r3, #2
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034b0:	2232      	movs	r2, #50	; 0x32
 80034b2:	210a      	movs	r1, #10
 80034b4:	48be      	ldr	r0, [pc, #760]	; (80037b0 <FuncMenu_DrawOutputMenu+0x5b0>)
 80034b6:	f00d f963 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034ba:	2300      	movs	r3, #0
 80034bc:	9301      	str	r3, [sp, #4]
 80034be:	2302      	movs	r3, #2
 80034c0:	9300      	str	r3, [sp, #0]
 80034c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034c6:	2246      	movs	r2, #70	; 0x46
 80034c8:	210a      	movs	r1, #10
 80034ca:	48ba      	ldr	r0, [pc, #744]	; (80037b4 <FuncMenu_DrawOutputMenu+0x5b4>)
 80034cc:	f00d f958 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80034d0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80034d4:	9301      	str	r3, [sp, #4]
 80034d6:	2302      	movs	r3, #2
 80034d8:	9300      	str	r3, [sp, #0]
 80034da:	2300      	movs	r3, #0
 80034dc:	225a      	movs	r2, #90	; 0x5a
 80034de:	210a      	movs	r1, #10
 80034e0:	48b5      	ldr	r0, [pc, #724]	; (80037b8 <FuncMenu_DrawOutputMenu+0x5b8>)
 80034e2:	f00d f94d 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034e6:	2300      	movs	r3, #0
 80034e8:	9301      	str	r3, [sp, #4]
 80034ea:	2302      	movs	r3, #2
 80034ec:	9300      	str	r3, [sp, #0]
 80034ee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034f2:	226e      	movs	r2, #110	; 0x6e
 80034f4:	210a      	movs	r1, #10
 80034f6:	48b1      	ldr	r0, [pc, #708]	; (80037bc <FuncMenu_DrawOutputMenu+0x5bc>)
 80034f8:	f00d f942 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034fc:	2300      	movs	r3, #0
 80034fe:	9301      	str	r3, [sp, #4]
 8003500:	2302      	movs	r3, #2
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003508:	2282      	movs	r2, #130	; 0x82
 800350a:	210a      	movs	r1, #10
 800350c:	48ac      	ldr	r0, [pc, #688]	; (80037c0 <FuncMenu_DrawOutputMenu+0x5c0>)
 800350e:	f00d f937 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003512:	2300      	movs	r3, #0
 8003514:	9301      	str	r3, [sp, #4]
 8003516:	2302      	movs	r3, #2
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800351e:	2296      	movs	r2, #150	; 0x96
 8003520:	210a      	movs	r1, #10
 8003522:	48a8      	ldr	r0, [pc, #672]	; (80037c4 <FuncMenu_DrawOutputMenu+0x5c4>)
 8003524:	f00d f92c 	bl	8010780 <ILI9341_Draw_Text>
				if(pOutChan)
 8003528:	79fb      	ldrb	r3, [r7, #7]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00a      	beq.n	8003544 <FuncMenu_DrawOutputMenu+0x344>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800352e:	2300      	movs	r3, #0
 8003530:	9301      	str	r3, [sp, #4]
 8003532:	2302      	movs	r3, #2
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800353a:	22aa      	movs	r2, #170	; 0xaa
 800353c:	210a      	movs	r1, #10
 800353e:	48a2      	ldr	r0, [pc, #648]	; (80037c8 <FuncMenu_DrawOutputMenu+0x5c8>)
 8003540:	f00d f91e 	bl	8010780 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003544:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003548:	9301      	str	r3, [sp, #4]
 800354a:	2302      	movs	r3, #2
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	2300      	movs	r3, #0
 8003550:	22d2      	movs	r2, #210	; 0xd2
 8003552:	2105      	movs	r1, #5
 8003554:	489d      	ldr	r0, [pc, #628]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003556:	f00d f913 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800355a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800355e:	9301      	str	r3, [sp, #4]
 8003560:	2302      	movs	r3, #2
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	2300      	movs	r3, #0
 8003566:	22d2      	movs	r2, #210	; 0xd2
 8003568:	2161      	movs	r1, #97	; 0x61
 800356a:	4898      	ldr	r0, [pc, #608]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 800356c:	f00d f908 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003570:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003574:	9301      	str	r3, [sp, #4]
 8003576:	2302      	movs	r3, #2
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	2300      	movs	r3, #0
 800357c:	22d2      	movs	r2, #210	; 0xd2
 800357e:	21af      	movs	r1, #175	; 0xaf
 8003580:	4892      	ldr	r0, [pc, #584]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003582:	f00d f8fd 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003586:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800358a:	9301      	str	r3, [sp, #4]
 800358c:	2302      	movs	r3, #2
 800358e:	9300      	str	r3, [sp, #0]
 8003590:	2300      	movs	r3, #0
 8003592:	22d2      	movs	r2, #210	; 0xd2
 8003594:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003598:	488c      	ldr	r0, [pc, #560]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 800359a:	f00d f8f1 	bl	8010780 <ILI9341_Draw_Text>
				break;
 800359e:	e27e      	b.n	8003a9e <FuncMenu_DrawOutputMenu+0x89e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035a0:	2300      	movs	r3, #0
 80035a2:	9301      	str	r3, [sp, #4]
 80035a4:	2302      	movs	r3, #2
 80035a6:	9300      	str	r3, [sp, #0]
 80035a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035ac:	2232      	movs	r2, #50	; 0x32
 80035ae:	210a      	movs	r1, #10
 80035b0:	487f      	ldr	r0, [pc, #508]	; (80037b0 <FuncMenu_DrawOutputMenu+0x5b0>)
 80035b2:	f00d f8e5 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035b6:	2300      	movs	r3, #0
 80035b8:	9301      	str	r3, [sp, #4]
 80035ba:	2302      	movs	r3, #2
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035c2:	2246      	movs	r2, #70	; 0x46
 80035c4:	210a      	movs	r1, #10
 80035c6:	487b      	ldr	r0, [pc, #492]	; (80037b4 <FuncMenu_DrawOutputMenu+0x5b4>)
 80035c8:	f00d f8da 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035cc:	2300      	movs	r3, #0
 80035ce:	9301      	str	r3, [sp, #4]
 80035d0:	2302      	movs	r3, #2
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035d8:	225a      	movs	r2, #90	; 0x5a
 80035da:	210a      	movs	r1, #10
 80035dc:	4876      	ldr	r0, [pc, #472]	; (80037b8 <FuncMenu_DrawOutputMenu+0x5b8>)
 80035de:	f00d f8cf 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80035e2:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80035e6:	9301      	str	r3, [sp, #4]
 80035e8:	2302      	movs	r3, #2
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	2300      	movs	r3, #0
 80035ee:	226e      	movs	r2, #110	; 0x6e
 80035f0:	210a      	movs	r1, #10
 80035f2:	4872      	ldr	r0, [pc, #456]	; (80037bc <FuncMenu_DrawOutputMenu+0x5bc>)
 80035f4:	f00d f8c4 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035f8:	2300      	movs	r3, #0
 80035fa:	9301      	str	r3, [sp, #4]
 80035fc:	2302      	movs	r3, #2
 80035fe:	9300      	str	r3, [sp, #0]
 8003600:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003604:	2282      	movs	r2, #130	; 0x82
 8003606:	210a      	movs	r1, #10
 8003608:	486d      	ldr	r0, [pc, #436]	; (80037c0 <FuncMenu_DrawOutputMenu+0x5c0>)
 800360a:	f00d f8b9 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800360e:	2300      	movs	r3, #0
 8003610:	9301      	str	r3, [sp, #4]
 8003612:	2302      	movs	r3, #2
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800361a:	2296      	movs	r2, #150	; 0x96
 800361c:	210a      	movs	r1, #10
 800361e:	4869      	ldr	r0, [pc, #420]	; (80037c4 <FuncMenu_DrawOutputMenu+0x5c4>)
 8003620:	f00d f8ae 	bl	8010780 <ILI9341_Draw_Text>

				if(pOutChan)
 8003624:	79fb      	ldrb	r3, [r7, #7]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00a      	beq.n	8003640 <FuncMenu_DrawOutputMenu+0x440>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800362a:	2300      	movs	r3, #0
 800362c:	9301      	str	r3, [sp, #4]
 800362e:	2302      	movs	r3, #2
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003636:	22aa      	movs	r2, #170	; 0xaa
 8003638:	210a      	movs	r1, #10
 800363a:	4863      	ldr	r0, [pc, #396]	; (80037c8 <FuncMenu_DrawOutputMenu+0x5c8>)
 800363c:	f00d f8a0 	bl	8010780 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003640:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003644:	9301      	str	r3, [sp, #4]
 8003646:	2302      	movs	r3, #2
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	2300      	movs	r3, #0
 800364c:	22d2      	movs	r2, #210	; 0xd2
 800364e:	2105      	movs	r1, #5
 8003650:	485e      	ldr	r0, [pc, #376]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003652:	f00d f895 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003656:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800365a:	9301      	str	r3, [sp, #4]
 800365c:	2302      	movs	r3, #2
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	2300      	movs	r3, #0
 8003662:	22d2      	movs	r2, #210	; 0xd2
 8003664:	2161      	movs	r1, #97	; 0x61
 8003666:	4859      	ldr	r0, [pc, #356]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003668:	f00d f88a 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800366c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003670:	9301      	str	r3, [sp, #4]
 8003672:	2302      	movs	r3, #2
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	2300      	movs	r3, #0
 8003678:	22d2      	movs	r2, #210	; 0xd2
 800367a:	21af      	movs	r1, #175	; 0xaf
 800367c:	4853      	ldr	r0, [pc, #332]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 800367e:	f00d f87f 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003682:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003686:	9301      	str	r3, [sp, #4]
 8003688:	2302      	movs	r3, #2
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	2300      	movs	r3, #0
 800368e:	22d2      	movs	r2, #210	; 0xd2
 8003690:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003694:	484d      	ldr	r0, [pc, #308]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003696:	f00d f873 	bl	8010780 <ILI9341_Draw_Text>
				break;
 800369a:	e200      	b.n	8003a9e <FuncMenu_DrawOutputMenu+0x89e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800369c:	2300      	movs	r3, #0
 800369e:	9301      	str	r3, [sp, #4]
 80036a0:	2302      	movs	r3, #2
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036a8:	2232      	movs	r2, #50	; 0x32
 80036aa:	210a      	movs	r1, #10
 80036ac:	4840      	ldr	r0, [pc, #256]	; (80037b0 <FuncMenu_DrawOutputMenu+0x5b0>)
 80036ae:	f00d f867 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036b2:	2300      	movs	r3, #0
 80036b4:	9301      	str	r3, [sp, #4]
 80036b6:	2302      	movs	r3, #2
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036be:	2246      	movs	r2, #70	; 0x46
 80036c0:	210a      	movs	r1, #10
 80036c2:	483c      	ldr	r0, [pc, #240]	; (80037b4 <FuncMenu_DrawOutputMenu+0x5b4>)
 80036c4:	f00d f85c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036c8:	2300      	movs	r3, #0
 80036ca:	9301      	str	r3, [sp, #4]
 80036cc:	2302      	movs	r3, #2
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036d4:	225a      	movs	r2, #90	; 0x5a
 80036d6:	210a      	movs	r1, #10
 80036d8:	4837      	ldr	r0, [pc, #220]	; (80037b8 <FuncMenu_DrawOutputMenu+0x5b8>)
 80036da:	f00d f851 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036de:	2300      	movs	r3, #0
 80036e0:	9301      	str	r3, [sp, #4]
 80036e2:	2302      	movs	r3, #2
 80036e4:	9300      	str	r3, [sp, #0]
 80036e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036ea:	226e      	movs	r2, #110	; 0x6e
 80036ec:	210a      	movs	r1, #10
 80036ee:	4833      	ldr	r0, [pc, #204]	; (80037bc <FuncMenu_DrawOutputMenu+0x5bc>)
 80036f0:	f00d f846 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80036f4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80036f8:	9301      	str	r3, [sp, #4]
 80036fa:	2302      	movs	r3, #2
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	2300      	movs	r3, #0
 8003700:	2282      	movs	r2, #130	; 0x82
 8003702:	210a      	movs	r1, #10
 8003704:	482e      	ldr	r0, [pc, #184]	; (80037c0 <FuncMenu_DrawOutputMenu+0x5c0>)
 8003706:	f00d f83b 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800370a:	2300      	movs	r3, #0
 800370c:	9301      	str	r3, [sp, #4]
 800370e:	2302      	movs	r3, #2
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003716:	2296      	movs	r2, #150	; 0x96
 8003718:	210a      	movs	r1, #10
 800371a:	482a      	ldr	r0, [pc, #168]	; (80037c4 <FuncMenu_DrawOutputMenu+0x5c4>)
 800371c:	f00d f830 	bl	8010780 <ILI9341_Draw_Text>

				if(pOutChan)
 8003720:	79fb      	ldrb	r3, [r7, #7]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00a      	beq.n	800373c <FuncMenu_DrawOutputMenu+0x53c>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003726:	2300      	movs	r3, #0
 8003728:	9301      	str	r3, [sp, #4]
 800372a:	2302      	movs	r3, #2
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003732:	22aa      	movs	r2, #170	; 0xaa
 8003734:	210a      	movs	r1, #10
 8003736:	4824      	ldr	r0, [pc, #144]	; (80037c8 <FuncMenu_DrawOutputMenu+0x5c8>)
 8003738:	f00d f822 	bl	8010780 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800373c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003740:	9301      	str	r3, [sp, #4]
 8003742:	2302      	movs	r3, #2
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	2300      	movs	r3, #0
 8003748:	22d2      	movs	r2, #210	; 0xd2
 800374a:	2105      	movs	r1, #5
 800374c:	481f      	ldr	r0, [pc, #124]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 800374e:	f00d f817 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003752:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003756:	9301      	str	r3, [sp, #4]
 8003758:	2302      	movs	r3, #2
 800375a:	9300      	str	r3, [sp, #0]
 800375c:	2300      	movs	r3, #0
 800375e:	22d2      	movs	r2, #210	; 0xd2
 8003760:	2161      	movs	r1, #97	; 0x61
 8003762:	481a      	ldr	r0, [pc, #104]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003764:	f00d f80c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003768:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800376c:	9301      	str	r3, [sp, #4]
 800376e:	2302      	movs	r3, #2
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	2300      	movs	r3, #0
 8003774:	22d2      	movs	r2, #210	; 0xd2
 8003776:	21af      	movs	r1, #175	; 0xaf
 8003778:	4814      	ldr	r0, [pc, #80]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 800377a:	f00d f801 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800377e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003782:	9301      	str	r3, [sp, #4]
 8003784:	2302      	movs	r3, #2
 8003786:	9300      	str	r3, [sp, #0]
 8003788:	2300      	movs	r3, #0
 800378a:	22d2      	movs	r2, #210	; 0xd2
 800378c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003790:	480e      	ldr	r0, [pc, #56]	; (80037cc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003792:	f00c fff5 	bl	8010780 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003796:	2300      	movs	r3, #0
 8003798:	9301      	str	r3, [sp, #4]
 800379a:	2302      	movs	r3, #2
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037a2:	2232      	movs	r2, #50	; 0x32
 80037a4:	2196      	movs	r1, #150	; 0x96
 80037a6:	480a      	ldr	r0, [pc, #40]	; (80037d0 <FuncMenu_DrawOutputMenu+0x5d0>)
 80037a8:	f00c ffea 	bl	8010780 <ILI9341_Draw_Text>
				break;
 80037ac:	e177      	b.n	8003a9e <FuncMenu_DrawOutputMenu+0x89e>
 80037ae:	bf00      	nop
 80037b0:	080159f8 	.word	0x080159f8
 80037b4:	08015a00 	.word	0x08015a00
 80037b8:	08015a0c 	.word	0x08015a0c
 80037bc:	08015a14 	.word	0x08015a14
 80037c0:	08015a20 	.word	0x08015a20
 80037c4:	08015a2c 	.word	0x08015a2c
 80037c8:	08015a34 	.word	0x08015a34
 80037cc:	080159d0 	.word	0x080159d0
 80037d0:	08015a3c 	.word	0x08015a3c
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037d4:	2300      	movs	r3, #0
 80037d6:	9301      	str	r3, [sp, #4]
 80037d8:	2302      	movs	r3, #2
 80037da:	9300      	str	r3, [sp, #0]
 80037dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037e0:	2232      	movs	r2, #50	; 0x32
 80037e2:	210a      	movs	r1, #10
 80037e4:	48b0      	ldr	r0, [pc, #704]	; (8003aa8 <FuncMenu_DrawOutputMenu+0x8a8>)
 80037e6:	f00c ffcb 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037ea:	2300      	movs	r3, #0
 80037ec:	9301      	str	r3, [sp, #4]
 80037ee:	2302      	movs	r3, #2
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037f6:	2246      	movs	r2, #70	; 0x46
 80037f8:	210a      	movs	r1, #10
 80037fa:	48ac      	ldr	r0, [pc, #688]	; (8003aac <FuncMenu_DrawOutputMenu+0x8ac>)
 80037fc:	f00c ffc0 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003800:	2300      	movs	r3, #0
 8003802:	9301      	str	r3, [sp, #4]
 8003804:	2302      	movs	r3, #2
 8003806:	9300      	str	r3, [sp, #0]
 8003808:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800380c:	225a      	movs	r2, #90	; 0x5a
 800380e:	210a      	movs	r1, #10
 8003810:	48a7      	ldr	r0, [pc, #668]	; (8003ab0 <FuncMenu_DrawOutputMenu+0x8b0>)
 8003812:	f00c ffb5 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003816:	2300      	movs	r3, #0
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	2302      	movs	r3, #2
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003822:	226e      	movs	r2, #110	; 0x6e
 8003824:	210a      	movs	r1, #10
 8003826:	48a3      	ldr	r0, [pc, #652]	; (8003ab4 <FuncMenu_DrawOutputMenu+0x8b4>)
 8003828:	f00c ffaa 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800382c:	2300      	movs	r3, #0
 800382e:	9301      	str	r3, [sp, #4]
 8003830:	2302      	movs	r3, #2
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003838:	2282      	movs	r2, #130	; 0x82
 800383a:	210a      	movs	r1, #10
 800383c:	489e      	ldr	r0, [pc, #632]	; (8003ab8 <FuncMenu_DrawOutputMenu+0x8b8>)
 800383e:	f00c ff9f 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003842:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003846:	9301      	str	r3, [sp, #4]
 8003848:	2302      	movs	r3, #2
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	2300      	movs	r3, #0
 800384e:	2296      	movs	r2, #150	; 0x96
 8003850:	210a      	movs	r1, #10
 8003852:	489a      	ldr	r0, [pc, #616]	; (8003abc <FuncMenu_DrawOutputMenu+0x8bc>)
 8003854:	f00c ff94 	bl	8010780 <ILI9341_Draw_Text>

				if(pOutChan)
 8003858:	79fb      	ldrb	r3, [r7, #7]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00a      	beq.n	8003874 <FuncMenu_DrawOutputMenu+0x674>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800385e:	2300      	movs	r3, #0
 8003860:	9301      	str	r3, [sp, #4]
 8003862:	2302      	movs	r3, #2
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800386a:	22aa      	movs	r2, #170	; 0xaa
 800386c:	210a      	movs	r1, #10
 800386e:	4894      	ldr	r0, [pc, #592]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x8c0>)
 8003870:	f00c ff86 	bl	8010780 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003874:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003878:	9301      	str	r3, [sp, #4]
 800387a:	2302      	movs	r3, #2
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	2300      	movs	r3, #0
 8003880:	22d2      	movs	r2, #210	; 0xd2
 8003882:	2105      	movs	r1, #5
 8003884:	488f      	ldr	r0, [pc, #572]	; (8003ac4 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003886:	f00c ff7b 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800388a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800388e:	9301      	str	r3, [sp, #4]
 8003890:	2302      	movs	r3, #2
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	2300      	movs	r3, #0
 8003896:	22d2      	movs	r2, #210	; 0xd2
 8003898:	2161      	movs	r1, #97	; 0x61
 800389a:	488a      	ldr	r0, [pc, #552]	; (8003ac4 <FuncMenu_DrawOutputMenu+0x8c4>)
 800389c:	f00c ff70 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80038a0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80038a4:	9301      	str	r3, [sp, #4]
 80038a6:	2302      	movs	r3, #2
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	2300      	movs	r3, #0
 80038ac:	22d2      	movs	r2, #210	; 0xd2
 80038ae:	21af      	movs	r1, #175	; 0xaf
 80038b0:	4884      	ldr	r0, [pc, #528]	; (8003ac4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80038b2:	f00c ff65 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80038b6:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80038ba:	9301      	str	r3, [sp, #4]
 80038bc:	2302      	movs	r3, #2
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	2300      	movs	r3, #0
 80038c2:	22d2      	movs	r2, #210	; 0xd2
 80038c4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80038c8:	487e      	ldr	r0, [pc, #504]	; (8003ac4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80038ca:	f00c ff59 	bl	8010780 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038ce:	2300      	movs	r3, #0
 80038d0:	9301      	str	r3, [sp, #4]
 80038d2:	2302      	movs	r3, #2
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038da:	2232      	movs	r2, #50	; 0x32
 80038dc:	2196      	movs	r1, #150	; 0x96
 80038de:	487a      	ldr	r0, [pc, #488]	; (8003ac8 <FuncMenu_DrawOutputMenu+0x8c8>)
 80038e0:	f00c ff4e 	bl	8010780 <ILI9341_Draw_Text>
				break;
 80038e4:	e0db      	b.n	8003a9e <FuncMenu_DrawOutputMenu+0x89e>
			case PWM_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038e6:	2300      	movs	r3, #0
 80038e8:	9301      	str	r3, [sp, #4]
 80038ea:	2302      	movs	r3, #2
 80038ec:	9300      	str	r3, [sp, #0]
 80038ee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038f2:	2232      	movs	r2, #50	; 0x32
 80038f4:	210a      	movs	r1, #10
 80038f6:	486c      	ldr	r0, [pc, #432]	; (8003aa8 <FuncMenu_DrawOutputMenu+0x8a8>)
 80038f8:	f00c ff42 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038fc:	2300      	movs	r3, #0
 80038fe:	9301      	str	r3, [sp, #4]
 8003900:	2302      	movs	r3, #2
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003908:	2246      	movs	r2, #70	; 0x46
 800390a:	210a      	movs	r1, #10
 800390c:	4867      	ldr	r0, [pc, #412]	; (8003aac <FuncMenu_DrawOutputMenu+0x8ac>)
 800390e:	f00c ff37 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003912:	2300      	movs	r3, #0
 8003914:	9301      	str	r3, [sp, #4]
 8003916:	2302      	movs	r3, #2
 8003918:	9300      	str	r3, [sp, #0]
 800391a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800391e:	225a      	movs	r2, #90	; 0x5a
 8003920:	210a      	movs	r1, #10
 8003922:	4863      	ldr	r0, [pc, #396]	; (8003ab0 <FuncMenu_DrawOutputMenu+0x8b0>)
 8003924:	f00c ff2c 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003928:	2300      	movs	r3, #0
 800392a:	9301      	str	r3, [sp, #4]
 800392c:	2302      	movs	r3, #2
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003934:	226e      	movs	r2, #110	; 0x6e
 8003936:	210a      	movs	r1, #10
 8003938:	485e      	ldr	r0, [pc, #376]	; (8003ab4 <FuncMenu_DrawOutputMenu+0x8b4>)
 800393a:	f00c ff21 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800393e:	2300      	movs	r3, #0
 8003940:	9301      	str	r3, [sp, #4]
 8003942:	2302      	movs	r3, #2
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800394a:	2282      	movs	r2, #130	; 0x82
 800394c:	210a      	movs	r1, #10
 800394e:	485a      	ldr	r0, [pc, #360]	; (8003ab8 <FuncMenu_DrawOutputMenu+0x8b8>)
 8003950:	f00c ff16 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003954:	2300      	movs	r3, #0
 8003956:	9301      	str	r3, [sp, #4]
 8003958:	2302      	movs	r3, #2
 800395a:	9300      	str	r3, [sp, #0]
 800395c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003960:	2296      	movs	r2, #150	; 0x96
 8003962:	210a      	movs	r1, #10
 8003964:	4855      	ldr	r0, [pc, #340]	; (8003abc <FuncMenu_DrawOutputMenu+0x8bc>)
 8003966:	f00c ff0b 	bl	8010780 <ILI9341_Draw_Text>

				if(pOutChan)
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <FuncMenu_DrawOutputMenu+0x786>
					ILI9341_Draw_Text("- PWM", 		10, 170, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003970:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003974:	9301      	str	r3, [sp, #4]
 8003976:	2302      	movs	r3, #2
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	2300      	movs	r3, #0
 800397c:	22aa      	movs	r2, #170	; 0xaa
 800397e:	210a      	movs	r1, #10
 8003980:	484f      	ldr	r0, [pc, #316]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x8c0>)
 8003982:	f00c fefd 	bl	8010780 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003986:	f240 23fd 	movw	r3, #765	; 0x2fd
 800398a:	9301      	str	r3, [sp, #4]
 800398c:	2302      	movs	r3, #2
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	2300      	movs	r3, #0
 8003992:	22d2      	movs	r2, #210	; 0xd2
 8003994:	2105      	movs	r1, #5
 8003996:	484b      	ldr	r0, [pc, #300]	; (8003ac4 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003998:	f00c fef2 	bl	8010780 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800399c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80039a0:	9301      	str	r3, [sp, #4]
 80039a2:	2302      	movs	r3, #2
 80039a4:	9300      	str	r3, [sp, #0]
 80039a6:	2300      	movs	r3, #0
 80039a8:	22d2      	movs	r2, #210	; 0xd2
 80039aa:	2161      	movs	r1, #97	; 0x61
 80039ac:	4845      	ldr	r0, [pc, #276]	; (8003ac4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80039ae:	f00c fee7 	bl	8010780 <ILI9341_Draw_Text>

				if(pOutChan)
 80039b2:	79fb      	ldrb	r3, [r7, #7]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d05a      	beq.n	8003a6e <FuncMenu_DrawOutputMenu+0x86e>
				{
					ILI9341_Draw_Text("DUTY", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80039b8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80039bc:	9301      	str	r3, [sp, #4]
 80039be:	2302      	movs	r3, #2
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	2300      	movs	r3, #0
 80039c4:	22d2      	movs	r2, #210	; 0xd2
 80039c6:	21af      	movs	r1, #175	; 0xaf
 80039c8:	4840      	ldr	r0, [pc, #256]	; (8003acc <FuncMenu_DrawOutputMenu+0x8cc>)
 80039ca:	f00c fed9 	bl	8010780 <ILI9341_Draw_Text>
					char duty[10] = "";
 80039ce:	2300      	movs	r3, #0
 80039d0:	60bb      	str	r3, [r7, #8]
 80039d2:	f107 030c 	add.w	r3, r7, #12
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	809a      	strh	r2, [r3, #4]
					snprintf(duty, sizeof(duty), "%0.2f%%", ((float)PWM_AUX_OUT_TIM->CCR1 / (float)PWM_AUX_OUT_TIM->ARR) * 100);
 80039dc:	4b3c      	ldr	r3, [pc, #240]	; (8003ad0 <FuncMenu_DrawOutputMenu+0x8d0>)
 80039de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039e0:	ee07 3a90 	vmov	s15, r3
 80039e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039e8:	4b39      	ldr	r3, [pc, #228]	; (8003ad0 <FuncMenu_DrawOutputMenu+0x8d0>)
 80039ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ec:	ee07 3a90 	vmov	s15, r3
 80039f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039f8:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8003ad4 <FuncMenu_DrawOutputMenu+0x8d4>
 80039fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a00:	ee17 0a90 	vmov	r0, s15
 8003a04:	f7fc fdc8 	bl	8000598 <__aeabi_f2d>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	460c      	mov	r4, r1
 8003a0c:	f107 0008 	add.w	r0, r7, #8
 8003a10:	e9cd 3400 	strd	r3, r4, [sp]
 8003a14:	4a30      	ldr	r2, [pc, #192]	; (8003ad8 <FuncMenu_DrawOutputMenu+0x8d8>)
 8003a16:	210a      	movs	r1, #10
 8003a18:	f00e fa6e 	bl	8011ef8 <sniprintf>
					ILI9341_Draw_Text(duty, 	220, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003a1c:	f107 0008 	add.w	r0, r7, #8
 8003a20:	2300      	movs	r3, #0
 8003a22:	9301      	str	r3, [sp, #4]
 8003a24:	2302      	movs	r3, #2
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003a2c:	2232      	movs	r2, #50	; 0x32
 8003a2e:	21dc      	movs	r1, #220	; 0xdc
 8003a30:	f00c fea6 	bl	8010780 <ILI9341_Draw_Text>
					if(SM_IsFuncPwmDutyMode())
 8003a34:	f003 f95e 	bl	8006cf4 <SM_IsFuncPwmDutyMode>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00b      	beq.n	8003a56 <FuncMenu_DrawOutputMenu+0x856>
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003a3e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003a42:	9301      	str	r3, [sp, #4]
 8003a44:	2302      	movs	r3, #2
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	2300      	movs	r3, #0
 8003a4a:	2232      	movs	r2, #50	; 0x32
 8003a4c:	2196      	movs	r1, #150	; 0x96
 8003a4e:	4823      	ldr	r0, [pc, #140]	; (8003adc <FuncMenu_DrawOutputMenu+0x8dc>)
 8003a50:	f00c fe96 	bl	8010780 <ILI9341_Draw_Text>
 8003a54:	e016      	b.n	8003a84 <FuncMenu_DrawOutputMenu+0x884>

					}
					else
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003a56:	2300      	movs	r3, #0
 8003a58:	9301      	str	r3, [sp, #4]
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003a62:	2232      	movs	r2, #50	; 0x32
 8003a64:	2196      	movs	r1, #150	; 0x96
 8003a66:	481d      	ldr	r0, [pc, #116]	; (8003adc <FuncMenu_DrawOutputMenu+0x8dc>)
 8003a68:	f00c fe8a 	bl	8010780 <ILI9341_Draw_Text>
 8003a6c:	e00a      	b.n	8003a84 <FuncMenu_DrawOutputMenu+0x884>
					}
				}
				else
				{
					ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003a6e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003a72:	9301      	str	r3, [sp, #4]
 8003a74:	2302      	movs	r3, #2
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	2300      	movs	r3, #0
 8003a7a:	22d2      	movs	r2, #210	; 0xd2
 8003a7c:	21af      	movs	r1, #175	; 0xaf
 8003a7e:	4811      	ldr	r0, [pc, #68]	; (8003ac4 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003a80:	f00c fe7e 	bl	8010780 <ILI9341_Draw_Text>
				}

				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003a84:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003a88:	9301      	str	r3, [sp, #4]
 8003a8a:	2302      	movs	r3, #2
 8003a8c:	9300      	str	r3, [sp, #0]
 8003a8e:	2300      	movs	r3, #0
 8003a90:	22d2      	movs	r2, #210	; 0xd2
 8003a92:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003a96:	480b      	ldr	r0, [pc, #44]	; (8003ac4 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003a98:	f00c fe72 	bl	8010780 <ILI9341_Draw_Text>

				break;
 8003a9c:	bf00      	nop
				//
		}
	}
}
 8003a9e:	bf00      	nop
 8003aa0:	371c      	adds	r7, #28
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd90      	pop	{r4, r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	080159f8 	.word	0x080159f8
 8003aac:	08015a00 	.word	0x08015a00
 8003ab0:	08015a0c 	.word	0x08015a0c
 8003ab4:	08015a14 	.word	0x08015a14
 8003ab8:	08015a20 	.word	0x08015a20
 8003abc:	08015a2c 	.word	0x08015a2c
 8003ac0:	08015a34 	.word	0x08015a34
 8003ac4:	080159d0 	.word	0x080159d0
 8003ac8:	08015a3c 	.word	0x08015a3c
 8003acc:	08015a4c 	.word	0x08015a4c
 8003ad0:	40000400 	.word	0x40000400
 8003ad4:	42c80000 	.word	0x42c80000
 8003ad8:	08015a54 	.word	0x08015a54
 8003adc:	08015a5c 	.word	0x08015a5c

08003ae0 <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003aea:	79fb      	ldrb	r3, [r7, #7]
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d007      	beq.n	8003b00 <GainMenu_DrawMenu+0x20>
 8003af0:	2b03      	cmp	r3, #3
 8003af2:	d008      	beq.n	8003b06 <GainMenu_DrawMenu+0x26>
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d000      	beq.n	8003afa <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_Aux_MENU:
			GainMenu_DrawAuxMenu();
			break;

		default:
			break;
 8003af8:	e008      	b.n	8003b0c <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 8003afa:	f000 f80b 	bl	8003b14 <GainMenu_DrawMainMenu>
			break;
 8003afe:	e005      	b.n	8003b0c <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 8003b00:	f000 f868 	bl	8003bd4 <GainMenu_DrawSignalMenu>
			break;
 8003b04:	e002      	b.n	8003b0c <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawAuxMenu();
 8003b06:	f000 f8af 	bl	8003c68 <GainMenu_DrawAuxMenu>
			break;
 8003b0a:	bf00      	nop

	}
}
 8003b0c:	bf00      	nop
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003b1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b1e:	9301      	str	r3, [sp, #4]
 8003b20:	2302      	movs	r3, #2
 8003b22:	9300      	str	r3, [sp, #0]
 8003b24:	2300      	movs	r3, #0
 8003b26:	220a      	movs	r2, #10
 8003b28:	210a      	movs	r1, #10
 8003b2a:	4826      	ldr	r0, [pc, #152]	; (8003bc4 <GainMenu_DrawMainMenu+0xb0>)
 8003b2c:	f00c fe28 	bl	8010780 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003b30:	f7fd f9e2 	bl	8000ef8 <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 	 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003b34:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003b38:	9301      	str	r3, [sp, #4]
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	9300      	str	r3, [sp, #0]
 8003b3e:	2300      	movs	r3, #0
 8003b40:	22d2      	movs	r2, #210	; 0xd2
 8003b42:	2105      	movs	r1, #5
 8003b44:	4820      	ldr	r0, [pc, #128]	; (8003bc8 <GainMenu_DrawMainMenu+0xb4>)
 8003b46:	f00c fe1b 	bl	8010780 <ILI9341_Draw_Text>

	eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8003b4a:	2001      	movs	r0, #1
 8003b4c:	f002 fdd0 	bl	80066f0 <SM_GetOutputChannel>
 8003b50:	4603      	mov	r3, r0
 8003b52:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	71fb      	strb	r3, [r7, #7]
	if(aux_output_func == PWM_FUNC_MODE)
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	2b06      	cmp	r3, #6
 8003b5e:	d10b      	bne.n	8003b78 <GainMenu_DrawMainMenu+0x64>
	{
		ILI9341_Draw_Text("    ",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003b60:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003b64:	9301      	str	r3, [sp, #4]
 8003b66:	2302      	movs	r3, #2
 8003b68:	9300      	str	r3, [sp, #0]
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	22d2      	movs	r2, #210	; 0xd2
 8003b6e:	2164      	movs	r1, #100	; 0x64
 8003b70:	4816      	ldr	r0, [pc, #88]	; (8003bcc <GainMenu_DrawMainMenu+0xb8>)
 8003b72:	f00c fe05 	bl	8010780 <ILI9341_Draw_Text>
 8003b76:	e00a      	b.n	8003b8e <GainMenu_DrawMainMenu+0x7a>
	}
	else
	{
		ILI9341_Draw_Text("AUX",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003b78:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003b7c:	9301      	str	r3, [sp, #4]
 8003b7e:	2302      	movs	r3, #2
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	2300      	movs	r3, #0
 8003b84:	22d2      	movs	r2, #210	; 0xd2
 8003b86:	2164      	movs	r1, #100	; 0x64
 8003b88:	4811      	ldr	r0, [pc, #68]	; (8003bd0 <GainMenu_DrawMainMenu+0xbc>)
 8003b8a:	f00c fdf9 	bl	8010780 <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003b8e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003b92:	9301      	str	r3, [sp, #4]
 8003b94:	2302      	movs	r3, #2
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	2300      	movs	r3, #0
 8003b9a:	22d2      	movs	r2, #210	; 0xd2
 8003b9c:	21af      	movs	r1, #175	; 0xaf
 8003b9e:	480b      	ldr	r0, [pc, #44]	; (8003bcc <GainMenu_DrawMainMenu+0xb8>)
 8003ba0:	f00c fdee 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003ba4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003ba8:	9301      	str	r3, [sp, #4]
 8003baa:	2302      	movs	r3, #2
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	2300      	movs	r3, #0
 8003bb0:	22d2      	movs	r2, #210	; 0xd2
 8003bb2:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003bb6:	4805      	ldr	r0, [pc, #20]	; (8003bcc <GainMenu_DrawMainMenu+0xb8>)
 8003bb8:	f00c fde2 	bl	8010780 <ILI9341_Draw_Text>
}
 8003bbc:	bf00      	nop
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	08015a64 	.word	0x08015a64
 8003bc8:	08015a70 	.word	0x08015a70
 8003bcc:	08015a78 	.word	0x08015a78
 8003bd0:	08015a80 	.word	0x08015a80

08003bd4 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003bda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bde:	9301      	str	r3, [sp, #4]
 8003be0:	2302      	movs	r3, #2
 8003be2:	9300      	str	r3, [sp, #0]
 8003be4:	2300      	movs	r3, #0
 8003be6:	220a      	movs	r2, #10
 8003be8:	210a      	movs	r1, #10
 8003bea:	481a      	ldr	r0, [pc, #104]	; (8003c54 <GainMenu_DrawSignalMenu+0x80>)
 8003bec:	f00c fdc8 	bl	8010780 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003bf0:	f7fd f982 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("1.8V", 15,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003bf4:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003bf8:	9301      	str	r3, [sp, #4]
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	2300      	movs	r3, #0
 8003c00:	22d2      	movs	r2, #210	; 0xd2
 8003c02:	210f      	movs	r1, #15
 8003c04:	4814      	ldr	r0, [pc, #80]	; (8003c58 <GainMenu_DrawSignalMenu+0x84>)
 8003c06:	f00c fdbb 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("3.3V", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003c0a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003c0e:	9301      	str	r3, [sp, #4]
 8003c10:	2302      	movs	r3, #2
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	2300      	movs	r3, #0
 8003c16:	22d2      	movs	r2, #210	; 0xd2
 8003c18:	2161      	movs	r1, #97	; 0x61
 8003c1a:	4810      	ldr	r0, [pc, #64]	; (8003c5c <GainMenu_DrawSignalMenu+0x88>)
 8003c1c:	f00c fdb0 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("5V",  190, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003c20:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003c24:	9301      	str	r3, [sp, #4]
 8003c26:	2302      	movs	r3, #2
 8003c28:	9300      	str	r3, [sp, #0]
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	22d2      	movs	r2, #210	; 0xd2
 8003c2e:	21be      	movs	r1, #190	; 0xbe
 8003c30:	480b      	ldr	r0, [pc, #44]	; (8003c60 <GainMenu_DrawSignalMenu+0x8c>)
 8003c32:	f00c fda5 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("9V", 265, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003c36:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003c3a:	9301      	str	r3, [sp, #4]
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	2300      	movs	r3, #0
 8003c42:	22d2      	movs	r2, #210	; 0xd2
 8003c44:	f240 1109 	movw	r1, #265	; 0x109
 8003c48:	4806      	ldr	r0, [pc, #24]	; (8003c64 <GainMenu_DrawSignalMenu+0x90>)
 8003c4a:	f00c fd99 	bl	8010780 <ILI9341_Draw_Text>
}
 8003c4e:	bf00      	nop
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	08015a84 	.word	0x08015a84
 8003c58:	08015a94 	.word	0x08015a94
 8003c5c:	08015a9c 	.word	0x08015a9c
 8003c60:	08015aa4 	.word	0x08015aa4
 8003c64:	08015aa8 	.word	0x08015aa8

08003c68 <GainMenu_DrawAuxMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawAuxMenu()
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->Aux", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003c6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c72:	9301      	str	r3, [sp, #4]
 8003c74:	2302      	movs	r3, #2
 8003c76:	9300      	str	r3, [sp, #0]
 8003c78:	2300      	movs	r3, #0
 8003c7a:	220a      	movs	r2, #10
 8003c7c:	210a      	movs	r1, #10
 8003c7e:	4804      	ldr	r0, [pc, #16]	; (8003c90 <GainMenu_DrawAuxMenu+0x28>)
 8003c80:	f00c fd7e 	bl	8010780 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003c84:	f7fd f938 	bl	8000ef8 <DM_DisplayFormattedOutput>
}
 8003c88:	bf00      	nop
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	08015aac 	.word	0x08015aac

08003c94 <ToplevelMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eToplevelMenu_Status pMenu)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003c9e:	79fb      	ldrb	r3, [r7, #7]
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d007      	beq.n	8003cb4 <ToplevelMenu_DrawMenu+0x20>
 8003ca4:	2b03      	cmp	r3, #3
 8003ca6:	d008      	beq.n	8003cba <ToplevelMenu_DrawMenu+0x26>
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d000      	beq.n	8003cae <ToplevelMenu_DrawMenu+0x1a>
		case ENABLE_TOPLEVEL_INPUT_MENU:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 8003cac:	e008      	b.n	8003cc0 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 8003cae:	f000 f80b 	bl	8003cc8 <ToplevelMenu_DrawMainMenu>
			break;
 8003cb2:	e005      	b.n	8003cc0 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 8003cb4:	f000 f844 	bl	8003d40 <ToplevelMenu_DrawOutputMenu>
			break;
 8003cb8:	e002      	b.n	8003cc0 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 8003cba:	f000 f88b 	bl	8003dd4 <ToplevelMenu_DrawInputMenu>
			break;
 8003cbe:	bf00      	nop

	}
}
 8003cc0:	bf00      	nop
 8003cc2:	3708      	adds	r7, #8
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af02      	add	r7, sp, #8
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 8003cce:	f7fd f913 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003cd2:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003cd6:	9301      	str	r3, [sp, #4]
 8003cd8:	2302      	movs	r3, #2
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	2300      	movs	r3, #0
 8003cde:	22d2      	movs	r2, #210	; 0xd2
 8003ce0:	2106      	movs	r1, #6
 8003ce2:	4814      	ldr	r0, [pc, #80]	; (8003d34 <ToplevelMenu_DrawMainMenu+0x6c>)
 8003ce4:	f00c fd4c 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 93, 210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003ce8:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003cec:	9301      	str	r3, [sp, #4]
 8003cee:	2302      	movs	r3, #2
 8003cf0:	9300      	str	r3, [sp, #0]
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	22d2      	movs	r2, #210	; 0xd2
 8003cf6:	215d      	movs	r1, #93	; 0x5d
 8003cf8:	480f      	ldr	r0, [pc, #60]	; (8003d38 <ToplevelMenu_DrawMainMenu+0x70>)
 8003cfa:	f00c fd41 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003cfe:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003d02:	9301      	str	r3, [sp, #4]
 8003d04:	2302      	movs	r3, #2
 8003d06:	9300      	str	r3, [sp, #0]
 8003d08:	2300      	movs	r3, #0
 8003d0a:	22d2      	movs	r2, #210	; 0xd2
 8003d0c:	21af      	movs	r1, #175	; 0xaf
 8003d0e:	480b      	ldr	r0, [pc, #44]	; (8003d3c <ToplevelMenu_DrawMainMenu+0x74>)
 8003d10:	f00c fd36 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003d14:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003d18:	9301      	str	r3, [sp, #4]
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	2300      	movs	r3, #0
 8003d20:	22d2      	movs	r2, #210	; 0xd2
 8003d22:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003d26:	4805      	ldr	r0, [pc, #20]	; (8003d3c <ToplevelMenu_DrawMainMenu+0x74>)
 8003d28:	f00c fd2a 	bl	8010780 <ILI9341_Draw_Text>


}
 8003d2c:	bf00      	nop
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	08015abc 	.word	0x08015abc
 8003d38:	08015ac4 	.word	0x08015ac4
 8003d3c:	08015acc 	.word	0x08015acc

08003d40 <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003d46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d4a:	9301      	str	r3, [sp, #4]
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	9300      	str	r3, [sp, #0]
 8003d50:	2300      	movs	r3, #0
 8003d52:	220a      	movs	r2, #10
 8003d54:	210a      	movs	r1, #10
 8003d56:	481a      	ldr	r0, [pc, #104]	; (8003dc0 <ToplevelMenu_DrawOutputMenu+0x80>)
 8003d58:	f00c fd12 	bl	8010780 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003d5c:	f7fd f8cc 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 15,  210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003d60:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003d64:	9301      	str	r3, [sp, #4]
 8003d66:	2302      	movs	r3, #2
 8003d68:	9300      	str	r3, [sp, #0]
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	22d2      	movs	r2, #210	; 0xd2
 8003d6e:	210f      	movs	r1, #15
 8003d70:	4814      	ldr	r0, [pc, #80]	; (8003dc4 <ToplevelMenu_DrawOutputMenu+0x84>)
 8003d72:	f00c fd05 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 98,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003d76:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003d7a:	9301      	str	r3, [sp, #4]
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	2300      	movs	r3, #0
 8003d82:	22d2      	movs	r2, #210	; 0xd2
 8003d84:	2162      	movs	r1, #98	; 0x62
 8003d86:	4810      	ldr	r0, [pc, #64]	; (8003dc8 <ToplevelMenu_DrawOutputMenu+0x88>)
 8003d88:	f00c fcfa 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003d8c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003d90:	9301      	str	r3, [sp, #4]
 8003d92:	2302      	movs	r3, #2
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	2300      	movs	r3, #0
 8003d98:	22d2      	movs	r2, #210	; 0xd2
 8003d9a:	21b0      	movs	r1, #176	; 0xb0
 8003d9c:	480b      	ldr	r0, [pc, #44]	; (8003dcc <ToplevelMenu_DrawOutputMenu+0x8c>)
 8003d9e:	f00c fcef 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFFSET", 245, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003da2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003da6:	9301      	str	r3, [sp, #4]
 8003da8:	2302      	movs	r3, #2
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	2300      	movs	r3, #0
 8003dae:	22d2      	movs	r2, #210	; 0xd2
 8003db0:	21f5      	movs	r1, #245	; 0xf5
 8003db2:	4807      	ldr	r0, [pc, #28]	; (8003dd0 <ToplevelMenu_DrawOutputMenu+0x90>)
 8003db4:	f00c fce4 	bl	8010780 <ILI9341_Draw_Text>
}
 8003db8:	bf00      	nop
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	08015ad4 	.word	0x08015ad4
 8003dc4:	08015adc 	.word	0x08015adc
 8003dc8:	08015ae4 	.word	0x08015ae4
 8003dcc:	08015aec 	.word	0x08015aec
 8003dd0:	08015af4 	.word	0x08015af4

08003dd4 <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b088      	sub	sp, #32
 8003dd8:	af02      	add	r7, sp, #8

	DM_DisplayInputTriggerStatus();
 8003dda:	f7fd fb4f 	bl	800147c <DM_DisplayInputTriggerStatus>

	ILI9341_Draw_Text("IN->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003dde:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003de2:	9301      	str	r3, [sp, #4]
 8003de4:	2302      	movs	r3, #2
 8003de6:	9300      	str	r3, [sp, #0]
 8003de8:	2300      	movs	r3, #0
 8003dea:	220a      	movs	r2, #10
 8003dec:	210a      	movs	r1, #10
 8003dee:	4892      	ldr	r0, [pc, #584]	; (8004038 <ToplevelMenu_DrawInputMenu+0x264>)
 8003df0:	f00c fcc6 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("TRIGGER:", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003df4:	2300      	movs	r3, #0
 8003df6:	9301      	str	r3, [sp, #4]
 8003df8:	2302      	movs	r3, #2
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003e00:	2232      	movs	r2, #50	; 0x32
 8003e02:	210a      	movs	r1, #10
 8003e04:	488d      	ldr	r0, [pc, #564]	; (800403c <ToplevelMenu_DrawInputMenu+0x268>)
 8003e06:	f00c fcbb 	bl	8010780 <ILI9341_Draw_Text>
	if(IT_GetTriggerStatus())
 8003e0a:	f002 fac5 	bl	8006398 <IT_GetTriggerStatus>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d016      	beq.n	8003e42 <ToplevelMenu_DrawInputMenu+0x6e>
	{
		ILI9341_Draw_Text("ON", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003e14:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003e18:	9301      	str	r3, [sp, #4]
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	9300      	str	r3, [sp, #0]
 8003e1e:	2300      	movs	r3, #0
 8003e20:	2232      	movs	r2, #50	; 0x32
 8003e22:	2196      	movs	r1, #150	; 0x96
 8003e24:	4886      	ldr	r0, [pc, #536]	; (8004040 <ToplevelMenu_DrawInputMenu+0x26c>)
 8003e26:	f00c fcab 	bl	8010780 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("OFF", 	200, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	9301      	str	r3, [sp, #4]
 8003e2e:	2302      	movs	r3, #2
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003e36:	2232      	movs	r2, #50	; 0x32
 8003e38:	21c8      	movs	r1, #200	; 0xc8
 8003e3a:	4882      	ldr	r0, [pc, #520]	; (8004044 <ToplevelMenu_DrawInputMenu+0x270>)
 8003e3c:	f00c fca0 	bl	8010780 <ILI9341_Draw_Text>
 8003e40:	e015      	b.n	8003e6e <ToplevelMenu_DrawInputMenu+0x9a>
	}
	else
	{
		ILI9341_Draw_Text("ON", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003e42:	2300      	movs	r3, #0
 8003e44:	9301      	str	r3, [sp, #4]
 8003e46:	2302      	movs	r3, #2
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003e4e:	2232      	movs	r2, #50	; 0x32
 8003e50:	2196      	movs	r1, #150	; 0x96
 8003e52:	487b      	ldr	r0, [pc, #492]	; (8004040 <ToplevelMenu_DrawInputMenu+0x26c>)
 8003e54:	f00c fc94 	bl	8010780 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("OFF", 	200, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003e58:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003e5c:	9301      	str	r3, [sp, #4]
 8003e5e:	2302      	movs	r3, #2
 8003e60:	9300      	str	r3, [sp, #0]
 8003e62:	2300      	movs	r3, #0
 8003e64:	2232      	movs	r2, #50	; 0x32
 8003e66:	21c8      	movs	r1, #200	; 0xc8
 8003e68:	4876      	ldr	r0, [pc, #472]	; (8004044 <ToplevelMenu_DrawInputMenu+0x270>)
 8003e6a:	f00c fc89 	bl	8010780 <ILI9341_Draw_Text>
	}


	ILI9341_Draw_Text("MODE:", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003e6e:	2300      	movs	r3, #0
 8003e70:	9301      	str	r3, [sp, #4]
 8003e72:	2302      	movs	r3, #2
 8003e74:	9300      	str	r3, [sp, #0]
 8003e76:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003e7a:	2246      	movs	r2, #70	; 0x46
 8003e7c:	210a      	movs	r1, #10
 8003e7e:	4872      	ldr	r0, [pc, #456]	; (8004048 <ToplevelMenu_DrawInputMenu+0x274>)
 8003e80:	f00c fc7e 	bl	8010780 <ILI9341_Draw_Text>
	if(IT_GetActiveTriggerMode() == INPUT_TRIGGER_TIM)
 8003e84:	f002 fa6c 	bl	8006360 <IT_GetActiveTriggerMode>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d12d      	bne.n	8003eea <ToplevelMenu_DrawInputMenu+0x116>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003e8e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003e92:	9301      	str	r3, [sp, #4]
 8003e94:	2302      	movs	r3, #2
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	2300      	movs	r3, #0
 8003e9a:	2246      	movs	r2, #70	; 0x46
 8003e9c:	2196      	movs	r1, #150	; 0x96
 8003e9e:	486b      	ldr	r0, [pc, #428]	; (800404c <ToplevelMenu_DrawInputMenu+0x278>)
 8003ea0:	f00c fc6e 	bl	8010780 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	9301      	str	r3, [sp, #4]
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	9300      	str	r3, [sp, #0]
 8003eac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003eb0:	2246      	movs	r2, #70	; 0x46
 8003eb2:	21c8      	movs	r1, #200	; 0xc8
 8003eb4:	4866      	ldr	r0, [pc, #408]	; (8004050 <ToplevelMenu_DrawInputMenu+0x27c>)
 8003eb6:	f00c fc63 	bl	8010780 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003eba:	2300      	movs	r3, #0
 8003ebc:	9301      	str	r3, [sp, #4]
 8003ebe:	2302      	movs	r3, #2
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003ec6:	2246      	movs	r2, #70	; 0x46
 8003ec8:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003ecc:	4861      	ldr	r0, [pc, #388]	; (8004054 <ToplevelMenu_DrawInputMenu+0x280>)
 8003ece:	f00c fc57 	bl	8010780 <ILI9341_Draw_Text>

		ILI9341_Draw_Text("     ", 150, 100,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	9301      	str	r3, [sp, #4]
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003ede:	2264      	movs	r2, #100	; 0x64
 8003ee0:	2196      	movs	r1, #150	; 0x96
 8003ee2:	485d      	ldr	r0, [pc, #372]	; (8004058 <ToplevelMenu_DrawInputMenu+0x284>)
 8003ee4:	f00c fc4c 	bl	8010780 <ILI9341_Draw_Text>
 8003ee8:	e076      	b.n	8003fd8 <ToplevelMenu_DrawInputMenu+0x204>
	}
	else if(IT_GetActiveTriggerMode() == INPUT_TRIGGER_COMP)
 8003eea:	f002 fa39 	bl	8006360 <IT_GetActiveTriggerMode>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d13f      	bne.n	8003f74 <ToplevelMenu_DrawInputMenu+0x1a0>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	9301      	str	r3, [sp, #4]
 8003ef8:	2302      	movs	r3, #2
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003f00:	2246      	movs	r2, #70	; 0x46
 8003f02:	2196      	movs	r1, #150	; 0x96
 8003f04:	4851      	ldr	r0, [pc, #324]	; (800404c <ToplevelMenu_DrawInputMenu+0x278>)
 8003f06:	f00c fc3b 	bl	8010780 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003f0a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003f0e:	9301      	str	r3, [sp, #4]
 8003f10:	2302      	movs	r3, #2
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	2300      	movs	r3, #0
 8003f16:	2246      	movs	r2, #70	; 0x46
 8003f18:	21c8      	movs	r1, #200	; 0xc8
 8003f1a:	484d      	ldr	r0, [pc, #308]	; (8004050 <ToplevelMenu_DrawInputMenu+0x27c>)
 8003f1c:	f00c fc30 	bl	8010780 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003f20:	2300      	movs	r3, #0
 8003f22:	9301      	str	r3, [sp, #4]
 8003f24:	2302      	movs	r3, #2
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003f2c:	2246      	movs	r2, #70	; 0x46
 8003f2e:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003f32:	4848      	ldr	r0, [pc, #288]	; (8004054 <ToplevelMenu_DrawInputMenu+0x280>)
 8003f34:	f00c fc24 	bl	8010780 <ILI9341_Draw_Text>

		char comp_text[20] = "";
 8003f38:	2300      	movs	r3, #0
 8003f3a:	607b      	str	r3, [r7, #4]
 8003f3c:	f107 0308 	add.w	r3, r7, #8
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
 8003f44:	605a      	str	r2, [r3, #4]
 8003f46:	609a      	str	r2, [r3, #8]
 8003f48:	60da      	str	r2, [r3, #12]
		snprintf(comp_text, sizeof(comp_text), "%lu V", HAL_COMP_GetOutputLevel(&hcomp1));
 8003f4a:	4844      	ldr	r0, [pc, #272]	; (800405c <ToplevelMenu_DrawInputMenu+0x288>)
 8003f4c:	f006 ff74 	bl	800ae38 <HAL_COMP_GetOutputLevel>
 8003f50:	4603      	mov	r3, r0
 8003f52:	1d38      	adds	r0, r7, #4
 8003f54:	4a42      	ldr	r2, [pc, #264]	; (8004060 <ToplevelMenu_DrawInputMenu+0x28c>)
 8003f56:	2114      	movs	r1, #20
 8003f58:	f00d ffce 	bl	8011ef8 <sniprintf>


		ILI9341_Draw_Text(comp_text, 150, 100,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003f5c:	1d38      	adds	r0, r7, #4
 8003f5e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003f62:	9301      	str	r3, [sp, #4]
 8003f64:	2302      	movs	r3, #2
 8003f66:	9300      	str	r3, [sp, #0]
 8003f68:	2300      	movs	r3, #0
 8003f6a:	2264      	movs	r2, #100	; 0x64
 8003f6c:	2196      	movs	r1, #150	; 0x96
 8003f6e:	f00c fc07 	bl	8010780 <ILI9341_Draw_Text>
 8003f72:	e031      	b.n	8003fd8 <ToplevelMenu_DrawInputMenu+0x204>
	}
	else if(IT_GetActiveTriggerMode() == INPUT_TRIGGER_ADC)
 8003f74:	f002 f9f4 	bl	8006360 <IT_GetActiveTriggerMode>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d12c      	bne.n	8003fd8 <ToplevelMenu_DrawInputMenu+0x204>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003f7e:	2300      	movs	r3, #0
 8003f80:	9301      	str	r3, [sp, #4]
 8003f82:	2302      	movs	r3, #2
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003f8a:	2246      	movs	r2, #70	; 0x46
 8003f8c:	2196      	movs	r1, #150	; 0x96
 8003f8e:	482f      	ldr	r0, [pc, #188]	; (800404c <ToplevelMenu_DrawInputMenu+0x278>)
 8003f90:	f00c fbf6 	bl	8010780 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003f94:	2300      	movs	r3, #0
 8003f96:	9301      	str	r3, [sp, #4]
 8003f98:	2302      	movs	r3, #2
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003fa0:	2246      	movs	r2, #70	; 0x46
 8003fa2:	21c8      	movs	r1, #200	; 0xc8
 8003fa4:	482a      	ldr	r0, [pc, #168]	; (8004050 <ToplevelMenu_DrawInputMenu+0x27c>)
 8003fa6:	f00c fbeb 	bl	8010780 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003faa:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003fae:	9301      	str	r3, [sp, #4]
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	2246      	movs	r2, #70	; 0x46
 8003fb8:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003fbc:	4825      	ldr	r0, [pc, #148]	; (8004054 <ToplevelMenu_DrawInputMenu+0x280>)
 8003fbe:	f00c fbdf 	bl	8010780 <ILI9341_Draw_Text>

		ILI9341_Draw_Text("     ", 150, 100,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	9301      	str	r3, [sp, #4]
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003fce:	2264      	movs	r2, #100	; 0x64
 8003fd0:	2196      	movs	r1, #150	; 0x96
 8003fd2:	4821      	ldr	r0, [pc, #132]	; (8004058 <ToplevelMenu_DrawInputMenu+0x284>)
 8003fd4:	f00c fbd4 	bl	8010780 <ILI9341_Draw_Text>
	}


	ILI9341_Draw_Text("ON/", 	20, 	204, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003fd8:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003fdc:	9301      	str	r3, [sp, #4]
 8003fde:	2302      	movs	r3, #2
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	22cc      	movs	r2, #204	; 0xcc
 8003fe6:	2114      	movs	r1, #20
 8003fe8:	481e      	ldr	r0, [pc, #120]	; (8004064 <ToplevelMenu_DrawInputMenu+0x290>)
 8003fea:	f00c fbc9 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFF ",	20, 	222, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003fee:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003ff2:	9301      	str	r3, [sp, #4]
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	9300      	str	r3, [sp, #0]
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	22de      	movs	r2, #222	; 0xde
 8003ffc:	2114      	movs	r1, #20
 8003ffe:	481a      	ldr	r0, [pc, #104]	; (8004068 <ToplevelMenu_DrawInputMenu+0x294>)
 8004000:	f00c fbbe 	bl	8010780 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	104,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8004004:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8004008:	9301      	str	r3, [sp, #4]
 800400a:	2302      	movs	r3, #2
 800400c:	9300      	str	r3, [sp, #0]
 800400e:	2300      	movs	r3, #0
 8004010:	22cc      	movs	r2, #204	; 0xcc
 8004012:	2168      	movs	r1, #104	; 0x68
 8004014:	4815      	ldr	r0, [pc, #84]	; (800406c <ToplevelMenu_DrawInputMenu+0x298>)
 8004016:	f00c fbb3 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	97, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800401a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800401e:	9301      	str	r3, [sp, #4]
 8004020:	2302      	movs	r3, #2
 8004022:	9300      	str	r3, [sp, #0]
 8004024:	2300      	movs	r3, #0
 8004026:	22de      	movs	r2, #222	; 0xde
 8004028:	2161      	movs	r1, #97	; 0x61
 800402a:	4811      	ldr	r0, [pc, #68]	; (8004070 <ToplevelMenu_DrawInputMenu+0x29c>)
 800402c:	f00c fba8 	bl	8010780 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
*/
}
 8004030:	bf00      	nop
 8004032:	3718      	adds	r7, #24
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	08015afc 	.word	0x08015afc
 800403c:	08015b04 	.word	0x08015b04
 8004040:	08015b10 	.word	0x08015b10
 8004044:	08015b14 	.word	0x08015b14
 8004048:	08015b18 	.word	0x08015b18
 800404c:	08015b20 	.word	0x08015b20
 8004050:	08015b24 	.word	0x08015b24
 8004054:	08015b2c 	.word	0x08015b2c
 8004058:	08015b30 	.word	0x08015b30
 800405c:	200029e8 	.word	0x200029e8
 8004060:	08015b38 	.word	0x08015b38
 8004064:	08015b40 	.word	0x08015b40
 8004068:	08015b44 	.word	0x08015b44
 800406c:	08015b4c 	.word	0x08015b4c
 8004070:	08015b50 	.word	0x08015b50

08004074 <BiasMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eBiasMenu_Status BiasMenu_getStatus()
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 8004078:	4b03      	ldr	r3, [pc, #12]	; (8004088 <BiasMenu_getStatus+0x14>)
 800407a:	781b      	ldrb	r3, [r3, #0]
}
 800407c:	4618      	mov	r0, r3
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	20001e51 	.word	0x20001e51

0800408c <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 800408c:	b580      	push	{r7, lr}
 800408e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004090:	f7fd fa6c 	bl	800156c <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 8004094:	4b09      	ldr	r3, [pc, #36]	; (80040bc <BiasMenuEntryHandler+0x30>)
 8004096:	2201      	movs	r2, #1
 8004098:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 800409a:	4b09      	ldr	r3, [pc, #36]	; (80040c0 <BiasMenuEntryHandler+0x34>)
 800409c:	f44f 7248 	mov.w	r2, #800	; 0x320
 80040a0:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 80040a2:	f001 f9dd 	bl	8005460 <BO_GetDcBiasEncoderValue>
 80040a6:	4603      	mov	r3, r0
 80040a8:	461a      	mov	r2, r3
 80040aa:	4b05      	ldr	r3, [pc, #20]	; (80040c0 <BiasMenuEntryHandler+0x34>)
 80040ac:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 80040ae:	4b05      	ldr	r3, [pc, #20]	; (80040c4 <BiasMenuEntryHandler+0x38>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 80040b4:	230f      	movs	r3, #15
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	20001e51 	.word	0x20001e51
 80040c0:	40012c00 	.word	0x40012c00
 80040c4:	20001e53 	.word	0x20001e53

080040c8 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler(eSystemEvent pEvent)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	4603      	mov	r3, r0
 80040d0:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuInputHandler Event captured\n");
	#endif


	switch(pEvent)
 80040d2:	79fb      	ldrb	r3, [r7, #7]
 80040d4:	3b01      	subs	r3, #1
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d82d      	bhi.n	8004136 <BiasMenuInputHandler+0x6e>
 80040da:	a201      	add	r2, pc, #4	; (adr r2, 80040e0 <BiasMenuInputHandler+0x18>)
 80040dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e0:	08004105 	.word	0x08004105
 80040e4:	08004117 	.word	0x08004117
 80040e8:	08004125 	.word	0x08004125
 80040ec:	08004137 	.word	0x08004137
 80040f0:	080040f5 	.word	0x080040f5
	{
		case evEncoderSet:
			BO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 80040f4:	2000      	movs	r0, #0
 80040f6:	f002 fd77 	bl	8006be8 <SM_GetEncoderValue>
 80040fa:	4603      	mov	r3, r0
 80040fc:	4618      	mov	r0, r3
 80040fe:	f001 f9bb 	bl	8005478 <BO_MapEncoderPositionToSignalOutput>
			break;
 8004102:	e019      	b.n	8004138 <BiasMenuInputHandler+0x70>
		case evBlueBtn:
			BO_MapEncoderPositionToSignalOutput(BIAS_MAX);
 8004104:	f44f 7048 	mov.w	r0, #800	; 0x320
 8004108:	f001 f9b6 	bl	8005478 <BO_MapEncoderPositionToSignalOutput>
			ENCODER_TIMER->CNT = BIAS_MAX;
 800410c:	4b0e      	ldr	r3, [pc, #56]	; (8004148 <BiasMenuInputHandler+0x80>)
 800410e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8004112:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8004114:	e010      	b.n	8004138 <BiasMenuInputHandler+0x70>
		case evGreenBtn:
			BO_MapEncoderPositionToSignalOutput(10);
 8004116:	200a      	movs	r0, #10
 8004118:	f001 f9ae 	bl	8005478 <BO_MapEncoderPositionToSignalOutput>
			ENCODER_TIMER->CNT = 10;
 800411c:	4b0a      	ldr	r3, [pc, #40]	; (8004148 <BiasMenuInputHandler+0x80>)
 800411e:	220a      	movs	r2, #10
 8004120:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8004122:	e009      	b.n	8004138 <BiasMenuInputHandler+0x70>
		case evYellowBtn:
			// jump to zero crossing point
			BO_MapEncoderPositionToSignalOutput(BIAS_CENTER);
 8004124:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8004128:	f001 f9a6 	bl	8005478 <BO_MapEncoderPositionToSignalOutput>
			ENCODER_TIMER->CNT = BIAS_CENTER;
 800412c:	4b06      	ldr	r3, [pc, #24]	; (8004148 <BiasMenuInputHandler+0x80>)
 800412e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004132:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8004134:	e000      	b.n	8004138 <BiasMenuInputHandler+0x70>

		default:
			break;
 8004136:	bf00      	nop
	}


	eNewEvent = evIdle;
 8004138:	4b04      	ldr	r3, [pc, #16]	; (800414c <BiasMenuInputHandler+0x84>)
 800413a:	2200      	movs	r2, #0
 800413c:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 800413e:	230f      	movs	r3, #15
}
 8004140:	4618      	mov	r0, r3
 8004142:	3708      	adds	r7, #8
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	40012c00 	.word	0x40012c00
 800414c:	20001e53 	.word	0x20001e53

08004150 <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
		printf("BiasMenuExitHandler Event captured\n");
	#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 8004154:	4b05      	ldr	r3, [pc, #20]	; (800416c <BiasMenuExitHandler+0x1c>)
 8004156:	2200      	movs	r2, #0
 8004158:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 800415a:	f7fd fa07 	bl	800156c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 800415e:	4b04      	ldr	r3, [pc, #16]	; (8004170 <BiasMenuExitHandler+0x20>)
 8004160:	2200      	movs	r2, #0
 8004162:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004164:	2301      	movs	r3, #1
}
 8004166:	4618      	mov	r0, r3
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	20001e51 	.word	0x20001e51
 8004170:	20001e53 	.word	0x20001e53

08004174 <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8004174:	b580      	push	{r7, lr}
 8004176:	af00      	add	r7, sp, #0

	switch(eNextState)
 8004178:	4b2b      	ldr	r3, [pc, #172]	; (8004228 <EM_ProcessEvent+0xb4>)
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	2b0f      	cmp	r3, #15
 800417e:	d850      	bhi.n	8004222 <EM_ProcessEvent+0xae>
 8004180:	a201      	add	r2, pc, #4	; (adr r2, 8004188 <EM_ProcessEvent+0x14>)
 8004182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004186:	bf00      	nop
 8004188:	080041c9 	.word	0x080041c9
 800418c:	080041cf 	.word	0x080041cf
 8004190:	080041d5 	.word	0x080041d5
 8004194:	080041db 	.word	0x080041db
 8004198:	080041e1 	.word	0x080041e1
 800419c:	080041e7 	.word	0x080041e7
 80041a0:	080041ed 	.word	0x080041ed
 80041a4:	080041f3 	.word	0x080041f3
 80041a8:	080041f9 	.word	0x080041f9
 80041ac:	08004223 	.word	0x08004223
 80041b0:	080041ff 	.word	0x080041ff
 80041b4:	08004205 	.word	0x08004205
 80041b8:	0800420b 	.word	0x0800420b
 80041bc:	08004217 	.word	0x08004217
 80041c0:	08004211 	.word	0x08004211
 80041c4:	0800421d 	.word	0x0800421d
	{

// MAIN MENU
		case Idle_State:

			_ProcessIdleStateEvents();
 80041c8:	f000 f830 	bl	800422c <_ProcessIdleStateEvents>
			break;
 80041cc:	e02a      	b.n	8004224 <EM_ProcessEvent+0xb0>

		case Toplevel_Output_Menu_State:

			_ProcessTopLevelOutputMenuStateEvents();
 80041ce:	f000 f849 	bl	8004264 <_ProcessTopLevelOutputMenuStateEvents>
			break;
 80041d2:	e027      	b.n	8004224 <EM_ProcessEvent+0xb0>

		case Toplevel_Input_Menu_State:

			_ProcessTopLevelInputMenuStateEvents();
 80041d4:	f000 f88c 	bl	80042f0 <_ProcessTopLevelInputMenuStateEvents>
			break;
 80041d8:	e024      	b.n	8004224 <EM_ProcessEvent+0xb0>

// FUNC MENUS

		case Func_Main_Menu_State:

			_ProcessFuncMainMenuStateEvents();
 80041da:	f000 f8b5 	bl	8004348 <_ProcessFuncMainMenuStateEvents>
			break;
 80041de:	e021      	b.n	8004224 <EM_ProcessEvent+0xb0>

		case Func_Signal_Menu_State:

			_ProcessFuncSignalMenuStateEvents();
 80041e0:	f000 f8d8 	bl	8004394 <_ProcessFuncSignalMenuStateEvents>
			break;
 80041e4:	e01e      	b.n	8004224 <EM_ProcessEvent+0xb0>

		case Func_Aux_Menu_State:

			_ProcessFuncAuxMenuStateEvents();
 80041e6:	f000 f8f1 	bl	80043cc <_ProcessFuncAuxMenuStateEvents>
			break;
 80041ea:	e01b      	b.n	8004224 <EM_ProcessEvent+0xb0>

// GAIN MENUS

		case Gain_Main_Menu_State:

			_ProcessGainMainMenuStateEvents();
 80041ec:	f000 f914 	bl	8004418 <_ProcessGainMainMenuStateEvents>
			break;
 80041f0:	e018      	b.n	8004224 <EM_ProcessEvent+0xb0>

		case Gain_Signal_Menu_State:

			_ProcessGainSignalMenuStateEvents();
 80041f2:	f000 f949 	bl	8004488 <_ProcessGainSignalMenuStateEvents>
			break;
 80041f6:	e015      	b.n	8004224 <EM_ProcessEvent+0xb0>

		case Gain_Aux_Menu_State:

			_ProcessGainAuxMenuStateEvents();
 80041f8:	f000 f990 	bl	800451c <_ProcessGainAuxMenuStateEvents>
			break;
 80041fc:	e012      	b.n	8004224 <EM_ProcessEvent+0xb0>

// FREQ MENUS

		case Freq_Main_Menu_State:

			_ProcessFreqMainMenuStateEvents();
 80041fe:	f000 f9a9 	bl	8004554 <_ProcessFreqMainMenuStateEvents>
			break;
 8004202:	e00f      	b.n	8004224 <EM_ProcessEvent+0xb0>

		case Freq_Preset_Menu_State:

			_ProcessFreqPresetMenuStateEvents();
 8004204:	f000 f9e4 	bl	80045d0 <_ProcessFreqPresetMenuStateEvents>
			break;
 8004208:	e00c      	b.n	8004224 <EM_ProcessEvent+0xb0>

		case Freq_Adjust_Menu_State:

			_ProcessFreqAdjustMenuState();
 800420a:	f000 f9fd 	bl	8004608 <_ProcessFreqAdjustMenuState>
			break;
 800420e:	e009      	b.n	8004224 <EM_ProcessEvent+0xb0>

		case Freq_Prescaler_Menu_State:

			_ProcessFreqPrescalerMenuStateEvents();
 8004210:	f000 fa16 	bl	8004640 <_ProcessFreqPrescalerMenuStateEvents>
			break;
 8004214:	e006      	b.n	8004224 <EM_ProcessEvent+0xb0>


		case Freq_Sweep_Menu_State:

			_ProcessFreqSweepMenuStateEvents();
 8004216:	f000 fa2f 	bl	8004678 <_ProcessFreqSweepMenuStateEvents>
			break;
 800421a:	e003      	b.n	8004224 <EM_ProcessEvent+0xb0>

// BIAS MENUS

		case Bias_Menu_State:

			_ProcessBiasMainMenuEvents();
 800421c:	f000 fa76 	bl	800470c <_ProcessBiasMainMenuEvents>
			break;
 8004220:	e000      	b.n	8004224 <EM_ProcessEvent+0xb0>

		default:
			break;
 8004222:	bf00      	nop
	}

}
 8004224:	bf00      	nop
 8004226:	bd80      	pop	{r7, pc}
 8004228:	20001e52 	.word	0x20001e52

0800422c <_ProcessIdleStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessIdleStateEvents()
{
 800422c:	b580      	push	{r7, lr}
 800422e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
	  printf("Idle_State\n");
	#endif

	if(eNewEvent == evBlueBtn)
 8004230:	4b0a      	ldr	r3, [pc, #40]	; (800425c <_ProcessIdleStateEvents+0x30>)
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d105      	bne.n	8004244 <_ProcessIdleStateEvents+0x18>
	{
		eNextState = ToplevelOutputMenuEntryHandler();
 8004238:	f000 ff2e 	bl	8005098 <ToplevelOutputMenuEntryHandler>
 800423c:	4603      	mov	r3, r0
 800423e:	461a      	mov	r2, r3
 8004240:	4b07      	ldr	r3, [pc, #28]	; (8004260 <_ProcessIdleStateEvents+0x34>)
 8004242:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004244:	4b05      	ldr	r3, [pc, #20]	; (800425c <_ProcessIdleStateEvents+0x30>)
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b02      	cmp	r3, #2
 800424a:	d105      	bne.n	8004258 <_ProcessIdleStateEvents+0x2c>
	{
		eNextState = ToplevelInputMenuEntryHandler();
 800424c:	f000 ff48 	bl	80050e0 <ToplevelInputMenuEntryHandler>
 8004250:	4603      	mov	r3, r0
 8004252:	461a      	mov	r2, r3
 8004254:	4b02      	ldr	r3, [pc, #8]	; (8004260 <_ProcessIdleStateEvents+0x34>)
 8004256:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
	{
		// no menu action
	}
}
 8004258:	bf00      	nop
 800425a:	bd80      	pop	{r7, pc}
 800425c:	20001e53 	.word	0x20001e53
 8004260:	20001e52 	.word	0x20001e52

08004264 <_ProcessTopLevelOutputMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessTopLevelOutputMenuStateEvents()
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
	  printf("Toplevel_Output_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderPush)
 8004268:	4b1f      	ldr	r3, [pc, #124]	; (80042e8 <_ProcessTopLevelOutputMenuStateEvents+0x84>)
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	2b06      	cmp	r3, #6
 800426e:	d105      	bne.n	800427c <_ProcessTopLevelOutputMenuStateEvents+0x18>
	{
		eNextState = ToplevelOutputMenuExitHandler();
 8004270:	f000 ff24 	bl	80050bc <ToplevelOutputMenuExitHandler>
 8004274:	4603      	mov	r3, r0
 8004276:	461a      	mov	r2, r3
 8004278:	4b1c      	ldr	r3, [pc, #112]	; (80042ec <_ProcessTopLevelOutputMenuStateEvents+0x88>)
 800427a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evBlueBtn)
 800427c:	4b1a      	ldr	r3, [pc, #104]	; (80042e8 <_ProcessTopLevelOutputMenuStateEvents+0x84>)
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d108      	bne.n	8004296 <_ProcessTopLevelOutputMenuStateEvents+0x32>
	{
		ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8004284:	2000      	movs	r0, #0
 8004286:	f000 fef7 	bl	8005078 <ToplevelMenu_setStatus>
		eNextState = FuncMainMenuEntryHandler();
 800428a:	f000 fce5 	bl	8004c58 <FuncMainMenuEntryHandler>
 800428e:	4603      	mov	r3, r0
 8004290:	461a      	mov	r2, r3
 8004292:	4b16      	ldr	r3, [pc, #88]	; (80042ec <_ProcessTopLevelOutputMenuStateEvents+0x88>)
 8004294:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004296:	4b14      	ldr	r3, [pc, #80]	; (80042e8 <_ProcessTopLevelOutputMenuStateEvents+0x84>)
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	2b02      	cmp	r3, #2
 800429c:	d108      	bne.n	80042b0 <_ProcessTopLevelOutputMenuStateEvents+0x4c>
	{
		ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 800429e:	2000      	movs	r0, #0
 80042a0:	f000 feea 	bl	8005078 <ToplevelMenu_setStatus>
		eNextState = FreqMainMenuEntryHandler();
 80042a4:	f000 fbd0 	bl	8004a48 <FreqMainMenuEntryHandler>
 80042a8:	4603      	mov	r3, r0
 80042aa:	461a      	mov	r2, r3
 80042ac:	4b0f      	ldr	r3, [pc, #60]	; (80042ec <_ProcessTopLevelOutputMenuStateEvents+0x88>)
 80042ae:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 80042b0:	4b0d      	ldr	r3, [pc, #52]	; (80042e8 <_ProcessTopLevelOutputMenuStateEvents+0x84>)
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	2b03      	cmp	r3, #3
 80042b6:	d108      	bne.n	80042ca <_ProcessTopLevelOutputMenuStateEvents+0x66>
	{
		ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 80042b8:	2000      	movs	r0, #0
 80042ba:	f000 fedd 	bl	8005078 <ToplevelMenu_setStatus>
		eNextState = GainMainMenuEntryHandler();
 80042be:	f000 fdc1 	bl	8004e44 <GainMainMenuEntryHandler>
 80042c2:	4603      	mov	r3, r0
 80042c4:	461a      	mov	r2, r3
 80042c6:	4b09      	ldr	r3, [pc, #36]	; (80042ec <_ProcessTopLevelOutputMenuStateEvents+0x88>)
 80042c8:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 80042ca:	4b07      	ldr	r3, [pc, #28]	; (80042e8 <_ProcessTopLevelOutputMenuStateEvents+0x84>)
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	d108      	bne.n	80042e4 <_ProcessTopLevelOutputMenuStateEvents+0x80>
	{
		ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 80042d2:	2000      	movs	r0, #0
 80042d4:	f000 fed0 	bl	8005078 <ToplevelMenu_setStatus>
		eNextState = BiasMenuEntryHandler();
 80042d8:	f7ff fed8 	bl	800408c <BiasMenuEntryHandler>
 80042dc:	4603      	mov	r3, r0
 80042de:	461a      	mov	r2, r3
 80042e0:	4b02      	ldr	r3, [pc, #8]	; (80042ec <_ProcessTopLevelOutputMenuStateEvents+0x88>)
 80042e2:	701a      	strb	r2, [r3, #0]
	}
}
 80042e4:	bf00      	nop
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	20001e53 	.word	0x20001e53
 80042ec:	20001e52 	.word	0x20001e52

080042f0 <_ProcessTopLevelInputMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessTopLevelInputMenuStateEvents()
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
	  printf("Toplevel_Input_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderPush)
 80042f4:	4b12      	ldr	r3, [pc, #72]	; (8004340 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	2b06      	cmp	r3, #6
 80042fa:	d105      	bne.n	8004308 <_ProcessTopLevelInputMenuStateEvents+0x18>
	{
		eNextState = ToplevelInputMenuExitHandler();
 80042fc:	f000 ff24 	bl	8005148 <ToplevelInputMenuExitHandler>
 8004300:	4603      	mov	r3, r0
 8004302:	461a      	mov	r2, r3
 8004304:	4b0f      	ldr	r3, [pc, #60]	; (8004344 <_ProcessTopLevelInputMenuStateEvents+0x54>)
 8004306:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evBlueBtn)
 8004308:	4b0d      	ldr	r3, [pc, #52]	; (8004340 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d108      	bne.n	8004322 <_ProcessTopLevelInputMenuStateEvents+0x32>
	{
		eNextState = ToplevelInputMenuInputHandler(eNewEvent);
 8004310:	4b0b      	ldr	r3, [pc, #44]	; (8004340 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	4618      	mov	r0, r3
 8004316:	f000 fef5 	bl	8005104 <ToplevelInputMenuInputHandler>
 800431a:	4603      	mov	r3, r0
 800431c:	461a      	mov	r2, r3
 800431e:	4b09      	ldr	r3, [pc, #36]	; (8004344 <_ProcessTopLevelInputMenuStateEvents+0x54>)
 8004320:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004322:	4b07      	ldr	r3, [pc, #28]	; (8004340 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	2b02      	cmp	r3, #2
 8004328:	d108      	bne.n	800433c <_ProcessTopLevelInputMenuStateEvents+0x4c>
	{

		eNextState = ToplevelInputMenuInputHandler(eNewEvent);
 800432a:	4b05      	ldr	r3, [pc, #20]	; (8004340 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	4618      	mov	r0, r3
 8004330:	f000 fee8 	bl	8005104 <ToplevelInputMenuInputHandler>
 8004334:	4603      	mov	r3, r0
 8004336:	461a      	mov	r2, r3
 8004338:	4b02      	ldr	r3, [pc, #8]	; (8004344 <_ProcessTopLevelInputMenuStateEvents+0x54>)
 800433a:	701a      	strb	r2, [r3, #0]
	}
}
 800433c:	bf00      	nop
 800433e:	bd80      	pop	{r7, pc}
 8004340:	20001e53 	.word	0x20001e53
 8004344:	20001e52 	.word	0x20001e52

08004348 <_ProcessFuncMainMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFuncMainMenuStateEvents()
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0

	if(eNewEvent == evEncoderSet)
	{
		// No menu action
	}
	if(eNewEvent == evEncoderPush)
 800434c:	4b0f      	ldr	r3, [pc, #60]	; (800438c <_ProcessFuncMainMenuStateEvents+0x44>)
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	2b06      	cmp	r3, #6
 8004352:	d105      	bne.n	8004360 <_ProcessFuncMainMenuStateEvents+0x18>
	{
		eNextState = FuncMainMenuExitHandler();
 8004354:	f000 fc92 	bl	8004c7c <FuncMainMenuExitHandler>
 8004358:	4603      	mov	r3, r0
 800435a:	461a      	mov	r2, r3
 800435c:	4b0c      	ldr	r3, [pc, #48]	; (8004390 <_ProcessFuncMainMenuStateEvents+0x48>)
 800435e:	701a      	strb	r2, [r3, #0]

	}
	if(eNewEvent == evBlueBtn)
 8004360:	4b0a      	ldr	r3, [pc, #40]	; (800438c <_ProcessFuncMainMenuStateEvents+0x44>)
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d105      	bne.n	8004374 <_ProcessFuncMainMenuStateEvents+0x2c>
	{
		eNextState = FuncSignalMenuEntryHandler();
 8004368:	f000 fc9c 	bl	8004ca4 <FuncSignalMenuEntryHandler>
 800436c:	4603      	mov	r3, r0
 800436e:	461a      	mov	r2, r3
 8004370:	4b07      	ldr	r3, [pc, #28]	; (8004390 <_ProcessFuncMainMenuStateEvents+0x48>)
 8004372:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004374:	4b05      	ldr	r3, [pc, #20]	; (800438c <_ProcessFuncMainMenuStateEvents+0x44>)
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	2b02      	cmp	r3, #2
 800437a:	d105      	bne.n	8004388 <_ProcessFuncMainMenuStateEvents+0x40>
	{
		eNextState = FuncAuxMenuEntryHandler();
 800437c:	f000 fcd6 	bl	8004d2c <FuncAuxMenuEntryHandler>
 8004380:	4603      	mov	r3, r0
 8004382:	461a      	mov	r2, r3
 8004384:	4b02      	ldr	r3, [pc, #8]	; (8004390 <_ProcessFuncMainMenuStateEvents+0x48>)
 8004386:	701a      	strb	r2, [r3, #0]
	}
}
 8004388:	bf00      	nop
 800438a:	bd80      	pop	{r7, pc}
 800438c:	20001e53 	.word	0x20001e53
 8004390:	20001e52 	.word	0x20001e52

08004394 <_ProcessFuncSignalMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFuncSignalMenuStateEvents()
{
 8004394:	b580      	push	{r7, lr}
 8004396:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Func_Signal_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 8004398:	4b0a      	ldr	r3, [pc, #40]	; (80043c4 <_ProcessFuncSignalMenuStateEvents+0x30>)
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	2b05      	cmp	r3, #5
 800439e:	d105      	bne.n	80043ac <_ProcessFuncSignalMenuStateEvents+0x18>
	{
		eNextState = FuncSignalMenuInputHandler();
 80043a0:	f000 fc9e 	bl	8004ce0 <FuncSignalMenuInputHandler>
 80043a4:	4603      	mov	r3, r0
 80043a6:	461a      	mov	r2, r3
 80043a8:	4b07      	ldr	r3, [pc, #28]	; (80043c8 <_ProcessFuncSignalMenuStateEvents+0x34>)
 80043aa:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 80043ac:	4b05      	ldr	r3, [pc, #20]	; (80043c4 <_ProcessFuncSignalMenuStateEvents+0x30>)
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	2b06      	cmp	r3, #6
 80043b2:	d105      	bne.n	80043c0 <_ProcessFuncSignalMenuStateEvents+0x2c>
	{
		eNextState = FuncSignalMenuExitHandler();
 80043b4:	f000 fca6 	bl	8004d04 <FuncSignalMenuExitHandler>
 80043b8:	4603      	mov	r3, r0
 80043ba:	461a      	mov	r2, r3
 80043bc:	4b02      	ldr	r3, [pc, #8]	; (80043c8 <_ProcessFuncSignalMenuStateEvents+0x34>)
 80043be:	701a      	strb	r2, [r3, #0]
	}
}
 80043c0:	bf00      	nop
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	20001e53 	.word	0x20001e53
 80043c8:	20001e52 	.word	0x20001e52

080043cc <_ProcessFuncAuxMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFuncAuxMenuStateEvents()
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Func_Aux_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 80043d0:	4b0f      	ldr	r3, [pc, #60]	; (8004410 <_ProcessFuncAuxMenuStateEvents+0x44>)
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	2b05      	cmp	r3, #5
 80043d6:	d105      	bne.n	80043e4 <_ProcessFuncAuxMenuStateEvents+0x18>
	{
		eNextState = FuncAuxMenuInputHandler();
 80043d8:	f000 fcc6 	bl	8004d68 <FuncAuxMenuInputHandler>
 80043dc:	4603      	mov	r3, r0
 80043de:	461a      	mov	r2, r3
 80043e0:	4b0c      	ldr	r3, [pc, #48]	; (8004414 <_ProcessFuncAuxMenuStateEvents+0x48>)
 80043e2:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 80043e4:	4b0a      	ldr	r3, [pc, #40]	; (8004410 <_ProcessFuncAuxMenuStateEvents+0x44>)
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b06      	cmp	r3, #6
 80043ea:	d105      	bne.n	80043f8 <_ProcessFuncAuxMenuStateEvents+0x2c>
	{
		eNextState = FuncAuxMenuExitHandler();
 80043ec:	f000 fd0a 	bl	8004e04 <FuncAuxMenuExitHandler>
 80043f0:	4603      	mov	r3, r0
 80043f2:	461a      	mov	r2, r3
 80043f4:	4b07      	ldr	r3, [pc, #28]	; (8004414 <_ProcessFuncAuxMenuStateEvents+0x48>)
 80043f6:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 80043f8:	4b05      	ldr	r3, [pc, #20]	; (8004410 <_ProcessFuncAuxMenuStateEvents+0x44>)
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	2b03      	cmp	r3, #3
 80043fe:	d105      	bne.n	800440c <_ProcessFuncAuxMenuStateEvents+0x40>
	{
		eNextState = FuncAuxToggleDutyMode();
 8004400:	f000 fcee 	bl	8004de0 <FuncAuxToggleDutyMode>
 8004404:	4603      	mov	r3, r0
 8004406:	461a      	mov	r2, r3
 8004408:	4b02      	ldr	r3, [pc, #8]	; (8004414 <_ProcessFuncAuxMenuStateEvents+0x48>)
 800440a:	701a      	strb	r2, [r3, #0]
	}

}
 800440c:	bf00      	nop
 800440e:	bd80      	pop	{r7, pc}
 8004410:	20001e53 	.word	0x20001e53
 8004414:	20001e52 	.word	0x20001e52

08004418 <_ProcessGainMainMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessGainMainMenuStateEvents()
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
	#endif
	if(eNewEvent == evEncoderSet)
	{
		// No menu action
	}
	if(eNewEvent == evEncoderPush)
 800441e:	4b18      	ldr	r3, [pc, #96]	; (8004480 <_ProcessGainMainMenuStateEvents+0x68>)
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	2b06      	cmp	r3, #6
 8004424:	d108      	bne.n	8004438 <_ProcessGainMainMenuStateEvents+0x20>
	{
		eNextState = GainMainMenuExitHandler();
 8004426:	f000 fd1f 	bl	8004e68 <GainMainMenuExitHandler>
 800442a:	4603      	mov	r3, r0
 800442c:	461a      	mov	r2, r3
 800442e:	4b15      	ldr	r3, [pc, #84]	; (8004484 <_ProcessGainMainMenuStateEvents+0x6c>)
 8004430:	701a      	strb	r2, [r3, #0]
		ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8004432:	2002      	movs	r0, #2
 8004434:	f000 fe20 	bl	8005078 <ToplevelMenu_setStatus>
	}
	if(eNewEvent == evBlueBtn)
 8004438:	4b11      	ldr	r3, [pc, #68]	; (8004480 <_ProcessGainMainMenuStateEvents+0x68>)
 800443a:	781b      	ldrb	r3, [r3, #0]
 800443c:	2b01      	cmp	r3, #1
 800443e:	d105      	bne.n	800444c <_ProcessGainMainMenuStateEvents+0x34>
	{
		eNextState = GainSignalMenuEntryHandler();
 8004440:	f000 fd24 	bl	8004e8c <GainSignalMenuEntryHandler>
 8004444:	4603      	mov	r3, r0
 8004446:	461a      	mov	r2, r3
 8004448:	4b0e      	ldr	r3, [pc, #56]	; (8004484 <_ProcessGainMainMenuStateEvents+0x6c>)
 800444a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 800444c:	4b0c      	ldr	r3, [pc, #48]	; (8004480 <_ProcessGainMainMenuStateEvents+0x68>)
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	2b02      	cmp	r3, #2
 8004452:	d110      	bne.n	8004476 <_ProcessGainMainMenuStateEvents+0x5e>
	{
		eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8004454:	2001      	movs	r0, #1
 8004456:	f002 f94b 	bl	80066f0 <SM_GetOutputChannel>
 800445a:	4603      	mov	r3, r0
 800445c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	71fb      	strb	r3, [r7, #7]
		if(aux_output_func != PWM_FUNC_MODE)
 8004464:	79fb      	ldrb	r3, [r7, #7]
 8004466:	2b06      	cmp	r3, #6
 8004468:	d005      	beq.n	8004476 <_ProcessGainMainMenuStateEvents+0x5e>
			eNextState = GainAuxMenuEntryHandler();
 800446a:	f000 fda5 	bl	8004fb8 <GainAuxMenuEntryHandler>
 800446e:	4603      	mov	r3, r0
 8004470:	461a      	mov	r2, r3
 8004472:	4b04      	ldr	r3, [pc, #16]	; (8004484 <_ProcessGainMainMenuStateEvents+0x6c>)
 8004474:	701a      	strb	r2, [r3, #0]
	}
}
 8004476:	bf00      	nop
 8004478:	3708      	adds	r7, #8
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	20001e53 	.word	0x20001e53
 8004484:	20001e52 	.word	0x20001e52

08004488 <_ProcessGainSignalMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessGainSignalMenuStateEvents()
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Gain_Signal_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 800448c:	4b21      	ldr	r3, [pc, #132]	; (8004514 <_ProcessGainSignalMenuStateEvents+0x8c>)
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	2b05      	cmp	r3, #5
 8004492:	d106      	bne.n	80044a2 <_ProcessGainSignalMenuStateEvents+0x1a>
	{
		eNextState = GainSignalMenuInputHandler(evEncoderSet);
 8004494:	2005      	movs	r0, #5
 8004496:	f000 fd2b 	bl	8004ef0 <GainSignalMenuInputHandler>
 800449a:	4603      	mov	r3, r0
 800449c:	461a      	mov	r2, r3
 800449e:	4b1e      	ldr	r3, [pc, #120]	; (8004518 <_ProcessGainSignalMenuStateEvents+0x90>)
 80044a0:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 80044a2:	4b1c      	ldr	r3, [pc, #112]	; (8004514 <_ProcessGainSignalMenuStateEvents+0x8c>)
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	2b06      	cmp	r3, #6
 80044a8:	d105      	bne.n	80044b6 <_ProcessGainSignalMenuStateEvents+0x2e>
	{
		eNextState = GainSignalMenuExitHandler();
 80044aa:	f000 fd73 	bl	8004f94 <GainSignalMenuExitHandler>
 80044ae:	4603      	mov	r3, r0
 80044b0:	461a      	mov	r2, r3
 80044b2:	4b19      	ldr	r3, [pc, #100]	; (8004518 <_ProcessGainSignalMenuStateEvents+0x90>)
 80044b4:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evBlueBtn)
 80044b6:	4b17      	ldr	r3, [pc, #92]	; (8004514 <_ProcessGainSignalMenuStateEvents+0x8c>)
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d106      	bne.n	80044cc <_ProcessGainSignalMenuStateEvents+0x44>
	{
		eNextState = GainSignalMenuInputHandler(evBlueBtn);
 80044be:	2001      	movs	r0, #1
 80044c0:	f000 fd16 	bl	8004ef0 <GainSignalMenuInputHandler>
 80044c4:	4603      	mov	r3, r0
 80044c6:	461a      	mov	r2, r3
 80044c8:	4b13      	ldr	r3, [pc, #76]	; (8004518 <_ProcessGainSignalMenuStateEvents+0x90>)
 80044ca:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 80044cc:	4b11      	ldr	r3, [pc, #68]	; (8004514 <_ProcessGainSignalMenuStateEvents+0x8c>)
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d106      	bne.n	80044e2 <_ProcessGainSignalMenuStateEvents+0x5a>
	{
		eNextState = GainSignalMenuInputHandler(evGreenBtn);
 80044d4:	2002      	movs	r0, #2
 80044d6:	f000 fd0b 	bl	8004ef0 <GainSignalMenuInputHandler>
 80044da:	4603      	mov	r3, r0
 80044dc:	461a      	mov	r2, r3
 80044de:	4b0e      	ldr	r3, [pc, #56]	; (8004518 <_ProcessGainSignalMenuStateEvents+0x90>)
 80044e0:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 80044e2:	4b0c      	ldr	r3, [pc, #48]	; (8004514 <_ProcessGainSignalMenuStateEvents+0x8c>)
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	2b03      	cmp	r3, #3
 80044e8:	d106      	bne.n	80044f8 <_ProcessGainSignalMenuStateEvents+0x70>
	{
		eNextState = GainSignalMenuInputHandler(evYellowBtn);
 80044ea:	2003      	movs	r0, #3
 80044ec:	f000 fd00 	bl	8004ef0 <GainSignalMenuInputHandler>
 80044f0:	4603      	mov	r3, r0
 80044f2:	461a      	mov	r2, r3
 80044f4:	4b08      	ldr	r3, [pc, #32]	; (8004518 <_ProcessGainSignalMenuStateEvents+0x90>)
 80044f6:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 80044f8:	4b06      	ldr	r3, [pc, #24]	; (8004514 <_ProcessGainSignalMenuStateEvents+0x8c>)
 80044fa:	781b      	ldrb	r3, [r3, #0]
 80044fc:	2b04      	cmp	r3, #4
 80044fe:	d106      	bne.n	800450e <_ProcessGainSignalMenuStateEvents+0x86>
	{
		eNextState = GainSignalMenuInputHandler(evRedBtn);
 8004500:	2004      	movs	r0, #4
 8004502:	f000 fcf5 	bl	8004ef0 <GainSignalMenuInputHandler>
 8004506:	4603      	mov	r3, r0
 8004508:	461a      	mov	r2, r3
 800450a:	4b03      	ldr	r3, [pc, #12]	; (8004518 <_ProcessGainSignalMenuStateEvents+0x90>)
 800450c:	701a      	strb	r2, [r3, #0]
	}

}
 800450e:	bf00      	nop
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	20001e53 	.word	0x20001e53
 8004518:	20001e52 	.word	0x20001e52

0800451c <_ProcessGainAuxMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessGainAuxMenuStateEvents()
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Gain_Aux_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 8004520:	4b0a      	ldr	r3, [pc, #40]	; (800454c <_ProcessGainAuxMenuStateEvents+0x30>)
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	2b05      	cmp	r3, #5
 8004526:	d105      	bne.n	8004534 <_ProcessGainAuxMenuStateEvents+0x18>
	{
		eNextState = GainAuxMenuInputHandler();
 8004528:	f000 fd76 	bl	8005018 <GainAuxMenuInputHandler>
 800452c:	4603      	mov	r3, r0
 800452e:	461a      	mov	r2, r3
 8004530:	4b07      	ldr	r3, [pc, #28]	; (8004550 <_ProcessGainAuxMenuStateEvents+0x34>)
 8004532:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004534:	4b05      	ldr	r3, [pc, #20]	; (800454c <_ProcessGainAuxMenuStateEvents+0x30>)
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	2b06      	cmp	r3, #6
 800453a:	d105      	bne.n	8004548 <_ProcessGainAuxMenuStateEvents+0x2c>
	{
		eNextState = GainAuxMenuExitHandler();
 800453c:	f000 fd7e 	bl	800503c <GainAuxMenuExitHandler>
 8004540:	4603      	mov	r3, r0
 8004542:	461a      	mov	r2, r3
 8004544:	4b02      	ldr	r3, [pc, #8]	; (8004550 <_ProcessGainAuxMenuStateEvents+0x34>)
 8004546:	701a      	strb	r2, [r3, #0]
	}
}
 8004548:	bf00      	nop
 800454a:	bd80      	pop	{r7, pc}
 800454c:	20001e53 	.word	0x20001e53
 8004550:	20001e52 	.word	0x20001e52

08004554 <_ProcessFreqMainMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqMainMenuStateEvents()
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Main_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderPush)
 8004558:	4b1b      	ldr	r3, [pc, #108]	; (80045c8 <_ProcessFreqMainMenuStateEvents+0x74>)
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	2b06      	cmp	r3, #6
 800455e:	d108      	bne.n	8004572 <_ProcessFreqMainMenuStateEvents+0x1e>
	{
		eNextState = FreqMainMenuExitHandler();
 8004560:	f000 fa84 	bl	8004a6c <FreqMainMenuExitHandler>
 8004564:	4603      	mov	r3, r0
 8004566:	461a      	mov	r2, r3
 8004568:	4b18      	ldr	r3, [pc, #96]	; (80045cc <_ProcessFreqMainMenuStateEvents+0x78>)
 800456a:	701a      	strb	r2, [r3, #0]
		ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 800456c:	2002      	movs	r0, #2
 800456e:	f000 fd83 	bl	8005078 <ToplevelMenu_setStatus>
	}
	if(eNewEvent == evBlueBtn)
 8004572:	4b15      	ldr	r3, [pc, #84]	; (80045c8 <_ProcessFreqMainMenuStateEvents+0x74>)
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d105      	bne.n	8004586 <_ProcessFreqMainMenuStateEvents+0x32>
	{
		eNextState = FreqPresetMenuEntryHandler();
 800457a:	f000 fa8f 	bl	8004a9c <FreqPresetMenuEntryHandler>
 800457e:	4603      	mov	r3, r0
 8004580:	461a      	mov	r2, r3
 8004582:	4b12      	ldr	r3, [pc, #72]	; (80045cc <_ProcessFreqMainMenuStateEvents+0x78>)
 8004584:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004586:	4b10      	ldr	r3, [pc, #64]	; (80045c8 <_ProcessFreqMainMenuStateEvents+0x74>)
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	2b02      	cmp	r3, #2
 800458c:	d105      	bne.n	800459a <_ProcessFreqMainMenuStateEvents+0x46>
	{
		eNextState = FreqAdjustMenuEntryHandler();
 800458e:	f000 fad5 	bl	8004b3c <FreqAdjustMenuEntryHandler>
 8004592:	4603      	mov	r3, r0
 8004594:	461a      	mov	r2, r3
 8004596:	4b0d      	ldr	r3, [pc, #52]	; (80045cc <_ProcessFreqMainMenuStateEvents+0x78>)
 8004598:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 800459a:	4b0b      	ldr	r3, [pc, #44]	; (80045c8 <_ProcessFreqMainMenuStateEvents+0x74>)
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	2b03      	cmp	r3, #3
 80045a0:	d105      	bne.n	80045ae <_ProcessFreqMainMenuStateEvents+0x5a>
	{
		eNextState = FreqSweepMenuEntryHandler();
 80045a2:	f000 f905 	bl	80047b0 <FreqSweepMenuEntryHandler>
 80045a6:	4603      	mov	r3, r0
 80045a8:	461a      	mov	r2, r3
 80045aa:	4b08      	ldr	r3, [pc, #32]	; (80045cc <_ProcessFreqMainMenuStateEvents+0x78>)
 80045ac:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 80045ae:	4b06      	ldr	r3, [pc, #24]	; (80045c8 <_ProcessFreqMainMenuStateEvents+0x74>)
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	2b04      	cmp	r3, #4
 80045b4:	d105      	bne.n	80045c2 <_ProcessFreqMainMenuStateEvents+0x6e>
	{
		eNextState = FreqPrescalerMenuEntryHandler();
 80045b6:	f000 fafd 	bl	8004bb4 <FreqPrescalerMenuEntryHandler>
 80045ba:	4603      	mov	r3, r0
 80045bc:	461a      	mov	r2, r3
 80045be:	4b03      	ldr	r3, [pc, #12]	; (80045cc <_ProcessFreqMainMenuStateEvents+0x78>)
 80045c0:	701a      	strb	r2, [r3, #0]
	}
}
 80045c2:	bf00      	nop
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	20001e53 	.word	0x20001e53
 80045cc:	20001e52 	.word	0x20001e52

080045d0 <_ProcessFreqPresetMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqPresetMenuStateEvents()
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Preset_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 80045d4:	4b0a      	ldr	r3, [pc, #40]	; (8004600 <_ProcessFreqPresetMenuStateEvents+0x30>)
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	2b05      	cmp	r3, #5
 80045da:	d105      	bne.n	80045e8 <_ProcessFreqPresetMenuStateEvents+0x18>
	{
		eNextState = FreqPresetMenuInputHandler();
 80045dc:	f000 fa8a 	bl	8004af4 <FreqPresetMenuInputHandler>
 80045e0:	4603      	mov	r3, r0
 80045e2:	461a      	mov	r2, r3
 80045e4:	4b07      	ldr	r3, [pc, #28]	; (8004604 <_ProcessFreqPresetMenuStateEvents+0x34>)
 80045e6:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 80045e8:	4b05      	ldr	r3, [pc, #20]	; (8004600 <_ProcessFreqPresetMenuStateEvents+0x30>)
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	2b06      	cmp	r3, #6
 80045ee:	d105      	bne.n	80045fc <_ProcessFreqPresetMenuStateEvents+0x2c>
	{
		eNextState = FreqPresetMenuExitHandler();
 80045f0:	f000 fa92 	bl	8004b18 <FreqPresetMenuExitHandler>
 80045f4:	4603      	mov	r3, r0
 80045f6:	461a      	mov	r2, r3
 80045f8:	4b02      	ldr	r3, [pc, #8]	; (8004604 <_ProcessFreqPresetMenuStateEvents+0x34>)
 80045fa:	701a      	strb	r2, [r3, #0]
	}
}
 80045fc:	bf00      	nop
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	20001e53 	.word	0x20001e53
 8004604:	20001e52 	.word	0x20001e52

08004608 <_ProcessFreqAdjustMenuState>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqAdjustMenuState()
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Adjust_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 800460c:	4b0a      	ldr	r3, [pc, #40]	; (8004638 <_ProcessFreqAdjustMenuState+0x30>)
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	2b05      	cmp	r3, #5
 8004612:	d105      	bne.n	8004620 <_ProcessFreqAdjustMenuState+0x18>
	{
		eNextState = FreqAdjustMenuInputHandler();
 8004614:	f000 fab0 	bl	8004b78 <FreqAdjustMenuInputHandler>
 8004618:	4603      	mov	r3, r0
 800461a:	461a      	mov	r2, r3
 800461c:	4b07      	ldr	r3, [pc, #28]	; (800463c <_ProcessFreqAdjustMenuState+0x34>)
 800461e:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004620:	4b05      	ldr	r3, [pc, #20]	; (8004638 <_ProcessFreqAdjustMenuState+0x30>)
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	2b06      	cmp	r3, #6
 8004626:	d105      	bne.n	8004634 <_ProcessFreqAdjustMenuState+0x2c>
	{
		eNextState = FreqAdjustMenuExitHandler();
 8004628:	f000 fab2 	bl	8004b90 <FreqAdjustMenuExitHandler>
 800462c:	4603      	mov	r3, r0
 800462e:	461a      	mov	r2, r3
 8004630:	4b02      	ldr	r3, [pc, #8]	; (800463c <_ProcessFreqAdjustMenuState+0x34>)
 8004632:	701a      	strb	r2, [r3, #0]
	}
}
 8004634:	bf00      	nop
 8004636:	bd80      	pop	{r7, pc}
 8004638:	20001e53 	.word	0x20001e53
 800463c:	20001e52 	.word	0x20001e52

08004640 <_ProcessFreqPrescalerMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqPrescalerMenuStateEvents()
{
 8004640:	b580      	push	{r7, lr}
 8004642:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Prescaler_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 8004644:	4b0a      	ldr	r3, [pc, #40]	; (8004670 <_ProcessFreqPrescalerMenuStateEvents+0x30>)
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	2b05      	cmp	r3, #5
 800464a:	d105      	bne.n	8004658 <_ProcessFreqPrescalerMenuStateEvents+0x18>
	{
		eNextState = FreqPrescalerMenuInputHandler();
 800464c:	f000 face 	bl	8004bec <FreqPrescalerMenuInputHandler>
 8004650:	4603      	mov	r3, r0
 8004652:	461a      	mov	r2, r3
 8004654:	4b07      	ldr	r3, [pc, #28]	; (8004674 <_ProcessFreqPrescalerMenuStateEvents+0x34>)
 8004656:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004658:	4b05      	ldr	r3, [pc, #20]	; (8004670 <_ProcessFreqPrescalerMenuStateEvents+0x30>)
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	2b06      	cmp	r3, #6
 800465e:	d105      	bne.n	800466c <_ProcessFreqPrescalerMenuStateEvents+0x2c>
	{
		eNextState = FreqPrescalerMenuExitHandler();
 8004660:	f000 fad0 	bl	8004c04 <FreqPrescalerMenuExitHandler>
 8004664:	4603      	mov	r3, r0
 8004666:	461a      	mov	r2, r3
 8004668:	4b02      	ldr	r3, [pc, #8]	; (8004674 <_ProcessFreqPrescalerMenuStateEvents+0x34>)
 800466a:	701a      	strb	r2, [r3, #0]
	}
}
 800466c:	bf00      	nop
 800466e:	bd80      	pop	{r7, pc}
 8004670:	20001e53 	.word	0x20001e53
 8004674:	20001e52 	.word	0x20001e52

08004678 <_ProcessFreqSweepMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqSweepMenuStateEvents()
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Sweep_Menu_State\n");
	#endif

	if(eNewEvent == evBlueBtn)
 800467c:	4b21      	ldr	r3, [pc, #132]	; (8004704 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d106      	bne.n	8004692 <_ProcessFreqSweepMenuStateEvents+0x1a>
	{
		// enable
		eNextState = FreqSweepMenuInputHandler(evSweepEnableBtn);
 8004684:	2007      	movs	r0, #7
 8004686:	f000 f8e9 	bl	800485c <FreqSweepMenuInputHandler>
 800468a:	4603      	mov	r3, r0
 800468c:	461a      	mov	r2, r3
 800468e:	4b1e      	ldr	r3, [pc, #120]	; (8004708 <_ProcessFreqSweepMenuStateEvents+0x90>)
 8004690:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004692:	4b1c      	ldr	r3, [pc, #112]	; (8004704 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	2b02      	cmp	r3, #2
 8004698:	d106      	bne.n	80046a8 <_ProcessFreqSweepMenuStateEvents+0x30>
	{
		// direction
		eNextState = FreqSweepMenuInputHandler(evSweepModeBtn);
 800469a:	2008      	movs	r0, #8
 800469c:	f000 f8de 	bl	800485c <FreqSweepMenuInputHandler>
 80046a0:	4603      	mov	r3, r0
 80046a2:	461a      	mov	r2, r3
 80046a4:	4b18      	ldr	r3, [pc, #96]	; (8004708 <_ProcessFreqSweepMenuStateEvents+0x90>)
 80046a6:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 80046a8:	4b16      	ldr	r3, [pc, #88]	; (8004704 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	2b03      	cmp	r3, #3
 80046ae:	d106      	bne.n	80046be <_ProcessFreqSweepMenuStateEvents+0x46>
	{
		// set sweep speed
		eNextState = FreqSweepMenuInputHandler(evSweepSpeedBtn);
 80046b0:	2009      	movs	r0, #9
 80046b2:	f000 f8d3 	bl	800485c <FreqSweepMenuInputHandler>
 80046b6:	4603      	mov	r3, r0
 80046b8:	461a      	mov	r2, r3
 80046ba:	4b13      	ldr	r3, [pc, #76]	; (8004708 <_ProcessFreqSweepMenuStateEvents+0x90>)
 80046bc:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 80046be:	4b11      	ldr	r3, [pc, #68]	; (8004704 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	2b04      	cmp	r3, #4
 80046c4:	d106      	bne.n	80046d4 <_ProcessFreqSweepMenuStateEvents+0x5c>
	{
		// set lower/upper sweep limit
		eNextState = FreqSweepMenuInputHandler(evSweepLimitBtn);
 80046c6:	200a      	movs	r0, #10
 80046c8:	f000 f8c8 	bl	800485c <FreqSweepMenuInputHandler>
 80046cc:	4603      	mov	r3, r0
 80046ce:	461a      	mov	r2, r3
 80046d0:	4b0d      	ldr	r3, [pc, #52]	; (8004708 <_ProcessFreqSweepMenuStateEvents+0x90>)
 80046d2:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderSet)
 80046d4:	4b0b      	ldr	r3, [pc, #44]	; (8004704 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	2b05      	cmp	r3, #5
 80046da:	d106      	bne.n	80046ea <_ProcessFreqSweepMenuStateEvents+0x72>
	{
		eNextState = FreqSweepMenuInputHandler(evEncoderSweep);
 80046dc:	200b      	movs	r0, #11
 80046de:	f000 f8bd 	bl	800485c <FreqSweepMenuInputHandler>
 80046e2:	4603      	mov	r3, r0
 80046e4:	461a      	mov	r2, r3
 80046e6:	4b08      	ldr	r3, [pc, #32]	; (8004708 <_ProcessFreqSweepMenuStateEvents+0x90>)
 80046e8:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 80046ea:	4b06      	ldr	r3, [pc, #24]	; (8004704 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	2b06      	cmp	r3, #6
 80046f0:	d105      	bne.n	80046fe <_ProcessFreqSweepMenuStateEvents+0x86>
	{
		eNextState = FreqSweepMenuExitHandler();
 80046f2:	f000 f989 	bl	8004a08 <FreqSweepMenuExitHandler>
 80046f6:	4603      	mov	r3, r0
 80046f8:	461a      	mov	r2, r3
 80046fa:	4b03      	ldr	r3, [pc, #12]	; (8004708 <_ProcessFreqSweepMenuStateEvents+0x90>)
 80046fc:	701a      	strb	r2, [r3, #0]
	}

}
 80046fe:	bf00      	nop
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	20001e53 	.word	0x20001e53
 8004708:	20001e52 	.word	0x20001e52

0800470c <_ProcessBiasMainMenuEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessBiasMainMenuEvents()
{
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Bias_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 8004710:	4b1d      	ldr	r3, [pc, #116]	; (8004788 <_ProcessBiasMainMenuEvents+0x7c>)
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	2b05      	cmp	r3, #5
 8004716:	d106      	bne.n	8004726 <_ProcessBiasMainMenuEvents+0x1a>
	{
		eNextState = BiasMenuInputHandler(evEncoderSet);
 8004718:	2005      	movs	r0, #5
 800471a:	f7ff fcd5 	bl	80040c8 <BiasMenuInputHandler>
 800471e:	4603      	mov	r3, r0
 8004720:	461a      	mov	r2, r3
 8004722:	4b1a      	ldr	r3, [pc, #104]	; (800478c <_ProcessBiasMainMenuEvents+0x80>)
 8004724:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004726:	4b18      	ldr	r3, [pc, #96]	; (8004788 <_ProcessBiasMainMenuEvents+0x7c>)
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	2b06      	cmp	r3, #6
 800472c:	d108      	bne.n	8004740 <_ProcessBiasMainMenuEvents+0x34>
	{
		eNextState = BiasMenuExitHandler();
 800472e:	f7ff fd0f 	bl	8004150 <BiasMenuExitHandler>
 8004732:	4603      	mov	r3, r0
 8004734:	461a      	mov	r2, r3
 8004736:	4b15      	ldr	r3, [pc, #84]	; (800478c <_ProcessBiasMainMenuEvents+0x80>)
 8004738:	701a      	strb	r2, [r3, #0]
		ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 800473a:	2002      	movs	r0, #2
 800473c:	f000 fc9c 	bl	8005078 <ToplevelMenu_setStatus>
	}
	if(eNewEvent == evBlueBtn)
 8004740:	4b11      	ldr	r3, [pc, #68]	; (8004788 <_ProcessBiasMainMenuEvents+0x7c>)
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d106      	bne.n	8004756 <_ProcessBiasMainMenuEvents+0x4a>
	{
		// enable
		eNextState = BiasMenuInputHandler(evBlueBtn);
 8004748:	2001      	movs	r0, #1
 800474a:	f7ff fcbd 	bl	80040c8 <BiasMenuInputHandler>
 800474e:	4603      	mov	r3, r0
 8004750:	461a      	mov	r2, r3
 8004752:	4b0e      	ldr	r3, [pc, #56]	; (800478c <_ProcessBiasMainMenuEvents+0x80>)
 8004754:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004756:	4b0c      	ldr	r3, [pc, #48]	; (8004788 <_ProcessBiasMainMenuEvents+0x7c>)
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	2b02      	cmp	r3, #2
 800475c:	d106      	bne.n	800476c <_ProcessBiasMainMenuEvents+0x60>
	{
		// direction
		eNextState = BiasMenuInputHandler(evGreenBtn);
 800475e:	2002      	movs	r0, #2
 8004760:	f7ff fcb2 	bl	80040c8 <BiasMenuInputHandler>
 8004764:	4603      	mov	r3, r0
 8004766:	461a      	mov	r2, r3
 8004768:	4b08      	ldr	r3, [pc, #32]	; (800478c <_ProcessBiasMainMenuEvents+0x80>)
 800476a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 800476c:	4b06      	ldr	r3, [pc, #24]	; (8004788 <_ProcessBiasMainMenuEvents+0x7c>)
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	2b03      	cmp	r3, #3
 8004772:	d106      	bne.n	8004782 <_ProcessBiasMainMenuEvents+0x76>
	{
		// set sweep speed
		eNextState = BiasMenuInputHandler(evYellowBtn);
 8004774:	2003      	movs	r0, #3
 8004776:	f7ff fca7 	bl	80040c8 <BiasMenuInputHandler>
 800477a:	4603      	mov	r3, r0
 800477c:	461a      	mov	r2, r3
 800477e:	4b03      	ldr	r3, [pc, #12]	; (800478c <_ProcessBiasMainMenuEvents+0x80>)
 8004780:	701a      	strb	r2, [r3, #0]
	}
}
 8004782:	bf00      	nop
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	20001e53 	.word	0x20001e53
 800478c:	20001e52 	.word	0x20001e52

08004790 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	4603      	mov	r3, r0
 8004798:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 800479a:	4a04      	ldr	r2, [pc, #16]	; (80047ac <EM_SetNewEvent+0x1c>)
 800479c:	79fb      	ldrb	r3, [r7, #7]
 800479e:	7013      	strb	r3, [r2, #0]
}
 80047a0:	bf00      	nop
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr
 80047ac:	20001e53 	.word	0x20001e53

080047b0 <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuEntryHandler captured\n");
	#endif

	DM_RefreshScreen();
 80047b4:	f7fc feda 	bl	800156c <DM_RefreshScreen>

	if( sweep_upper_bounds_longest_output_arr != OUTPUT_TIMER->ARR)
 80047b8:	4b22      	ldr	r3, [pc, #136]	; (8004844 <FreqSweepMenuEntryHandler+0x94>)
 80047ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047bc:	ee07 3a90 	vmov	s15, r3
 80047c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80047c4:	4b20      	ldr	r3, [pc, #128]	; (8004848 <FreqSweepMenuEntryHandler+0x98>)
 80047c6:	edd3 7a00 	vldr	s15, [r3]
 80047ca:	eeb4 7a67 	vcmp.f32	s14, s15
 80047ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047d2:	d008      	beq.n	80047e6 <FreqSweepMenuEntryHandler+0x36>
		sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 80047d4:	4b1b      	ldr	r3, [pc, #108]	; (8004844 <FreqSweepMenuEntryHandler+0x94>)
 80047d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d8:	ee07 3a90 	vmov	s15, r3
 80047dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047e0:	4b19      	ldr	r3, [pc, #100]	; (8004848 <FreqSweepMenuEntryHandler+0x98>)
 80047e2:	edc3 7a00 	vstr	s15, [r3]

	if( sweep_upper_bounds_longest_output_arr == MIN_OUTPUT_ARR)
 80047e6:	4b18      	ldr	r3, [pc, #96]	; (8004848 <FreqSweepMenuEntryHandler+0x98>)
 80047e8:	edd3 7a00 	vldr	s15, [r3]
 80047ec:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 80047f0:	eef4 7a47 	vcmp.f32	s15, s14
 80047f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f8:	d101      	bne.n	80047fe <FreqSweepMenuEntryHandler+0x4e>
	{
		FS_SetSweepModeDown();
 80047fa:	f001 f88f 	bl	800591c <FS_SetSweepModeDown>
	}

	FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 80047fe:	2000      	movs	r0, #0
 8004800:	f001 f8e6 	bl	80059d0 <FS_SetEncoderControlMode>
	FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004804:	2000      	movs	r0, #0
 8004806:	f001 f943 	bl	8005a90 <FS_SetSweepTimerAutoReloadForEncoderControl>
	calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 800480a:	f001 f97d 	bl	8005b08 <FS_GetCalculatedSweepFrequencyInHertz>
 800480e:	eef0 7a40 	vmov.f32	s15, s0
 8004812:	4b0e      	ldr	r3, [pc, #56]	; (800484c <FreqSweepMenuEntryHandler+0x9c>)
 8004814:	edc3 7a00 	vstr	s15, [r3]

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 8004818:	4b0d      	ldr	r3, [pc, #52]	; (8004850 <FreqSweepMenuEntryHandler+0xa0>)
 800481a:	2200      	movs	r2, #0
 800481c:	625a      	str	r2, [r3, #36]	; 0x24

	// set default mode to sweep speed control
	FreqSweepMenuInputHandler(evSweepSpeedBtn);
 800481e:	2009      	movs	r0, #9
 8004820:	f000 f81c 	bl	800485c <FreqSweepMenuInputHandler>

	// sweep start speed
	SWEEP_TIMER->ARR = MIN_SWEEP_ARR;
 8004824:	4b0a      	ldr	r3, [pc, #40]	; (8004850 <FreqSweepMenuEntryHandler+0xa0>)
 8004826:	f244 12a0 	movw	r2, #16800	; 0x41a0
 800482a:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 800482c:	4b08      	ldr	r3, [pc, #32]	; (8004850 <FreqSweepMenuEntryHandler+0xa0>)
 800482e:	2200      	movs	r2, #0
 8004830:	629a      	str	r2, [r3, #40]	; 0x28



	// get ready to load menu
	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 8004832:	4b08      	ldr	r3, [pc, #32]	; (8004854 <FreqSweepMenuEntryHandler+0xa4>)
 8004834:	2204      	movs	r2, #4
 8004836:	701a      	strb	r2, [r3, #0]


	// stay in this state
	eNewEvent = evIdle;
 8004838:	4b07      	ldr	r3, [pc, #28]	; (8004858 <FreqSweepMenuEntryHandler+0xa8>)
 800483a:	2200      	movs	r2, #0
 800483c:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 800483e:	230d      	movs	r3, #13
}
 8004840:	4618      	mov	r0, r3
 8004842:	bd80      	pop	{r7, pc}
 8004844:	40013400 	.word	0x40013400
 8004848:	20000124 	.word	0x20000124
 800484c:	2000226c 	.word	0x2000226c
 8004850:	40000c00 	.word	0x40000c00
 8004854:	20001e56 	.word	0x20001e56
 8004858:	20001e53 	.word	0x20001e53

0800485c <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	4603      	mov	r3, r0
 8004864:	71fb      	strb	r3, [r7, #7]
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif



	switch(pEvent)
 8004866:	79fb      	ldrb	r3, [r7, #7]
 8004868:	3b07      	subs	r3, #7
 800486a:	2b04      	cmp	r3, #4
 800486c:	f200 80b2 	bhi.w	80049d4 <FreqSweepMenuInputHandler+0x178>
 8004870:	a201      	add	r2, pc, #4	; (adr r2, 8004878 <FreqSweepMenuInputHandler+0x1c>)
 8004872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004876:	bf00      	nop
 8004878:	0800488d 	.word	0x0800488d
 800487c:	080048a7 	.word	0x080048a7
 8004880:	080049c5 	.word	0x080049c5
 8004884:	080049cd 	.word	0x080049cd
 8004888:	080048e1 	.word	0x080048e1
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepEnable captured\n");
			#endif

			// toggle enable/disable
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 800488c:	4b56      	ldr	r3, [pc, #344]	; (80049e8 <FreqSweepMenuInputHandler+0x18c>)
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	4a55      	ldr	r2, [pc, #340]	; (80049e8 <FreqSweepMenuInputHandler+0x18c>)
 8004892:	f083 0301 	eor.w	r3, r3, #1
 8004896:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 8004898:	4b53      	ldr	r3, [pc, #332]	; (80049e8 <FreqSweepMenuInputHandler+0x18c>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a52      	ldr	r2, [pc, #328]	; (80049e8 <FreqSweepMenuInputHandler+0x18c>)
 800489e:	f083 0301 	eor.w	r3, r3, #1
 80048a2:	6013      	str	r3, [r2, #0]
			break;
 80048a4:	e097      	b.n	80049d6 <FreqSweepMenuInputHandler+0x17a>
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepMode captured\n");
			#endif

			// flip between 0:Upcounter and 1:Downcounter
			active_sweep_mode ^= 1U;
 80048a6:	4b51      	ldr	r3, [pc, #324]	; (80049ec <FreqSweepMenuInputHandler+0x190>)
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	f083 0301 	eor.w	r3, r3, #1
 80048ae:	b2da      	uxtb	r2, r3
 80048b0:	4b4e      	ldr	r3, [pc, #312]	; (80049ec <FreqSweepMenuInputHandler+0x190>)
 80048b2:	701a      	strb	r2, [r3, #0]

			switch(active_sweep_mode)
 80048b4:	4b4d      	ldr	r3, [pc, #308]	; (80049ec <FreqSweepMenuInputHandler+0x190>)
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d004      	beq.n	80048c6 <FreqSweepMenuInputHandler+0x6a>
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d008      	beq.n	80048d2 <FreqSweepMenuInputHandler+0x76>
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <FreqSweepMenuInputHandler+0x70>
 80048c4:	e006      	b.n	80048d4 <FreqSweepMenuInputHandler+0x78>
			{
				case SWEEP_MODE_DOWN:
					FS_SetSweepModeDown();
 80048c6:	f001 f829 	bl	800591c <FS_SetSweepModeDown>
					break;
 80048ca:	e003      	b.n	80048d4 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_UP:
					FS_SetSweepModeUp();
 80048cc:	f001 f856 	bl	800597c <FS_SetSweepModeUp>
					break;
 80048d0:	e000      	b.n	80048d4 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_BIDIR:	// not used
					//SWEEP_TIMER->CR1 |= (TIM_CR1_CMS_0);
					break;
 80048d2:	bf00      	nop
			}
			// switch(active_sweep_mode)
			// TODO
			FS_SetEncoderControlMode(theCurrentEncoderSweepFunction);
 80048d4:	4b46      	ldr	r3, [pc, #280]	; (80049f0 <FreqSweepMenuInputHandler+0x194>)
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	4618      	mov	r0, r3
 80048da:	f001 f879 	bl	80059d0 <FS_SetEncoderControlMode>

			break;
 80048de:	e07a      	b.n	80049d6 <FreqSweepMenuInputHandler+0x17a>

			#ifdef EVENT_MENU_DEBUG
				printf("evEncoderSweep captured\n");
			#endif

			switch(theCurrentEncoderSweepFunction)
 80048e0:	4b43      	ldr	r3, [pc, #268]	; (80049f0 <FreqSweepMenuInputHandler+0x194>)
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d002      	beq.n	80048ee <FreqSweepMenuInputHandler+0x92>
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d00b      	beq.n	8004904 <FreqSweepMenuInputHandler+0xa8>
					break;

			}
			// switch(theCurrentEncoderSweepFunction)

			break;
 80048ec:	e073      	b.n	80049d6 <FreqSweepMenuInputHandler+0x17a>
					FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 80048ee:	2000      	movs	r0, #0
 80048f0:	f001 f8ce 	bl	8005a90 <FS_SetSweepTimerAutoReloadForEncoderControl>
					calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 80048f4:	f001 f908 	bl	8005b08 <FS_GetCalculatedSweepFrequencyInHertz>
 80048f8:	eef0 7a40 	vmov.f32	s15, s0
 80048fc:	4b3d      	ldr	r3, [pc, #244]	; (80049f4 <FreqSweepMenuInputHandler+0x198>)
 80048fe:	edc3 7a00 	vstr	s15, [r3]
					break;
 8004902:	e05e      	b.n	80049c2 <FreqSweepMenuInputHandler+0x166>
					switch(active_sweep_mode)
 8004904:	4b39      	ldr	r3, [pc, #228]	; (80049ec <FreqSweepMenuInputHandler+0x190>)
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d002      	beq.n	8004912 <FreqSweepMenuInputHandler+0xb6>
 800490c:	2b01      	cmp	r3, #1
 800490e:	d02a      	beq.n	8004966 <FreqSweepMenuInputHandler+0x10a>
							break;
 8004910:	e056      	b.n	80049c0 <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT < MIN_OUTPUT_ARR)
 8004912:	4b39      	ldr	r3, [pc, #228]	; (80049f8 <FreqSweepMenuInputHandler+0x19c>)
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	2b0c      	cmp	r3, #12
 8004918:	d803      	bhi.n	8004922 <FreqSweepMenuInputHandler+0xc6>
								ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 800491a:	4b37      	ldr	r3, [pc, #220]	; (80049f8 <FreqSweepMenuInputHandler+0x19c>)
 800491c:	220d      	movs	r2, #13
 800491e:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004920:	e04e      	b.n	80049c0 <FreqSweepMenuInputHandler+0x164>
							else if (ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8004922:	4b35      	ldr	r3, [pc, #212]	; (80049f8 <FreqSweepMenuInputHandler+0x19c>)
 8004924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004926:	ee07 3a90 	vmov	s15, r3
 800492a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800492e:	4b33      	ldr	r3, [pc, #204]	; (80049fc <FreqSweepMenuInputHandler+0x1a0>)
 8004930:	edd3 7a00 	vldr	s15, [r3]
 8004934:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800493c:	dd09      	ble.n	8004952 <FreqSweepMenuInputHandler+0xf6>
								ENCODER_TIMER->CNT = sweep_upper_bounds_longest_output_arr;
 800493e:	4b2f      	ldr	r3, [pc, #188]	; (80049fc <FreqSweepMenuInputHandler+0x1a0>)
 8004940:	edd3 7a00 	vldr	s15, [r3]
 8004944:	4b2c      	ldr	r3, [pc, #176]	; (80049f8 <FreqSweepMenuInputHandler+0x19c>)
 8004946:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800494a:	ee17 2a90 	vmov	r2, s15
 800494e:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004950:	e036      	b.n	80049c0 <FreqSweepMenuInputHandler+0x164>
								sweep_lower_bounds_shortest_output_arr = ENCODER_TIMER->CNT;
 8004952:	4b29      	ldr	r3, [pc, #164]	; (80049f8 <FreqSweepMenuInputHandler+0x19c>)
 8004954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004956:	ee07 3a90 	vmov	s15, r3
 800495a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800495e:	4b28      	ldr	r3, [pc, #160]	; (8004a00 <FreqSweepMenuInputHandler+0x1a4>)
 8004960:	edc3 7a00 	vstr	s15, [r3]
							break;
 8004964:	e02c      	b.n	80049c0 <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT >= MAX_OUTPUT_ARR)
 8004966:	4b24      	ldr	r3, [pc, #144]	; (80049f8 <FreqSweepMenuInputHandler+0x19c>)
 8004968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800496e:	4293      	cmp	r3, r2
 8004970:	d904      	bls.n	800497c <FreqSweepMenuInputHandler+0x120>
								ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8004972:	4b21      	ldr	r3, [pc, #132]	; (80049f8 <FreqSweepMenuInputHandler+0x19c>)
 8004974:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004978:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 800497a:	e020      	b.n	80049be <FreqSweepMenuInputHandler+0x162>
							else if (ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 800497c:	4b1e      	ldr	r3, [pc, #120]	; (80049f8 <FreqSweepMenuInputHandler+0x19c>)
 800497e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004980:	ee07 3a90 	vmov	s15, r3
 8004984:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004988:	4b1d      	ldr	r3, [pc, #116]	; (8004a00 <FreqSweepMenuInputHandler+0x1a4>)
 800498a:	edd3 7a00 	vldr	s15, [r3]
 800498e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004996:	d509      	bpl.n	80049ac <FreqSweepMenuInputHandler+0x150>
								ENCODER_TIMER->CNT = sweep_lower_bounds_shortest_output_arr;
 8004998:	4b19      	ldr	r3, [pc, #100]	; (8004a00 <FreqSweepMenuInputHandler+0x1a4>)
 800499a:	edd3 7a00 	vldr	s15, [r3]
 800499e:	4b16      	ldr	r3, [pc, #88]	; (80049f8 <FreqSweepMenuInputHandler+0x19c>)
 80049a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049a4:	ee17 2a90 	vmov	r2, s15
 80049a8:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80049aa:	e008      	b.n	80049be <FreqSweepMenuInputHandler+0x162>
								sweep_upper_bounds_longest_output_arr = ENCODER_TIMER->CNT;
 80049ac:	4b12      	ldr	r3, [pc, #72]	; (80049f8 <FreqSweepMenuInputHandler+0x19c>)
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	ee07 3a90 	vmov	s15, r3
 80049b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049b8:	4b10      	ldr	r3, [pc, #64]	; (80049fc <FreqSweepMenuInputHandler+0x1a0>)
 80049ba:	edc3 7a00 	vstr	s15, [r3]
							break;
 80049be:	bf00      	nop
					break;
 80049c0:	bf00      	nop
			break;
 80049c2:	e008      	b.n	80049d6 <FreqSweepMenuInputHandler+0x17a>

		// set sweep speed button
		case evSweepSpeedBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 80049c4:	2000      	movs	r0, #0
 80049c6:	f001 f803 	bl	80059d0 <FS_SetEncoderControlMode>

			break;
 80049ca:	e004      	b.n	80049d6 <FreqSweepMenuInputHandler+0x17a>

		// set sweep limit button
		case evSweepLimitBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_LIMIT_FUNCTION);
 80049cc:	2001      	movs	r0, #1
 80049ce:	f000 ffff 	bl	80059d0 <FS_SetEncoderControlMode>
					break;
			}
			*/
			// switch(active_sweep_mode)

			break;
 80049d2:	e000      	b.n	80049d6 <FreqSweepMenuInputHandler+0x17a>

		default:
			break;
 80049d4:	bf00      	nop
	}
	// switch(pEvent)


	// stay in this state
	eNewEvent = evIdle;
 80049d6:	4b0b      	ldr	r3, [pc, #44]	; (8004a04 <FreqSweepMenuInputHandler+0x1a8>)
 80049d8:	2200      	movs	r2, #0
 80049da:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 80049dc:	230d      	movs	r3, #13
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3708      	adds	r7, #8
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	40000c00 	.word	0x40000c00
 80049ec:	20001e54 	.word	0x20001e54
 80049f0:	20001e55 	.word	0x20001e55
 80049f4:	2000226c 	.word	0x2000226c
 80049f8:	40012c00 	.word	0x40012c00
 80049fc:	20000124 	.word	0x20000124
 8004a00:	20000120 	.word	0x20000120
 8004a04:	20001e53 	.word	0x20001e53

08004a08 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004a0c:	f7fc fdae 	bl	800156c <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 8004a10:	4b0a      	ldr	r3, [pc, #40]	; (8004a3c <FreqSweepMenuExitHandler+0x34>)
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	4a09      	ldr	r2, [pc, #36]	; (8004a3c <FreqSweepMenuExitHandler+0x34>)
 8004a16:	f023 0301 	bic.w	r3, r3, #1
 8004a1a:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 8004a1c:	4b07      	ldr	r3, [pc, #28]	; (8004a3c <FreqSweepMenuExitHandler+0x34>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a06      	ldr	r2, [pc, #24]	; (8004a3c <FreqSweepMenuExitHandler+0x34>)
 8004a22:	f023 0301 	bic.w	r3, r3, #1
 8004a26:	6013      	str	r3, [r2, #0]



	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004a28:	4b05      	ldr	r3, [pc, #20]	; (8004a40 <FreqSweepMenuExitHandler+0x38>)
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004a2e:	4b05      	ldr	r3, [pc, #20]	; (8004a44 <FreqSweepMenuExitHandler+0x3c>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004a34:	230a      	movs	r3, #10
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	40000c00 	.word	0x40000c00
 8004a40:	20001e56 	.word	0x20001e56
 8004a44:	20001e53 	.word	0x20001e53

08004a48 <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004a4c:	f7fc fd8e 	bl	800156c <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004a50:	4b04      	ldr	r3, [pc, #16]	; (8004a64 <FreqMainMenuEntryHandler+0x1c>)
 8004a52:	2201      	movs	r2, #1
 8004a54:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 8004a56:	4b04      	ldr	r3, [pc, #16]	; (8004a68 <FreqMainMenuEntryHandler+0x20>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004a5c:	230a      	movs	r3, #10
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	20001e56 	.word	0x20001e56
 8004a68:	20001e53 	.word	0x20001e53

08004a6c <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
		printf("FreqMainMenuExitHandler Event captured\n");
	#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 8004a70:	4b07      	ldr	r3, [pc, #28]	; (8004a90 <FreqMainMenuExitHandler+0x24>)
 8004a72:	2200      	movs	r2, #0
 8004a74:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8004a76:	4b07      	ldr	r3, [pc, #28]	; (8004a94 <FreqMainMenuExitHandler+0x28>)
 8004a78:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a7c:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 8004a7e:	f7fc fd75 	bl	800156c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004a82:	4b05      	ldr	r3, [pc, #20]	; (8004a98 <FreqMainMenuExitHandler+0x2c>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004a88:	2301      	movs	r3, #1
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	20001e56 	.word	0x20001e56
 8004a94:	40012c00 	.word	0x40012c00
 8004a98:	20001e53 	.word	0x20001e53

08004a9c <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004aa2:	f7fc fd63 	bl	800156c <DM_RefreshScreen>
	FreqO_ResetLastEncoderValue();
 8004aa6:	f000 ff2d 	bl	8005904 <FreqO_ResetLastEncoderValue>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 8004aaa:	4b0e      	ldr	r3, [pc, #56]	; (8004ae4 <FreqPresetMenuEntryHandler+0x48>)
 8004aac:	2202      	movs	r2, #2
 8004aae:	701a      	strb	r2, [r3, #0]

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8004ab0:	f000 feda 	bl	8005868 <FreqO_GetFPresetObject>
 8004ab4:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d008      	beq.n	8004ace <FreqPresetMenuEntryHandler+0x32>
	{
		// set rotary encoder limit to full scale and set centre starting position
		ENCODER_TIMER->CNT = 32768;
 8004abc:	4b0a      	ldr	r3, [pc, #40]	; (8004ae8 <FreqPresetMenuEntryHandler+0x4c>)
 8004abe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004ac2:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004ac4:	4b08      	ldr	r3, [pc, #32]	; (8004ae8 <FreqPresetMenuEntryHandler+0x4c>)
 8004ac6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004aca:	62da      	str	r2, [r3, #44]	; 0x2c
 8004acc:	e002      	b.n	8004ad4 <FreqPresetMenuEntryHandler+0x38>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 8004ace:	4807      	ldr	r0, [pc, #28]	; (8004aec <FreqPresetMenuEntryHandler+0x50>)
 8004ad0:	f7fc fd92 	bl	80015f8 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 8004ad4:	4b06      	ldr	r3, [pc, #24]	; (8004af0 <FreqPresetMenuEntryHandler+0x54>)
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004ada:	230b      	movs	r3, #11
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	20001e56 	.word	0x20001e56
 8004ae8:	40012c00 	.word	0x40012c00
 8004aec:	08015b58 	.word	0x08015b58
 8004af0:	20001e53 	.word	0x20001e53

08004af4 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuInputHandler Event captured\n");
	#endif

	FreqO_MapEncoderPositionCoarse(SM_GetEncoderValue(ENCODER_NORMAL));
 8004af8:	2000      	movs	r0, #0
 8004afa:	f002 f875 	bl	8006be8 <SM_GetEncoderValue>
 8004afe:	4603      	mov	r3, r0
 8004b00:	4618      	mov	r0, r3
 8004b02:	f000 fd8d 	bl	8005620 <FreqO_MapEncoderPositionCoarse>

	// stay in this state
	eNewEvent = evIdle;
 8004b06:	4b03      	ldr	r3, [pc, #12]	; (8004b14 <FreqPresetMenuInputHandler+0x20>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004b0c:	230b      	movs	r3, #11
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	20001e53 	.word	0x20001e53

08004b18 <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004b1c:	f7fc fd26 	bl	800156c <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004b20:	4b04      	ldr	r3, [pc, #16]	; (8004b34 <FreqPresetMenuExitHandler+0x1c>)
 8004b22:	2201      	movs	r2, #1
 8004b24:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004b26:	4b04      	ldr	r3, [pc, #16]	; (8004b38 <FreqPresetMenuExitHandler+0x20>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004b2c:	230a      	movs	r3, #10
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	20001e56 	.word	0x20001e56
 8004b38:	20001e53 	.word	0x20001e53

08004b3c <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004b40:	f7fc fd14 	bl	800156c <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 8004b44:	4b08      	ldr	r3, [pc, #32]	; (8004b68 <FreqAdjustMenuEntryHandler+0x2c>)
 8004b46:	2203      	movs	r2, #3
 8004b48:	701a      	strb	r2, [r3, #0]

	// set rotary encoder limit to full scale and set OUTPUT_TIMER "TOP" starting position
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8004b4a:	4b08      	ldr	r3, [pc, #32]	; (8004b6c <FreqAdjustMenuEntryHandler+0x30>)
 8004b4c:	4a08      	ldr	r2, [pc, #32]	; (8004b70 <FreqAdjustMenuEntryHandler+0x34>)
 8004b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b50:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004b52:	4b07      	ldr	r3, [pc, #28]	; (8004b70 <FreqAdjustMenuEntryHandler+0x34>)
 8004b54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b58:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8004b5a:	4b06      	ldr	r3, [pc, #24]	; (8004b74 <FreqAdjustMenuEntryHandler+0x38>)
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004b60:	230c      	movs	r3, #12
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	20001e56 	.word	0x20001e56
 8004b6c:	40013400 	.word	0x40013400
 8004b70:	40012c00 	.word	0x40012c00
 8004b74:	20001e53 	.word	0x20001e53

08004b78 <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif

	FreqO_AdjustFreq();
 8004b7c:	f000 fe20 	bl	80057c0 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 8004b80:	4b02      	ldr	r3, [pc, #8]	; (8004b8c <FreqAdjustMenuInputHandler+0x14>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004b86:	230c      	movs	r3, #12
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	20001e53 	.word	0x20001e53

08004b90 <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004b94:	f7fc fcea 	bl	800156c <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004b98:	4b04      	ldr	r3, [pc, #16]	; (8004bac <FreqAdjustMenuExitHandler+0x1c>)
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004b9e:	4b04      	ldr	r3, [pc, #16]	; (8004bb0 <FreqAdjustMenuExitHandler+0x20>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004ba4:	230a      	movs	r3, #10
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	20001e56 	.word	0x20001e56
 8004bb0:	20001e53 	.word	0x20001e53

08004bb4 <FreqPrescalerMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuEntryHandler()
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004bb8:	f7fc fcd8 	bl	800156c <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESCALER_MENU;
 8004bbc:	4b08      	ldr	r3, [pc, #32]	; (8004be0 <FreqPrescalerMenuEntryHandler+0x2c>)
 8004bbe:	2205      	movs	r2, #5
 8004bc0:	701a      	strb	r2, [r3, #0]

	// set rotary encoder limit to full scale and midway starting position
	ENCODER_TIMER->CNT = 32768;
 8004bc2:	4b08      	ldr	r3, [pc, #32]	; (8004be4 <FreqPrescalerMenuEntryHandler+0x30>)
 8004bc4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004bc8:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004bca:	4b06      	ldr	r3, [pc, #24]	; (8004be4 <FreqPrescalerMenuEntryHandler+0x30>)
 8004bcc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004bd0:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8004bd2:	4b05      	ldr	r3, [pc, #20]	; (8004be8 <FreqPrescalerMenuEntryHandler+0x34>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	701a      	strb	r2, [r3, #0]
	return Freq_Prescaler_Menu_State;
 8004bd8:	230e      	movs	r3, #14
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	20001e56 	.word	0x20001e56
 8004be4:	40012c00 	.word	0x40012c00
 8004be8:	20001e53 	.word	0x20001e53

08004bec <FreqPrescalerMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuInputHandler()
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuInputHandler Event captured\n");
	#endif

	FreqO_AdjustPrescaler();
 8004bf0:	f000 fe12 	bl	8005818 <FreqO_AdjustPrescaler>

	// stay in this state
	eNewEvent = evIdle;
 8004bf4:	4b02      	ldr	r3, [pc, #8]	; (8004c00 <FreqPrescalerMenuInputHandler+0x14>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	701a      	strb	r2, [r3, #0]
	return Freq_Prescaler_Menu_State;
 8004bfa:	230e      	movs	r3, #14
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	20001e53 	.word	0x20001e53

08004c04 <FreqPrescalerMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuExitHandler()
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004c08:	f7fc fcb0 	bl	800156c <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004c0c:	4b04      	ldr	r3, [pc, #16]	; (8004c20 <FreqPrescalerMenuExitHandler+0x1c>)
 8004c0e:	2201      	movs	r2, #1
 8004c10:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004c12:	4b04      	ldr	r3, [pc, #16]	; (8004c24 <FreqPrescalerMenuExitHandler+0x20>)
 8004c14:	2200      	movs	r2, #0
 8004c16:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004c18:	230a      	movs	r3, #10
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	20001e56 	.word	0x20001e56
 8004c24:	20001e53 	.word	0x20001e53

08004c28 <FreqMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eFreqMenu_Status FreqMenu_getStatus()
{
 8004c28:	b480      	push	{r7}
 8004c2a:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 8004c2c:	4b03      	ldr	r3, [pc, #12]	; (8004c3c <FreqMenu_getStatus+0x14>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	20001e56 	.word	0x20001e56

08004c40 <FuncMenu_getStatus>:
eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;



eFuncMenu_Status FuncMenu_getStatus()
{
 8004c40:	b480      	push	{r7}
 8004c42:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 8004c44:	4b03      	ldr	r3, [pc, #12]	; (8004c54 <FuncMenu_getStatus+0x14>)
 8004c46:	781b      	ldrb	r3, [r3, #0]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	20001e57 	.word	0x20001e57

08004c58 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004c5c:	f7fc fc86 	bl	800156c <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004c60:	4b04      	ldr	r3, [pc, #16]	; (8004c74 <FuncMainMenuEntryHandler+0x1c>)
 8004c62:	2201      	movs	r2, #1
 8004c64:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8004c66:	4b04      	ldr	r3, [pc, #16]	; (8004c78 <FuncMainMenuEntryHandler+0x20>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004c6c:	2303      	movs	r3, #3
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	20001e57 	.word	0x20001e57
 8004c78:	20001e53 	.word	0x20001e53

08004c7c <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuExitHandler Event captured\n");
	#endif

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 8004c80:	4b06      	ldr	r3, [pc, #24]	; (8004c9c <FuncMainMenuExitHandler+0x20>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	701a      	strb	r2, [r3, #0]

	// reset the encoder range
	ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8004c86:	2002      	movs	r0, #2
 8004c88:	f000 f9f6 	bl	8005078 <ToplevelMenu_setStatus>

	DM_RefreshScreen();
 8004c8c:	f7fc fc6e 	bl	800156c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004c90:	4b03      	ldr	r3, [pc, #12]	; (8004ca0 <FuncMainMenuExitHandler+0x24>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004c96:	2301      	movs	r3, #1
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	20001e57 	.word	0x20001e57
 8004ca0:	20001e53 	.word	0x20001e53

08004ca4 <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004ca8:	f7fc fc60 	bl	800156c <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8004cac:	f000 ff5a 	bl	8005b64 <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 8004cb0:	4b08      	ldr	r3, [pc, #32]	; (8004cd4 <FuncSignalMenuEntryHandler+0x30>)
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	701a      	strb	r2, [r3, #0]
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
*/

	ENCODER_TIMER->CNT = 32768;
 8004cb6:	4b08      	ldr	r3, [pc, #32]	; (8004cd8 <FuncSignalMenuEntryHandler+0x34>)
 8004cb8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004cbc:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004cbe:	4b06      	ldr	r3, [pc, #24]	; (8004cd8 <FuncSignalMenuEntryHandler+0x34>)
 8004cc0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004cc4:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 8004cc6:	4b05      	ldr	r3, [pc, #20]	; (8004cdc <FuncSignalMenuEntryHandler+0x38>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8004ccc:	2304      	movs	r3, #4
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	20001e57 	.word	0x20001e57
 8004cd8:	40012c00 	.word	0x40012c00
 8004cdc:	20001e53 	.word	0x20001e53

08004ce0 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuInputHandler Event captured\n");
	#endif


	FuncO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004ce4:	2000      	movs	r0, #0
 8004ce6:	f001 ff7f 	bl	8006be8 <SM_GetEncoderValue>
 8004cea:	4603      	mov	r3, r0
 8004cec:	4618      	mov	r0, r3
 8004cee:	f000 ff45 	bl	8005b7c <FuncO_MapEncoderPositionToSignalOutput>


	eNewEvent = evIdle;
 8004cf2:	4b03      	ldr	r3, [pc, #12]	; (8004d00 <FuncSignalMenuInputHandler+0x20>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8004cf8:	2304      	movs	r3, #4
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	20001e53 	.word	0x20001e53

08004d04 <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	af00      	add	r7, sp, #0
		printf("FuncSignalMenuExitHandler Event captured\n");
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004d08:	4b06      	ldr	r3, [pc, #24]	; (8004d24 <FuncSignalMenuExitHandler+0x20>)
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8004d0e:	f7fc fc2d 	bl	800156c <DM_RefreshScreen>
	SM_ResetFuncPwmDutyMode();
 8004d12:	f002 f80b 	bl	8006d2c <SM_ResetFuncPwmDutyMode>
	eNewEvent = evIdle;
 8004d16:	4b04      	ldr	r3, [pc, #16]	; (8004d28 <FuncSignalMenuExitHandler+0x24>)
 8004d18:	2200      	movs	r2, #0
 8004d1a:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004d1c:	2303      	movs	r3, #3
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	20001e57 	.word	0x20001e57
 8004d28:	20001e53 	.word	0x20001e53

08004d2c <FuncAuxMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuEntryHandler(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004d30:	f7fc fc1c 	bl	800156c <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8004d34:	f000 ff16 	bl	8005b64 <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_Aux_MENU;
 8004d38:	4b08      	ldr	r3, [pc, #32]	; (8004d5c <FuncAuxMenuEntryHandler+0x30>)
 8004d3a:	2203      	movs	r2, #3
 8004d3c:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
	*/
	ENCODER_TIMER->CNT = 32768;
 8004d3e:	4b08      	ldr	r3, [pc, #32]	; (8004d60 <FuncAuxMenuEntryHandler+0x34>)
 8004d40:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004d44:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004d46:	4b06      	ldr	r3, [pc, #24]	; (8004d60 <FuncAuxMenuEntryHandler+0x34>)
 8004d48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d4c:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 8004d4e:	4b05      	ldr	r3, [pc, #20]	; (8004d64 <FuncAuxMenuEntryHandler+0x38>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 8004d54:	2305      	movs	r3, #5
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	20001e57 	.word	0x20001e57
 8004d60:	40012c00 	.word	0x40012c00
 8004d64:	20001e53 	.word	0x20001e53

08004d68 <FuncAuxMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuInputHandler(void)
{
 8004d68:	b590      	push	{r4, r7, lr}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuInputHandler Event captured\n");
	#endif

	// PWM ADJUST
	if(SM_IsFuncPwmDutyMode())
 8004d6e:	f001 ffc1 	bl	8006cf4 <SM_IsFuncPwmDutyMode>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d01a      	beq.n	8004dae <FuncAuxMenuInputHandler+0x46>
	{
		uint16_t enc_value = SM_GetEncoderValue(ENCODER_NORMAL);
 8004d78:	2000      	movs	r0, #0
 8004d7a:	f001 ff35 	bl	8006be8 <SM_GetEncoderValue>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	80fb      	strh	r3, [r7, #6]
		PWM_AUX_OUT_TIM->CCR1 = (pow(enc_value, 2));
 8004d82:	88fb      	ldrh	r3, [r7, #6]
 8004d84:	4618      	mov	r0, r3
 8004d86:	f7fb fbe5 	bl	8000554 <__aeabi_ui2d>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	460c      	mov	r4, r1
 8004d8e:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8004dd0 <FuncAuxMenuInputHandler+0x68>
 8004d92:	ec44 3b10 	vmov	d0, r3, r4
 8004d96:	f00f f9bf 	bl	8014118 <pow>
 8004d9a:	ec53 2b10 	vmov	r2, r3, d0
 8004d9e:	4c0e      	ldr	r4, [pc, #56]	; (8004dd8 <FuncAuxMenuInputHandler+0x70>)
 8004da0:	4610      	mov	r0, r2
 8004da2:	4619      	mov	r1, r3
 8004da4:	f7fb ff28 	bl	8000bf8 <__aeabi_d2uiz>
 8004da8:	4603      	mov	r3, r0
 8004daa:	6363      	str	r3, [r4, #52]	; 0x34
 8004dac:	e006      	b.n	8004dbc <FuncAuxMenuInputHandler+0x54>
		//BO_SetPwmSignalOffsetForDuty(BO_GetOutputBias() + SM_GetEncoderValue(ENCODER_NORMAL));

	}
	else
	{
		FuncO_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004dae:	2000      	movs	r0, #0
 8004db0:	f001 ff1a 	bl	8006be8 <SM_GetEncoderValue>
 8004db4:	4603      	mov	r3, r0
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 ff1a 	bl	8005bf0 <FuncO_MapEncoderPositionToAuxOutput>
	}

	eNewEvent = evIdle;
 8004dbc:	4b07      	ldr	r3, [pc, #28]	; (8004ddc <FuncAuxMenuInputHandler+0x74>)
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 8004dc2:	2305      	movs	r3, #5
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd90      	pop	{r4, r7, pc}
 8004dcc:	f3af 8000 	nop.w
 8004dd0:	00000000 	.word	0x00000000
 8004dd4:	40000000 	.word	0x40000000
 8004dd8:	40000400 	.word	0x40000400
 8004ddc:	20001e53 	.word	0x20001e53

08004de0 <FuncAuxToggleDutyMode>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FuncAuxToggleDutyMode()
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
	SM_ToggleFuncPwmDutyMode();
 8004de4:	f001 ff92 	bl	8006d0c <SM_ToggleFuncPwmDutyMode>
	ENCODER_TIMER->ARR = 16384;
 8004de8:	4b04      	ldr	r3, [pc, #16]	; (8004dfc <FuncAuxToggleDutyMode+0x1c>)
 8004dea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004dee:	62da      	str	r2, [r3, #44]	; 0x2c
	eNewEvent = evIdle;
 8004df0:	4b03      	ldr	r3, [pc, #12]	; (8004e00 <FuncAuxToggleDutyMode+0x20>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 8004df6:	2305      	movs	r3, #5
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	40012c00 	.word	0x40012c00
 8004e00:	20001e53 	.word	0x20001e53

08004e04 <FuncAuxMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuExitHandler()
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
		printf("FuncAuxMenuExitHandler Event captured\n");
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004e08:	4b06      	ldr	r3, [pc, #24]	; (8004e24 <FuncAuxMenuExitHandler+0x20>)
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;
	SM_ResetFuncPwmDutyMode();
 8004e0e:	f001 ff8d 	bl	8006d2c <SM_ResetFuncPwmDutyMode>
	DM_RefreshScreen();
 8004e12:	f7fc fbab 	bl	800156c <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004e16:	4b04      	ldr	r3, [pc, #16]	; (8004e28 <FuncAuxMenuExitHandler+0x24>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004e1c:	2303      	movs	r3, #3
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	20001e57 	.word	0x20001e57
 8004e28:	20001e53 	.word	0x20001e53

08004e2c <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 8004e30:	4b03      	ldr	r3, [pc, #12]	; (8004e40 <GainMenu_getStatus+0x14>)
 8004e32:	781b      	ldrb	r3, [r3, #0]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	20001e58 	.word	0x20001e58

08004e44 <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004e48:	f7fc fb90 	bl	800156c <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004e4c:	4b04      	ldr	r3, [pc, #16]	; (8004e60 <GainMainMenuEntryHandler+0x1c>)
 8004e4e:	2201      	movs	r2, #1
 8004e50:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8004e52:	4b04      	ldr	r3, [pc, #16]	; (8004e64 <GainMainMenuEntryHandler+0x20>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004e58:	2306      	movs	r3, #6
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	20001e58 	.word	0x20001e58
 8004e64:	20001e53 	.word	0x20001e53

08004e68 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 8004e6c:	4b05      	ldr	r3, [pc, #20]	; (8004e84 <GainMainMenuExitHandler+0x1c>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004e72:	f7fc fb7b 	bl	800156c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004e76:	4b04      	ldr	r3, [pc, #16]	; (8004e88 <GainMainMenuExitHandler+0x20>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004e7c:	2301      	movs	r3, #1
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	20001e58 	.word	0x20001e58
 8004e88:	20001e53 	.word	0x20001e53

08004e8c <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b082      	sub	sp, #8
 8004e90:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004e92:	f7fc fb6b 	bl	800156c <DM_RefreshScreen>
	GO_ResetLastEncoderValue();
 8004e96:	f001 f8a1 	bl	8005fdc <GO_ResetLastEncoderValue>
	VPP_ResetLastEncoderValue();
 8004e9a:	f001 ff53 	bl	8006d44 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 8004e9e:	4b10      	ldr	r3, [pc, #64]	; (8004ee0 <GainSignalMenuEntryHandler+0x54>)
 8004ea0:	2202      	movs	r2, #2
 8004ea2:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8004ea4:	2000      	movs	r0, #0
 8004ea6:	f001 fc23 	bl	80066f0 <SM_GetOutputChannel>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004eb0:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d008      	beq.n	8004eca <GainSignalMenuEntryHandler+0x3e>
	{
		//ENCODER_TIMER->CNT = pTmpVppPreset->epos;
		//ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;

		// set to full range and mid starting position
		ENCODER_TIMER->CNT = 32768;
 8004eb8:	4b0a      	ldr	r3, [pc, #40]	; (8004ee4 <GainSignalMenuEntryHandler+0x58>)
 8004eba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004ebe:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004ec0:	4b08      	ldr	r3, [pc, #32]	; (8004ee4 <GainSignalMenuEntryHandler+0x58>)
 8004ec2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004ec6:	62da      	str	r2, [r3, #44]	; 0x2c
 8004ec8:	e002      	b.n	8004ed0 <GainSignalMenuEntryHandler+0x44>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004eca:	4807      	ldr	r0, [pc, #28]	; (8004ee8 <GainSignalMenuEntryHandler+0x5c>)
 8004ecc:	f7fc fb94 	bl	80015f8 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004ed0:	4b06      	ldr	r3, [pc, #24]	; (8004eec <GainSignalMenuEntryHandler+0x60>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004ed6:	2307      	movs	r3, #7
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3708      	adds	r7, #8
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	20001e58 	.word	0x20001e58
 8004ee4:	40012c00 	.word	0x40012c00
 8004ee8:	08015b94 	.word	0x08015b94
 8004eec:	20001e53 	.word	0x20001e53

08004ef0 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler(eSystemEvent pEvent)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuInputHandler Event captured\n");
	#endif


	FunctionProfile_t *tmpFuncProfile = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 8004efa:	2000      	movs	r0, #0
 8004efc:	f001 fbf8 	bl	80066f0 <SM_GetOutputChannel>
 8004f00:	4603      	mov	r3, r0
 8004f02:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004f06:	60fb      	str	r3, [r7, #12]

	switch(pEvent)
 8004f08:	79fb      	ldrb	r3, [r7, #7]
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	2b04      	cmp	r3, #4
 8004f0e:	d834      	bhi.n	8004f7a <GainSignalMenuInputHandler+0x8a>
 8004f10:	a201      	add	r2, pc, #4	; (adr r2, 8004f18 <GainSignalMenuInputHandler+0x28>)
 8004f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f16:	bf00      	nop
 8004f18:	08004f5b 	.word	0x08004f5b
 8004f1c:	08004f63 	.word	0x08004f63
 8004f20:	08004f6b 	.word	0x08004f6b
 8004f24:	08004f73 	.word	0x08004f73
 8004f28:	08004f2d 	.word	0x08004f2d
	{
		case evEncoderSet:

			if(tmpFuncProfile)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d025      	beq.n	8004f7e <GainSignalMenuInputHandler+0x8e>
			{
				if(tmpFuncProfile->func == PWM_FUNC_MODE)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	781b      	ldrb	r3, [r3, #0]
 8004f36:	2b06      	cmp	r3, #6
 8004f38:	d107      	bne.n	8004f4a <GainSignalMenuInputHandler+0x5a>
				{
					GO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_INVERSE));
 8004f3a:	2001      	movs	r0, #1
 8004f3c:	f001 fe54 	bl	8006be8 <SM_GetEncoderValue>
 8004f40:	4603      	mov	r3, r0
 8004f42:	4618      	mov	r0, r3
 8004f44:	f001 f856 	bl	8005ff4 <GO_MapEncoderPositionToSignalOutput>
				else
				{
					VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
				}
			}
			break;
 8004f48:	e019      	b.n	8004f7e <GainSignalMenuInputHandler+0x8e>
					VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004f4a:	2000      	movs	r0, #0
 8004f4c:	f001 fe4c 	bl	8006be8 <SM_GetEncoderValue>
 8004f50:	4603      	mov	r3, r0
 8004f52:	4618      	mov	r0, r3
 8004f54:	f002 f868 	bl	8007028 <VPP_MapEncoderPositionToSignalOutput>
			break;
 8004f58:	e011      	b.n	8004f7e <GainSignalMenuInputHandler+0x8e>

		case evBlueBtn:
			VPP_ApplyProfileToSignal(VPP18);
 8004f5a:	2011      	movs	r0, #17
 8004f5c:	f001 fefe 	bl	8006d5c <VPP_ApplyProfileToSignal>
			break;
 8004f60:	e00e      	b.n	8004f80 <GainSignalMenuInputHandler+0x90>

		case evGreenBtn:
			VPP_ApplyProfileToSignal(VPP33);
 8004f62:	2020      	movs	r0, #32
 8004f64:	f001 fefa 	bl	8006d5c <VPP_ApplyProfileToSignal>
			break;
 8004f68:	e00a      	b.n	8004f80 <GainSignalMenuInputHandler+0x90>

		case evYellowBtn:
			VPP_ApplyProfileToSignal(VPP50);
 8004f6a:	2031      	movs	r0, #49	; 0x31
 8004f6c:	f001 fef6 	bl	8006d5c <VPP_ApplyProfileToSignal>
			break;
 8004f70:	e006      	b.n	8004f80 <GainSignalMenuInputHandler+0x90>

		case evRedBtn:
			VPP_ApplyProfileToSignal(VPP90);
 8004f72:	2059      	movs	r0, #89	; 0x59
 8004f74:	f001 fef2 	bl	8006d5c <VPP_ApplyProfileToSignal>
			break;
 8004f78:	e002      	b.n	8004f80 <GainSignalMenuInputHandler+0x90>

		default:
			break;
 8004f7a:	bf00      	nop
 8004f7c:	e000      	b.n	8004f80 <GainSignalMenuInputHandler+0x90>
			break;
 8004f7e:	bf00      	nop
	}

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_INVERSE));
	//

	eNewEvent = evIdle;
 8004f80:	4b03      	ldr	r3, [pc, #12]	; (8004f90 <GainSignalMenuInputHandler+0xa0>)
 8004f82:	2200      	movs	r2, #0
 8004f84:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004f86:	2307      	movs	r3, #7
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3710      	adds	r7, #16
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	20001e53 	.word	0x20001e53

08004f94 <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004f98:	4b05      	ldr	r3, [pc, #20]	; (8004fb0 <GainSignalMenuExitHandler+0x1c>)
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004f9e:	f7fc fae5 	bl	800156c <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004fa2:	4b04      	ldr	r3, [pc, #16]	; (8004fb4 <GainSignalMenuExitHandler+0x20>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004fa8:	2306      	movs	r3, #6
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	20001e58 	.word	0x20001e58
 8004fb4:	20001e53 	.word	0x20001e53

08004fb8 <GainAuxMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuEntryHandler()
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004fbe:	f7fc fad5 	bl	800156c <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 8004fc2:	f001 febf 	bl	8006d44 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_Aux_MENU;
 8004fc6:	4b10      	ldr	r3, [pc, #64]	; (8005008 <GainAuxMenuEntryHandler+0x50>)
 8004fc8:	2203      	movs	r2, #3
 8004fca:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile;
 8004fcc:	2001      	movs	r0, #1
 8004fce:	f001 fb8f 	bl	80066f0 <SM_GetOutputChannel>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004fd8:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d008      	beq.n	8004ff2 <GainAuxMenuEntryHandler+0x3a>
	{
		//ENCODER_TIMER->CNT = pTmpVppPreset->epos;
		//ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;

		// set to full range and mid starting position
		ENCODER_TIMER->CNT = 32768;
 8004fe0:	4b0a      	ldr	r3, [pc, #40]	; (800500c <GainAuxMenuEntryHandler+0x54>)
 8004fe2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004fe6:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004fe8:	4b08      	ldr	r3, [pc, #32]	; (800500c <GainAuxMenuEntryHandler+0x54>)
 8004fea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004fee:	62da      	str	r2, [r3, #44]	; 0x2c
 8004ff0:	e002      	b.n	8004ff8 <GainAuxMenuEntryHandler+0x40>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004ff2:	4807      	ldr	r0, [pc, #28]	; (8005010 <GainAuxMenuEntryHandler+0x58>)
 8004ff4:	f7fc fb00 	bl	80015f8 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004ff8:	4b06      	ldr	r3, [pc, #24]	; (8005014 <GainAuxMenuEntryHandler+0x5c>)
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 8004ffe:	2308      	movs	r3, #8
}
 8005000:	4618      	mov	r0, r3
 8005002:	3708      	adds	r7, #8
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	20001e58 	.word	0x20001e58
 800500c:	40012c00 	.word	0x40012c00
 8005010:	08015b94 	.word	0x08015b94
 8005014:	20001e53 	.word	0x20001e53

08005018 <GainAuxMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuInputHandler()
{
 8005018:	b580      	push	{r7, lr}
 800501a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuInputHandler Event captured\n");
	#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_INVERSE));
	VPP_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 800501c:	2000      	movs	r0, #0
 800501e:	f001 fde3 	bl	8006be8 <SM_GetEncoderValue>
 8005022:	4603      	mov	r3, r0
 8005024:	4618      	mov	r0, r3
 8005026:	f002 f839 	bl	800709c <VPP_MapEncoderPositionToAuxOutput>

	eNewEvent = evYellowBtn;
 800502a:	4b03      	ldr	r3, [pc, #12]	; (8005038 <GainAuxMenuInputHandler+0x20>)
 800502c:	2203      	movs	r2, #3
 800502e:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 8005030:	2308      	movs	r3, #8
}
 8005032:	4618      	mov	r0, r3
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	20001e53 	.word	0x20001e53

0800503c <GainAuxMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuExitHandler()
{
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8005040:	4b05      	ldr	r3, [pc, #20]	; (8005058 <GainAuxMenuExitHandler+0x1c>)
 8005042:	2201      	movs	r2, #1
 8005044:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8005046:	f7fc fa91 	bl	800156c <DM_RefreshScreen>

	eNewEvent = evIdle;
 800504a:	4b04      	ldr	r3, [pc, #16]	; (800505c <GainAuxMenuExitHandler+0x20>)
 800504c:	2200      	movs	r2, #0
 800504e:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8005050:	2306      	movs	r3, #6
}
 8005052:	4618      	mov	r0, r3
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	20001e58 	.word	0x20001e58
 800505c:	20001e53 	.word	0x20001e53

08005060 <ToplevelMenu_getStatus>:
eToplevelMenu_Status eNextToplevelMenuStatus = 	ENABLE_TOPLEVEL_MAIN_MENU;



eToplevelMenu_Status ToplevelMenu_getStatus()
{
 8005060:	b480      	push	{r7}
 8005062:	af00      	add	r7, sp, #0
	return eNextToplevelMenuStatus;
 8005064:	4b03      	ldr	r3, [pc, #12]	; (8005074 <ToplevelMenu_getStatus+0x14>)
 8005066:	781b      	ldrb	r3, [r3, #0]
}
 8005068:	4618      	mov	r0, r3
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	20000000 	.word	0x20000000

08005078 <ToplevelMenu_setStatus>:

void ToplevelMenu_setStatus(eToplevelMenu_Status pStatus)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	4603      	mov	r3, r0
 8005080:	71fb      	strb	r3, [r7, #7]
	eNextToplevelMenuStatus = pStatus;
 8005082:	4a04      	ldr	r2, [pc, #16]	; (8005094 <ToplevelMenu_setStatus+0x1c>)
 8005084:	79fb      	ldrb	r3, [r7, #7]
 8005086:	7013      	strb	r3, [r2, #0]
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr
 8005094:	20000000 	.word	0x20000000

08005098 <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 8005098:	b580      	push	{r7, lr}
 800509a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 800509c:	f7fc fa66 	bl	800156c <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_OUTPUT_MENU;
 80050a0:	4b04      	ldr	r3, [pc, #16]	; (80050b4 <ToplevelOutputMenuEntryHandler+0x1c>)
 80050a2:	2202      	movs	r2, #2
 80050a4:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 80050a6:	4b04      	ldr	r3, [pc, #16]	; (80050b8 <ToplevelOutputMenuEntryHandler+0x20>)
 80050a8:	2200      	movs	r2, #0
 80050aa:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80050ac:	2301      	movs	r3, #1
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	20000000 	.word	0x20000000
 80050b8:	20001e53 	.word	0x20001e53

080050bc <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80050c0:	f7fc fa54 	bl	800156c <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 80050c4:	4b04      	ldr	r3, [pc, #16]	; (80050d8 <ToplevelOutputMenuExitHandler+0x1c>)
 80050c6:	2201      	movs	r2, #1
 80050c8:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80050ca:	4b04      	ldr	r3, [pc, #16]	; (80050dc <ToplevelOutputMenuExitHandler+0x20>)
 80050cc:	2200      	movs	r2, #0
 80050ce:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80050d0:	2300      	movs	r3, #0
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	20000000 	.word	0x20000000
 80050dc:	20001e53 	.word	0x20001e53

080050e0 <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80050e4:	f7fc fa42 	bl	800156c <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_INPUT_MENU;
 80050e8:	4b04      	ldr	r3, [pc, #16]	; (80050fc <ToplevelInputMenuEntryHandler+0x1c>)
 80050ea:	2203      	movs	r2, #3
 80050ec:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 80050ee:	4b04      	ldr	r3, [pc, #16]	; (8005100 <ToplevelInputMenuEntryHandler+0x20>)
 80050f0:	2200      	movs	r2, #0
 80050f2:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 80050f4:	2302      	movs	r3, #2
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	20000000 	.word	0x20000000
 8005100:	20001e53 	.word	0x20001e53

08005104 <ToplevelInputMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuInputHandler(eSystemEvent pEvent)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	4603      	mov	r3, r0
 800510c:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuInputHandler Event captured\n");
	#endif


		switch(pEvent)
 800510e:	79fb      	ldrb	r3, [r7, #7]
 8005110:	2b01      	cmp	r3, #1
 8005112:	d002      	beq.n	800511a <ToplevelInputMenuInputHandler+0x16>
 8005114:	2b02      	cmp	r3, #2
 8005116:	d003      	beq.n	8005120 <ToplevelInputMenuInputHandler+0x1c>
				// re-enable the trigger input for new mode
				ToplevelInputMenuInputHandler(evBlueBtn);
				break;

			default:
				break;
 8005118:	e00b      	b.n	8005132 <ToplevelInputMenuInputHandler+0x2e>
				IT_ArbitrateInputTrigger();
 800511a:	f001 f857 	bl	80061cc <IT_ArbitrateInputTrigger>
				break;
 800511e:	e008      	b.n	8005132 <ToplevelInputMenuInputHandler+0x2e>
				IT_CycleInputTriggerMode();
 8005120:	f001 f904 	bl	800632c <IT_CycleInputTriggerMode>
				ToplevelInputMenuInputHandler(evBlueBtn);
 8005124:	2001      	movs	r0, #1
 8005126:	f7ff ffed 	bl	8005104 <ToplevelInputMenuInputHandler>
				ToplevelInputMenuInputHandler(evBlueBtn);
 800512a:	2001      	movs	r0, #1
 800512c:	f7ff ffea 	bl	8005104 <ToplevelInputMenuInputHandler>
				break;
 8005130:	bf00      	nop
		}
	// stay in this menu state
	eNewEvent = evIdle;
 8005132:	4b04      	ldr	r3, [pc, #16]	; (8005144 <ToplevelInputMenuInputHandler+0x40>)
 8005134:	2200      	movs	r2, #0
 8005136:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8005138:	2302      	movs	r3, #2
}
 800513a:	4618      	mov	r0, r3
 800513c:	3708      	adds	r7, #8
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	20001e53 	.word	0x20001e53

08005148 <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 8005148:	b580      	push	{r7, lr}
 800514a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 800514c:	f7fc fa0e 	bl	800156c <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8005150:	4b04      	ldr	r3, [pc, #16]	; (8005164 <ToplevelInputMenuExitHandler+0x1c>)
 8005152:	2201      	movs	r2, #1
 8005154:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8005156:	4b04      	ldr	r3, [pc, #16]	; (8005168 <ToplevelInputMenuExitHandler+0x20>)
 8005158:	2200      	movs	r2, #0
 800515a:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	20000000 	.word	0x20000000
 8005168:	20001e53 	.word	0x20001e53

0800516c <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8005174:	4b07      	ldr	r3, [pc, #28]	; (8005194 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8005176:	695a      	ldr	r2, [r3, #20]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4013      	ands	r3, r2
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	429a      	cmp	r2, r3
 8005180:	d101      	bne.n	8005186 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8005182:	2301      	movs	r3, #1
 8005184:	e000      	b.n	8005188 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr
 8005194:	40010400 	.word	0x40010400

08005198 <IM_Init>:
uint16_t encbtn_last_interrupt_time = 0;
uint16_t encpos_last_interrupt_time = 0;


void IM_Init()
{
 8005198:	b480      	push	{r7}
 800519a:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 800519c:	4b05      	ldr	r3, [pc, #20]	; (80051b4 <IM_Init+0x1c>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a04      	ldr	r2, [pc, #16]	; (80051b4 <IM_Init+0x1c>)
 80051a2:	f043 0301 	orr.w	r3, r3, #1
 80051a6:	6013      	str	r3, [r2, #0]



}
 80051a8:	bf00      	nop
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	40014400 	.word	0x40014400

080051b8 <IM_SWEEP_UPDATE_TIM_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void IM_SWEEP_UPDATE_TIM_IRQHandler()
{
 80051b8:	b480      	push	{r7}
 80051ba:	af00      	add	r7, sp, #0
	#ifdef ENABLE_PWM_SWEEP
		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
	#endif	//ENABLE_PWM_SWEEP

		// upcounter (decreasing freq)
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 80051bc:	4b26      	ldr	r3, [pc, #152]	; (8005258 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa0>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0310 	and.w	r3, r3, #16
 80051c4:	2b10      	cmp	r3, #16
 80051c6:	d11c      	bne.n	8005202 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x4a>
	{
		// if we reach lower freq limit for sweep, reset to highest freq limit
		if(OUTPUT_TIMER->ARR >= sweep_upper_bounds_longest_output_arr)
 80051c8:	4b24      	ldr	r3, [pc, #144]	; (800525c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80051ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051cc:	ee07 3a90 	vmov	s15, r3
 80051d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80051d4:	4b22      	ldr	r3, [pc, #136]	; (8005260 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 80051d6:	edd3 7a00 	vldr	s15, [r3]
 80051da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051e2:	db09      	blt.n	80051f8 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x40>
		{
			OUTPUT_TIMER->ARR = sweep_lower_bounds_shortest_output_arr;
 80051e4:	4b1f      	ldr	r3, [pc, #124]	; (8005264 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 80051e6:	edd3 7a00 	vldr	s15, [r3]
 80051ea:	4b1c      	ldr	r3, [pc, #112]	; (800525c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80051ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051f0:	ee17 2a90 	vmov	r2, s15
 80051f4:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}

	//SWEEP_TIMER->ARR--;
}
 80051f6:	e029      	b.n	800524c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			OUTPUT_TIMER->ARR++;
 80051f8:	4b18      	ldr	r3, [pc, #96]	; (800525c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80051fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051fc:	3201      	adds	r2, #1
 80051fe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005200:	e024      	b.n	800524c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
		if(OUTPUT_TIMER->ARR == 0x1U)
 8005202:	4b16      	ldr	r3, [pc, #88]	; (800525c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005206:	2b01      	cmp	r3, #1
 8005208:	d104      	bne.n	8005214 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x5c>
			OUTPUT_TIMER->ARR = MAX_OUTPUT_ARR;
 800520a:	4b14      	ldr	r3, [pc, #80]	; (800525c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 800520c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005210:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005212:	e01b      	b.n	800524c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			if(OUTPUT_TIMER->ARR <= sweep_lower_bounds_shortest_output_arr)
 8005214:	4b11      	ldr	r3, [pc, #68]	; (800525c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005218:	ee07 3a90 	vmov	s15, r3
 800521c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005220:	4b10      	ldr	r3, [pc, #64]	; (8005264 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 8005222:	edd3 7a00 	vldr	s15, [r3]
 8005226:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800522a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800522e:	d809      	bhi.n	8005244 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x8c>
				OUTPUT_TIMER->ARR = sweep_upper_bounds_longest_output_arr;
 8005230:	4b0b      	ldr	r3, [pc, #44]	; (8005260 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 8005232:	edd3 7a00 	vldr	s15, [r3]
 8005236:	4b09      	ldr	r3, [pc, #36]	; (800525c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005238:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800523c:	ee17 2a90 	vmov	r2, s15
 8005240:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005242:	e003      	b.n	800524c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
				OUTPUT_TIMER->ARR--;
 8005244:	4b05      	ldr	r3, [pc, #20]	; (800525c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005248:	3a01      	subs	r2, #1
 800524a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800524c:	bf00      	nop
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40000c00 	.word	0x40000c00
 800525c:	40013400 	.word	0x40013400
 8005260:	20000124 	.word	0x20000124
 8005264:	20000120 	.word	0x20000120

08005268 <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b082      	sub	sp, #8
 800526c:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 800526e:	4b0f      	ldr	r3, [pc, #60]	; (80052ac <IM_BTN1_EXTI14_Handler+0x44>)
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8005274:	88fb      	ldrh	r3, [r7, #6]
 8005276:	4a0e      	ldr	r2, [pc, #56]	; (80052b0 <IM_BTN1_EXTI14_Handler+0x48>)
 8005278:	8812      	ldrh	r2, [r2, #0]
 800527a:	1a9b      	subs	r3, r3, r2
 800527c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005280:	dd0c      	ble.n	800529c <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8005282:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005286:	f7ff ff71 	bl	800516c <LL_EXTI_IsActiveFlag_0_31>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d005      	beq.n	800529c <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 8005290:	2001      	movs	r0, #1
 8005292:	f7ff fa7d 	bl	8004790 <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 8005296:	4807      	ldr	r0, [pc, #28]	; (80052b4 <IM_BTN1_EXTI14_Handler+0x4c>)
 8005298:	f00c fe26 	bl	8011ee8 <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 800529c:	4a04      	ldr	r2, [pc, #16]	; (80052b0 <IM_BTN1_EXTI14_Handler+0x48>)
 800529e:	88fb      	ldrh	r3, [r7, #6]
 80052a0:	8013      	strh	r3, [r2, #0]


}
 80052a2:	bf00      	nop
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	40014400 	.word	0x40014400
 80052b0:	20001e5a 	.word	0x20001e5a
 80052b4:	08015bcc 	.word	0x08015bcc

080052b8 <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 80052be:	4b0f      	ldr	r3, [pc, #60]	; (80052fc <IM_BTN2_EXTI15_Handler+0x44>)
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 80052c4:	88fb      	ldrh	r3, [r7, #6]
 80052c6:	4a0e      	ldr	r2, [pc, #56]	; (8005300 <IM_BTN2_EXTI15_Handler+0x48>)
 80052c8:	8812      	ldrh	r2, [r2, #0]
 80052ca:	1a9b      	subs	r3, r3, r2
 80052cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052d0:	dd0c      	ble.n	80052ec <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 80052d2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80052d6:	f7ff ff49 	bl	800516c <LL_EXTI_IsActiveFlag_0_31>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d005      	beq.n	80052ec <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 80052e0:	2003      	movs	r0, #3
 80052e2:	f7ff fa55 	bl	8004790 <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 80052e6:	4807      	ldr	r0, [pc, #28]	; (8005304 <IM_BTN2_EXTI15_Handler+0x4c>)
 80052e8:	f00c fdfe 	bl	8011ee8 <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 80052ec:	4a04      	ldr	r2, [pc, #16]	; (8005300 <IM_BTN2_EXTI15_Handler+0x48>)
 80052ee:	88fb      	ldrh	r3, [r7, #6]
 80052f0:	8013      	strh	r3, [r2, #0]


}
 80052f2:	bf00      	nop
 80052f4:	3708      	adds	r7, #8
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	40014400 	.word	0x40014400
 8005300:	20001e5c 	.word	0x20001e5c
 8005304:	08015be4 	.word	0x08015be4

08005308 <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 800530e:	4b0e      	ldr	r3, [pc, #56]	; (8005348 <IM_BTN3_EXTI0_Handler+0x40>)
 8005310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005312:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8005314:	88fb      	ldrh	r3, [r7, #6]
 8005316:	4a0d      	ldr	r2, [pc, #52]	; (800534c <IM_BTN3_EXTI0_Handler+0x44>)
 8005318:	8812      	ldrh	r2, [r2, #0]
 800531a:	1a9b      	subs	r3, r3, r2
 800531c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005320:	dd0b      	ble.n	800533a <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8005322:	2001      	movs	r0, #1
 8005324:	f7ff ff22 	bl	800516c <LL_EXTI_IsActiveFlag_0_31>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d005      	beq.n	800533a <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 800532e:	2004      	movs	r0, #4
 8005330:	f7ff fa2e 	bl	8004790 <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 8005334:	4806      	ldr	r0, [pc, #24]	; (8005350 <IM_BTN3_EXTI0_Handler+0x48>)
 8005336:	f00c fdd7 	bl	8011ee8 <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 800533a:	4a04      	ldr	r2, [pc, #16]	; (800534c <IM_BTN3_EXTI0_Handler+0x44>)
 800533c:	88fb      	ldrh	r3, [r7, #6]
 800533e:	8013      	strh	r3, [r2, #0]


}
 8005340:	bf00      	nop
 8005342:	3708      	adds	r7, #8
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	40014400 	.word	0x40014400
 800534c:	20001e5e 	.word	0x20001e5e
 8005350:	08015c00 	.word	0x08015c00

08005354 <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 800535a:	4b0e      	ldr	r3, [pc, #56]	; (8005394 <IM_BTN4_EXTI1_Handler+0x40>)
 800535c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800535e:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8005360:	88fb      	ldrh	r3, [r7, #6]
 8005362:	4a0d      	ldr	r2, [pc, #52]	; (8005398 <IM_BTN4_EXTI1_Handler+0x44>)
 8005364:	8812      	ldrh	r2, [r2, #0]
 8005366:	1a9b      	subs	r3, r3, r2
 8005368:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800536c:	dd0b      	ble.n	8005386 <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 800536e:	2002      	movs	r0, #2
 8005370:	f7ff fefc 	bl	800516c <LL_EXTI_IsActiveFlag_0_31>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d005      	beq.n	8005386 <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 800537a:	2002      	movs	r0, #2
 800537c:	f7ff fa08 	bl	8004790 <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 8005380:	4806      	ldr	r0, [pc, #24]	; (800539c <IM_BTN4_EXTI1_Handler+0x48>)
 8005382:	f00c fdb1 	bl	8011ee8 <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 8005386:	4a04      	ldr	r2, [pc, #16]	; (8005398 <IM_BTN4_EXTI1_Handler+0x44>)
 8005388:	88fb      	ldrh	r3, [r7, #6]
 800538a:	8013      	strh	r3, [r2, #0]


}
 800538c:	bf00      	nop
 800538e:	3708      	adds	r7, #8
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40014400 	.word	0x40014400
 8005398:	20001e60 	.word	0x20001e60
 800539c:	08015c18 	.word	0x08015c18

080053a0 <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 80053a6:	4b0e      	ldr	r3, [pc, #56]	; (80053e0 <IM_ENC_EXTI2_Handler+0x40>)
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 80053ac:	88fb      	ldrh	r3, [r7, #6]
 80053ae:	4a0d      	ldr	r2, [pc, #52]	; (80053e4 <IM_ENC_EXTI2_Handler+0x44>)
 80053b0:	8812      	ldrh	r2, [r2, #0]
 80053b2:	1a9b      	subs	r3, r3, r2
 80053b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80053b8:	dd0b      	ble.n	80053d2 <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 80053ba:	2004      	movs	r0, #4
 80053bc:	f7ff fed6 	bl	800516c <LL_EXTI_IsActiveFlag_0_31>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d005      	beq.n	80053d2 <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 80053c6:	2006      	movs	r0, #6
 80053c8:	f7ff f9e2 	bl	8004790 <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 80053cc:	4806      	ldr	r0, [pc, #24]	; (80053e8 <IM_ENC_EXTI2_Handler+0x48>)
 80053ce:	f00c fd8b 	bl	8011ee8 <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 80053d2:	4a04      	ldr	r2, [pc, #16]	; (80053e4 <IM_ENC_EXTI2_Handler+0x44>)
 80053d4:	88fb      	ldrh	r3, [r7, #6]
 80053d6:	8013      	strh	r3, [r2, #0]


}
 80053d8:	bf00      	nop
 80053da:	3708      	adds	r7, #8
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	40014400 	.word	0x40014400
 80053e4:	20001e62 	.word	0x20001e62
 80053e8:	08015c30 	.word	0x08015c30

080053ec <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b082      	sub	sp, #8
 80053f0:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 80053f2:	4b11      	ldr	r3, [pc, #68]	; (8005438 <IM_ENC_DIRF_Handler+0x4c>)
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053fe:	d117      	bne.n	8005430 <IM_ENC_DIRF_Handler+0x44>
	{
		uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8005400:	4b0e      	ldr	r3, [pc, #56]	; (800543c <IM_ENC_DIRF_Handler+0x50>)
 8005402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005404:	80fb      	strh	r3, [r7, #6]
		if ((interrupt_time - encpos_last_interrupt_time) > 0)
 8005406:	88fb      	ldrh	r3, [r7, #6]
 8005408:	4a0d      	ldr	r2, [pc, #52]	; (8005440 <IM_ENC_DIRF_Handler+0x54>)
 800540a:	8812      	ldrh	r2, [r2, #0]
 800540c:	1a9b      	subs	r3, r3, r2
 800540e:	2b00      	cmp	r3, #0
 8005410:	dd0b      	ble.n	800542a <IM_ENC_DIRF_Handler+0x3e>
		{
			EM_SetNewEvent(evEncoderSet);
 8005412:	2005      	movs	r0, #5
 8005414:	f7ff f9bc 	bl	8004790 <EM_SetNewEvent>
			printf("Encoder new direction\n");
 8005418:	480a      	ldr	r0, [pc, #40]	; (8005444 <IM_ENC_DIRF_Handler+0x58>)
 800541a:	f00c fd65 	bl	8011ee8 <puts>
			TIM1->SR &= ~(TIM_SR_DIRF);
 800541e:	4b06      	ldr	r3, [pc, #24]	; (8005438 <IM_ENC_DIRF_Handler+0x4c>)
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	4a05      	ldr	r2, [pc, #20]	; (8005438 <IM_ENC_DIRF_Handler+0x4c>)
 8005424:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005428:	6113      	str	r3, [r2, #16]
		}
		encpos_last_interrupt_time = interrupt_time;
 800542a:	4a05      	ldr	r2, [pc, #20]	; (8005440 <IM_ENC_DIRF_Handler+0x54>)
 800542c:	88fb      	ldrh	r3, [r7, #6]
 800542e:	8013      	strh	r3, [r2, #0]


	}


}
 8005430:	bf00      	nop
 8005432:	3708      	adds	r7, #8
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	40012c00 	.word	0x40012c00
 800543c:	40014400 	.word	0x40014400
 8005440:	20001e64 	.word	0x20001e64
 8005444:	08015c4c 	.word	0x08015c4c

08005448 <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 8005448:	b480      	push	{r7}
 800544a:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 800544c:	4b03      	ldr	r3, [pc, #12]	; (800545c <BO_GetBiasPolarity+0x14>)
 800544e:	781b      	ldrb	r3, [r3, #0]
}
 8005450:	4618      	mov	r0, r3
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	20000001 	.word	0x20000001

08005460 <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 8005460:	b480      	push	{r7}
 8005462:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8005464:	4b03      	ldr	r3, [pc, #12]	; (8005474 <BO_GetDcBiasEncoderValue+0x14>)
 8005466:	881b      	ldrh	r3, [r3, #0]
}
 8005468:	4618      	mov	r0, r3
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	20000002 	.word	0x20000002

08005478 <BO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af00      	add	r7, sp, #0
 800547e:	4603      	mov	r3, r0
 8005480:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_NORMAL);
 8005482:	2000      	movs	r0, #0
 8005484:	f001 fbb0 	bl	8006be8 <SM_GetEncoderValue>
 8005488:	4603      	mov	r3, r0
 800548a:	461a      	mov	r2, r3
 800548c:	4b1b      	ldr	r3, [pc, #108]	; (80054fc <BO_MapEncoderPositionToSignalOutput+0x84>)
 800548e:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 8005490:	88fb      	ldrh	r3, [r7, #6]
 8005492:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005496:	d214      	bcs.n	80054c2 <BO_MapEncoderPositionToSignalOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 8005498:	4b19      	ldr	r3, [pc, #100]	; (8005500 <BO_MapEncoderPositionToSignalOutput+0x88>)
 800549a:	2200      	movs	r2, #0
 800549c:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 800549e:	88fb      	ldrh	r3, [r7, #6]
 80054a0:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 80054a4:	4613      	mov	r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	4413      	add	r3, r2
 80054aa:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 80054ac:	2200      	movs	r2, #0
 80054ae:	2110      	movs	r1, #16
 80054b0:	4814      	ldr	r0, [pc, #80]	; (8005504 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 80054b2:	f005 ff9d 	bl	800b3f0 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	OFFSET_ENABLE_GPIO_Port,
 80054b6:	2201      	movs	r2, #1
 80054b8:	2108      	movs	r1, #8
 80054ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054be:	f006 ffbf 	bl	800c440 <HAL_GPIO_WritePin>
							OFFSET_ENABLE_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 80054c2:	88fb      	ldrh	r3, [r7, #6]
 80054c4:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80054c8:	d314      	bcc.n	80054f4 <BO_MapEncoderPositionToSignalOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 80054ca:	4b0d      	ldr	r3, [pc, #52]	; (8005500 <BO_MapEncoderPositionToSignalOutput+0x88>)
 80054cc:	2201      	movs	r2, #1
 80054ce:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 80054d0:	88fb      	ldrh	r3, [r7, #6]
 80054d2:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 80054d6:	4613      	mov	r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	4413      	add	r3, r2
 80054dc:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 80054de:	2200      	movs	r2, #0
 80054e0:	2110      	movs	r1, #16
 80054e2:	4808      	ldr	r0, [pc, #32]	; (8005504 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 80054e4:	f005 ff84 	bl	800b3f0 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	OFFSET_ENABLE_GPIO_Port,
 80054e8:	2200      	movs	r2, #0
 80054ea:	2108      	movs	r1, #8
 80054ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054f0:	f006 ffa6 	bl	800c440 <HAL_GPIO_WritePin>
							OFFSET_ENABLE_Pin,
							GPIO_PIN_RESET);
	}
}
 80054f4:	bf00      	nop
 80054f6:	3708      	adds	r7, #8
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	20000002 	.word	0x20000002
 8005500:	20000001 	.word	0x20000001
 8005504:	20002a20 	.word	0x20002a20

08005508 <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8005508:	b580      	push	{r7, lr}
 800550a:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 800550c:	2110      	movs	r1, #16
 800550e:	4803      	ldr	r0, [pc, #12]	; (800551c <BO_GetOutputBias+0x14>)
 8005510:	f005 ffb4 	bl	800b47c <HAL_DAC_GetValue>
 8005514:	4603      	mov	r3, r0
}
 8005516:	4618      	mov	r0, r3
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	20002a20 	.word	0x20002a20

08005520 <FreqO_InitFreqProfiles>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_InitFreqProfiles()
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 8005526:	2300      	movs	r3, #0
 8005528:	607b      	str	r3, [r7, #4]
 800552a:	e06b      	b.n	8005604 <FreqO_InitFreqProfiles+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(theFreqProfiles[i].psc == 0)
 800552c:	493a      	ldr	r1, [pc, #232]	; (8005618 <FreqO_InitFreqProfiles+0xf8>)
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	4613      	mov	r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	440b      	add	r3, r1
 800553a:	3308      	adds	r3, #8
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d129      	bne.n	8005596 <FreqO_InitFreqProfiles+0x76>
			theFreqProfiles[i].arr = ((SM_MCLK / theFreqProfiles[i].hertz) / SM_FSAMP) * theFreqProfiles[i].error;
 8005542:	4935      	ldr	r1, [pc, #212]	; (8005618 <FreqO_InitFreqProfiles+0xf8>)
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	4613      	mov	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	4413      	add	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	440b      	add	r3, r1
 8005550:	3304      	adds	r3, #4
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a31      	ldr	r2, [pc, #196]	; (800561c <FreqO_InitFreqProfiles+0xfc>)
 8005556:	fbb2 f3f3 	udiv	r3, r2, r3
 800555a:	ee07 3a90 	vmov	s15, r3
 800555e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005562:	492d      	ldr	r1, [pc, #180]	; (8005618 <FreqO_InitFreqProfiles+0xf8>)
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	4613      	mov	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4413      	add	r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	440b      	add	r3, r1
 8005570:	3310      	adds	r3, #16
 8005572:	edd3 7a00 	vldr	s15, [r3]
 8005576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800557a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800557e:	ee17 0a90 	vmov	r0, s15
 8005582:	4925      	ldr	r1, [pc, #148]	; (8005618 <FreqO_InitFreqProfiles+0xf8>)
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	4613      	mov	r3, r2
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	4413      	add	r3, r2
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	440b      	add	r3, r1
 8005590:	330c      	adds	r3, #12
 8005592:	6018      	str	r0, [r3, #0]
 8005594:	e033      	b.n	80055fe <FreqO_InitFreqProfiles+0xde>
		else
			theFreqProfiles[i].arr = (((SM_MCLK / theFreqProfiles[i].hertz) / theFreqProfiles[i].psc) / SM_FSAMP) * theFreqProfiles[i].error;
 8005596:	4920      	ldr	r1, [pc, #128]	; (8005618 <FreqO_InitFreqProfiles+0xf8>)
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	4613      	mov	r3, r2
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	4413      	add	r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	440b      	add	r3, r1
 80055a4:	3304      	adds	r3, #4
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a1c      	ldr	r2, [pc, #112]	; (800561c <FreqO_InitFreqProfiles+0xfc>)
 80055aa:	fbb2 f1f3 	udiv	r1, r2, r3
 80055ae:	481a      	ldr	r0, [pc, #104]	; (8005618 <FreqO_InitFreqProfiles+0xf8>)
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	4613      	mov	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	4413      	add	r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	4403      	add	r3, r0
 80055bc:	3308      	adds	r3, #8
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80055c4:	ee07 3a90 	vmov	s15, r3
 80055c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80055cc:	4912      	ldr	r1, [pc, #72]	; (8005618 <FreqO_InitFreqProfiles+0xf8>)
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	4613      	mov	r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	4413      	add	r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	440b      	add	r3, r1
 80055da:	3310      	adds	r3, #16
 80055dc:	edd3 7a00 	vldr	s15, [r3]
 80055e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055e8:	ee17 0a90 	vmov	r0, s15
 80055ec:	490a      	ldr	r1, [pc, #40]	; (8005618 <FreqO_InitFreqProfiles+0xf8>)
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	4613      	mov	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4413      	add	r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	440b      	add	r3, r1
 80055fa:	330c      	adds	r3, #12
 80055fc:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	3301      	adds	r3, #1
 8005602:	607b      	str	r3, [r7, #4]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b0d      	cmp	r3, #13
 8005608:	dd90      	ble.n	800552c <FreqO_InitFreqProfiles+0xc>
	}
}
 800560a:	bf00      	nop
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	20000004 	.word	0x20000004
 800561c:	00155cc0 	.word	0x00155cc0

08005620 <FreqO_MapEncoderPositionCoarse>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionCoarse(uint16_t pEncValue)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	4603      	mov	r3, r0
 8005628:	80fb      	strh	r3, [r7, #6]

	uint32_t tmpFreqIndex = freq_profile->index;
 800562a:	4b1b      	ldr	r3, [pc, #108]	; (8005698 <FreqO_MapEncoderPositionCoarse+0x78>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	60fb      	str	r3, [r7, #12]
	if(pEncValue > freq_last_encoder_value)
 8005632:	4b1a      	ldr	r3, [pc, #104]	; (800569c <FreqO_MapEncoderPositionCoarse+0x7c>)
 8005634:	881b      	ldrh	r3, [r3, #0]
 8005636:	88fa      	ldrh	r2, [r7, #6]
 8005638:	429a      	cmp	r2, r3
 800563a:	d910      	bls.n	800565e <FreqO_MapEncoderPositionCoarse+0x3e>
	{
		tmpFreqIndex++;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	3301      	adds	r3, #1
 8005640:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2b0d      	cmp	r3, #13
 8005646:	d901      	bls.n	800564c <FreqO_MapEncoderPositionCoarse+0x2c>
 8005648:	230d      	movs	r3, #13
 800564a:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 f945 	bl	80058dc <FreqO_GetProfileByIndex>
 8005652:	4603      	mov	r3, r0
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	4618      	mov	r0, r3
 8005658:	f000 f872 	bl	8005740 <FreqO_ApplyProfile>
 800565c:	e014      	b.n	8005688 <FreqO_MapEncoderPositionCoarse+0x68>
	}
	else if (pEncValue < freq_last_encoder_value)
 800565e:	4b0f      	ldr	r3, [pc, #60]	; (800569c <FreqO_MapEncoderPositionCoarse+0x7c>)
 8005660:	881b      	ldrh	r3, [r3, #0]
 8005662:	88fa      	ldrh	r2, [r7, #6]
 8005664:	429a      	cmp	r2, r3
 8005666:	d20f      	bcs.n	8005688 <FreqO_MapEncoderPositionCoarse+0x68>
	{
		tmpFreqIndex--;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	3b01      	subs	r3, #1
 800566c:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2b0d      	cmp	r3, #13
 8005672:	d901      	bls.n	8005678 <FreqO_MapEncoderPositionCoarse+0x58>
 8005674:	2300      	movs	r3, #0
 8005676:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 8005678:	68f8      	ldr	r0, [r7, #12]
 800567a:	f000 f92f 	bl	80058dc <FreqO_GetProfileByIndex>
 800567e:	4603      	mov	r3, r0
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	4618      	mov	r0, r3
 8005684:	f000 f85c 	bl	8005740 <FreqO_ApplyProfile>
	}
	freq_last_encoder_value = pEncValue;
 8005688:	4a04      	ldr	r2, [pc, #16]	; (800569c <FreqO_MapEncoderPositionCoarse+0x7c>)
 800568a:	88fb      	ldrh	r3, [r7, #6]
 800568c:	8013      	strh	r3, [r2, #0]

}
 800568e:	bf00      	nop
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	2000011c 	.word	0x2000011c
 800569c:	20001e66 	.word	0x20001e66

080056a0 <FreqO_MapEncoderPositionFine>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionFine(uint16_t pEncValue)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	4603      	mov	r3, r0
 80056a8:	80fb      	strh	r3, [r7, #6]

//	uint32_t tmpFreqIndex = freq_profile->index;
	if(pEncValue > freq_last_encoder_value)
 80056aa:	4b0e      	ldr	r3, [pc, #56]	; (80056e4 <FreqO_MapEncoderPositionFine+0x44>)
 80056ac:	881b      	ldrh	r3, [r3, #0]
 80056ae:	88fa      	ldrh	r2, [r7, #6]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d904      	bls.n	80056be <FreqO_MapEncoderPositionFine+0x1e>
	{
		OUTPUT_TIMER->ARR++;
 80056b4:	4b0c      	ldr	r3, [pc, #48]	; (80056e8 <FreqO_MapEncoderPositionFine+0x48>)
 80056b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b8:	3201      	adds	r2, #1
 80056ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80056bc:	e008      	b.n	80056d0 <FreqO_MapEncoderPositionFine+0x30>
//		tmpFreqIndex++;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	else if (pEncValue < freq_last_encoder_value)
 80056be:	4b09      	ldr	r3, [pc, #36]	; (80056e4 <FreqO_MapEncoderPositionFine+0x44>)
 80056c0:	881b      	ldrh	r3, [r3, #0]
 80056c2:	88fa      	ldrh	r2, [r7, #6]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d203      	bcs.n	80056d0 <FreqO_MapEncoderPositionFine+0x30>
	{
		OUTPUT_TIMER->ARR--;
 80056c8:	4b07      	ldr	r3, [pc, #28]	; (80056e8 <FreqO_MapEncoderPositionFine+0x48>)
 80056ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056cc:	3a01      	subs	r2, #1
 80056ce:	62da      	str	r2, [r3, #44]	; 0x2c
//		tmpFreqIndex--;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	freq_last_encoder_value = pEncValue;
 80056d0:	4a04      	ldr	r2, [pc, #16]	; (80056e4 <FreqO_MapEncoderPositionFine+0x44>)
 80056d2:	88fb      	ldrh	r3, [r7, #6]
 80056d4:	8013      	strh	r3, [r2, #0]

}
 80056d6:	bf00      	nop
 80056d8:	370c      	adds	r7, #12
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	20001e66 	.word	0x20001e66
 80056e8:	40013400 	.word	0x40013400

080056ec <FreqO_MapEncoderPositionToPrescaler>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionToPrescaler(uint16_t pEncValue)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	4603      	mov	r3, r0
 80056f4:	80fb      	strh	r3, [r7, #6]

//	uint32_t tmpFreqIndex = freq_profile->index;
	if(pEncValue > freq_last_encoder_value)
 80056f6:	4b10      	ldr	r3, [pc, #64]	; (8005738 <FreqO_MapEncoderPositionToPrescaler+0x4c>)
 80056f8:	881b      	ldrh	r3, [r3, #0]
 80056fa:	88fa      	ldrh	r2, [r7, #6]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d904      	bls.n	800570a <FreqO_MapEncoderPositionToPrescaler+0x1e>
	{
		OUTPUT_TIMER->PSC++;
 8005700:	4b0e      	ldr	r3, [pc, #56]	; (800573c <FreqO_MapEncoderPositionToPrescaler+0x50>)
 8005702:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005704:	3201      	adds	r2, #1
 8005706:	629a      	str	r2, [r3, #40]	; 0x28
 8005708:	e00c      	b.n	8005724 <FreqO_MapEncoderPositionToPrescaler+0x38>

	}
	else if (pEncValue < freq_last_encoder_value)
 800570a:	4b0b      	ldr	r3, [pc, #44]	; (8005738 <FreqO_MapEncoderPositionToPrescaler+0x4c>)
 800570c:	881b      	ldrh	r3, [r3, #0]
 800570e:	88fa      	ldrh	r2, [r7, #6]
 8005710:	429a      	cmp	r2, r3
 8005712:	d207      	bcs.n	8005724 <FreqO_MapEncoderPositionToPrescaler+0x38>
	{
		if(OUTPUT_TIMER->PSC > 0)
 8005714:	4b09      	ldr	r3, [pc, #36]	; (800573c <FreqO_MapEncoderPositionToPrescaler+0x50>)
 8005716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005718:	2b00      	cmp	r3, #0
 800571a:	d003      	beq.n	8005724 <FreqO_MapEncoderPositionToPrescaler+0x38>
			OUTPUT_TIMER->PSC--;
 800571c:	4b07      	ldr	r3, [pc, #28]	; (800573c <FreqO_MapEncoderPositionToPrescaler+0x50>)
 800571e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005720:	3a01      	subs	r2, #1
 8005722:	629a      	str	r2, [r3, #40]	; 0x28
//		tmpFreqIndex--;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	freq_last_encoder_value = pEncValue;
 8005724:	4a04      	ldr	r2, [pc, #16]	; (8005738 <FreqO_MapEncoderPositionToPrescaler+0x4c>)
 8005726:	88fb      	ldrh	r3, [r7, #6]
 8005728:	8013      	strh	r3, [r2, #0]

}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	20001e66 	.word	0x20001e66
 800573c:	40013400 	.word	0x40013400

08005740 <FreqO_ApplyProfile>:
 *	@retval None
 *
 */

void FreqO_ApplyProfile(eFreqSettings_t pPresetEnum)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
//	DacTimeReg_t* tmpDT = DT_GetRegisterByEnum(pPresetEnum);
	FreqProfile_t* tmpFreqProfile = FreqO_FindFPresetObject(pPresetEnum);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 f899 	bl	8005880 <FreqO_FindFPresetObject>
 800574e:	60f8      	str	r0, [r7, #12]
	if(tmpFreqProfile)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d024      	beq.n	80057a0 <FreqO_ApplyProfile+0x60>
	{

		OUTPUT_TIMER->PSC = tmpFreqProfile->psc;
 8005756:	4a16      	ldr	r2, [pc, #88]	; (80057b0 <FreqO_ApplyProfile+0x70>)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmpFreqProfile->arr;
 800575e:	4a14      	ldr	r2, [pc, #80]	; (80057b0 <FreqO_ApplyProfile+0x70>)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	62d3      	str	r3, [r2, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005766:	2001      	movs	r0, #1
 8005768:	f000 ffc2 	bl	80066f0 <SM_GetOutputChannel>
 800576c:	4603      	mov	r3, r0
 800576e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005772:	781b      	ldrb	r3, [r3, #0]
 8005774:	72fb      	strb	r3, [r7, #11]
		if(tmpOut == PWM_FUNC_MODE)
 8005776:	7afb      	ldrb	r3, [r7, #11]
 8005778:	2b06      	cmp	r3, #6
 800577a:	d10d      	bne.n	8005798 <FreqO_ApplyProfile+0x58>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			PWM_AUX_OUT_TIM->PSC = 256;
 800577c:	4b0d      	ldr	r3, [pc, #52]	; (80057b4 <FreqO_ApplyProfile+0x74>)
 800577e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005782:	629a      	str	r2, [r3, #40]	; 0x28
			PWM_AUX_OUT_TIM->ARR = tmpFreqProfile->arr/2;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	4a0a      	ldr	r2, [pc, #40]	; (80057b4 <FreqO_ApplyProfile+0x74>)
 800578a:	085b      	lsrs	r3, r3, #1
 800578c:	62d3      	str	r3, [r2, #44]	; 0x2c
			PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 800578e:	4b09      	ldr	r3, [pc, #36]	; (80057b4 <FreqO_ApplyProfile+0x74>)
 8005790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005792:	4a08      	ldr	r2, [pc, #32]	; (80057b4 <FreqO_ApplyProfile+0x74>)
 8005794:	085b      	lsrs	r3, r3, #1
 8005796:	6353      	str	r3, [r2, #52]	; 0x34
		}

		freq_profile = tmpFreqProfile;
 8005798:	4a07      	ldr	r2, [pc, #28]	; (80057b8 <FreqO_ApplyProfile+0x78>)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6013      	str	r3, [r2, #0]
	}
	else
	{
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
	}
}
 800579e:	e002      	b.n	80057a6 <FreqO_ApplyProfile+0x66>
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
 80057a0:	4806      	ldr	r0, [pc, #24]	; (80057bc <FreqO_ApplyProfile+0x7c>)
 80057a2:	f7fb ff29 	bl	80015f8 <DM_SetErrorDebugMsg>
}
 80057a6:	bf00      	nop
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	40013400 	.word	0x40013400
 80057b4:	40000400 	.word	0x40000400
 80057b8:	2000011c 	.word	0x2000011c
 80057bc:	08015c64 	.word	0x08015c64

080057c0 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b082      	sub	sp, #8
 80057c4:	af00      	add	r7, sp, #0
	FreqO_MapEncoderPositionFine(SM_GetEncoderValue(ENCODER_NORMAL));
 80057c6:	2000      	movs	r0, #0
 80057c8:	f001 fa0e 	bl	8006be8 <SM_GetEncoderValue>
 80057cc:	4603      	mov	r3, r0
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7ff ff66 	bl	80056a0 <FreqO_MapEncoderPositionFine>


	eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 80057d4:	2001      	movs	r0, #1
 80057d6:	f000 ff8b 	bl	80066f0 <SM_GetOutputChannel>
 80057da:	4603      	mov	r3, r0
 80057dc:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	71fb      	strb	r3, [r7, #7]
	if(tmpOut == PWM_FUNC_MODE)
 80057e4:	79fb      	ldrb	r3, [r7, #7]
 80057e6:	2b06      	cmp	r3, #6
 80057e8:	d110      	bne.n	800580c <FreqO_AdjustFreq+0x4c>
	{
		// duty cycle of PWM require slower settings to get the
		// same frequency as normal output functions
		PWM_AUX_OUT_TIM->PSC = 256;
 80057ea:	4b0a      	ldr	r3, [pc, #40]	; (8005814 <FreqO_AdjustFreq+0x54>)
 80057ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057f0:	629a      	str	r2, [r3, #40]	; 0x28
		PWM_AUX_OUT_TIM->ARR = SM_GetEncoderValue(ENCODER_NORMAL)/2;
 80057f2:	2000      	movs	r0, #0
 80057f4:	f001 f9f8 	bl	8006be8 <SM_GetEncoderValue>
 80057f8:	4603      	mov	r3, r0
 80057fa:	085b      	lsrs	r3, r3, #1
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	4b05      	ldr	r3, [pc, #20]	; (8005814 <FreqO_AdjustFreq+0x54>)
 8005800:	62da      	str	r2, [r3, #44]	; 0x2c
		PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 8005802:	4b04      	ldr	r3, [pc, #16]	; (8005814 <FreqO_AdjustFreq+0x54>)
 8005804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005806:	4a03      	ldr	r2, [pc, #12]	; (8005814 <FreqO_AdjustFreq+0x54>)
 8005808:	085b      	lsrs	r3, r3, #1
 800580a:	6353      	str	r3, [r2, #52]	; 0x34

	}
}
 800580c:	bf00      	nop
 800580e:	3708      	adds	r7, #8
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}
 8005814:	40000400 	.word	0x40000400

08005818 <FreqO_AdjustPrescaler>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustPrescaler()
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
	FreqO_MapEncoderPositionToPrescaler(SM_GetEncoderValue(ENCODER_NORMAL));
 800581e:	2000      	movs	r0, #0
 8005820:	f001 f9e2 	bl	8006be8 <SM_GetEncoderValue>
 8005824:	4603      	mov	r3, r0
 8005826:	4618      	mov	r0, r3
 8005828:	f7ff ff60 	bl	80056ec <FreqO_MapEncoderPositionToPrescaler>

	// not sure about this code?!?!
	eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 800582c:	2001      	movs	r0, #1
 800582e:	f000 ff5f 	bl	80066f0 <SM_GetOutputChannel>
 8005832:	4603      	mov	r3, r0
 8005834:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	71fb      	strb	r3, [r7, #7]
	if(tmpOut == PWM_FUNC_MODE)
 800583c:	79fb      	ldrb	r3, [r7, #7]
 800583e:	2b06      	cmp	r3, #6
 8005840:	d10c      	bne.n	800585c <FreqO_AdjustPrescaler+0x44>
	{
		// duty cycle of PWM require slower settings to get the
		// same frequency as normal output functions
		//PWM_AUX_OUT_TIM->PSC = 256;
		PWM_AUX_OUT_TIM->ARR = SM_GetEncoderValue(ENCODER_NORMAL)/2;
 8005842:	2000      	movs	r0, #0
 8005844:	f001 f9d0 	bl	8006be8 <SM_GetEncoderValue>
 8005848:	4603      	mov	r3, r0
 800584a:	085b      	lsrs	r3, r3, #1
 800584c:	b29a      	uxth	r2, r3
 800584e:	4b05      	ldr	r3, [pc, #20]	; (8005864 <FreqO_AdjustPrescaler+0x4c>)
 8005850:	62da      	str	r2, [r3, #44]	; 0x2c
		PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 8005852:	4b04      	ldr	r3, [pc, #16]	; (8005864 <FreqO_AdjustPrescaler+0x4c>)
 8005854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005856:	4a03      	ldr	r2, [pc, #12]	; (8005864 <FreqO_AdjustPrescaler+0x4c>)
 8005858:	085b      	lsrs	r3, r3, #1
 800585a:	6353      	str	r3, [r2, #52]	; 0x34

	}
}
 800585c:	bf00      	nop
 800585e:	3708      	adds	r7, #8
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}
 8005864:	40000400 	.word	0x40000400

08005868 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8005868:	b480      	push	{r7}
 800586a:	af00      	add	r7, sp, #0
	return freq_profile;
 800586c:	4b03      	ldr	r3, [pc, #12]	; (800587c <FreqO_GetFPresetObject+0x14>)
 800586e:	681b      	ldr	r3, [r3, #0]
}
 8005870:	4618      	mov	r0, r3
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	2000011c 	.word	0x2000011c

08005880 <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005888:	2300      	movs	r3, #0
 800588a:	60fb      	str	r3, [r7, #12]
 800588c:	e016      	b.n	80058bc <FreqO_FindFPresetObject+0x3c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 800588e:	4911      	ldr	r1, [pc, #68]	; (80058d4 <FreqO_FindFPresetObject+0x54>)
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	4613      	mov	r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	4413      	add	r3, r2
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	440b      	add	r3, r1
 800589c:	3304      	adds	r3, #4
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d107      	bne.n	80058b6 <FreqO_FindFPresetObject+0x36>
		{
			return &theFreqProfiles[i];
 80058a6:	68fa      	ldr	r2, [r7, #12]
 80058a8:	4613      	mov	r3, r2
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	4a08      	ldr	r2, [pc, #32]	; (80058d4 <FreqO_FindFPresetObject+0x54>)
 80058b2:	4413      	add	r3, r2
 80058b4:	e009      	b.n	80058ca <FreqO_FindFPresetObject+0x4a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	3301      	adds	r3, #1
 80058ba:	60fb      	str	r3, [r7, #12]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2b0d      	cmp	r3, #13
 80058c0:	dde5      	ble.n	800588e <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 80058c2:	4805      	ldr	r0, [pc, #20]	; (80058d8 <FreqO_FindFPresetObject+0x58>)
 80058c4:	f7fb fe98 	bl	80015f8 <DM_SetErrorDebugMsg>
	return 0;
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3710      	adds	r7, #16
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	bf00      	nop
 80058d4:	20000004 	.word	0x20000004
 80058d8:	08015c8c 	.word	0x08015c8c

080058dc <FreqO_GetProfileByIndex>:
 *	@param pIndex
 *	@retval pointer to FreqProfile_t object
 *
 */
FreqProfile_t* FreqO_GetProfileByIndex(uint32_t pIndex)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
	return &theFreqProfiles[pIndex];
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	4613      	mov	r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	4413      	add	r3, r2
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	4a04      	ldr	r2, [pc, #16]	; (8005900 <FreqO_GetProfileByIndex+0x24>)
 80058f0:	4413      	add	r3, r2
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	370c      	adds	r7, #12
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	20000004 	.word	0x20000004

08005904 <FreqO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ResetLastEncoderValue()
{
 8005904:	b480      	push	{r7}
 8005906:	af00      	add	r7, sp, #0
	freq_last_encoder_value = 0;
 8005908:	4b03      	ldr	r3, [pc, #12]	; (8005918 <FreqO_ResetLastEncoderValue+0x14>)
 800590a:	2200      	movs	r2, #0
 800590c:	801a      	strh	r2, [r3, #0]
}
 800590e:	bf00      	nop
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	20001e66 	.word	0x20001e66

0800591c <FS_SetSweepModeDown>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeDown()
{
 800591c:	b480      	push	{r7}
 800591e:	af00      	add	r7, sp, #0
	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8005920:	4b10      	ldr	r3, [pc, #64]	; (8005964 <FS_SetSweepModeDown+0x48>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a0f      	ldr	r2, [pc, #60]	; (8005964 <FS_SetSweepModeDown+0x48>)
 8005926:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800592a:	6013      	str	r3, [r2, #0]

	// 0: Counter used as upcounter
	SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 800592c:	4b0d      	ldr	r3, [pc, #52]	; (8005964 <FS_SetSweepModeDown+0x48>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a0c      	ldr	r2, [pc, #48]	; (8005964 <FS_SetSweepModeDown+0x48>)
 8005932:	f043 0310 	orr.w	r3, r3, #16
 8005936:	6013      	str	r3, [r2, #0]

	sweep_lower_bounds_shortest_output_arr  = OUTPUT_TIMER->ARR;
 8005938:	4b0b      	ldr	r3, [pc, #44]	; (8005968 <FS_SetSweepModeDown+0x4c>)
 800593a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800593c:	ee07 3a90 	vmov	s15, r3
 8005940:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005944:	4b09      	ldr	r3, [pc, #36]	; (800596c <FS_SetSweepModeDown+0x50>)
 8005946:	edc3 7a00 	vstr	s15, [r3]
	sweep_upper_bounds_longest_output_arr  = MAX_OUTPUT_ARR;
 800594a:	4b09      	ldr	r3, [pc, #36]	; (8005970 <FS_SetSweepModeDown+0x54>)
 800594c:	4a09      	ldr	r2, [pc, #36]	; (8005974 <FS_SetSweepModeDown+0x58>)
 800594e:	601a      	str	r2, [r3, #0]
	ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8005950:	4b09      	ldr	r3, [pc, #36]	; (8005978 <FS_SetSweepModeDown+0x5c>)
 8005952:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005956:	625a      	str	r2, [r3, #36]	; 0x24

}
 8005958:	bf00      	nop
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	40000c00 	.word	0x40000c00
 8005968:	40013400 	.word	0x40013400
 800596c:	20000120 	.word	0x20000120
 8005970:	20000124 	.word	0x20000124
 8005974:	477fff00 	.word	0x477fff00
 8005978:	40012c00 	.word	0x40012c00

0800597c <FS_SetSweepModeUp>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeUp()
{
 800597c:	b480      	push	{r7}
 800597e:	af00      	add	r7, sp, #0

	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8005980:	4b0e      	ldr	r3, [pc, #56]	; (80059bc <FS_SetSweepModeUp+0x40>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a0d      	ldr	r2, [pc, #52]	; (80059bc <FS_SetSweepModeUp+0x40>)
 8005986:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800598a:	6013      	str	r3, [r2, #0]

	// 1: Counter used as downcounter
	SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 800598c:	4b0b      	ldr	r3, [pc, #44]	; (80059bc <FS_SetSweepModeUp+0x40>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a0a      	ldr	r2, [pc, #40]	; (80059bc <FS_SetSweepModeUp+0x40>)
 8005992:	f023 0310 	bic.w	r3, r3, #16
 8005996:	6013      	str	r3, [r2, #0]

	sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8005998:	4b09      	ldr	r3, [pc, #36]	; (80059c0 <FS_SetSweepModeUp+0x44>)
 800599a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800599c:	ee07 3a90 	vmov	s15, r3
 80059a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059a4:	4b07      	ldr	r3, [pc, #28]	; (80059c4 <FS_SetSweepModeUp+0x48>)
 80059a6:	edc3 7a00 	vstr	s15, [r3]
	sweep_lower_bounds_shortest_output_arr  = MIN_OUTPUT_ARR;
 80059aa:	4b07      	ldr	r3, [pc, #28]	; (80059c8 <FS_SetSweepModeUp+0x4c>)
 80059ac:	4a07      	ldr	r2, [pc, #28]	; (80059cc <FS_SetSweepModeUp+0x50>)
 80059ae:	601a      	str	r2, [r3, #0]


}
 80059b0:	bf00      	nop
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	40000c00 	.word	0x40000c00
 80059c0:	40013400 	.word	0x40013400
 80059c4:	20000124 	.word	0x20000124
 80059c8:	20000120 	.word	0x20000120
 80059cc:	41500000 	.word	0x41500000

080059d0 <FS_SetEncoderControlMode>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetEncoderControlMode(eEncoderSweepFunctions pFunction)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	4603      	mov	r3, r0
 80059d8:	71fb      	strb	r3, [r7, #7]
	if(pFunction)
 80059da:	79fb      	ldrb	r3, [r7, #7]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d038      	beq.n	8005a52 <FS_SetEncoderControlMode+0x82>
	{
		//	ENCODER_SWEEP_LIMIT_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 80059e0:	4a24      	ldr	r2, [pc, #144]	; (8005a74 <FS_SetEncoderControlMode+0xa4>)
 80059e2:	79fb      	ldrb	r3, [r7, #7]
 80059e4:	7013      	strb	r3, [r2, #0]
		ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 80059e6:	4b24      	ldr	r3, [pc, #144]	; (8005a78 <FS_SetEncoderControlMode+0xa8>)
 80059e8:	220d      	movs	r2, #13
 80059ea:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_OUTPUT_ARR;
 80059ec:	4b22      	ldr	r3, [pc, #136]	; (8005a78 <FS_SetEncoderControlMode+0xa8>)
 80059ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059f2:	62da      	str	r2, [r3, #44]	; 0x2c

		switch(active_sweep_mode)
 80059f4:	4b21      	ldr	r3, [pc, #132]	; (8005a7c <FS_SetEncoderControlMode+0xac>)
 80059f6:	781b      	ldrb	r3, [r3, #0]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d002      	beq.n	8005a02 <FS_SetEncoderControlMode+0x32>
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d014      	beq.n	8005a2a <FS_SetEncoderControlMode+0x5a>
					// if encoder position is below the lower bounds set it above it
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
				break;
			default:
				break;
 8005a00:	e031      	b.n	8005a66 <FS_SetEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8005a02:	4b1d      	ldr	r3, [pc, #116]	; (8005a78 <FS_SetEncoderControlMode+0xa8>)
 8005a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a06:	ee07 3a90 	vmov	s15, r3
 8005a0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005a0e:	4b1c      	ldr	r3, [pc, #112]	; (8005a80 <FS_SetEncoderControlMode+0xb0>)
 8005a10:	edd3 7a00 	vldr	s15, [r3]
 8005a14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a1c:	dc00      	bgt.n	8005a20 <FS_SetEncoderControlMode+0x50>
				break;
 8005a1e:	e022      	b.n	8005a66 <FS_SetEncoderControlMode+0x96>
						 ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8005a20:	4b18      	ldr	r3, [pc, #96]	; (8005a84 <FS_SetEncoderControlMode+0xb4>)
 8005a22:	4a15      	ldr	r2, [pc, #84]	; (8005a78 <FS_SetEncoderControlMode+0xa8>)
 8005a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a26:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8005a28:	e01d      	b.n	8005a66 <FS_SetEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 8005a2a:	4b13      	ldr	r3, [pc, #76]	; (8005a78 <FS_SetEncoderControlMode+0xa8>)
 8005a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2e:	ee07 3a90 	vmov	s15, r3
 8005a32:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005a36:	4b14      	ldr	r3, [pc, #80]	; (8005a88 <FS_SetEncoderControlMode+0xb8>)
 8005a38:	edd3 7a00 	vldr	s15, [r3]
 8005a3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a44:	d400      	bmi.n	8005a48 <FS_SetEncoderControlMode+0x78>
				break;
 8005a46:	e00e      	b.n	8005a66 <FS_SetEncoderControlMode+0x96>
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8005a48:	4b0e      	ldr	r3, [pc, #56]	; (8005a84 <FS_SetEncoderControlMode+0xb4>)
 8005a4a:	4a0b      	ldr	r2, [pc, #44]	; (8005a78 <FS_SetEncoderControlMode+0xa8>)
 8005a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a4e:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8005a50:	e009      	b.n	8005a66 <FS_SetEncoderControlMode+0x96>
		// switch(active_sweep_mode)
	}
	else
	{
		// ENCODER_SWEEP_SPEED_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8005a52:	4a08      	ldr	r2, [pc, #32]	; (8005a74 <FS_SetEncoderControlMode+0xa4>)
 8005a54:	79fb      	ldrb	r3, [r7, #7]
 8005a56:	7013      	strb	r3, [r2, #0]
		// encoder start value
		ENCODER_TIMER->CNT = 1;
 8005a58:	4b07      	ldr	r3, [pc, #28]	; (8005a78 <FS_SetEncoderControlMode+0xa8>)
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	625a      	str	r2, [r3, #36]	; 0x24
		// encoder limit for default (set speed)
		ENCODER_TIMER->ARR = 1600;
 8005a5e:	4b06      	ldr	r3, [pc, #24]	; (8005a78 <FS_SetEncoderControlMode+0xa8>)
 8005a60:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8005a64:	62da      	str	r2, [r3, #44]	; 0x2c
	}

}
 8005a66:	bf00      	nop
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	20001e55 	.word	0x20001e55
 8005a78:	40012c00 	.word	0x40012c00
 8005a7c:	20001e54 	.word	0x20001e54
 8005a80:	20000124 	.word	0x20000124
 8005a84:	40013400 	.word	0x40013400
 8005a88:	20000120 	.word	0x20000120
 8005a8c:	00000000 	.word	0x00000000

08005a90 <FS_SetSweepTimerAutoReloadForEncoderControl>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepTimerAutoReloadForEncoderControl(eEncoderSweepFunctions pFunction)
{
 8005a90:	b590      	push	{r4, r7, lr}
 8005a92:	b085      	sub	sp, #20
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	71fb      	strb	r3, [r7, #7]
	uint32_t next_sweep_tim_arr;

	if(pFunction)
 8005a9a:	79fb      	ldrb	r3, [r7, #7]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d122      	bne.n	8005ae6 <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>

	}
	else
	{
		// get logarithmic curve to speed up turns at low end
		next_sweep_tim_arr = MIN_SWEEP_ARR + (pow(ENCODER_TIMER->CNT, 3));
 8005aa0:	4b17      	ldr	r3, [pc, #92]	; (8005b00 <FS_SetSweepTimerAutoReloadForEncoderControl+0x70>)
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7fa fd55 	bl	8000554 <__aeabi_ui2d>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	460c      	mov	r4, r1
 8005aae:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8005af0 <FS_SetSweepTimerAutoReloadForEncoderControl+0x60>
 8005ab2:	ec44 3b10 	vmov	d0, r3, r4
 8005ab6:	f00e fb2f 	bl	8014118 <pow>
 8005aba:	ec51 0b10 	vmov	r0, r1, d0
 8005abe:	a30e      	add	r3, pc, #56	; (adr r3, 8005af8 <FS_SetSweepTimerAutoReloadForEncoderControl+0x68>)
 8005ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac4:	f7fa fc0a 	bl	80002dc <__adddf3>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	460c      	mov	r4, r1
 8005acc:	4618      	mov	r0, r3
 8005ace:	4621      	mov	r1, r4
 8005ad0:	f7fb f892 	bl	8000bf8 <__aeabi_d2uiz>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	60fb      	str	r3, [r7, #12]

		if(next_sweep_tim_arr < 0xFFFFFFFF)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ade:	d002      	beq.n	8005ae6 <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>
		{
			SWEEP_TIMER->ARR = next_sweep_tim_arr;
 8005ae0:	4a08      	ldr	r2, [pc, #32]	; (8005b04 <FS_SetSweepTimerAutoReloadForEncoderControl+0x74>)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	62d3      	str	r3, [r2, #44]	; 0x2c

		}
	}
}
 8005ae6:	bf00      	nop
 8005ae8:	3714      	adds	r7, #20
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd90      	pop	{r4, r7, pc}
 8005aee:	bf00      	nop
 8005af0:	00000000 	.word	0x00000000
 8005af4:	40080000 	.word	0x40080000
 8005af8:	00000000 	.word	0x00000000
 8005afc:	40d06800 	.word	0x40d06800
 8005b00:	40012c00 	.word	0x40012c00
 8005b04:	40000c00 	.word	0x40000c00

08005b08 <FS_GetCalculatedSweepFrequencyInHertz>:
 *	@param None
 *	@retval None
 *
 */
float FS_GetCalculatedSweepFrequencyInHertz()
{
 8005b08:	b480      	push	{r7}
 8005b0a:	af00      	add	r7, sp, #0
	if(SWEEP_TIMER->PSC == 0)
 8005b0c:	4b13      	ldr	r3, [pc, #76]	; (8005b5c <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d10a      	bne.n	8005b2a <FS_GetCalculatedSweepFrequencyInHertz+0x22>
	{
		return (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 8005b14:	4b11      	ldr	r3, [pc, #68]	; (8005b5c <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b18:	ee07 3a90 	vmov	s15, r3
 8005b1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005b20:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8005b60 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 8005b24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b28:	e011      	b.n	8005b4e <FS_GetCalculatedSweepFrequencyInHertz+0x46>
	}
	else
	{
		return (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 8005b2a:	4b0c      	ldr	r3, [pc, #48]	; (8005b5c <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2e:	ee07 3a90 	vmov	s15, r3
 8005b32:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005b36:	4b09      	ldr	r3, [pc, #36]	; (8005b5c <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3a:	ee07 3a90 	vmov	s15, r3
 8005b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b46:	eddf 6a06 	vldr	s13, [pc, #24]	; 8005b60 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 8005b4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}

}
 8005b4e:	eeb0 0a67 	vmov.f32	s0, s15
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	40000c00 	.word	0x40000c00
 8005b60:	4d2037a0 	.word	0x4d2037a0

08005b64 <FuncO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ResetLastEncoderValue()
{
 8005b64:	b480      	push	{r7}
 8005b66:	af00      	add	r7, sp, #0
	func_last_encoder_value = 0;
 8005b68:	4b03      	ldr	r3, [pc, #12]	; (8005b78 <FuncO_ResetLastEncoderValue+0x14>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	801a      	strh	r2, [r3, #0]
}
 8005b6e:	bf00      	nop
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	20001e92 	.word	0x20001e92

08005b7c <FuncO_MapEncoderPositionToSignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	4603      	mov	r3, r0
 8005b84:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 8005b86:	2000      	movs	r0, #0
 8005b88:	f000 fdb2 	bl	80066f0 <SM_GetOutputChannel>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 8005b96:	4b15      	ldr	r3, [pc, #84]	; (8005bec <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005b98:	881b      	ldrh	r3, [r3, #0]
 8005b9a:	88fa      	ldrh	r2, [r7, #6]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d90c      	bls.n	8005bba <FuncO_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpFunc++;
 8005ba0:	7bfb      	ldrb	r3, [r7, #15]
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-2) tmpFunc = IMPULSE_FUNC_MODE;
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	2b05      	cmp	r3, #5
 8005baa:	d901      	bls.n	8005bb0 <FuncO_MapEncoderPositionToSignalOutput+0x34>
 8005bac:	2305      	movs	r3, #5
 8005bae:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 8005bb0:	7bfb      	ldrb	r3, [r7, #15]
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f000 f856 	bl	8005c64 <FuncO_ApplyProfileToSignal>
 8005bb8:	e010      	b.n	8005bdc <FuncO_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 8005bba:	4b0c      	ldr	r3, [pc, #48]	; (8005bec <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005bbc:	881b      	ldrh	r3, [r3, #0]
 8005bbe:	88fa      	ldrh	r2, [r7, #6]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d20b      	bcs.n	8005bdc <FuncO_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpFunc--;
 8005bc4:	7bfb      	ldrb	r3, [r7, #15]
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 8005bca:	7bfb      	ldrb	r3, [r7, #15]
 8005bcc:	2b06      	cmp	r3, #6
 8005bce:	d901      	bls.n	8005bd4 <FuncO_MapEncoderPositionToSignalOutput+0x58>
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 8005bd4:	7bfb      	ldrb	r3, [r7, #15]
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f000 f844 	bl	8005c64 <FuncO_ApplyProfileToSignal>
	}
	func_last_encoder_value = pEncoderValue;
 8005bdc:	4a03      	ldr	r2, [pc, #12]	; (8005bec <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005bde:	88fb      	ldrh	r3, [r7, #6]
 8005be0:	8013      	strh	r3, [r2, #0]
}
 8005be2:	bf00      	nop
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	20001e92 	.word	0x20001e92

08005bf0 <FuncO_MapEncoderPositionToAuxOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005bfa:	2001      	movs	r0, #1
 8005bfc:	f000 fd78 	bl	80066f0 <SM_GetOutputChannel>
 8005c00:	4603      	mov	r3, r0
 8005c02:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 8005c0a:	4b15      	ldr	r3, [pc, #84]	; (8005c60 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 8005c0c:	881b      	ldrh	r3, [r3, #0]
 8005c0e:	88fa      	ldrh	r2, [r7, #6]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d90c      	bls.n	8005c2e <FuncO_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpFunc++;
 8005c14:	7bfb      	ldrb	r3, [r7, #15]
 8005c16:	3301      	adds	r3, #1
 8005c18:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 8005c1a:	7bfb      	ldrb	r3, [r7, #15]
 8005c1c:	2b06      	cmp	r3, #6
 8005c1e:	d901      	bls.n	8005c24 <FuncO_MapEncoderPositionToAuxOutput+0x34>
 8005c20:	2306      	movs	r3, #6
 8005c22:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 8005c24:	7bfb      	ldrb	r3, [r7, #15]
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 f880 	bl	8005d2c <FuncO_ApplyProfileToAux>
 8005c2c:	e010      	b.n	8005c50 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 8005c2e:	4b0c      	ldr	r3, [pc, #48]	; (8005c60 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 8005c30:	881b      	ldrh	r3, [r3, #0]
 8005c32:	88fa      	ldrh	r2, [r7, #6]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d20b      	bcs.n	8005c50 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpFunc--;
 8005c38:	7bfb      	ldrb	r3, [r7, #15]
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 8005c3e:	7bfb      	ldrb	r3, [r7, #15]
 8005c40:	2b06      	cmp	r3, #6
 8005c42:	d901      	bls.n	8005c48 <FuncO_MapEncoderPositionToAuxOutput+0x58>
 8005c44:	2300      	movs	r3, #0
 8005c46:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 8005c48:	7bfb      	ldrb	r3, [r7, #15]
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f000 f86e 	bl	8005d2c <FuncO_ApplyProfileToAux>
//		if(tmpFunc == SINE_FUNC_MODE)
//			ENCODER_TIMER->CNT = 20;
	}
	func_last_encoder_value = pEncoderValue;
 8005c50:	4a03      	ldr	r2, [pc, #12]	; (8005c60 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 8005c52:	88fb      	ldrh	r3, [r7, #6]
 8005c54:	8013      	strh	r3, [r2, #0]
}
 8005c56:	bf00      	nop
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	20001e92 	.word	0x20001e92

08005c64 <FuncO_ApplyProfileToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToSignal(eOutput_mode pPresetEnum)
{
 8005c64:	b590      	push	{r4, r7, lr}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af02      	add	r7, sp, #8
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	71fb      	strb	r3, [r7, #7]

		// set the next function output
		SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8005c6e:	79fc      	ldrb	r4, [r7, #7]
 8005c70:	2000      	movs	r0, #0
 8005c72:	f000 fd3d 	bl	80066f0 <SM_GetOutputChannel>
 8005c76:	4601      	mov	r1, r0
 8005c78:	00e3      	lsls	r3, r4, #3
 8005c7a:	4a27      	ldr	r2, [pc, #156]	; (8005d18 <FuncO_ApplyProfileToSignal+0xb4>)
 8005c7c:	4413      	add	r3, r2
 8005c7e:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


		// copy the lookup table for the next output function in to SignalChannel object
		printf("SM_GetOutputChannel\n");
 8005c82:	4826      	ldr	r0, [pc, #152]	; (8005d1c <FuncO_ApplyProfileToSignal+0xb8>)
 8005c84:	f00c f930 	bl	8011ee8 <puts>
		SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005c88:	79fc      	ldrb	r4, [r7, #7]
 8005c8a:	2000      	movs	r0, #0
 8005c8c:	f000 fd30 	bl	80066f0 <SM_GetOutputChannel>
 8005c90:	4601      	mov	r1, r0
 8005c92:	4a21      	ldr	r2, [pc, #132]	; (8005d18 <FuncO_ApplyProfileToSignal+0xb4>)
 8005c94:	00e3      	lsls	r3, r4, #3
 8005c96:	4413      	add	r3, r2
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	604b      	str	r3, [r1, #4]

		// set preset for PGA gain and dsp amplitude adjustment
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	f000 fd27 	bl	80066f0 <SM_GetOutputChannel>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005ca8:	781b      	ldrb	r3, [r3, #0]
 8005caa:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(eTmpVppPreset);
 8005cac:	7bfb      	ldrb	r3, [r7, #15]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f001 f854 	bl	8006d5c <VPP_ApplyProfileToSignal>

		// pause timer to reAux both outputs
		OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 8005cb4:	4b1a      	ldr	r3, [pc, #104]	; (8005d20 <FuncO_ApplyProfileToSignal+0xbc>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a19      	ldr	r2, [pc, #100]	; (8005d20 <FuncO_ApplyProfileToSignal+0xbc>)
 8005cba:	f023 0301 	bic.w	r3, r3, #1
 8005cbe:	6013      	str	r3, [r2, #0]
		//HAL_TIM_Base_Stop(&htim8);

		// restart the DAC with the new data
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	4818      	ldr	r0, [pc, #96]	; (8005d24 <FuncO_ApplyProfileToSignal+0xc0>)
 8005cc4:	f005 fb3e 	bl	800b344 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005cc8:	2000      	movs	r0, #0
 8005cca:	f000 fd11 	bl	80066f0 <SM_GetOutputChannel>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	f103 0208 	add.w	r2, r3, #8
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	2378      	movs	r3, #120	; 0x78
 8005cda:	2100      	movs	r1, #0
 8005cdc:	4811      	ldr	r0, [pc, #68]	; (8005d24 <FuncO_ApplyProfileToSignal+0xc0>)
 8005cde:	f005 fa6f 	bl	800b1c0 <HAL_DAC_Start_DMA>

		// restart the the other DAC
		HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005ce2:	2100      	movs	r1, #0
 8005ce4:	4810      	ldr	r0, [pc, #64]	; (8005d28 <FuncO_ApplyProfileToSignal+0xc4>)
 8005ce6:	f005 fb2d 	bl	800b344 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005cea:	2001      	movs	r0, #1
 8005cec:	f000 fd00 	bl	80066f0 <SM_GetOutputChannel>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	f103 0208 	add.w	r2, r3, #8
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	2378      	movs	r3, #120	; 0x78
 8005cfc:	2100      	movs	r1, #0
 8005cfe:	480a      	ldr	r0, [pc, #40]	; (8005d28 <FuncO_ApplyProfileToSignal+0xc4>)
 8005d00:	f005 fa5e 	bl	800b1c0 <HAL_DAC_Start_DMA>

		// resume timer to reAux both outputs
		//HAL_TIM_Base_Start(&htim8);
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8005d04:	4b06      	ldr	r3, [pc, #24]	; (8005d20 <FuncO_ApplyProfileToSignal+0xbc>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a05      	ldr	r2, [pc, #20]	; (8005d20 <FuncO_ApplyProfileToSignal+0xbc>)
 8005d0a:	f043 0301 	orr.w	r3, r3, #1
 8005d0e:	6013      	str	r3, [r2, #0]



}
 8005d10:	bf00      	nop
 8005d12:	3714      	adds	r7, #20
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd90      	pop	{r4, r7, pc}
 8005d18:	20000128 	.word	0x20000128
 8005d1c:	08015cbc 	.word	0x08015cbc
 8005d20:	40013400 	.word	0x40013400
 8005d24:	20002a20 	.word	0x20002a20
 8005d28:	20002a0c 	.word	0x20002a0c

08005d2c <FuncO_ApplyProfileToAux>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToAux(eOutput_mode pPresetEnum)
{
 8005d2c:	b590      	push	{r4, r7, lr}
 8005d2e:	b087      	sub	sp, #28
 8005d30:	af02      	add	r7, sp, #8
 8005d32:	4603      	mov	r3, r0
 8005d34:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef res;

	// set the next output function
	SM_GetOutputChannel(AUX_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8005d36:	79fc      	ldrb	r4, [r7, #7]
 8005d38:	2001      	movs	r0, #1
 8005d3a:	f000 fcd9 	bl	80066f0 <SM_GetOutputChannel>
 8005d3e:	4601      	mov	r1, r0
 8005d40:	00e3      	lsls	r3, r4, #3
 8005d42:	4a96      	ldr	r2, [pc, #600]	; (8005f9c <FuncO_ApplyProfileToAux+0x270>)
 8005d44:	4413      	add	r3, r2
 8005d46:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


	if(pPresetEnum == PWM_FUNC_MODE)
 8005d4a:	79fb      	ldrb	r3, [r7, #7]
 8005d4c:	2b06      	cmp	r3, #6
 8005d4e:	d10a      	bne.n	8005d66 <FuncO_ApplyProfileToAux+0x3a>
	{
		printf("FuncO_ApplyProfileToAux PWM_FUNC_MODE\n");
 8005d50:	4893      	ldr	r0, [pc, #588]	; (8005fa0 <FuncO_ApplyProfileToAux+0x274>)
 8005d52:	f00c f8c9 	bl	8011ee8 <puts>
		// switch output signal from DAC to PWM

		SM_DisableDacToAux();
 8005d56:	f000 ff33 	bl	8006bc0 <SM_DisableDacToAux>
		SM_EnablePwmToAux();
 8005d5a:	f000 fcdf 	bl	800671c <SM_EnablePwmToAux>

		last_output_mode_was_pwm = 1;
 8005d5e:	4b91      	ldr	r3, [pc, #580]	; (8005fa4 <FuncO_ApplyProfileToAux+0x278>)
 8005d60:	2201      	movs	r2, #1
 8005d62:	701a      	strb	r2, [r3, #0]
		res = HAL_TIM_Base_Start(&htim8);
		printf("Result:%u\n",res);
		//OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
	}

}
 8005d64:	e115      	b.n	8005f92 <FuncO_ApplyProfileToAux+0x266>
	else if(last_output_mode_was_pwm)
 8005d66:	4b8f      	ldr	r3, [pc, #572]	; (8005fa4 <FuncO_ApplyProfileToAux+0x278>)
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f000 808e 	beq.w	8005e8c <FuncO_ApplyProfileToAux+0x160>
		printf("FuncO_ApplyProfileToAux NOT PWM_FUNC_MODE\n");
 8005d70:	488d      	ldr	r0, [pc, #564]	; (8005fa8 <FuncO_ApplyProfileToAux+0x27c>)
 8005d72:	f00c f8b9 	bl	8011ee8 <puts>
		SM_DisablePwmToAux();
 8005d76:	f000 fe0d 	bl	8006994 <SM_DisablePwmToAux>
		SM_EnableDacToAux();
 8005d7a:	f000 fe47 	bl	8006a0c <SM_EnableDacToAux>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005d7e:	488b      	ldr	r0, [pc, #556]	; (8005fac <FuncO_ApplyProfileToAux+0x280>)
 8005d80:	f00c f8b2 	bl	8011ee8 <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005d84:	79fc      	ldrb	r4, [r7, #7]
 8005d86:	2001      	movs	r0, #1
 8005d88:	f000 fcb2 	bl	80066f0 <SM_GetOutputChannel>
 8005d8c:	4601      	mov	r1, r0
 8005d8e:	4a83      	ldr	r2, [pc, #524]	; (8005f9c <FuncO_ApplyProfileToAux+0x270>)
 8005d90:	00e3      	lsls	r3, r4, #3
 8005d92:	4413      	add	r3, r2
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005d98:	4884      	ldr	r0, [pc, #528]	; (8005fac <FuncO_ApplyProfileToAux+0x280>)
 8005d9a:	f00c f8a5 	bl	8011ee8 <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8005d9e:	2001      	movs	r0, #1
 8005da0:	f000 fca6 	bl	80066f0 <SM_GetOutputChannel>
 8005da4:	4603      	mov	r3, r0
 8005da6:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005daa:	781b      	ldrb	r3, [r3, #0]
 8005dac:	737b      	strb	r3, [r7, #13]
		printf("VPP_ApplyProfileToAux");
 8005dae:	4880      	ldr	r0, [pc, #512]	; (8005fb0 <FuncO_ApplyProfileToAux+0x284>)
 8005db0:	f00c f826 	bl	8011e00 <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 8005db4:	7b7b      	ldrb	r3, [r7, #13]
 8005db6:	4618      	mov	r0, r3
 8005db8:	f000 fffe 	bl	8006db8 <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim2)\n");
 8005dbc:	487d      	ldr	r0, [pc, #500]	; (8005fb4 <FuncO_ApplyProfileToAux+0x288>)
 8005dbe:	f00c f893 	bl	8011ee8 <puts>
		res = HAL_TIM_Base_Stop(&htim8);
 8005dc2:	487d      	ldr	r0, [pc, #500]	; (8005fb8 <FuncO_ApplyProfileToAux+0x28c>)
 8005dc4:	f007 fc64 	bl	800d690 <HAL_TIM_Base_Stop>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005dcc:	7bbb      	ldrb	r3, [r7, #14]
 8005dce:	4619      	mov	r1, r3
 8005dd0:	487a      	ldr	r0, [pc, #488]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005dd2:	f00c f815 	bl	8011e00 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005dd6:	487a      	ldr	r0, [pc, #488]	; (8005fc0 <FuncO_ApplyProfileToAux+0x294>)
 8005dd8:	f00c f886 	bl	8011ee8 <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005ddc:	2100      	movs	r1, #0
 8005dde:	4879      	ldr	r0, [pc, #484]	; (8005fc4 <FuncO_ApplyProfileToAux+0x298>)
 8005de0:	f005 fab0 	bl	800b344 <HAL_DAC_Stop_DMA>
 8005de4:	4603      	mov	r3, r0
 8005de6:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005de8:	7bbb      	ldrb	r3, [r7, #14]
 8005dea:	4619      	mov	r1, r3
 8005dec:	4873      	ldr	r0, [pc, #460]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005dee:	f00c f807 	bl	8011e00 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005df2:	4875      	ldr	r0, [pc, #468]	; (8005fc8 <FuncO_ApplyProfileToAux+0x29c>)
 8005df4:	f00c f878 	bl	8011ee8 <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005df8:	2001      	movs	r0, #1
 8005dfa:	f000 fc79 	bl	80066f0 <SM_GetOutputChannel>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	f103 0208 	add.w	r2, r3, #8
 8005e04:	2300      	movs	r3, #0
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	2378      	movs	r3, #120	; 0x78
 8005e0a:	2100      	movs	r1, #0
 8005e0c:	486d      	ldr	r0, [pc, #436]	; (8005fc4 <FuncO_ApplyProfileToAux+0x298>)
 8005e0e:	f005 f9d7 	bl	800b1c0 <HAL_DAC_Start_DMA>
 8005e12:	4603      	mov	r3, r0
 8005e14:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005e16:	7bbb      	ldrb	r3, [r7, #14]
 8005e18:	4619      	mov	r1, r3
 8005e1a:	4868      	ldr	r0, [pc, #416]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005e1c:	f00b fff0 	bl	8011e00 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005e20:	486a      	ldr	r0, [pc, #424]	; (8005fcc <FuncO_ApplyProfileToAux+0x2a0>)
 8005e22:	f00c f861 	bl	8011ee8 <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005e26:	2100      	movs	r1, #0
 8005e28:	4869      	ldr	r0, [pc, #420]	; (8005fd0 <FuncO_ApplyProfileToAux+0x2a4>)
 8005e2a:	f005 fa8b 	bl	800b344 <HAL_DAC_Stop_DMA>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005e32:	7bbb      	ldrb	r3, [r7, #14]
 8005e34:	4619      	mov	r1, r3
 8005e36:	4861      	ldr	r0, [pc, #388]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005e38:	f00b ffe2 	bl	8011e00 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005e3c:	4865      	ldr	r0, [pc, #404]	; (8005fd4 <FuncO_ApplyProfileToAux+0x2a8>)
 8005e3e:	f00c f853 	bl	8011ee8 <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005e42:	2000      	movs	r0, #0
 8005e44:	f000 fc54 	bl	80066f0 <SM_GetOutputChannel>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	f103 0208 	add.w	r2, r3, #8
 8005e4e:	2300      	movs	r3, #0
 8005e50:	9300      	str	r3, [sp, #0]
 8005e52:	2378      	movs	r3, #120	; 0x78
 8005e54:	2100      	movs	r1, #0
 8005e56:	485e      	ldr	r0, [pc, #376]	; (8005fd0 <FuncO_ApplyProfileToAux+0x2a4>)
 8005e58:	f005 f9b2 	bl	800b1c0 <HAL_DAC_Start_DMA>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005e60:	7bbb      	ldrb	r3, [r7, #14]
 8005e62:	4619      	mov	r1, r3
 8005e64:	4855      	ldr	r0, [pc, #340]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005e66:	f00b ffcb 	bl	8011e00 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim2)\n");
 8005e6a:	485b      	ldr	r0, [pc, #364]	; (8005fd8 <FuncO_ApplyProfileToAux+0x2ac>)
 8005e6c:	f00c f83c 	bl	8011ee8 <puts>
		res = HAL_TIM_Base_Start(&htim8);
 8005e70:	4851      	ldr	r0, [pc, #324]	; (8005fb8 <FuncO_ApplyProfileToAux+0x28c>)
 8005e72:	f007 fbdf 	bl	800d634 <HAL_TIM_Base_Start>
 8005e76:	4603      	mov	r3, r0
 8005e78:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005e7a:	7bbb      	ldrb	r3, [r7, #14]
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	484f      	ldr	r0, [pc, #316]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005e80:	f00b ffbe 	bl	8011e00 <iprintf>
		last_output_mode_was_pwm = 0;
 8005e84:	4b47      	ldr	r3, [pc, #284]	; (8005fa4 <FuncO_ApplyProfileToAux+0x278>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	701a      	strb	r2, [r3, #0]
}
 8005e8a:	e082      	b.n	8005f92 <FuncO_ApplyProfileToAux+0x266>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005e8c:	4847      	ldr	r0, [pc, #284]	; (8005fac <FuncO_ApplyProfileToAux+0x280>)
 8005e8e:	f00c f82b 	bl	8011ee8 <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005e92:	79fc      	ldrb	r4, [r7, #7]
 8005e94:	2001      	movs	r0, #1
 8005e96:	f000 fc2b 	bl	80066f0 <SM_GetOutputChannel>
 8005e9a:	4601      	mov	r1, r0
 8005e9c:	4a3f      	ldr	r2, [pc, #252]	; (8005f9c <FuncO_ApplyProfileToAux+0x270>)
 8005e9e:	00e3      	lsls	r3, r4, #3
 8005ea0:	4413      	add	r3, r2
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005ea6:	4841      	ldr	r0, [pc, #260]	; (8005fac <FuncO_ApplyProfileToAux+0x280>)
 8005ea8:	f00c f81e 	bl	8011ee8 <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8005eac:	2001      	movs	r0, #1
 8005eae:	f000 fc1f 	bl	80066f0 <SM_GetOutputChannel>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	73fb      	strb	r3, [r7, #15]
		printf("VPP_ApplyProfileToAux");
 8005ebc:	483c      	ldr	r0, [pc, #240]	; (8005fb0 <FuncO_ApplyProfileToAux+0x284>)
 8005ebe:	f00b ff9f 	bl	8011e00 <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 8005ec2:	7bfb      	ldrb	r3, [r7, #15]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f000 ff77 	bl	8006db8 <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim2)\n");
 8005eca:	483a      	ldr	r0, [pc, #232]	; (8005fb4 <FuncO_ApplyProfileToAux+0x288>)
 8005ecc:	f00c f80c 	bl	8011ee8 <puts>
		res = HAL_TIM_Base_Stop(&htim8);
 8005ed0:	4839      	ldr	r0, [pc, #228]	; (8005fb8 <FuncO_ApplyProfileToAux+0x28c>)
 8005ed2:	f007 fbdd 	bl	800d690 <HAL_TIM_Base_Stop>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005eda:	7bbb      	ldrb	r3, [r7, #14]
 8005edc:	4619      	mov	r1, r3
 8005ede:	4837      	ldr	r0, [pc, #220]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005ee0:	f00b ff8e 	bl	8011e00 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005ee4:	4836      	ldr	r0, [pc, #216]	; (8005fc0 <FuncO_ApplyProfileToAux+0x294>)
 8005ee6:	f00b ffff 	bl	8011ee8 <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005eea:	2100      	movs	r1, #0
 8005eec:	4835      	ldr	r0, [pc, #212]	; (8005fc4 <FuncO_ApplyProfileToAux+0x298>)
 8005eee:	f005 fa29 	bl	800b344 <HAL_DAC_Stop_DMA>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005ef6:	7bbb      	ldrb	r3, [r7, #14]
 8005ef8:	4619      	mov	r1, r3
 8005efa:	4830      	ldr	r0, [pc, #192]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005efc:	f00b ff80 	bl	8011e00 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005f00:	4831      	ldr	r0, [pc, #196]	; (8005fc8 <FuncO_ApplyProfileToAux+0x29c>)
 8005f02:	f00b fff1 	bl	8011ee8 <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005f06:	2001      	movs	r0, #1
 8005f08:	f000 fbf2 	bl	80066f0 <SM_GetOutputChannel>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	f103 0208 	add.w	r2, r3, #8
 8005f12:	2300      	movs	r3, #0
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	2378      	movs	r3, #120	; 0x78
 8005f18:	2100      	movs	r1, #0
 8005f1a:	482a      	ldr	r0, [pc, #168]	; (8005fc4 <FuncO_ApplyProfileToAux+0x298>)
 8005f1c:	f005 f950 	bl	800b1c0 <HAL_DAC_Start_DMA>
 8005f20:	4603      	mov	r3, r0
 8005f22:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005f24:	7bbb      	ldrb	r3, [r7, #14]
 8005f26:	4619      	mov	r1, r3
 8005f28:	4824      	ldr	r0, [pc, #144]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005f2a:	f00b ff69 	bl	8011e00 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005f2e:	4827      	ldr	r0, [pc, #156]	; (8005fcc <FuncO_ApplyProfileToAux+0x2a0>)
 8005f30:	f00b ffda 	bl	8011ee8 <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005f34:	2100      	movs	r1, #0
 8005f36:	4826      	ldr	r0, [pc, #152]	; (8005fd0 <FuncO_ApplyProfileToAux+0x2a4>)
 8005f38:	f005 fa04 	bl	800b344 <HAL_DAC_Stop_DMA>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005f40:	7bbb      	ldrb	r3, [r7, #14]
 8005f42:	4619      	mov	r1, r3
 8005f44:	481d      	ldr	r0, [pc, #116]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005f46:	f00b ff5b 	bl	8011e00 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005f4a:	4822      	ldr	r0, [pc, #136]	; (8005fd4 <FuncO_ApplyProfileToAux+0x2a8>)
 8005f4c:	f00b ffcc 	bl	8011ee8 <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005f50:	2000      	movs	r0, #0
 8005f52:	f000 fbcd 	bl	80066f0 <SM_GetOutputChannel>
 8005f56:	4603      	mov	r3, r0
 8005f58:	f103 0208 	add.w	r2, r3, #8
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	2378      	movs	r3, #120	; 0x78
 8005f62:	2100      	movs	r1, #0
 8005f64:	481a      	ldr	r0, [pc, #104]	; (8005fd0 <FuncO_ApplyProfileToAux+0x2a4>)
 8005f66:	f005 f92b 	bl	800b1c0 <HAL_DAC_Start_DMA>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005f6e:	7bbb      	ldrb	r3, [r7, #14]
 8005f70:	4619      	mov	r1, r3
 8005f72:	4812      	ldr	r0, [pc, #72]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005f74:	f00b ff44 	bl	8011e00 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim2)\n");
 8005f78:	4817      	ldr	r0, [pc, #92]	; (8005fd8 <FuncO_ApplyProfileToAux+0x2ac>)
 8005f7a:	f00b ffb5 	bl	8011ee8 <puts>
		res = HAL_TIM_Base_Start(&htim8);
 8005f7e:	480e      	ldr	r0, [pc, #56]	; (8005fb8 <FuncO_ApplyProfileToAux+0x28c>)
 8005f80:	f007 fb58 	bl	800d634 <HAL_TIM_Base_Start>
 8005f84:	4603      	mov	r3, r0
 8005f86:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005f88:	7bbb      	ldrb	r3, [r7, #14]
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	480b      	ldr	r0, [pc, #44]	; (8005fbc <FuncO_ApplyProfileToAux+0x290>)
 8005f8e:	f00b ff37 	bl	8011e00 <iprintf>
}
 8005f92:	bf00      	nop
 8005f94:	3714      	adds	r7, #20
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd90      	pop	{r4, r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	20000128 	.word	0x20000128
 8005fa0:	08015cd0 	.word	0x08015cd0
 8005fa4:	20001e90 	.word	0x20001e90
 8005fa8:	08015cf8 	.word	0x08015cf8
 8005fac:	08015d24 	.word	0x08015d24
 8005fb0:	08015d50 	.word	0x08015d50
 8005fb4:	08015d68 	.word	0x08015d68
 8005fb8:	20002b58 	.word	0x20002b58
 8005fbc:	08015d9c 	.word	0x08015d9c
 8005fc0:	08015da8 	.word	0x08015da8
 8005fc4:	20002a0c 	.word	0x20002a0c
 8005fc8:	08015dec 	.word	0x08015dec
 8005fcc:	08015e30 	.word	0x08015e30
 8005fd0:	20002a20 	.word	0x20002a20
 8005fd4:	08015e74 	.word	0x08015e74
 8005fd8:	08015eb8 	.word	0x08015eb8

08005fdc <GO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void GO_ResetLastEncoderValue()
{
 8005fdc:	b480      	push	{r7}
 8005fde:	af00      	add	r7, sp, #0
	gain_last_encoder_value = 0;
 8005fe0:	4b03      	ldr	r3, [pc, #12]	; (8005ff0 <GO_ResetLastEncoderValue+0x14>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	801a      	strh	r2, [r3, #0]
}
 8005fe6:	bf00      	nop
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	20001e94 	.word	0x20001e94

08005ff4 <GO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void GO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	80fb      	strh	r3, [r7, #6]
	eGainSettings_t temp_gain = SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile->gain;
 8005ffe:	2000      	movs	r0, #0
 8006000:	f000 fb76 	bl	80066f0 <SM_GetOutputChannel>
 8006004:	4603      	mov	r3, r0
 8006006:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > gain_last_encoder_value)
 800600e:	4b15      	ldr	r3, [pc, #84]	; (8006064 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8006010:	881b      	ldrh	r3, [r3, #0]
 8006012:	88fa      	ldrh	r2, [r7, #6]
 8006014:	429a      	cmp	r2, r3
 8006016:	d90c      	bls.n	8006032 <GO_MapEncoderPositionToSignalOutput+0x3e>
	{
		temp_gain++;
 8006018:	7bfb      	ldrb	r3, [r7, #15]
 800601a:	3301      	adds	r3, #1
 800601c:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = SEVEN_GAIN;
 800601e:	7bfb      	ldrb	r3, [r7, #15]
 8006020:	2b07      	cmp	r3, #7
 8006022:	d901      	bls.n	8006028 <GO_MapEncoderPositionToSignalOutput+0x34>
 8006024:	2307      	movs	r3, #7
 8006026:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 8006028:	7bfb      	ldrb	r3, [r7, #15]
 800602a:	4618      	mov	r0, r3
 800602c:	f000 f81c 	bl	8006068 <GO_ApplyPresetToSignal>
 8006030:	e010      	b.n	8006054 <GO_MapEncoderPositionToSignalOutput+0x60>

	}
	else if (pEncoderValue < gain_last_encoder_value)
 8006032:	4b0c      	ldr	r3, [pc, #48]	; (8006064 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8006034:	881b      	ldrh	r3, [r3, #0]
 8006036:	88fa      	ldrh	r2, [r7, #6]
 8006038:	429a      	cmp	r2, r3
 800603a:	d20b      	bcs.n	8006054 <GO_MapEncoderPositionToSignalOutput+0x60>
	{
		temp_gain--;
 800603c:	7bfb      	ldrb	r3, [r7, #15]
 800603e:	3b01      	subs	r3, #1
 8006040:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = ZERO_GAIN;
 8006042:	7bfb      	ldrb	r3, [r7, #15]
 8006044:	2b07      	cmp	r3, #7
 8006046:	d901      	bls.n	800604c <GO_MapEncoderPositionToSignalOutput+0x58>
 8006048:	2300      	movs	r3, #0
 800604a:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 800604c:	7bfb      	ldrb	r3, [r7, #15]
 800604e:	4618      	mov	r0, r3
 8006050:	f000 f80a 	bl	8006068 <GO_ApplyPresetToSignal>
	}
	gain_last_encoder_value = pEncoderValue;
 8006054:	4a03      	ldr	r2, [pc, #12]	; (8006064 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8006056:	88fb      	ldrh	r3, [r7, #6]
 8006058:	8013      	strh	r3, [r2, #0]

	// artifically offset PWM signal above DC
	//BO_SetPwmSignalOffsetForGain(temp_gain);

}
 800605a:	bf00      	nop
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	20001e94 	.word	0x20001e94

08006068 <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 8006068:	b590      	push	{r4, r7, lr}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	4603      	mov	r3, r0
 8006070:	71fb      	strb	r3, [r7, #7]




	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 8006072:	79fc      	ldrb	r4, [r7, #7]
 8006074:	2000      	movs	r0, #0
 8006076:	f000 fb3b 	bl	80066f0 <SM_GetOutputChannel>
 800607a:	4601      	mov	r1, r0
 800607c:	4623      	mov	r3, r4
 800607e:	005b      	lsls	r3, r3, #1
 8006080:	4423      	add	r3, r4
 8006082:	4a4f      	ldr	r2, [pc, #316]	; (80061c0 <GO_ApplyPresetToSignal+0x158>)
 8006084:	4413      	add	r3, r2
 8006086:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 800608a:	79fb      	ldrb	r3, [r7, #7]
 800608c:	2b07      	cmp	r3, #7
 800608e:	f200 8093 	bhi.w	80061b8 <GO_ApplyPresetToSignal+0x150>
 8006092:	a201      	add	r2, pc, #4	; (adr r2, 8006098 <GO_ApplyPresetToSignal+0x30>)
 8006094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006098:	080060b9 	.word	0x080060b9
 800609c:	080060d9 	.word	0x080060d9
 80060a0:	080060f9 	.word	0x080060f9
 80060a4:	08006119 	.word	0x08006119
 80060a8:	08006139 	.word	0x08006139
 80060ac:	08006159 	.word	0x08006159
 80060b0:	08006179 	.word	0x08006179
 80060b4:	08006199 	.word	0x08006199
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 80060b8:	2200      	movs	r2, #0
 80060ba:	2101      	movs	r1, #1
 80060bc:	4841      	ldr	r0, [pc, #260]	; (80061c4 <GO_ApplyPresetToSignal+0x15c>)
 80060be:	f006 f9bf 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 80060c2:	2200      	movs	r2, #0
 80060c4:	2120      	movs	r1, #32
 80060c6:	4840      	ldr	r0, [pc, #256]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 80060c8:	f006 f9ba 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 80060cc:	2200      	movs	r2, #0
 80060ce:	2110      	movs	r1, #16
 80060d0:	483d      	ldr	r0, [pc, #244]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 80060d2:	f006 f9b5 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 80060d6:	e06f      	b.n	80061b8 <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 80060d8:	2201      	movs	r2, #1
 80060da:	2101      	movs	r1, #1
 80060dc:	4839      	ldr	r0, [pc, #228]	; (80061c4 <GO_ApplyPresetToSignal+0x15c>)
 80060de:	f006 f9af 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 80060e2:	2200      	movs	r2, #0
 80060e4:	2120      	movs	r1, #32
 80060e6:	4838      	ldr	r0, [pc, #224]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 80060e8:	f006 f9aa 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 80060ec:	2200      	movs	r2, #0
 80060ee:	2110      	movs	r1, #16
 80060f0:	4835      	ldr	r0, [pc, #212]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 80060f2:	f006 f9a5 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 80060f6:	e05f      	b.n	80061b8 <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 80060f8:	2200      	movs	r2, #0
 80060fa:	2101      	movs	r1, #1
 80060fc:	4831      	ldr	r0, [pc, #196]	; (80061c4 <GO_ApplyPresetToSignal+0x15c>)
 80060fe:	f006 f99f 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8006102:	2201      	movs	r2, #1
 8006104:	2120      	movs	r1, #32
 8006106:	4830      	ldr	r0, [pc, #192]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 8006108:	f006 f99a 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 800610c:	2200      	movs	r2, #0
 800610e:	2110      	movs	r1, #16
 8006110:	482d      	ldr	r0, [pc, #180]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 8006112:	f006 f995 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 8006116:	e04f      	b.n	80061b8 <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8006118:	2201      	movs	r2, #1
 800611a:	2101      	movs	r1, #1
 800611c:	4829      	ldr	r0, [pc, #164]	; (80061c4 <GO_ApplyPresetToSignal+0x15c>)
 800611e:	f006 f98f 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8006122:	2201      	movs	r2, #1
 8006124:	2120      	movs	r1, #32
 8006126:	4828      	ldr	r0, [pc, #160]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 8006128:	f006 f98a 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 800612c:	2200      	movs	r2, #0
 800612e:	2110      	movs	r1, #16
 8006130:	4825      	ldr	r0, [pc, #148]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 8006132:	f006 f985 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 8006136:	e03f      	b.n	80061b8 <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8006138:	2200      	movs	r2, #0
 800613a:	2101      	movs	r1, #1
 800613c:	4821      	ldr	r0, [pc, #132]	; (80061c4 <GO_ApplyPresetToSignal+0x15c>)
 800613e:	f006 f97f 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 8006142:	2200      	movs	r2, #0
 8006144:	2120      	movs	r1, #32
 8006146:	4820      	ldr	r0, [pc, #128]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 8006148:	f006 f97a 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 800614c:	2201      	movs	r2, #1
 800614e:	2110      	movs	r1, #16
 8006150:	481d      	ldr	r0, [pc, #116]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 8006152:	f006 f975 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 8006156:	e02f      	b.n	80061b8 <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8006158:	2201      	movs	r2, #1
 800615a:	2101      	movs	r1, #1
 800615c:	4819      	ldr	r0, [pc, #100]	; (80061c4 <GO_ApplyPresetToSignal+0x15c>)
 800615e:	f006 f96f 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 8006162:	2200      	movs	r2, #0
 8006164:	2120      	movs	r1, #32
 8006166:	4818      	ldr	r0, [pc, #96]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 8006168:	f006 f96a 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 800616c:	2201      	movs	r2, #1
 800616e:	2110      	movs	r1, #16
 8006170:	4815      	ldr	r0, [pc, #84]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 8006172:	f006 f965 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 8006176:	e01f      	b.n	80061b8 <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8006178:	2200      	movs	r2, #0
 800617a:	2101      	movs	r1, #1
 800617c:	4811      	ldr	r0, [pc, #68]	; (80061c4 <GO_ApplyPresetToSignal+0x15c>)
 800617e:	f006 f95f 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8006182:	2201      	movs	r2, #1
 8006184:	2120      	movs	r1, #32
 8006186:	4810      	ldr	r0, [pc, #64]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 8006188:	f006 f95a 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 800618c:	2201      	movs	r2, #1
 800618e:	2110      	movs	r1, #16
 8006190:	480d      	ldr	r0, [pc, #52]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 8006192:	f006 f955 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 8006196:	e00f      	b.n	80061b8 <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8006198:	2201      	movs	r2, #1
 800619a:	2101      	movs	r1, #1
 800619c:	4809      	ldr	r0, [pc, #36]	; (80061c4 <GO_ApplyPresetToSignal+0x15c>)
 800619e:	f006 f94f 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 80061a2:	2201      	movs	r2, #1
 80061a4:	2120      	movs	r1, #32
 80061a6:	4808      	ldr	r0, [pc, #32]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 80061a8:	f006 f94a 	bl	800c440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 80061ac:	2201      	movs	r2, #1
 80061ae:	2110      	movs	r1, #16
 80061b0:	4805      	ldr	r0, [pc, #20]	; (80061c8 <GO_ApplyPresetToSignal+0x160>)
 80061b2:	f006 f945 	bl	800c440 <HAL_GPIO_WritePin>
			break;
 80061b6:	bf00      	nop
	}

}
 80061b8:	bf00      	nop
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd90      	pop	{r4, r7, pc}
 80061c0:	20000160 	.word	0x20000160
 80061c4:	48000400 	.word	0x48000400
 80061c8:	48000800 	.word	0x48000800

080061cc <IT_ArbitrateInputTrigger>:
 *	@param None
 *	@retval None
 *
 */
void IT_ArbitrateInputTrigger()
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b082      	sub	sp, #8
 80061d0:	af02      	add	r7, sp, #8
	if(IT_GetTriggerStatus())
 80061d2:	f000 f8e1 	bl	8006398 <IT_GetTriggerStatus>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d020      	beq.n	800621e <IT_ArbitrateInputTrigger+0x52>
		OUTPUT_TIMER->SMCR &= ~(TIM_SMCR_SMS_2);
		// set status to disabled
*/

		// disable freq count timer
		HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);
 80061dc:	2100      	movs	r1, #0
 80061de:	4849      	ldr	r0, [pc, #292]	; (8006304 <IT_ArbitrateInputTrigger+0x138>)
 80061e0:	f007 feaa 	bl	800df38 <HAL_TIM_IC_Stop_DMA>
//		TIM2->DIER &= ~TIM_DIER_UDE;
//		TIM2->CR1 &= ~TIM_CR1_CEN;

		// disable the comparator
		HAL_COMP_Stop(&hcomp1);
 80061e4:	4848      	ldr	r0, [pc, #288]	; (8006308 <IT_ArbitrateInputTrigger+0x13c>)
 80061e6:	f004 fd81 	bl	800acec <HAL_COMP_Stop>

		// stop the ADC
		HAL_ADC_Stop_DMA(&hadc1);
 80061ea:	4848      	ldr	r0, [pc, #288]	; (800630c <IT_ArbitrateInputTrigger+0x140>)
 80061ec:	f003 fb24 	bl	8009838 <HAL_ADC_Stop_DMA>

		GPIOA->AFR[0] &= ~(GPIO_AF1_TIM2);
 80061f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80061f4:	6a1b      	ldr	r3, [r3, #32]
 80061f6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80061fa:	f023 0301 	bic.w	r3, r3, #1
 80061fe:	6213      	str	r3, [r2, #32]
		GPIOA->AFR[0] &= ~(GPIO_AF8_COMP1);
 8006200:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006204:	6a1b      	ldr	r3, [r3, #32]
 8006206:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800620a:	f023 0308 	bic.w	r3, r3, #8
 800620e:	6213      	str	r3, [r2, #32]


		IT_SetTriggerStatus(DISABLE_TRIGGER_INPUT);
 8006210:	2000      	movs	r0, #0
 8006212:	f000 f8cd 	bl	80063b0 <IT_SetTriggerStatus>

		FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 8006216:	2000      	movs	r0, #0
 8006218:	f7ff fd24 	bl	8005c64 <FuncO_ApplyProfileToSignal>
		}
		// set status to enabled
		IT_SetTriggerStatus(ENABLE_TRIGGER_INPUT);
	}

}
 800621c:	e06f      	b.n	80062fe <IT_ArbitrateInputTrigger+0x132>
		switch(IT_GetActiveTriggerMode())
 800621e:	f000 f89f 	bl	8006360 <IT_GetActiveTriggerMode>
 8006222:	4603      	mov	r3, r0
 8006224:	2b01      	cmp	r3, #1
 8006226:	d017      	beq.n	8006258 <IT_ArbitrateInputTrigger+0x8c>
 8006228:	2b02      	cmp	r3, #2
 800622a:	d050      	beq.n	80062ce <IT_ArbitrateInputTrigger+0x102>
 800622c:	2b00      	cmp	r3, #0
 800622e:	d000      	beq.n	8006232 <IT_ArbitrateInputTrigger+0x66>
				break;
 8006230:	e062      	b.n	80062f8 <IT_ArbitrateInputTrigger+0x12c>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);		// TS5A3357 Pin6
 8006232:	2201      	movs	r2, #1
 8006234:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006238:	4835      	ldr	r0, [pc, #212]	; (8006310 <IT_ArbitrateInputTrigger+0x144>)
 800623a:	f006 f901 	bl	800c440 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); 	// TS5A3357 Pin5
 800623e:	2200      	movs	r2, #0
 8006240:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006244:	4832      	ldr	r0, [pc, #200]	; (8006310 <IT_ArbitrateInputTrigger+0x144>)
 8006246:	f006 f8fb 	bl	800c440 <HAL_GPIO_WritePin>
				HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, freq_count_store, MAX_FREQ_COUNT_STORE);
 800624a:	2308      	movs	r3, #8
 800624c:	4a31      	ldr	r2, [pc, #196]	; (8006314 <IT_ArbitrateInputTrigger+0x148>)
 800624e:	2100      	movs	r1, #0
 8006250:	482c      	ldr	r0, [pc, #176]	; (8006304 <IT_ArbitrateInputTrigger+0x138>)
 8006252:	f007 fce3 	bl	800dc1c <HAL_TIM_IC_Start_DMA>
				break;
 8006256:	e04f      	b.n	80062f8 <IT_ArbitrateInputTrigger+0x12c>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8006258:	2200      	movs	r2, #0
 800625a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800625e:	482c      	ldr	r0, [pc, #176]	; (8006310 <IT_ArbitrateInputTrigger+0x144>)
 8006260:	f006 f8ee 	bl	800c440 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_SET); 		// TS5A3357 Pin5
 8006264:	2201      	movs	r2, #1
 8006266:	f44f 7100 	mov.w	r1, #512	; 0x200
 800626a:	4829      	ldr	r0, [pc, #164]	; (8006310 <IT_ArbitrateInputTrigger+0x144>)
 800626c:	f006 f8e8 	bl	800c440 <HAL_GPIO_WritePin>
				COMP1->CSR |= COMP_CSR_EN;
 8006270:	4b29      	ldr	r3, [pc, #164]	; (8006318 <IT_ArbitrateInputTrigger+0x14c>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a28      	ldr	r2, [pc, #160]	; (8006318 <IT_ArbitrateInputTrigger+0x14c>)
 8006276:	f043 0301 	orr.w	r3, r3, #1
 800627a:	6013      	str	r3, [r2, #0]
				GPIOA->AFR[0] &= ~((1 << 0x04) | (1 << 0x03) | (1 << 0x02) | (1 << 0x01));	// reset
 800627c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006280:	6a1b      	ldr	r3, [r3, #32]
 8006282:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8006286:	f023 031e 	bic.w	r3, r3, #30
 800628a:	6213      	str	r3, [r2, #32]
				GPIOA->AFR[0] |= (GPIO_AF8_COMP1);
 800628c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8006296:	f043 0308 	orr.w	r3, r3, #8
 800629a:	6213      	str	r3, [r2, #32]
				OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 800629c:	4b1f      	ldr	r3, [pc, #124]	; (800631c <IT_ArbitrateInputTrigger+0x150>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a1e      	ldr	r2, [pc, #120]	; (800631c <IT_ArbitrateInputTrigger+0x150>)
 80062a2:	f023 0301 	bic.w	r3, r3, #1
 80062a6:	6013      	str	r3, [r2, #0]
				HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80062a8:	2100      	movs	r1, #0
 80062aa:	481d      	ldr	r0, [pc, #116]	; (8006320 <IT_ArbitrateInputTrigger+0x154>)
 80062ac:	f005 f84a 	bl	800b344 <HAL_DAC_Stop_DMA>
				HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, comp1_output_value, 1, DAC_ALIGN_12B_R);
 80062b0:	2300      	movs	r3, #0
 80062b2:	9300      	str	r3, [sp, #0]
 80062b4:	2301      	movs	r3, #1
 80062b6:	4a1b      	ldr	r2, [pc, #108]	; (8006324 <IT_ArbitrateInputTrigger+0x158>)
 80062b8:	2100      	movs	r1, #0
 80062ba:	4819      	ldr	r0, [pc, #100]	; (8006320 <IT_ArbitrateInputTrigger+0x154>)
 80062bc:	f004 ff80 	bl	800b1c0 <HAL_DAC_Start_DMA>
				OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80062c0:	4b16      	ldr	r3, [pc, #88]	; (800631c <IT_ArbitrateInputTrigger+0x150>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a15      	ldr	r2, [pc, #84]	; (800631c <IT_ArbitrateInputTrigger+0x150>)
 80062c6:	f043 0301 	orr.w	r3, r3, #1
 80062ca:	6013      	str	r3, [r2, #0]
				break;
 80062cc:	e014      	b.n	80062f8 <IT_ArbitrateInputTrigger+0x12c>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);		// TS5A3357 Pin6
 80062ce:	2201      	movs	r2, #1
 80062d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80062d4:	480e      	ldr	r0, [pc, #56]	; (8006310 <IT_ArbitrateInputTrigger+0x144>)
 80062d6:	f006 f8b3 	bl	800c440 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_SET);		// TS5A3357 Pin5
 80062da:	2201      	movs	r2, #1
 80062dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80062e0:	480b      	ldr	r0, [pc, #44]	; (8006310 <IT_ArbitrateInputTrigger+0x144>)
 80062e2:	f006 f8ad 	bl	800c440 <HAL_GPIO_WritePin>
				HAL_ADC_Start_DMA(&hadc1, trigger_input, TRIGGER_DATA_SIZE);
 80062e6:	22f0      	movs	r2, #240	; 0xf0
 80062e8:	490f      	ldr	r1, [pc, #60]	; (8006328 <IT_ArbitrateInputTrigger+0x15c>)
 80062ea:	4808      	ldr	r0, [pc, #32]	; (800630c <IT_ArbitrateInputTrigger+0x140>)
 80062ec:	f003 f9d6 	bl	800969c <HAL_ADC_Start_DMA>
				FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 80062f0:	2000      	movs	r0, #0
 80062f2:	f7ff fcb7 	bl	8005c64 <FuncO_ApplyProfileToSignal>
				break;
 80062f6:	bf00      	nop
		IT_SetTriggerStatus(ENABLE_TRIGGER_INPUT);
 80062f8:	2001      	movs	r0, #1
 80062fa:	f000 f859 	bl	80063b0 <IT_SetTriggerStatus>
}
 80062fe:	bf00      	nop
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	20002d20 	.word	0x20002d20
 8006308:	200029e8 	.word	0x200029e8
 800630c:	2000291c 	.word	0x2000291c
 8006310:	48000800 	.word	0x48000800
 8006314:	20002334 	.word	0x20002334
 8006318:	40010200 	.word	0x40010200
 800631c:	40013400 	.word	0x40013400
 8006320:	20002a20 	.word	0x20002a20
 8006324:	2000232c 	.word	0x2000232c
 8006328:	20001e98 	.word	0x20001e98

0800632c <IT_CycleInputTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
void IT_CycleInputTriggerMode()
{
 800632c:	b580      	push	{r7, lr}
 800632e:	af00      	add	r7, sp, #0
	// change the trigger input mode
	switch(IT_GetActiveTriggerMode())
 8006330:	f000 f816 	bl	8006360 <IT_GetActiveTriggerMode>
 8006334:	4603      	mov	r3, r0
 8006336:	2b01      	cmp	r3, #1
 8006338:	d008      	beq.n	800634c <IT_CycleInputTriggerMode+0x20>
 800633a:	2b02      	cmp	r3, #2
 800633c:	d00a      	beq.n	8006354 <IT_CycleInputTriggerMode+0x28>
 800633e:	2b00      	cmp	r3, #0
 8006340:	d000      	beq.n	8006344 <IT_CycleInputTriggerMode+0x18>
		case INPUT_TRIGGER_ADC:
			IT_SetActiveTriggerMode(INPUT_TRIGGER_TIM);
			break;

		default:
			break;
 8006342:	e00b      	b.n	800635c <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TRIGGER_COMP);
 8006344:	2001      	movs	r0, #1
 8006346:	f000 f817 	bl	8006378 <IT_SetActiveTriggerMode>
			break;
 800634a:	e007      	b.n	800635c <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TRIGGER_ADC);
 800634c:	2002      	movs	r0, #2
 800634e:	f000 f813 	bl	8006378 <IT_SetActiveTriggerMode>
			break;
 8006352:	e003      	b.n	800635c <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TRIGGER_TIM);
 8006354:	2000      	movs	r0, #0
 8006356:	f000 f80f 	bl	8006378 <IT_SetActiveTriggerMode>
			break;
 800635a:	bf00      	nop
	}
}
 800635c:	bf00      	nop
 800635e:	bd80      	pop	{r7, pc}

08006360 <IT_GetActiveTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
eTriggerInputMode IT_GetActiveTriggerMode()
{
 8006360:	b480      	push	{r7}
 8006362:	af00      	add	r7, sp, #0
	return activeInputerTriggerMode;
 8006364:	4b03      	ldr	r3, [pc, #12]	; (8006374 <IT_GetActiveTriggerMode+0x14>)
 8006366:	781b      	ldrb	r3, [r3, #0]
}
 8006368:	4618      	mov	r0, r3
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	20001e96 	.word	0x20001e96

08006378 <IT_SetActiveTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
void IT_SetActiveTriggerMode(eTriggerInputMode newTriggerMode)
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	4603      	mov	r3, r0
 8006380:	71fb      	strb	r3, [r7, #7]
	activeInputerTriggerMode = newTriggerMode;
 8006382:	4a04      	ldr	r2, [pc, #16]	; (8006394 <IT_SetActiveTriggerMode+0x1c>)
 8006384:	79fb      	ldrb	r3, [r7, #7]
 8006386:	7013      	strb	r3, [r2, #0]
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	20001e96 	.word	0x20001e96

08006398 <IT_GetTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
eTriggerInput IT_GetTriggerStatus()
{
 8006398:	b480      	push	{r7}
 800639a:	af00      	add	r7, sp, #0
	return isTriggerInputEnabled;
 800639c:	4b03      	ldr	r3, [pc, #12]	; (80063ac <IT_GetTriggerStatus+0x14>)
 800639e:	781b      	ldrb	r3, [r3, #0]
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	20001e97 	.word	0x20001e97

080063b0 <IT_SetTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
void IT_SetTriggerStatus(eTriggerInput newTriggerStatus)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	4603      	mov	r3, r0
 80063b8:	71fb      	strb	r3, [r7, #7]
	isTriggerInputEnabled = newTriggerStatus;
 80063ba:	4a04      	ldr	r2, [pc, #16]	; (80063cc <IT_SetTriggerStatus+0x1c>)
 80063bc:	79fb      	ldrb	r3, [r7, #7]
 80063be:	7013      	strb	r3, [r2, #0]
}
 80063c0:	bf00      	nop
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr
 80063cc:	20001e97 	.word	0x20001e97

080063d0 <HAL_COMP_TriggerCallback>:
 *	@param None
 *	@retval None
 *
 */
void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b082      	sub	sp, #8
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
	if(HAL_COMP_GetOutputLevel(&hcomp1))
 80063d8:	4808      	ldr	r0, [pc, #32]	; (80063fc <HAL_COMP_TriggerCallback+0x2c>)
 80063da:	f004 fd2d 	bl	800ae38 <HAL_COMP_GetOutputLevel>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d004      	beq.n	80063ee <HAL_COMP_TriggerCallback+0x1e>
	{
		comp1_output_value[0] = 4095;
 80063e4:	4b06      	ldr	r3, [pc, #24]	; (8006400 <HAL_COMP_TriggerCallback+0x30>)
 80063e6:	f640 72ff 	movw	r2, #4095	; 0xfff
 80063ea:	601a      	str	r2, [r3, #0]
	}
	else
	{
		comp1_output_value[0] = 0;
	}
}
 80063ec:	e002      	b.n	80063f4 <HAL_COMP_TriggerCallback+0x24>
		comp1_output_value[0] = 0;
 80063ee:	4b04      	ldr	r3, [pc, #16]	; (8006400 <HAL_COMP_TriggerCallback+0x30>)
 80063f0:	2200      	movs	r2, #0
 80063f2:	601a      	str	r2, [r3, #0]
}
 80063f4:	bf00      	nop
 80063f6:	3708      	adds	r7, #8
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	200029e8 	.word	0x200029e8
 8006400:	2000232c 	.word	0x2000232c

08006404 <HAL_ADC_ConvCpltCallback>:
 *	@param None
 *	@retval None
 *
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
	if(trigger_input[0] == 0)
 800640c:	4b0a      	ldr	r3, [pc, #40]	; (8006438 <HAL_ADC_ConvCpltCallback+0x34>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d103      	bne.n	800641c <HAL_ADC_ConvCpltCallback+0x18>
		OUTPUT_TIMER->ARR = 1;
 8006414:	4b09      	ldr	r3, [pc, #36]	; (800643c <HAL_ADC_ConvCpltCallback+0x38>)
 8006416:	2201      	movs	r2, #1
 8006418:	62da      	str	r2, [r3, #44]	; 0x2c
 800641a:	e003      	b.n	8006424 <HAL_ADC_ConvCpltCallback+0x20>
	else
		OUTPUT_TIMER->ARR = trigger_input[0];
 800641c:	4a07      	ldr	r2, [pc, #28]	; (800643c <HAL_ADC_ConvCpltCallback+0x38>)
 800641e:	4b06      	ldr	r3, [pc, #24]	; (8006438 <HAL_ADC_ConvCpltCallback+0x34>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	62d3      	str	r3, [r2, #44]	; 0x2c
	printf("%lu\n", trigger_input[0]);
 8006424:	4b04      	ldr	r3, [pc, #16]	; (8006438 <HAL_ADC_ConvCpltCallback+0x34>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4619      	mov	r1, r3
 800642a:	4805      	ldr	r0, [pc, #20]	; (8006440 <HAL_ADC_ConvCpltCallback+0x3c>)
 800642c:	f00b fce8 	bl	8011e00 <iprintf>
}
 8006430:	bf00      	nop
 8006432:	3708      	adds	r7, #8
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	20001e98 	.word	0x20001e98
 800643c:	40013400 	.word	0x40013400
 8006440:	08015f1c 	.word	0x08015f1c

08006444 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006444:	b590      	push	{r4, r7, lr}
 8006446:	b085      	sub	sp, #20
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]

	uint32_t avg_freq_count = 0;
 800644c:	2300      	movs	r3, #0
 800644e:	60fb      	str	r3, [r7, #12]
	for(int x = 0; x < MAX_FREQ_COUNT_STORE; x++)
 8006450:	2300      	movs	r3, #0
 8006452:	60bb      	str	r3, [r7, #8]
 8006454:	e009      	b.n	800646a <HAL_TIM_IC_CaptureCallback+0x26>
	{
		avg_freq_count += freq_count_store[x];
 8006456:	4a19      	ldr	r2, [pc, #100]	; (80064bc <HAL_TIM_IC_CaptureCallback+0x78>)
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	4413      	add	r3, r2
 8006462:	60fb      	str	r3, [r7, #12]
	for(int x = 0; x < MAX_FREQ_COUNT_STORE; x++)
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	3301      	adds	r3, #1
 8006468:	60bb      	str	r3, [r7, #8]
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	2b07      	cmp	r3, #7
 800646e:	ddf2      	ble.n	8006456 <HAL_TIM_IC_CaptureCallback+0x12>
	}

	avg_freq_count /= MAX_FREQ_COUNT_STORE;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	08db      	lsrs	r3, r3, #3
 8006474:	60fb      	str	r3, [r7, #12]

	printf("ARR %lu = %4.2fHz\n",avg_freq_count, (float)SM_MCLK / ((float)TIM2->PSC * (float)avg_freq_count));
 8006476:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800647a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800647c:	ee07 3a90 	vmov	s15, r3
 8006480:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800648e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006492:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80064c0 <HAL_TIM_IC_CaptureCallback+0x7c>
 8006496:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800649a:	ee16 0a90 	vmov	r0, s13
 800649e:	f7fa f87b 	bl	8000598 <__aeabi_f2d>
 80064a2:	4603      	mov	r3, r0
 80064a4:	460c      	mov	r4, r1
 80064a6:	461a      	mov	r2, r3
 80064a8:	4623      	mov	r3, r4
 80064aa:	68f9      	ldr	r1, [r7, #12]
 80064ac:	4805      	ldr	r0, [pc, #20]	; (80064c4 <HAL_TIM_IC_CaptureCallback+0x80>)
 80064ae:	f00b fca7 	bl	8011e00 <iprintf>

}
 80064b2:	bf00      	nop
 80064b4:	3714      	adds	r7, #20
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd90      	pop	{r4, r7, pc}
 80064ba:	bf00      	nop
 80064bc:	20002334 	.word	0x20002334
 80064c0:	4d2037a0 	.word	0x4d2037a0
 80064c4:	08015f24 	.word	0x08015f24

080064c8 <SM_Init>:
void _InitOutputChannels();
void _InitAmpProfiles();
void _InitGainInDecibels();

void SM_Init()
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	af00      	add	r7, sp, #0

	FreqO_InitFreqProfiles();
 80064cc:	f7ff f828 	bl	8005520 <FreqO_InitFreqProfiles>

	_InitOutputChannels();
 80064d0:	f000 f8ae 	bl	8006630 <_InitOutputChannels>
	_InitAmpProfiles();
 80064d4:	f000 f824 	bl	8006520 <_InitAmpProfiles>

	// Start OFFSET DAC and set to positive
	HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 80064d8:	2110      	movs	r1, #16
 80064da:	480f      	ldr	r0, [pc, #60]	; (8006518 <SM_Init+0x50>)
 80064dc:	f004 fe1d 	bl	800b11a <HAL_DAC_Start>
	HAL_GPIO_WritePin(OFFSET_ENABLE_GPIO_Port, OFFSET_ENABLE_Pin, GPIO_PIN_SET);
 80064e0:	2201      	movs	r2, #1
 80064e2:	2108      	movs	r1, #8
 80064e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80064e8:	f005 ffaa 	bl	800c440 <HAL_GPIO_WritePin>

	// send trigger input out to dac
	//HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

	// Start DAC trigger timer
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80064ec:	4b0b      	ldr	r3, [pc, #44]	; (800651c <SM_Init+0x54>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a0a      	ldr	r2, [pc, #40]	; (800651c <SM_Init+0x54>)
 80064f2:	f043 0301 	orr.w	r3, r3, #1
 80064f6:	6013      	str	r3, [r2, #0]

	// Set the SIGNAL function and amplitude
	FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 80064f8:	2000      	movs	r0, #0
 80064fa:	f7ff fbb3 	bl	8005c64 <FuncO_ApplyProfileToSignal>
	VPP_ApplyProfileToSignal(eDefaultVppPreset);
 80064fe:	2059      	movs	r0, #89	; 0x59
 8006500:	f000 fc2c 	bl	8006d5c <VPP_ApplyProfileToSignal>

	// set the AUX function
	FuncO_ApplyProfileToAux(eDefaultFuncPreset);
 8006504:	2000      	movs	r0, #0
 8006506:	f7ff fc11 	bl	8005d2c <FuncO_ApplyProfileToAux>

	// set freq for both SIGNAL and AUX
	FreqO_ApplyProfile(eDefaultFreqPreset);
 800650a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800650e:	f7ff f917 	bl	8005740 <FreqO_ApplyProfile>

}
 8006512:	bf00      	nop
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	20002a20 	.word	0x20002a20
 800651c:	40013400 	.word	0x40013400

08006520 <_InitAmpProfiles>:

void _InitAmpProfiles()
{
 8006520:	b590      	push	{r4, r7, lr}
 8006522:	b08b      	sub	sp, #44	; 0x2c
 8006524:	af00      	add	r7, sp, #0

	// =(TARGETVPP/LUTVPP)/GAIN
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8006526:	2300      	movs	r3, #0
 8006528:	627b      	str	r3, [r7, #36]	; 0x24
 800652a:	e033      	b.n	8006594 <_InitAmpProfiles+0x74>
	{
		float this_amp_value = theAmpProfiles[i].amp_value;
 800652c:	493c      	ldr	r1, [pc, #240]	; (8006620 <_InitAmpProfiles+0x100>)
 800652e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006530:	4613      	mov	r3, r2
 8006532:	00db      	lsls	r3, r3, #3
 8006534:	1a9b      	subs	r3, r3, r2
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	440b      	add	r3, r1
 800653a:	3304      	adds	r3, #4
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	613b      	str	r3, [r7, #16]
		float this_lut_vpp = LUT_VPP;
 8006540:	4b38      	ldr	r3, [pc, #224]	; (8006624 <_InitAmpProfiles+0x104>)
 8006542:	60fb      	str	r3, [r7, #12]
		float this_gain_preset = (float)theAmpProfiles[i].gain_preset;
 8006544:	4936      	ldr	r1, [pc, #216]	; (8006620 <_InitAmpProfiles+0x100>)
 8006546:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006548:	4613      	mov	r3, r2
 800654a:	00db      	lsls	r3, r3, #3
 800654c:	1a9b      	subs	r3, r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	440b      	add	r3, r1
 8006552:	3308      	adds	r3, #8
 8006554:	781b      	ldrb	r3, [r3, #0]
 8006556:	ee07 3a90 	vmov	s15, r3
 800655a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800655e:	edc7 7a02 	vstr	s15, [r7, #8]
		float new_ngc = ( (this_amp_value / this_lut_vpp) / this_gain_preset);
 8006562:	ed97 7a04 	vldr	s14, [r7, #16]
 8006566:	edd7 7a03 	vldr	s15, [r7, #12]
 800656a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800656e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006572:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006576:	edc7 7a01 	vstr	s15, [r7, #4]
		theAmpProfiles[i].neg_gain_coeff = new_ngc;
 800657a:	4929      	ldr	r1, [pc, #164]	; (8006620 <_InitAmpProfiles+0x100>)
 800657c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800657e:	4613      	mov	r3, r2
 8006580:	00db      	lsls	r3, r3, #3
 8006582:	1a9b      	subs	r3, r3, r2
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	440b      	add	r3, r1
 8006588:	3310      	adds	r3, #16
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 800658e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006590:	3301      	adds	r3, #1
 8006592:	627b      	str	r3, [r7, #36]	; 0x24
 8006594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006596:	2b61      	cmp	r3, #97	; 0x61
 8006598:	ddc8      	ble.n	800652c <_InitAmpProfiles+0xc>
	}

	// =20*LOG10(TARGETVPP/0.001)
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 800659a:	2300      	movs	r3, #0
 800659c:	623b      	str	r3, [r7, #32]
 800659e:	e037      	b.n	8006610 <_InitAmpProfiles+0xf0>
	{
		float decibel_mvolt_ref = 0.001;
 80065a0:	4b21      	ldr	r3, [pc, #132]	; (8006628 <_InitAmpProfiles+0x108>)
 80065a2:	61fb      	str	r3, [r7, #28]
		float this_amp_value = theAmpProfiles[i].amp_value;
 80065a4:	491e      	ldr	r1, [pc, #120]	; (8006620 <_InitAmpProfiles+0x100>)
 80065a6:	6a3a      	ldr	r2, [r7, #32]
 80065a8:	4613      	mov	r3, r2
 80065aa:	00db      	lsls	r3, r3, #3
 80065ac:	1a9b      	subs	r3, r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	440b      	add	r3, r1
 80065b2:	3304      	adds	r3, #4
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	61bb      	str	r3, [r7, #24]
		float new_gain_decibels = 20 * log10( this_amp_value / decibel_mvolt_ref );
 80065b8:	ed97 7a06 	vldr	s14, [r7, #24]
 80065bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80065c0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80065c4:	ee16 0a90 	vmov	r0, s13
 80065c8:	f7f9 ffe6 	bl	8000598 <__aeabi_f2d>
 80065cc:	4603      	mov	r3, r0
 80065ce:	460c      	mov	r4, r1
 80065d0:	ec44 3b10 	vmov	d0, r3, r4
 80065d4:	f00d fd20 	bl	8014018 <log10>
 80065d8:	ec51 0b10 	vmov	r0, r1, d0
 80065dc:	f04f 0200 	mov.w	r2, #0
 80065e0:	4b12      	ldr	r3, [pc, #72]	; (800662c <_InitAmpProfiles+0x10c>)
 80065e2:	f7fa f831 	bl	8000648 <__aeabi_dmul>
 80065e6:	4603      	mov	r3, r0
 80065e8:	460c      	mov	r4, r1
 80065ea:	4618      	mov	r0, r3
 80065ec:	4621      	mov	r1, r4
 80065ee:	f7fa fb23 	bl	8000c38 <__aeabi_d2f>
 80065f2:	4603      	mov	r3, r0
 80065f4:	617b      	str	r3, [r7, #20]
		theAmpProfiles[i].gain_decibels = new_gain_decibels;
 80065f6:	490a      	ldr	r1, [pc, #40]	; (8006620 <_InitAmpProfiles+0x100>)
 80065f8:	6a3a      	ldr	r2, [r7, #32]
 80065fa:	4613      	mov	r3, r2
 80065fc:	00db      	lsls	r3, r3, #3
 80065fe:	1a9b      	subs	r3, r3, r2
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	440b      	add	r3, r1
 8006604:	330c      	adds	r3, #12
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 800660a:	6a3b      	ldr	r3, [r7, #32]
 800660c:	3301      	adds	r3, #1
 800660e:	623b      	str	r3, [r7, #32]
 8006610:	6a3b      	ldr	r3, [r7, #32]
 8006612:	2b61      	cmp	r3, #97	; 0x61
 8006614:	ddc4      	ble.n	80065a0 <_InitAmpProfiles+0x80>

	}
}
 8006616:	bf00      	nop
 8006618:	372c      	adds	r7, #44	; 0x2c
 800661a:	46bd      	mov	sp, r7
 800661c:	bd90      	pop	{r4, r7, pc}
 800661e:	bf00      	nop
 8006620:	20000178 	.word	0x20000178
 8006624:	402ccccd 	.word	0x402ccccd
 8006628:	3a83126f 	.word	0x3a83126f
 800662c:	40340000 	.word	0x40340000

08006630 <_InitOutputChannels>:

void _InitOutputChannels()
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 8006636:	4b28      	ldr	r3, [pc, #160]	; (80066d8 <_InitOutputChannels+0xa8>)
 8006638:	2200      	movs	r2, #0
 800663a:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 800663c:	4b27      	ldr	r3, [pc, #156]	; (80066dc <_InitOutputChannels+0xac>)
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	4a25      	ldr	r2, [pc, #148]	; (80066d8 <_InitOutputChannels+0xa8>)
 8006642:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8006644:	4b24      	ldr	r3, [pc, #144]	; (80066d8 <_InitOutputChannels+0xa8>)
 8006646:	4a25      	ldr	r2, [pc, #148]	; (80066dc <_InitOutputChannels+0xac>)
 8006648:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800664c:	2300      	movs	r3, #0
 800664e:	607b      	str	r3, [r7, #4]
 8006650:	e00b      	b.n	800666a <_InitOutputChannels+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8006652:	4a23      	ldr	r2, [pc, #140]	; (80066e0 <_InitOutputChannels+0xb0>)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800665a:	491f      	ldr	r1, [pc, #124]	; (80066d8 <_InitOutputChannels+0xa8>)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	3302      	adds	r3, #2
 8006660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	3301      	adds	r3, #1
 8006668:	607b      	str	r3, [r7, #4]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2b77      	cmp	r3, #119	; 0x77
 800666e:	ddf0      	ble.n	8006652 <_InitOutputChannels+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8006670:	4b19      	ldr	r3, [pc, #100]	; (80066d8 <_InitOutputChannels+0xa8>)
 8006672:	4a1c      	ldr	r2, [pc, #112]	; (80066e4 <_InitOutputChannels+0xb4>)
 8006674:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8006678:	4b17      	ldr	r3, [pc, #92]	; (80066d8 <_InitOutputChannels+0xa8>)
 800667a:	4a1b      	ldr	r2, [pc, #108]	; (80066e8 <_InitOutputChannels+0xb8>)
 800667c:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the Aux output channel
	AuxChannel.channel = AUX_CHANNEL;
 8006680:	4b1a      	ldr	r3, [pc, #104]	; (80066ec <_InitOutputChannels+0xbc>)
 8006682:	2201      	movs	r2, #1
 8006684:	701a      	strb	r2, [r3, #0]
	AuxChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8006686:	4b15      	ldr	r3, [pc, #84]	; (80066dc <_InitOutputChannels+0xac>)
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	4a18      	ldr	r2, [pc, #96]	; (80066ec <_InitOutputChannels+0xbc>)
 800668c:	6053      	str	r3, [r2, #4]
	AuxChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 800668e:	4b17      	ldr	r3, [pc, #92]	; (80066ec <_InitOutputChannels+0xbc>)
 8006690:	4a12      	ldr	r2, [pc, #72]	; (80066dc <_InitOutputChannels+0xac>)
 8006692:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006696:	2300      	movs	r3, #0
 8006698:	603b      	str	r3, [r7, #0]
 800669a:	e00b      	b.n	80066b4 <_InitOutputChannels+0x84>
		AuxChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 800669c:	4a10      	ldr	r2, [pc, #64]	; (80066e0 <_InitOutputChannels+0xb0>)
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80066a4:	4911      	ldr	r1, [pc, #68]	; (80066ec <_InitOutputChannels+0xbc>)
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	3302      	adds	r3, #2
 80066aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	3301      	adds	r3, #1
 80066b2:	603b      	str	r3, [r7, #0]
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	2b77      	cmp	r3, #119	; 0x77
 80066b8:	ddf0      	ble.n	800669c <_InitOutputChannels+0x6c>

	AuxChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 80066ba:	4b0c      	ldr	r3, [pc, #48]	; (80066ec <_InitOutputChannels+0xbc>)
 80066bc:	4a09      	ldr	r2, [pc, #36]	; (80066e4 <_InitOutputChannels+0xb4>)
 80066be:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	AuxChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 80066c2:	4b0a      	ldr	r3, [pc, #40]	; (80066ec <_InitOutputChannels+0xbc>)
 80066c4:	4a08      	ldr	r2, [pc, #32]	; (80066e8 <_InitOutputChannels+0xb8>)
 80066c6:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0


}
 80066ca:	bf00      	nop
 80066cc:	370c      	adds	r7, #12
 80066ce:	46bd      	mov	sp, r7
 80066d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d4:	4770      	bx	lr
 80066d6:	bf00      	nop
 80066d8:	20002354 	.word	0x20002354
 80066dc:	20000128 	.word	0x20000128
 80066e0:	200014b4 	.word	0x200014b4
 80066e4:	20000b34 	.word	0x20000b34
 80066e8:	20000175 	.word	0x20000175
 80066ec:	20002548 	.word	0x20002548

080066f0 <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	4603      	mov	r3, r0
 80066f8:	71fb      	strb	r3, [r7, #7]

	if(!pChannel)
 80066fa:	79fb      	ldrb	r3, [r7, #7]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d101      	bne.n	8006704 <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 8006700:	4b04      	ldr	r3, [pc, #16]	; (8006714 <SM_GetOutputChannel+0x24>)
 8006702:	e000      	b.n	8006706 <SM_GetOutputChannel+0x16>
	else
		return &AuxChannel;
 8006704:	4b04      	ldr	r3, [pc, #16]	; (8006718 <SM_GetOutputChannel+0x28>)
}
 8006706:	4618      	mov	r0, r3
 8006708:	370c      	adds	r7, #12
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr
 8006712:	bf00      	nop
 8006714:	20002354 	.word	0x20002354
 8006718:	20002548 	.word	0x20002548

0800671c <SM_EnablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnablePwmToAux()
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b096      	sub	sp, #88	; 0x58
 8006720:	af00      	add	r7, sp, #0
	printf("SM_EnablePwmToAux\n");
 8006722:	4889      	ldr	r0, [pc, #548]	; (8006948 <SM_EnablePwmToAux+0x22c>)
 8006724:	f00b fbe0 	bl	8011ee8 <puts>

	HAL_StatusTypeDef res = 0;
 8006728:	2300      	movs	r3, #0
 800672a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800672e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006732:	2200      	movs	r2, #0
 8006734:	601a      	str	r2, [r3, #0]
 8006736:	605a      	str	r2, [r3, #4]
 8006738:	609a      	str	r2, [r3, #8]
 800673a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800673c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006740:	2200      	movs	r2, #0
 8006742:	601a      	str	r2, [r3, #0]
 8006744:	605a      	str	r2, [r3, #4]
 8006746:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8006748:	f107 031c 	add.w	r3, r7, #28
 800674c:	2200      	movs	r2, #0
 800674e:	601a      	str	r2, [r3, #0]
 8006750:	605a      	str	r2, [r3, #4]
 8006752:	609a      	str	r2, [r3, #8]
 8006754:	60da      	str	r2, [r3, #12]
 8006756:	611a      	str	r2, [r3, #16]
 8006758:	615a      	str	r2, [r3, #20]
 800675a:	619a      	str	r2, [r3, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800675c:	f107 0308 	add.w	r3, r7, #8
 8006760:	2200      	movs	r2, #0
 8006762:	601a      	str	r2, [r3, #0]
 8006764:	605a      	str	r2, [r3, #4]
 8006766:	609a      	str	r2, [r3, #8]
 8006768:	60da      	str	r2, [r3, #12]
 800676a:	611a      	str	r2, [r3, #16]


	htim3.Instance = PWM_AUX_OUT_TIM;
 800676c:	4b77      	ldr	r3, [pc, #476]	; (800694c <SM_EnablePwmToAux+0x230>)
 800676e:	4a78      	ldr	r2, [pc, #480]	; (8006950 <SM_EnablePwmToAux+0x234>)
 8006770:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8006772:	4b76      	ldr	r3, [pc, #472]	; (800694c <SM_EnablePwmToAux+0x230>)
 8006774:	2200      	movs	r2, #0
 8006776:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8006778:	4b74      	ldr	r3, [pc, #464]	; (800694c <SM_EnablePwmToAux+0x230>)
 800677a:	2210      	movs	r2, #16
 800677c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1;
 800677e:	4b73      	ldr	r3, [pc, #460]	; (800694c <SM_EnablePwmToAux+0x230>)
 8006780:	2201      	movs	r2, #1
 8006782:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8006784:	4b71      	ldr	r3, [pc, #452]	; (800694c <SM_EnablePwmToAux+0x230>)
 8006786:	f44f 7200 	mov.w	r2, #512	; 0x200
 800678a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800678c:	4b6f      	ldr	r3, [pc, #444]	; (800694c <SM_EnablePwmToAux+0x230>)
 800678e:	2280      	movs	r2, #128	; 0x80
 8006790:	619a      	str	r2, [r3, #24]
	if ((res == HAL_TIM_Base_Init(&htim3)) != HAL_OK)
 8006792:	486e      	ldr	r0, [pc, #440]	; (800694c <SM_EnablePwmToAux+0x230>)
 8006794:	f006 fef6 	bl	800d584 <HAL_TIM_Base_Init>
 8006798:	4603      	mov	r3, r0
 800679a:	461a      	mov	r2, r3
 800679c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d107      	bne.n	80067b4 <SM_EnablePwmToAux+0x98>
	{
		printf("SM_EnablePwmToAux HAL_TIM_Base_Init() Result:%u\n",res);
 80067a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067a8:	4619      	mov	r1, r3
 80067aa:	486a      	ldr	r0, [pc, #424]	; (8006954 <SM_EnablePwmToAux+0x238>)
 80067ac:	f00b fb28 	bl	8011e00 <iprintf>
		Error_Handler();
 80067b0:	f001 fb9c 	bl	8007eec <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80067b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80067b8:	647b      	str	r3, [r7, #68]	; 0x44
	if ((res == HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig)) != HAL_OK)
 80067ba:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80067be:	4619      	mov	r1, r3
 80067c0:	4862      	ldr	r0, [pc, #392]	; (800694c <SM_EnablePwmToAux+0x230>)
 80067c2:	f008 f84f 	bl	800e864 <HAL_TIM_ConfigClockSource>
 80067c6:	4603      	mov	r3, r0
 80067c8:	461a      	mov	r2, r3
 80067ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d107      	bne.n	80067e2 <SM_EnablePwmToAux+0xc6>
	{
		printf("SM_EnablePwmToAux HAL_TIM_ConfigClockSource() Result:%u\n",res);
 80067d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067d6:	4619      	mov	r1, r3
 80067d8:	485f      	ldr	r0, [pc, #380]	; (8006958 <SM_EnablePwmToAux+0x23c>)
 80067da:	f00b fb11 	bl	8011e00 <iprintf>
		Error_Handler();
 80067de:	f001 fb85 	bl	8007eec <Error_Handler>
	}
	if ((res == HAL_TIM_PWM_Init(&htim3)) != HAL_OK)
 80067e2:	485a      	ldr	r0, [pc, #360]	; (800694c <SM_EnablePwmToAux+0x230>)
 80067e4:	f006 ffe1 	bl	800d7aa <HAL_TIM_PWM_Init>
 80067e8:	4603      	mov	r3, r0
 80067ea:	461a      	mov	r2, r3
 80067ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d107      	bne.n	8006804 <SM_EnablePwmToAux+0xe8>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Init() Result:%u\n",res);
 80067f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067f8:	4619      	mov	r1, r3
 80067fa:	4858      	ldr	r0, [pc, #352]	; (800695c <SM_EnablePwmToAux+0x240>)
 80067fc:	f00b fb00 	bl	8011e00 <iprintf>
		Error_Handler();
 8006800:	f001 fb74 	bl	8007eec <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006804:	2320      	movs	r3, #32
 8006806:	63bb      	str	r3, [r7, #56]	; 0x38
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006808:	2300      	movs	r3, #0
 800680a:	643b      	str	r3, [r7, #64]	; 0x40
	if ((res == HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)) != HAL_OK)
 800680c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006810:	4619      	mov	r1, r3
 8006812:	484e      	ldr	r0, [pc, #312]	; (800694c <SM_EnablePwmToAux+0x230>)
 8006814:	f009 f8f0 	bl	800f9f8 <HAL_TIMEx_MasterConfigSynchronization>
 8006818:	4603      	mov	r3, r0
 800681a:	461a      	mov	r2, r3
 800681c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006820:	4293      	cmp	r3, r2
 8006822:	d107      	bne.n	8006834 <SM_EnablePwmToAux+0x118>
	{
		printf("SM_EnablePwmToAux HAL_TIMEx_MasterConfigSynchronization() Result:%u\n",res);
 8006824:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006828:	4619      	mov	r1, r3
 800682a:	484d      	ldr	r0, [pc, #308]	; (8006960 <SM_EnablePwmToAux+0x244>)
 800682c:	f00b fae8 	bl	8011e00 <iprintf>
		Error_Handler();
 8006830:	f001 fb5c 	bl	8007eec <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006834:	2360      	movs	r3, #96	; 0x60
 8006836:	61fb      	str	r3, [r7, #28]
	sConfigOC.Pulse = 0;
 8006838:	2300      	movs	r3, #0
 800683a:	623b      	str	r3, [r7, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800683c:	2300      	movs	r3, #0
 800683e:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006840:	2300      	movs	r3, #0
 8006842:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)) != HAL_OK)
 8006844:	f107 031c 	add.w	r3, r7, #28
 8006848:	2200      	movs	r2, #0
 800684a:	4619      	mov	r1, r3
 800684c:	483f      	ldr	r0, [pc, #252]	; (800694c <SM_EnablePwmToAux+0x230>)
 800684e:	f007 fef9 	bl	800e644 <HAL_TIM_PWM_ConfigChannel>
 8006852:	4603      	mov	r3, r0
 8006854:	461a      	mov	r2, r3
 8006856:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800685a:	4293      	cmp	r3, r2
 800685c:	d107      	bne.n	800686e <SM_EnablePwmToAux+0x152>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_ConfigChannel() Result:%u\n",res);
 800685e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006862:	4619      	mov	r1, r3
 8006864:	483f      	ldr	r0, [pc, #252]	; (8006964 <SM_EnablePwmToAux+0x248>)
 8006866:	f00b facb 	bl	8011e00 <iprintf>
		Error_Handler();
 800686a:	f001 fb3f 	bl	8007eec <Error_Handler>
	}


	// Timer Post Initialization
	printf("SM_EnablePwmToAux: __HAL_RCC_GPIOA_CLK_ENABLE\n");
 800686e:	483e      	ldr	r0, [pc, #248]	; (8006968 <SM_EnablePwmToAux+0x24c>)
 8006870:	f00b fb3a 	bl	8011ee8 <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8006874:	4b3d      	ldr	r3, [pc, #244]	; (800696c <SM_EnablePwmToAux+0x250>)
 8006876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006878:	4a3c      	ldr	r2, [pc, #240]	; (800696c <SM_EnablePwmToAux+0x250>)
 800687a:	f043 0301 	orr.w	r3, r3, #1
 800687e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006880:	4b3a      	ldr	r3, [pc, #232]	; (800696c <SM_EnablePwmToAux+0x250>)
 8006882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006884:	f003 0301 	and.w	r3, r3, #1
 8006888:	607b      	str	r3, [r7, #4]
 800688a:	687b      	ldr	r3, [r7, #4]
	/**PWM_AUX_OUT_TIM GPIO Configuration
	PA4     ------> PWM_AUX_OUT_TIM_CH2
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800688c:	2340      	movs	r3, #64	; 0x40
 800688e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006890:	2302      	movs	r3, #2
 8006892:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006894:	2300      	movs	r3, #0
 8006896:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006898:	2300      	movs	r3, #0
 800689a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800689c:	2302      	movs	r3, #2
 800689e:	61bb      	str	r3, [r7, #24]
	printf("SM_EnablePwmToAux: HAL_GPIO_Init\n");
 80068a0:	4833      	ldr	r0, [pc, #204]	; (8006970 <SM_EnablePwmToAux+0x254>)
 80068a2:	f00b fb21 	bl	8011ee8 <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068a6:	f107 0308 	add.w	r3, r7, #8
 80068aa:	4619      	mov	r1, r3
 80068ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80068b0:	f005 fb62 	bl	800bf78 <HAL_GPIO_Init>


	// PWM_AUX_OUT_TIM_MspInit 0

	/* PWM_AUX_OUT_TIM clock enable */
	printf("SM_EnablePwmToAux: __HAL_RCC_PWM_AUX_OUT_TIM_CLK_ENABLE\n");
 80068b4:	482f      	ldr	r0, [pc, #188]	; (8006974 <SM_EnablePwmToAux+0x258>)
 80068b6:	f00b fb17 	bl	8011ee8 <puts>
	__HAL_RCC_TIM3_CLK_ENABLE();
 80068ba:	4b2c      	ldr	r3, [pc, #176]	; (800696c <SM_EnablePwmToAux+0x250>)
 80068bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068be:	4a2b      	ldr	r2, [pc, #172]	; (800696c <SM_EnablePwmToAux+0x250>)
 80068c0:	f043 0302 	orr.w	r3, r3, #2
 80068c4:	6593      	str	r3, [r2, #88]	; 0x58
 80068c6:	4b29      	ldr	r3, [pc, #164]	; (800696c <SM_EnablePwmToAux+0x250>)
 80068c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068ca:	f003 0302 	and.w	r3, r3, #2
 80068ce:	603b      	str	r3, [r7, #0]
 80068d0:	683b      	ldr	r3, [r7, #0]

	/* PWM_AUX_OUT_TIM interrupt Init */
	printf("SM_EnablePwmToAux: HAL_NVIC_SetPriority\n");
 80068d2:	4829      	ldr	r0, [pc, #164]	; (8006978 <SM_EnablePwmToAux+0x25c>)
 80068d4:	f00b fb08 	bl	8011ee8 <puts>
	HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80068d8:	2200      	movs	r2, #0
 80068da:	2100      	movs	r1, #0
 80068dc:	201d      	movs	r0, #29
 80068de:	f004 fbb8 	bl	800b052 <HAL_NVIC_SetPriority>
	printf("SM_EnablePwmToAux: HAL_NVIC_EnableIRQ\n");
 80068e2:	4826      	ldr	r0, [pc, #152]	; (800697c <SM_EnablePwmToAux+0x260>)
 80068e4:	f00b fb00 	bl	8011ee8 <puts>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80068e8:	201d      	movs	r0, #29
 80068ea:	f004 fbcc 	bl	800b086 <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspInit 1 */
	printf("SM_EnablePwmToAux: HAL_TIM_PWM_Start\n");
 80068ee:	4824      	ldr	r0, [pc, #144]	; (8006980 <SM_EnablePwmToAux+0x264>)
 80068f0:	f00b fafa 	bl	8011ee8 <puts>
	if ((res == HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 80068f4:	2100      	movs	r1, #0
 80068f6:	4815      	ldr	r0, [pc, #84]	; (800694c <SM_EnablePwmToAux+0x230>)
 80068f8:	f006 ffb8 	bl	800d86c <HAL_TIM_PWM_Start>
 80068fc:	4603      	mov	r3, r0
 80068fe:	461a      	mov	r2, r3
 8006900:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006904:	4293      	cmp	r3, r2
 8006906:	d107      	bne.n	8006918 <SM_EnablePwmToAux+0x1fc>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Start() Result:%u\n",res);
 8006908:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800690c:	4619      	mov	r1, r3
 800690e:	481d      	ldr	r0, [pc, #116]	; (8006984 <SM_EnablePwmToAux+0x268>)
 8006910:	f00b fa76 	bl	8011e00 <iprintf>
		Error_Handler();
 8006914:	f001 faea 	bl	8007eec <Error_Handler>
	}

	printf("SM_EnablePwmToAux: GO_ApplyPresetToSignal\n");
 8006918:	481b      	ldr	r0, [pc, #108]	; (8006988 <SM_EnablePwmToAux+0x26c>)
 800691a:	f00b fae5 	bl	8011ee8 <puts>
	GO_ApplyPresetToSignal(eDefaultGainPreset);
 800691e:	2007      	movs	r0, #7
 8006920:	f7ff fba2 	bl	8006068 <GO_ApplyPresetToSignal>

	// 50% duty cycle
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->CCR1 = 32768\n");
 8006924:	4819      	ldr	r0, [pc, #100]	; (800698c <SM_EnablePwmToAux+0x270>)
 8006926:	f00b fadf 	bl	8011ee8 <puts>
	PWM_AUX_OUT_TIM->CCR1 = 32768;
 800692a:	4b09      	ldr	r3, [pc, #36]	; (8006950 <SM_EnablePwmToAux+0x234>)
 800692c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006930:	635a      	str	r2, [r3, #52]	; 0x34
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->ARR = 65535\n");
 8006932:	4817      	ldr	r0, [pc, #92]	; (8006990 <SM_EnablePwmToAux+0x274>)
 8006934:	f00b fad8 	bl	8011ee8 <puts>
	PWM_AUX_OUT_TIM->ARR = 65535;
 8006938:	4b05      	ldr	r3, [pc, #20]	; (8006950 <SM_EnablePwmToAux+0x234>)
 800693a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800693e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006940:	bf00      	nop
 8006942:	3758      	adds	r7, #88	; 0x58
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}
 8006948:	08015f80 	.word	0x08015f80
 800694c:	200022dc 	.word	0x200022dc
 8006950:	40000400 	.word	0x40000400
 8006954:	08015f94 	.word	0x08015f94
 8006958:	08015fc8 	.word	0x08015fc8
 800695c:	08016004 	.word	0x08016004
 8006960:	08016034 	.word	0x08016034
 8006964:	0801607c 	.word	0x0801607c
 8006968:	080160b8 	.word	0x080160b8
 800696c:	40021000 	.word	0x40021000
 8006970:	080160e8 	.word	0x080160e8
 8006974:	0801610c 	.word	0x0801610c
 8006978:	08016144 	.word	0x08016144
 800697c:	0801616c 	.word	0x0801616c
 8006980:	08016194 	.word	0x08016194
 8006984:	080161bc 	.word	0x080161bc
 8006988:	080161f0 	.word	0x080161f0
 800698c:	0801621c 	.word	0x0801621c
 8006990:	08016250 	.word	0x08016250

08006994 <SM_DisablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisablePwmToAux()
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
	printf("SM_DisablePwmToAux");
 800699a:	4815      	ldr	r0, [pc, #84]	; (80069f0 <SM_DisablePwmToAux+0x5c>)
 800699c:	f00b fa30 	bl	8011e00 <iprintf>

	HAL_StatusTypeDef res = 0;
 80069a0:	2300      	movs	r3, #0
 80069a2:	71fb      	strb	r3, [r7, #7]


	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 0 */
	printf("SM_DisablePwmToAux: HAL_TIM_PWM_Stop\n");
 80069a4:	4813      	ldr	r0, [pc, #76]	; (80069f4 <SM_DisablePwmToAux+0x60>)
 80069a6:	f00b fa9f 	bl	8011ee8 <puts>
	if ((res == HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 80069aa:	2100      	movs	r1, #0
 80069ac:	4812      	ldr	r0, [pc, #72]	; (80069f8 <SM_DisablePwmToAux+0x64>)
 80069ae:	f007 f837 	bl	800da20 <HAL_TIM_PWM_Stop>
 80069b2:	4603      	mov	r3, r0
 80069b4:	461a      	mov	r2, r3
 80069b6:	79fb      	ldrb	r3, [r7, #7]
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d106      	bne.n	80069ca <SM_DisablePwmToAux+0x36>
	{
		printf("SM_DisablePwmToAux HAL_TIM_PWM_Stop() Result:%u\n",res);
 80069bc:	79fb      	ldrb	r3, [r7, #7]
 80069be:	4619      	mov	r1, r3
 80069c0:	480e      	ldr	r0, [pc, #56]	; (80069fc <SM_DisablePwmToAux+0x68>)
 80069c2:	f00b fa1d 	bl	8011e00 <iprintf>
		Error_Handler();
 80069c6:	f001 fa91 	bl	8007eec <Error_Handler>
	}
	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 0 */
	/* Peripheral clock disable */
	printf("SM_DisablePwmToAux __HAL_RCC_PWM_AUX_OUT_TIM_CLK_DISABLE\n");
 80069ca:	480d      	ldr	r0, [pc, #52]	; (8006a00 <SM_DisablePwmToAux+0x6c>)
 80069cc:	f00b fa8c 	bl	8011ee8 <puts>
	__HAL_RCC_TIM3_CLK_DISABLE();
 80069d0:	4b0c      	ldr	r3, [pc, #48]	; (8006a04 <SM_DisablePwmToAux+0x70>)
 80069d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069d4:	4a0b      	ldr	r2, [pc, #44]	; (8006a04 <SM_DisablePwmToAux+0x70>)
 80069d6:	f023 0302 	bic.w	r3, r3, #2
 80069da:	6593      	str	r3, [r2, #88]	; 0x58

	/* PWM_AUX_OUT_TIM interrupt Deinit */
	printf("SM_DisablePwmToAux HAL_NVIC_DisableIRQ\n");
 80069dc:	480a      	ldr	r0, [pc, #40]	; (8006a08 <SM_DisablePwmToAux+0x74>)
 80069de:	f00b fa83 	bl	8011ee8 <puts>
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 80069e2:	201d      	movs	r0, #29
 80069e4:	f004 fb5d 	bl	800b0a2 <HAL_NVIC_DisableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 1 */
}
 80069e8:	bf00      	nop
 80069ea:	3708      	adds	r7, #8
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}
 80069f0:	08016280 	.word	0x08016280
 80069f4:	08016294 	.word	0x08016294
 80069f8:	200022dc 	.word	0x200022dc
 80069fc:	080162bc 	.word	0x080162bc
 8006a00:	080162f0 	.word	0x080162f0
 8006a04:	40021000 	.word	0x40021000
 8006a08:	0801632c 	.word	0x0801632c

08006a0c <SM_EnableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnableDacToAux()
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b0b2      	sub	sp, #200	; 0xc8
 8006a10:	af00      	add	r7, sp, #0
	printf("SM_EnableDacToAux");
 8006a12:	4860      	ldr	r0, [pc, #384]	; (8006b94 <SM_EnableDacToAux+0x188>)
 8006a14:	f00b f9f4 	bl	8011e00 <iprintf>

	HAL_StatusTypeDef res = 0;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	DAC_ChannelConfTypeDef sConfig = {0};
 8006a1e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8006a22:	2230      	movs	r2, #48	; 0x30
 8006a24:	2100      	movs	r1, #0
 8006a26:	4618      	mov	r0, r3
 8006a28:	f00a fd86 	bl	8011538 <memset>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a2c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006a30:	2200      	movs	r2, #0
 8006a32:	601a      	str	r2, [r3, #0]
 8006a34:	605a      	str	r2, [r3, #4]
 8006a36:	609a      	str	r2, [r3, #8]
 8006a38:	60da      	str	r2, [r3, #12]
 8006a3a:	611a      	str	r2, [r3, #16]
	DAC_HandleTypeDef hdac2;
	DMA_HandleTypeDef hdma_dac2_ch1;
	/** DAC Initialization
	*/
	hdac2.Instance = DAC2;
 8006a3c:	4b56      	ldr	r3, [pc, #344]	; (8006b98 <SM_EnableDacToAux+0x18c>)
 8006a3e:	66fb      	str	r3, [r7, #108]	; 0x6c
	if ((res == HAL_DAC_Init(&hdac2)) != HAL_OK)
 8006a40:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006a44:	4618      	mov	r0, r3
 8006a46:	f004 fb46 	bl	800b0d6 <HAL_DAC_Init>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d107      	bne.n	8006a66 <SM_EnableDacToAux+0x5a>
	{
		printf("SM_EnableDacToAux HAL_DAC_Init() Result:%u\n",res);
 8006a56:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	484f      	ldr	r0, [pc, #316]	; (8006b9c <SM_EnableDacToAux+0x190>)
 8006a5e:	f00b f9cf 	bl	8011e00 <iprintf>
		Error_Handler();
 8006a62:	f001 fa43 	bl	8007eec <Error_Handler>
	}
	/** DAC channel OUT1 config
	*/
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006a66:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006a6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
	sConfig.DAC_SignedFormat = DISABLE;
 8006a74:	2300      	movs	r3, #0
 8006a76:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8006a80:	2306      	movs	r3, #6
 8006a82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006a86:	2300      	movs	r3, #0
 8006a88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006a92:	2301      	movs	r3, #1
 8006a94:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	if ((res == HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1)) != HAL_OK)
 8006a9e:	f107 0194 	add.w	r1, r7, #148	; 0x94
 8006aa2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f004 fcfd 	bl	800b4a8 <HAL_DAC_ConfigChannel>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d107      	bne.n	8006aca <SM_EnableDacToAux+0xbe>
	{
		printf("SM_EnableDacToAux HAL_DAC_ConfigChannel() Result:%u\n",res);
 8006aba:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006abe:	4619      	mov	r1, r3
 8006ac0:	4837      	ldr	r0, [pc, #220]	; (8006ba0 <SM_EnableDacToAux+0x194>)
 8006ac2:	f00b f99d 	bl	8011e00 <iprintf>
		Error_Handler();
 8006ac6:	f001 fa11 	bl	8007eec <Error_Handler>

	/* USER CODE BEGIN DAC2_MspInit 0 */

	/* USER CODE END DAC2_MspInit 0 */
	/* DAC2 clock enable */
	printf("SM_EnableDacToAux __HAL_RCC_DAC2_CLK_ENABLE()\n");
 8006aca:	4836      	ldr	r0, [pc, #216]	; (8006ba4 <SM_EnableDacToAux+0x198>)
 8006acc:	f00b fa0c 	bl	8011ee8 <puts>
	__HAL_RCC_DAC2_CLK_ENABLE();
 8006ad0:	4b35      	ldr	r3, [pc, #212]	; (8006ba8 <SM_EnableDacToAux+0x19c>)
 8006ad2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ad4:	4a34      	ldr	r2, [pc, #208]	; (8006ba8 <SM_EnableDacToAux+0x19c>)
 8006ad6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ada:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006adc:	4b32      	ldr	r3, [pc, #200]	; (8006ba8 <SM_EnableDacToAux+0x19c>)
 8006ade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ae4:	60bb      	str	r3, [r7, #8]
 8006ae6:	68bb      	ldr	r3, [r7, #8]

	printf("SM_EnableDacToAux __HAL_RCC_GPIOA_CLK_ENABLE()\n");
 8006ae8:	4830      	ldr	r0, [pc, #192]	; (8006bac <SM_EnableDacToAux+0x1a0>)
 8006aea:	f00b f9fd 	bl	8011ee8 <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8006aee:	4b2e      	ldr	r3, [pc, #184]	; (8006ba8 <SM_EnableDacToAux+0x19c>)
 8006af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006af2:	4a2d      	ldr	r2, [pc, #180]	; (8006ba8 <SM_EnableDacToAux+0x19c>)
 8006af4:	f043 0301 	orr.w	r3, r3, #1
 8006af8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006afa:	4b2b      	ldr	r3, [pc, #172]	; (8006ba8 <SM_EnableDacToAux+0x19c>)
 8006afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006afe:	f003 0301 	and.w	r3, r3, #1
 8006b02:	607b      	str	r3, [r7, #4]
 8006b04:	687b      	ldr	r3, [r7, #4]
	/**DAC2 GPIO Configuration
	PA6     ------> DAC2_OUT1
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006b06:	2340      	movs	r3, #64	; 0x40
 8006b08:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b12:	2300      	movs	r3, #0
 8006b14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	printf("SM_EnableDacToAux HAL_GPIO_Init()\n");
 8006b18:	4825      	ldr	r0, [pc, #148]	; (8006bb0 <SM_EnableDacToAux+0x1a4>)
 8006b1a:	f00b f9e5 	bl	8011ee8 <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b1e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006b22:	4619      	mov	r1, r3
 8006b24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006b28:	f005 fa26 	bl	800bf78 <HAL_GPIO_Init>

	/* DAC2 DMA Init */
	/* DAC2_CH1 Init */
	hdma_dac2_ch1.Instance = DMA1_Channel3;
 8006b2c:	4b21      	ldr	r3, [pc, #132]	; (8006bb4 <SM_EnableDacToAux+0x1a8>)
 8006b2e:	60fb      	str	r3, [r7, #12]
	hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8006b30:	2329      	movs	r3, #41	; 0x29
 8006b32:	613b      	str	r3, [r7, #16]
	hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006b34:	2310      	movs	r3, #16
 8006b36:	617b      	str	r3, [r7, #20]
	hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	61bb      	str	r3, [r7, #24]
	hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006b3c:	2380      	movs	r3, #128	; 0x80
 8006b3e:	61fb      	str	r3, [r7, #28]
	hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006b40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b44:	623b      	str	r3, [r7, #32]
	hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006b46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006b4a:	627b      	str	r3, [r7, #36]	; 0x24
	hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8006b4c:	2320      	movs	r3, #32
 8006b4e:	62bb      	str	r3, [r7, #40]	; 0x28
	hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006b50:	2300      	movs	r3, #0
 8006b52:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_DMA_Init(&hdma_dac2_ch1)) != HAL_OK)
 8006b54:	f107 030c 	add.w	r3, r7, #12
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f004 fedb 	bl	800b914 <HAL_DMA_Init>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	461a      	mov	r2, r3
 8006b62:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d107      	bne.n	8006b7a <SM_EnableDacToAux+0x16e>
	{
		printf("SM_EnableDacToAux HAL_DMA_Init() Result:%u\n",res);
 8006b6a:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006b6e:	4619      	mov	r1, r3
 8006b70:	4811      	ldr	r0, [pc, #68]	; (8006bb8 <SM_EnableDacToAux+0x1ac>)
 8006b72:	f00b f945 	bl	8011e00 <iprintf>
		Error_Handler();
 8006b76:	f001 f9b9 	bl	8007eec <Error_Handler>
	}

	printf("SM_EnableDacToAux __HAL_LINKDMA()\n");
 8006b7a:	4810      	ldr	r0, [pc, #64]	; (8006bbc <SM_EnableDacToAux+0x1b0>)
 8006b7c:	f00b f9b4 	bl	8011ee8 <puts>
	__HAL_LINKDMA(&hdac2,DMA_Handle1,hdma_dac2_ch1);
 8006b80:	f107 030c 	add.w	r3, r7, #12
 8006b84:	677b      	str	r3, [r7, #116]	; 0x74
 8006b86:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006b8a:	637b      	str	r3, [r7, #52]	; 0x34

    //GO_ApplyPresetToAux(eDefaultGainPreset);
}
 8006b8c:	bf00      	nop
 8006b8e:	37c8      	adds	r7, #200	; 0xc8
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}
 8006b94:	08016354 	.word	0x08016354
 8006b98:	50000c00 	.word	0x50000c00
 8006b9c:	08016368 	.word	0x08016368
 8006ba0:	08016394 	.word	0x08016394
 8006ba4:	080163cc 	.word	0x080163cc
 8006ba8:	40021000 	.word	0x40021000
 8006bac:	080163fc 	.word	0x080163fc
 8006bb0:	0801642c 	.word	0x0801642c
 8006bb4:	40020030 	.word	0x40020030
 8006bb8:	08016450 	.word	0x08016450
 8006bbc:	0801647c 	.word	0x0801647c

08006bc0 <SM_DisableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisableDacToAux()
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	af00      	add	r7, sp, #0


	printf("SM_DisableDacToAux\n");
 8006bc4:	4806      	ldr	r0, [pc, #24]	; (8006be0 <SM_DisableDacToAux+0x20>)
 8006bc6:	f00b f98f 	bl	8011ee8 <puts>
    //__HAL_RCC_DAC2_CLK_DISABLE();

    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
	printf("SM_DisableDacToAux HAL_GPIO_DeInit\n");
 8006bca:	4806      	ldr	r0, [pc, #24]	; (8006be4 <SM_DisableDacToAux+0x24>)
 8006bcc:	f00b f98c 	bl	8011ee8 <puts>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 8006bd0:	2140      	movs	r1, #64	; 0x40
 8006bd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006bd6:	f005 fb51 	bl	800c27c <HAL_GPIO_DeInit>

}
 8006bda:	bf00      	nop
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	080164a0 	.word	0x080164a0
 8006be4:	080164b4 	.word	0x080164b4

08006be8 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Inversion direction)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	4603      	mov	r3, r0
 8006bf0:	71fb      	strb	r3, [r7, #7]
	if(direction)
 8006bf2:	79fb      	ldrb	r3, [r7, #7]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d008      	beq.n	8006c0a <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8006bf8:	4b08      	ldr	r3, [pc, #32]	; (8006c1c <SM_GetEncoderValue+0x34>)
 8006bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bfc:	b29a      	uxth	r2, r3
 8006bfe:	4b07      	ldr	r3, [pc, #28]	; (8006c1c <SM_GetEncoderValue+0x34>)
 8006c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	e002      	b.n	8006c10 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 8006c0a:	4b04      	ldr	r3, [pc, #16]	; (8006c1c <SM_GetEncoderValue+0x34>)
 8006c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0e:	b29b      	uxth	r3, r3
	}
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr
 8006c1c:	40012c00 	.word	0x40012c00

08006c20 <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 8006c26:	4b1d      	ldr	r3, [pc, #116]	; (8006c9c <SM_GetOutputInHertz+0x7c>)
 8006c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d103      	bne.n	8006c36 <SM_GetOutputInHertz+0x16>
 8006c2e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006c32:	60bb      	str	r3, [r7, #8]
 8006c34:	e007      	b.n	8006c46 <SM_GetOutputInHertz+0x26>
 8006c36:	4b19      	ldr	r3, [pc, #100]	; (8006c9c <SM_GetOutputInHertz+0x7c>)
 8006c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c3a:	ee07 3a90 	vmov	s15, r3
 8006c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c42:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 8006c46:	4b15      	ldr	r3, [pc, #84]	; (8006c9c <SM_GetOutputInHertz+0x7c>)
 8006c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d103      	bne.n	8006c56 <SM_GetOutputInHertz+0x36>
 8006c4e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006c52:	607b      	str	r3, [r7, #4]
 8006c54:	e007      	b.n	8006c66 <SM_GetOutputInHertz+0x46>
 8006c56:	4b11      	ldr	r3, [pc, #68]	; (8006c9c <SM_GetOutputInHertz+0x7c>)
 8006c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c5a:	ee07 3a90 	vmov	s15, r3
 8006c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c62:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 8006c66:	ed97 7a02 	vldr	s14, [r7, #8]
 8006c6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8006c6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c72:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8006ca0 <SM_GetOutputInHertz+0x80>
 8006c76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c7a:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 8006c7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006c82:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8006ca4 <SM_GetOutputInHertz+0x84>
 8006c86:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006c8a:	eef0 7a66 	vmov.f32	s15, s13
}
 8006c8e:	eeb0 0a67 	vmov.f32	s0, s15
 8006c92:	3714      	adds	r7, #20
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr
 8006c9c:	40013400 	.word	0x40013400
 8006ca0:	4d2037a0 	.word	0x4d2037a0
 8006ca4:	42f00000 	.word	0x42f00000

08006ca8 <SM_ConvertPeriodToHertz>:


float SM_ConvertPeriodToHertz(uint32_t period, uint16_t psc)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	807b      	strh	r3, [r7, #2]
	(psc == 0) ? (psc = 1) : psc;
 8006cb4:	887b      	ldrh	r3, [r7, #2]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d101      	bne.n	8006cbe <SM_ConvertPeriodToHertz+0x16>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	807b      	strh	r3, [r7, #2]

	return (float)SM_MCLK / ( (float)psc * (float)period );
 8006cbe:	887b      	ldrh	r3, [r7, #2]
 8006cc0:	ee07 3a90 	vmov	s15, r3
 8006cc4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	ee07 3a90 	vmov	s15, r3
 8006cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cd6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006cf0 <SM_ConvertPeriodToHertz+0x48>
 8006cda:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006cde:	eef0 7a66 	vmov.f32	s15, s13
}
 8006ce2:	eeb0 0a67 	vmov.f32	s0, s15
 8006ce6:	370c      	adds	r7, #12
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr
 8006cf0:	4d2037a0 	.word	0x4d2037a0

08006cf4 <SM_IsFuncPwmDutyMode>:
	return (SM_MCLK / hertz) / psc;
}


uint8_t SM_IsFuncPwmDutyMode()
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	af00      	add	r7, sp, #0
	return duty_adjust_mode;
 8006cf8:	4b03      	ldr	r3, [pc, #12]	; (8006d08 <SM_IsFuncPwmDutyMode+0x14>)
 8006cfa:	781b      	ldrb	r3, [r3, #0]
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	20002258 	.word	0x20002258

08006d0c <SM_ToggleFuncPwmDutyMode>:

void SM_ToggleFuncPwmDutyMode()
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	af00      	add	r7, sp, #0
	duty_adjust_mode ^= 1;
 8006d10:	4b05      	ldr	r3, [pc, #20]	; (8006d28 <SM_ToggleFuncPwmDutyMode+0x1c>)
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	f083 0301 	eor.w	r3, r3, #1
 8006d18:	b2da      	uxtb	r2, r3
 8006d1a:	4b03      	ldr	r3, [pc, #12]	; (8006d28 <SM_ToggleFuncPwmDutyMode+0x1c>)
 8006d1c:	701a      	strb	r2, [r3, #0]
}
 8006d1e:	bf00      	nop
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr
 8006d28:	20002258 	.word	0x20002258

08006d2c <SM_ResetFuncPwmDutyMode>:

void SM_ResetFuncPwmDutyMode()
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	af00      	add	r7, sp, #0
	duty_adjust_mode = 0;
 8006d30:	4b03      	ldr	r3, [pc, #12]	; (8006d40 <SM_ResetFuncPwmDutyMode+0x14>)
 8006d32:	2200      	movs	r2, #0
 8006d34:	701a      	strb	r2, [r3, #0]

}
 8006d36:	bf00      	nop
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr
 8006d40:	20002258 	.word	0x20002258

08006d44 <VPP_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ResetLastEncoderValue()
{
 8006d44:	b480      	push	{r7}
 8006d46:	af00      	add	r7, sp, #0
	amp_last_encoder_value = 0;
 8006d48:	4b03      	ldr	r3, [pc, #12]	; (8006d58 <VPP_ResetLastEncoderValue+0x14>)
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	801a      	strh	r2, [r3, #0]
}
 8006d4e:	bf00      	nop
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr
 8006d58:	2000225a 	.word	0x2000225a

08006d5c <VPP_ApplyProfileToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSignal(eAmpSettings_t pPresetEnum)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	4603      	mov	r3, r0
 8006d64:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8006d66:	79fa      	ldrb	r2, [r7, #7]
 8006d68:	4613      	mov	r3, r2
 8006d6a:	00db      	lsls	r3, r3, #3
 8006d6c:	1a9b      	subs	r3, r3, r2
 8006d6e:	009b      	lsls	r3, r3, #2
 8006d70:	4a10      	ldr	r2, [pc, #64]	; (8006db4 <VPP_ApplyProfileToSignal+0x58>)
 8006d72:	4413      	add	r3, r2
 8006d74:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 8006d76:	2000      	movs	r0, #0
 8006d78:	f7ff fcba 	bl	80066f0 <SM_GetOutputChannel>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	7a1b      	ldrb	r3, [r3, #8]
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7ff f96d 	bl	8006068 <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	edd3 7a04 	vldr	s15, [r3, #16]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	ed93 7a05 	vldr	s14, [r3, #20]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	8b1b      	ldrh	r3, [r3, #24]
 8006d9e:	4618      	mov	r0, r3
 8006da0:	eef0 0a47 	vmov.f32	s1, s14
 8006da4:	eeb0 0a67 	vmov.f32	s0, s15
 8006da8:	f000 f830 	bl	8006e0c <_ProcessSignalDataTable>


}
 8006dac:	bf00      	nop
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	20000178 	.word	0x20000178

08006db8 <VPP_ApplyProfileToAux>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToAux(eAmpSettings_t pPresetEnum)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	71fb      	strb	r3, [r7, #7]

	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8006dc2:	79fa      	ldrb	r2, [r7, #7]
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	00db      	lsls	r3, r3, #3
 8006dc8:	1a9b      	subs	r3, r3, r2
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	4a0e      	ldr	r2, [pc, #56]	; (8006e08 <VPP_ApplyProfileToAux+0x50>)
 8006dce:	4413      	add	r3, r2
 8006dd0:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the AuxChannel object
	SM_GetOutputChannel(AUX_CHANNEL)->amp_profile = pNextEncPreset;
 8006dd2:	2001      	movs	r0, #1
 8006dd4:	f7ff fc8c 	bl	80066f0 <SM_GetOutputChannel>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	//GO_ApplyPresetToAux(pNextEncPreset->gain_preset);

	// Apply the next amplitude setting to the AuxChannel object
	_ProcessAuxDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	edd3 7a04 	vldr	s15, [r3, #16]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	ed93 7a05 	vldr	s14, [r3, #20]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	8b1b      	ldrh	r3, [r3, #24]
 8006df0:	4618      	mov	r0, r3
 8006df2:	eef0 0a47 	vmov.f32	s1, s14
 8006df6:	eeb0 0a67 	vmov.f32	s0, s15
 8006dfa:	f000 f88d 	bl	8006f18 <_ProcessAuxDataTable>



}
 8006dfe:	bf00      	nop
 8006e00:	3710      	adds	r7, #16
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	20000178 	.word	0x20000178

08006e0c <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b08a      	sub	sp, #40	; 0x28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	ed87 0a03 	vstr	s0, [r7, #12]
 8006e16:	edc7 0a02 	vstr	s1, [r7, #8]
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	80fb      	strh	r3, [r7, #6]
	sOutputChannel_t * pTmpOutputChannel = SM_GetOutputChannel(SIGNAL_CHANNEL);
 8006e1e:	2000      	movs	r0, #0
 8006e20:	f7ff fc66 	bl	80066f0 <SM_GetOutputChannel>
 8006e24:	6178      	str	r0, [r7, #20]
	if(pTmpOutputChannel->func_profile->func != PWM_FUNC_MODE)
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	2b06      	cmp	r3, #6
 8006e30:	d06b      	beq.n	8006f0a <_ProcessSignalDataTable+0xfe>
	{
		// copy refer lookup datat table from SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006e32:	2300      	movs	r3, #0
 8006e34:	627b      	str	r3, [r7, #36]	; 0x24
 8006e36:	e00c      	b.n	8006e52 <_ProcessSignalDataTable+0x46>
		{
			tmpDataTable[i] = pTmpOutputChannel->ref_lut_data[i];
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3e:	009b      	lsls	r3, r3, #2
 8006e40:	4413      	add	r3, r2
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	4933      	ldr	r1, [pc, #204]	; (8006f14 <_ProcessSignalDataTable+0x108>)
 8006e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4e:	3301      	adds	r3, #1
 8006e50:	627b      	str	r3, [r7, #36]	; 0x24
 8006e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e54:	2b77      	cmp	r3, #119	; 0x77
 8006e56:	ddef      	ble.n	8006e38 <_ProcessSignalDataTable+0x2c>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 8006e58:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006e5c:	623b      	str	r3, [r7, #32]
		if(_encoder_value)
 8006e5e:	88fb      	ldrh	r3, [r7, #6]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d008      	beq.n	8006e76 <_ProcessSignalDataTable+0x6a>
		{
			pos_offset_coeff = (_encoder_value/4);
 8006e64:	88fb      	ldrh	r3, [r7, #6]
 8006e66:	089b      	lsrs	r3, r3, #2
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	ee07 3a90 	vmov	s15, r3
 8006e6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e72:	edc7 7a08 	vstr	s15, [r7, #32]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006e76:	2300      	movs	r3, #0
 8006e78:	61fb      	str	r3, [r7, #28]
 8006e7a:	e02e      	b.n	8006eda <_ProcessSignalDataTable+0xce>
		{
			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006e7c:	4a25      	ldr	r2, [pc, #148]	; (8006f14 <_ProcessSignalDataTable+0x108>)
 8006e7e:	69fb      	ldr	r3, [r7, #28]
 8006e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e84:	ee07 3a90 	vmov	s15, r3
 8006e88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006e8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e98:	ee17 1a90 	vmov	r1, s15
 8006e9c:	4a1d      	ldr	r2, [pc, #116]	; (8006f14 <_ProcessSignalDataTable+0x108>)
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006ea4:	4a1b      	ldr	r2, [pc, #108]	; (8006f14 <_ProcessSignalDataTable+0x108>)
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006eac:	ee07 3a90 	vmov	s15, r3
 8006eb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006eb4:	edd7 7a08 	vldr	s15, [r7, #32]
 8006eb8:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006ebc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006ec0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ec4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ec8:	ee17 1a90 	vmov	r1, s15
 8006ecc:	4a11      	ldr	r2, [pc, #68]	; (8006f14 <_ProcessSignalDataTable+0x108>)
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	61fb      	str	r3, [r7, #28]
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	2b77      	cmp	r3, #119	; 0x77
 8006ede:	ddcd      	ble.n	8006e7c <_ProcessSignalDataTable+0x70>
		}

		// restore lookup table copy to active lookup table in SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	61bb      	str	r3, [r7, #24]
 8006ee4:	e00e      	b.n	8006f04 <_ProcessSignalDataTable+0xf8>
		{
			SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8006ee6:	2000      	movs	r0, #0
 8006ee8:	f7ff fc02 	bl	80066f0 <SM_GetOutputChannel>
 8006eec:	4601      	mov	r1, r0
 8006eee:	4a09      	ldr	r2, [pc, #36]	; (8006f14 <_ProcessSignalDataTable+0x108>)
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006ef6:	69bb      	ldr	r3, [r7, #24]
 8006ef8:	3302      	adds	r3, #2
 8006efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	3301      	adds	r3, #1
 8006f02:	61bb      	str	r3, [r7, #24]
 8006f04:	69bb      	ldr	r3, [r7, #24]
 8006f06:	2b77      	cmp	r3, #119	; 0x77
 8006f08:	dded      	ble.n	8006ee6 <_ProcessSignalDataTable+0xda>
		}
	}

}
 8006f0a:	bf00      	nop
 8006f0c:	3728      	adds	r7, #40	; 0x28
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	2000273c 	.word	0x2000273c

08006f18 <_ProcessAuxDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessAuxDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b088      	sub	sp, #32
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	ed87 0a03 	vstr	s0, [r7, #12]
 8006f22:	edc7 0a02 	vstr	s1, [r7, #8]
 8006f26:	4603      	mov	r3, r0
 8006f28:	80fb      	strh	r3, [r7, #6]
	if(SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func != PWM_FUNC_MODE)
 8006f2a:	2001      	movs	r0, #1
 8006f2c:	f7ff fbe0 	bl	80066f0 <SM_GetOutputChannel>
 8006f30:	4603      	mov	r3, r0
 8006f32:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	2b06      	cmp	r3, #6
 8006f3a:	d059      	beq.n	8006ff0 <_ProcessAuxDataTable+0xd8>
	{
		// copy refer lookup datat table from AuxChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	61fb      	str	r3, [r7, #28]
 8006f40:	e00f      	b.n	8006f62 <_ProcessAuxDataTable+0x4a>
		{
			tmpDataTable[i] = SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data[i];
 8006f42:	2001      	movs	r0, #1
 8006f44:	f7ff fbd4 	bl	80066f0 <SM_GetOutputChannel>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	685a      	ldr	r2, [r3, #4]
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	4413      	add	r3, r2
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	4933      	ldr	r1, [pc, #204]	; (8007024 <_ProcessAuxDataTable+0x10c>)
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	3301      	adds	r3, #1
 8006f60:	61fb      	str	r3, [r7, #28]
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	2b77      	cmp	r3, #119	; 0x77
 8006f66:	ddec      	ble.n	8006f42 <_ProcessAuxDataTable+0x2a>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 8006f68:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006f6c:	61bb      	str	r3, [r7, #24]
		if(_encoder_value)
 8006f6e:	88fb      	ldrh	r3, [r7, #6]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d008      	beq.n	8006f86 <_ProcessAuxDataTable+0x6e>
		{
			pos_offset_coeff = (_encoder_value/4);
 8006f74:	88fb      	ldrh	r3, [r7, #6]
 8006f76:	089b      	lsrs	r3, r3, #2
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	ee07 3a90 	vmov	s15, r3
 8006f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f82:	edc7 7a06 	vstr	s15, [r7, #24]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006f86:	2300      	movs	r3, #0
 8006f88:	617b      	str	r3, [r7, #20]
 8006f8a:	e02e      	b.n	8006fea <_ProcessAuxDataTable+0xd2>
		{

			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006f8c:	4a25      	ldr	r2, [pc, #148]	; (8007024 <_ProcessAuxDataTable+0x10c>)
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f94:	ee07 3a90 	vmov	s15, r3
 8006f98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006f9c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fa8:	ee17 1a90 	vmov	r1, s15
 8006fac:	4a1d      	ldr	r2, [pc, #116]	; (8007024 <_ProcessAuxDataTable+0x10c>)
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006fb4:	4a1b      	ldr	r2, [pc, #108]	; (8007024 <_ProcessAuxDataTable+0x10c>)
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fbc:	ee07 3a90 	vmov	s15, r3
 8006fc0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006fc4:	edd7 7a06 	vldr	s15, [r7, #24]
 8006fc8:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006fcc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006fd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fd8:	ee17 1a90 	vmov	r1, s15
 8006fdc:	4a11      	ldr	r2, [pc, #68]	; (8007024 <_ProcessAuxDataTable+0x10c>)
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	617b      	str	r3, [r7, #20]
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	2b77      	cmp	r3, #119	; 0x77
 8006fee:	ddcd      	ble.n	8006f8c <_ProcessAuxDataTable+0x74>
		}
	}


	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	613b      	str	r3, [r7, #16]
 8006ff4:	e00e      	b.n	8007014 <_ProcessAuxDataTable+0xfc>
	{
		SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8006ff6:	2001      	movs	r0, #1
 8006ff8:	f7ff fb7a 	bl	80066f0 <SM_GetOutputChannel>
 8006ffc:	4601      	mov	r1, r0
 8006ffe:	4a09      	ldr	r2, [pc, #36]	; (8007024 <_ProcessAuxDataTable+0x10c>)
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	3302      	adds	r3, #2
 800700a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	3301      	adds	r3, #1
 8007012:	613b      	str	r3, [r7, #16]
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	2b77      	cmp	r3, #119	; 0x77
 8007018:	dded      	ble.n	8006ff6 <_ProcessAuxDataTable+0xde>
	}
}
 800701a:	bf00      	nop
 800701c:	3720      	adds	r7, #32
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	2000273c 	.word	0x2000273c

08007028 <VPP_MapEncoderPositionToSignalOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	4603      	mov	r3, r0
 8007030:	80fb      	strh	r3, [r7, #6]
	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8007032:	2000      	movs	r0, #0
 8007034:	f7ff fb5c 	bl	80066f0 <SM_GetOutputChannel>
 8007038:	4603      	mov	r3, r0
 800703a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8007042:	4b15      	ldr	r3, [pc, #84]	; (8007098 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8007044:	881b      	ldrh	r3, [r3, #0]
 8007046:	88fa      	ldrh	r2, [r7, #6]
 8007048:	429a      	cmp	r2, r3
 800704a:	d90c      	bls.n	8007066 <VPP_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpAmp++;
 800704c:	7bfb      	ldrb	r3, [r7, #15]
 800704e:	3301      	adds	r3, #1
 8007050:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 8007052:	7bfb      	ldrb	r3, [r7, #15]
 8007054:	2b61      	cmp	r3, #97	; 0x61
 8007056:	d901      	bls.n	800705c <VPP_MapEncoderPositionToSignalOutput+0x34>
 8007058:	2361      	movs	r3, #97	; 0x61
 800705a:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 800705c:	7bfb      	ldrb	r3, [r7, #15]
 800705e:	4618      	mov	r0, r3
 8007060:	f7ff fe7c 	bl	8006d5c <VPP_ApplyProfileToSignal>
 8007064:	e010      	b.n	8007088 <VPP_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8007066:	4b0c      	ldr	r3, [pc, #48]	; (8007098 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8007068:	881b      	ldrh	r3, [r3, #0]
 800706a:	88fa      	ldrh	r2, [r7, #6]
 800706c:	429a      	cmp	r2, r3
 800706e:	d20b      	bcs.n	8007088 <VPP_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpAmp--;
 8007070:	7bfb      	ldrb	r3, [r7, #15]
 8007072:	3b01      	subs	r3, #1
 8007074:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8007076:	7bfb      	ldrb	r3, [r7, #15]
 8007078:	2b61      	cmp	r3, #97	; 0x61
 800707a:	d901      	bls.n	8007080 <VPP_MapEncoderPositionToSignalOutput+0x58>
 800707c:	2300      	movs	r3, #0
 800707e:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 8007080:	7bfb      	ldrb	r3, [r7, #15]
 8007082:	4618      	mov	r0, r3
 8007084:	f7ff fe6a 	bl	8006d5c <VPP_ApplyProfileToSignal>
	}
	amp_last_encoder_value = pEncoderValue;
 8007088:	4a03      	ldr	r2, [pc, #12]	; (8007098 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 800708a:	88fb      	ldrh	r3, [r7, #6]
 800708c:	8013      	strh	r3, [r2, #0]

}
 800708e:	bf00      	nop
 8007090:	3710      	adds	r7, #16
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	2000225a 	.word	0x2000225a

0800709c <VPP_MapEncoderPositionToAuxOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	4603      	mov	r3, r0
 80070a4:	80fb      	strh	r3, [r7, #6]

	eAmpSettings_t tmpAmp = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 80070a6:	2001      	movs	r0, #1
 80070a8:	f7ff fb22 	bl	80066f0 <SM_GetOutputChannel>
 80070ac:	4603      	mov	r3, r0
 80070ae:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 80070b6:	4b15      	ldr	r3, [pc, #84]	; (800710c <VPP_MapEncoderPositionToAuxOutput+0x70>)
 80070b8:	881b      	ldrh	r3, [r3, #0]
 80070ba:	88fa      	ldrh	r2, [r7, #6]
 80070bc:	429a      	cmp	r2, r3
 80070be:	d90c      	bls.n	80070da <VPP_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpAmp++;
 80070c0:	7bfb      	ldrb	r3, [r7, #15]
 80070c2:	3301      	adds	r3, #1
 80070c4:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 80070c6:	7bfb      	ldrb	r3, [r7, #15]
 80070c8:	2b61      	cmp	r3, #97	; 0x61
 80070ca:	d901      	bls.n	80070d0 <VPP_MapEncoderPositionToAuxOutput+0x34>
 80070cc:	2361      	movs	r3, #97	; 0x61
 80070ce:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 80070d0:	7bfb      	ldrb	r3, [r7, #15]
 80070d2:	4618      	mov	r0, r3
 80070d4:	f7ff fe70 	bl	8006db8 <VPP_ApplyProfileToAux>
 80070d8:	e010      	b.n	80070fc <VPP_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 80070da:	4b0c      	ldr	r3, [pc, #48]	; (800710c <VPP_MapEncoderPositionToAuxOutput+0x70>)
 80070dc:	881b      	ldrh	r3, [r3, #0]
 80070de:	88fa      	ldrh	r2, [r7, #6]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d20b      	bcs.n	80070fc <VPP_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpAmp--;
 80070e4:	7bfb      	ldrb	r3, [r7, #15]
 80070e6:	3b01      	subs	r3, #1
 80070e8:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 80070ea:	7bfb      	ldrb	r3, [r7, #15]
 80070ec:	2b61      	cmp	r3, #97	; 0x61
 80070ee:	d901      	bls.n	80070f4 <VPP_MapEncoderPositionToAuxOutput+0x58>
 80070f0:	2300      	movs	r3, #0
 80070f2:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 80070f4:	7bfb      	ldrb	r3, [r7, #15]
 80070f6:	4618      	mov	r0, r3
 80070f8:	f7ff fe5e 	bl	8006db8 <VPP_ApplyProfileToAux>
	}
	amp_last_encoder_value = pEncoderValue;
 80070fc:	4a03      	ldr	r2, [pc, #12]	; (800710c <VPP_MapEncoderPositionToAuxOutput+0x70>)
 80070fe:	88fb      	ldrh	r3, [r7, #6]
 8007100:	8013      	strh	r3, [r2, #0]

}
 8007102:	bf00      	nop
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
 800710a:	bf00      	nop
 800710c:	2000225a 	.word	0x2000225a

08007110 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b08c      	sub	sp, #48	; 0x30
 8007114:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8007116:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800711a:	2200      	movs	r2, #0
 800711c:	601a      	str	r2, [r3, #0]
 800711e:	605a      	str	r2, [r3, #4]
 8007120:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8007122:	1d3b      	adds	r3, r7, #4
 8007124:	2220      	movs	r2, #32
 8007126:	2100      	movs	r1, #0
 8007128:	4618      	mov	r0, r3
 800712a:	f00a fa05 	bl	8011538 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 800712e:	4b32      	ldr	r3, [pc, #200]	; (80071f8 <MX_ADC1_Init+0xe8>)
 8007130:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007134:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8007136:	4b30      	ldr	r3, [pc, #192]	; (80071f8 <MX_ADC1_Init+0xe8>)
 8007138:	2200      	movs	r2, #0
 800713a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800713c:	4b2e      	ldr	r3, [pc, #184]	; (80071f8 <MX_ADC1_Init+0xe8>)
 800713e:	2200      	movs	r2, #0
 8007140:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007142:	4b2d      	ldr	r3, [pc, #180]	; (80071f8 <MX_ADC1_Init+0xe8>)
 8007144:	2200      	movs	r2, #0
 8007146:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8007148:	4b2b      	ldr	r3, [pc, #172]	; (80071f8 <MX_ADC1_Init+0xe8>)
 800714a:	2200      	movs	r2, #0
 800714c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800714e:	4b2a      	ldr	r3, [pc, #168]	; (80071f8 <MX_ADC1_Init+0xe8>)
 8007150:	2200      	movs	r2, #0
 8007152:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007154:	4b28      	ldr	r3, [pc, #160]	; (80071f8 <MX_ADC1_Init+0xe8>)
 8007156:	2204      	movs	r2, #4
 8007158:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800715a:	4b27      	ldr	r3, [pc, #156]	; (80071f8 <MX_ADC1_Init+0xe8>)
 800715c:	2200      	movs	r2, #0
 800715e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8007160:	4b25      	ldr	r3, [pc, #148]	; (80071f8 <MX_ADC1_Init+0xe8>)
 8007162:	2201      	movs	r2, #1
 8007164:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8007166:	4b24      	ldr	r3, [pc, #144]	; (80071f8 <MX_ADC1_Init+0xe8>)
 8007168:	2201      	movs	r2, #1
 800716a:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800716c:	4b22      	ldr	r3, [pc, #136]	; (80071f8 <MX_ADC1_Init+0xe8>)
 800716e:	2200      	movs	r2, #0
 8007170:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007174:	4b20      	ldr	r3, [pc, #128]	; (80071f8 <MX_ADC1_Init+0xe8>)
 8007176:	2200      	movs	r2, #0
 8007178:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800717a:	4b1f      	ldr	r3, [pc, #124]	; (80071f8 <MX_ADC1_Init+0xe8>)
 800717c:	2200      	movs	r2, #0
 800717e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8007180:	4b1d      	ldr	r3, [pc, #116]	; (80071f8 <MX_ADC1_Init+0xe8>)
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8007188:	4b1b      	ldr	r3, [pc, #108]	; (80071f8 <MX_ADC1_Init+0xe8>)
 800718a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800718e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8007190:	4b19      	ldr	r3, [pc, #100]	; (80071f8 <MX_ADC1_Init+0xe8>)
 8007192:	2200      	movs	r2, #0
 8007194:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007198:	4817      	ldr	r0, [pc, #92]	; (80071f8 <MX_ADC1_Init+0xe8>)
 800719a:	f002 f8bf 	bl	800931c <HAL_ADC_Init>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d001      	beq.n	80071a8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80071a4:	f000 fea2 	bl	8007eec <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80071a8:	2300      	movs	r3, #0
 80071aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80071ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80071b0:	4619      	mov	r1, r3
 80071b2:	4811      	ldr	r0, [pc, #68]	; (80071f8 <MX_ADC1_Init+0xe8>)
 80071b4:	f003 f986 	bl	800a4c4 <HAL_ADCEx_MultiModeConfigChannel>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d001      	beq.n	80071c2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80071be:	f000 fe95 	bl	8007eec <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80071c2:	4b0e      	ldr	r3, [pc, #56]	; (80071fc <MX_ADC1_Init+0xec>)
 80071c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80071c6:	2306      	movs	r3, #6
 80071c8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80071ca:	2300      	movs	r3, #0
 80071cc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80071ce:	237f      	movs	r3, #127	; 0x7f
 80071d0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80071d2:	2304      	movs	r3, #4
 80071d4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80071d6:	2300      	movs	r3, #0
 80071d8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80071da:	1d3b      	adds	r3, r7, #4
 80071dc:	4619      	mov	r1, r3
 80071de:	4806      	ldr	r0, [pc, #24]	; (80071f8 <MX_ADC1_Init+0xe8>)
 80071e0:	f002 fba0 	bl	8009924 <HAL_ADC_ConfigChannel>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d001      	beq.n	80071ee <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80071ea:	f000 fe7f 	bl	8007eec <Error_Handler>
  }

}
 80071ee:	bf00      	nop
 80071f0:	3730      	adds	r7, #48	; 0x30
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	2000291c 	.word	0x2000291c
 80071fc:	0c900008 	.word	0x0c900008

08007200 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b08a      	sub	sp, #40	; 0x28
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007208:	f107 0314 	add.w	r3, r7, #20
 800720c:	2200      	movs	r2, #0
 800720e:	601a      	str	r2, [r3, #0]
 8007210:	605a      	str	r2, [r3, #4]
 8007212:	609a      	str	r2, [r3, #8]
 8007214:	60da      	str	r2, [r3, #12]
 8007216:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007220:	d14f      	bne.n	80072c2 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8007222:	4b2a      	ldr	r3, [pc, #168]	; (80072cc <HAL_ADC_MspInit+0xcc>)
 8007224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007226:	4a29      	ldr	r2, [pc, #164]	; (80072cc <HAL_ADC_MspInit+0xcc>)
 8007228:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800722c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800722e:	4b27      	ldr	r3, [pc, #156]	; (80072cc <HAL_ADC_MspInit+0xcc>)
 8007230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007232:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007236:	613b      	str	r3, [r7, #16]
 8007238:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800723a:	4b24      	ldr	r3, [pc, #144]	; (80072cc <HAL_ADC_MspInit+0xcc>)
 800723c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800723e:	4a23      	ldr	r2, [pc, #140]	; (80072cc <HAL_ADC_MspInit+0xcc>)
 8007240:	f043 0301 	orr.w	r3, r3, #1
 8007244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007246:	4b21      	ldr	r3, [pc, #132]	; (80072cc <HAL_ADC_MspInit+0xcc>)
 8007248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	60fb      	str	r3, [r7, #12]
 8007250:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007252:	2304      	movs	r3, #4
 8007254:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007256:	2303      	movs	r3, #3
 8007258:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800725a:	2300      	movs	r3, #0
 800725c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800725e:	f107 0314 	add.w	r3, r7, #20
 8007262:	4619      	mov	r1, r3
 8007264:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007268:	f004 fe86 	bl	800bf78 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800726c:	4b18      	ldr	r3, [pc, #96]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 800726e:	4a19      	ldr	r2, [pc, #100]	; (80072d4 <HAL_ADC_MspInit+0xd4>)
 8007270:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8007272:	4b17      	ldr	r3, [pc, #92]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 8007274:	2205      	movs	r2, #5
 8007276:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007278:	4b15      	ldr	r3, [pc, #84]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 800727a:	2200      	movs	r2, #0
 800727c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800727e:	4b14      	ldr	r3, [pc, #80]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 8007280:	2200      	movs	r2, #0
 8007282:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8007284:	4b12      	ldr	r3, [pc, #72]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 8007286:	2280      	movs	r2, #128	; 0x80
 8007288:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800728a:	4b11      	ldr	r3, [pc, #68]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 800728c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007290:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007292:	4b0f      	ldr	r3, [pc, #60]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 8007294:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007298:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800729a:	4b0d      	ldr	r3, [pc, #52]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 800729c:	2220      	movs	r2, #32
 800729e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80072a0:	4b0b      	ldr	r3, [pc, #44]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 80072a2:	2200      	movs	r2, #0
 80072a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80072a6:	480a      	ldr	r0, [pc, #40]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 80072a8:	f004 fb34 	bl	800b914 <HAL_DMA_Init>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d001      	beq.n	80072b6 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 80072b2:	f000 fe1b 	bl	8007eec <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4a05      	ldr	r2, [pc, #20]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 80072ba:	655a      	str	r2, [r3, #84]	; 0x54
 80072bc:	4a04      	ldr	r2, [pc, #16]	; (80072d0 <HAL_ADC_MspInit+0xd0>)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80072c2:	bf00      	nop
 80072c4:	3728      	adds	r7, #40	; 0x28
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	40021000 	.word	0x40021000
 80072d0:	20002988 	.word	0x20002988
 80072d4:	40020008 	.word	0x40020008

080072d8 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 80072dc:	4b0f      	ldr	r3, [pc, #60]	; (800731c <MX_COMP1_Init+0x44>)
 80072de:	4a10      	ldr	r2, [pc, #64]	; (8007320 <MX_COMP1_Init+0x48>)
 80072e0:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80072e2:	4b0e      	ldr	r3, [pc, #56]	; (800731c <MX_COMP1_Init+0x44>)
 80072e4:	2200      	movs	r2, #0
 80072e6:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 80072e8:	4b0c      	ldr	r3, [pc, #48]	; (800731c <MX_COMP1_Init+0x44>)
 80072ea:	4a0e      	ldr	r2, [pc, #56]	; (8007324 <MX_COMP1_Init+0x4c>)
 80072ec:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80072ee:	4b0b      	ldr	r3, [pc, #44]	; (800731c <MX_COMP1_Init+0x44>)
 80072f0:	2200      	movs	r2, #0
 80072f2:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 80072f4:	4b09      	ldr	r3, [pc, #36]	; (800731c <MX_COMP1_Init+0x44>)
 80072f6:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80072fa:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80072fc:	4b07      	ldr	r3, [pc, #28]	; (800731c <MX_COMP1_Init+0x44>)
 80072fe:	2200      	movs	r2, #0
 8007300:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 8007302:	4b06      	ldr	r3, [pc, #24]	; (800731c <MX_COMP1_Init+0x44>)
 8007304:	2231      	movs	r2, #49	; 0x31
 8007306:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8007308:	4804      	ldr	r0, [pc, #16]	; (800731c <MX_COMP1_Init+0x44>)
 800730a:	f003 fb5b 	bl	800a9c4 <HAL_COMP_Init>
 800730e:	4603      	mov	r3, r0
 8007310:	2b00      	cmp	r3, #0
 8007312:	d001      	beq.n	8007318 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8007314:	f000 fdea 	bl	8007eec <Error_Handler>
  }

}
 8007318:	bf00      	nop
 800731a:	bd80      	pop	{r7, pc}
 800731c:	200029e8 	.word	0x200029e8
 8007320:	40010200 	.word	0x40010200
 8007324:	00800030 	.word	0x00800030

08007328 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b088      	sub	sp, #32
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007330:	f107 030c 	add.w	r3, r7, #12
 8007334:	2200      	movs	r2, #0
 8007336:	601a      	str	r2, [r3, #0]
 8007338:	605a      	str	r2, [r3, #4]
 800733a:	609a      	str	r2, [r3, #8]
 800733c:	60da      	str	r2, [r3, #12]
 800733e:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a13      	ldr	r2, [pc, #76]	; (8007394 <HAL_COMP_MspInit+0x6c>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d120      	bne.n	800738c <HAL_COMP_MspInit+0x64>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800734a:	4b13      	ldr	r3, [pc, #76]	; (8007398 <HAL_COMP_MspInit+0x70>)
 800734c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800734e:	4a12      	ldr	r2, [pc, #72]	; (8007398 <HAL_COMP_MspInit+0x70>)
 8007350:	f043 0301 	orr.w	r3, r3, #1
 8007354:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007356:	4b10      	ldr	r3, [pc, #64]	; (8007398 <HAL_COMP_MspInit+0x70>)
 8007358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	60bb      	str	r3, [r7, #8]
 8007360:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8007362:	2302      	movs	r3, #2
 8007364:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007366:	2303      	movs	r3, #3
 8007368:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800736a:	2300      	movs	r3, #0
 800736c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800736e:	f107 030c 	add.w	r3, r7, #12
 8007372:	4619      	mov	r1, r3
 8007374:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007378:	f004 fdfe 	bl	800bf78 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 800737c:	2200      	movs	r2, #0
 800737e:	2100      	movs	r1, #0
 8007380:	2040      	movs	r0, #64	; 0x40
 8007382:	f003 fe66 	bl	800b052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8007386:	2040      	movs	r0, #64	; 0x40
 8007388:	f003 fe7d 	bl	800b086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 800738c:	bf00      	nop
 800738e:	3720      	adds	r7, #32
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}
 8007394:	40010200 	.word	0x40010200
 8007398:	40021000 	.word	0x40021000

0800739c <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b08c      	sub	sp, #48	; 0x30
 80073a0:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80073a2:	463b      	mov	r3, r7
 80073a4:	2230      	movs	r2, #48	; 0x30
 80073a6:	2100      	movs	r1, #0
 80073a8:	4618      	mov	r0, r3
 80073aa:	f00a f8c5 	bl	8011538 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 80073ae:	4b1e      	ldr	r3, [pc, #120]	; (8007428 <MX_DAC1_Init+0x8c>)
 80073b0:	4a1e      	ldr	r2, [pc, #120]	; (800742c <MX_DAC1_Init+0x90>)
 80073b2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80073b4:	481c      	ldr	r0, [pc, #112]	; (8007428 <MX_DAC1_Init+0x8c>)
 80073b6:	f003 fe8e 	bl	800b0d6 <HAL_DAC_Init>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d001      	beq.n	80073c4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80073c0:	f000 fd94 	bl	8007eec <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80073c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80073c8:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80073ca:	2300      	movs	r3, #0
 80073cc:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80073ce:	2300      	movs	r3, #0
 80073d0:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80073d2:	2300      	movs	r3, #0
 80073d4:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80073d6:	2306      	movs	r3, #6
 80073d8:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80073da:	2300      	movs	r3, #0
 80073dc:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80073de:	2300      	movs	r3, #0
 80073e0:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80073e2:	2301      	movs	r3, #1
 80073e4:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80073e6:	2300      	movs	r3, #0
 80073e8:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80073ea:	463b      	mov	r3, r7
 80073ec:	2200      	movs	r2, #0
 80073ee:	4619      	mov	r1, r3
 80073f0:	480d      	ldr	r0, [pc, #52]	; (8007428 <MX_DAC1_Init+0x8c>)
 80073f2:	f004 f859 	bl	800b4a8 <HAL_DAC_ConfigChannel>
 80073f6:	4603      	mov	r3, r0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d001      	beq.n	8007400 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 80073fc:	f000 fd76 	bl	8007eec <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8007400:	2300      	movs	r3, #0
 8007402:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8007404:	2301      	movs	r3, #1
 8007406:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8007408:	463b      	mov	r3, r7
 800740a:	2210      	movs	r2, #16
 800740c:	4619      	mov	r1, r3
 800740e:	4806      	ldr	r0, [pc, #24]	; (8007428 <MX_DAC1_Init+0x8c>)
 8007410:	f004 f84a 	bl	800b4a8 <HAL_DAC_ConfigChannel>
 8007414:	4603      	mov	r3, r0
 8007416:	2b00      	cmp	r3, #0
 8007418:	d001      	beq.n	800741e <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 800741a:	f000 fd67 	bl	8007eec <Error_Handler>
  }

}
 800741e:	bf00      	nop
 8007420:	3730      	adds	r7, #48	; 0x30
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	20002a20 	.word	0x20002a20
 800742c:	50000800 	.word	0x50000800

08007430 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b08c      	sub	sp, #48	; 0x30
 8007434:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8007436:	463b      	mov	r3, r7
 8007438:	2230      	movs	r2, #48	; 0x30
 800743a:	2100      	movs	r1, #0
 800743c:	4618      	mov	r0, r3
 800743e:	f00a f87b 	bl	8011538 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 8007442:	4b16      	ldr	r3, [pc, #88]	; (800749c <MX_DAC2_Init+0x6c>)
 8007444:	4a16      	ldr	r2, [pc, #88]	; (80074a0 <MX_DAC2_Init+0x70>)
 8007446:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8007448:	4814      	ldr	r0, [pc, #80]	; (800749c <MX_DAC2_Init+0x6c>)
 800744a:	f003 fe44 	bl	800b0d6 <HAL_DAC_Init>
 800744e:	4603      	mov	r3, r0
 8007450:	2b00      	cmp	r3, #0
 8007452:	d001      	beq.n	8007458 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8007454:	f000 fd4a 	bl	8007eec <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007458:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800745c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800745e:	2300      	movs	r3, #0
 8007460:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8007462:	2300      	movs	r3, #0
 8007464:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8007466:	2300      	movs	r3, #0
 8007468:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 800746a:	2306      	movs	r3, #6
 800746c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800746e:	2300      	movs	r3, #0
 8007470:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8007472:	2300      	movs	r3, #0
 8007474:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8007476:	2301      	movs	r3, #1
 8007478:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800747a:	2300      	movs	r3, #0
 800747c:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800747e:	463b      	mov	r3, r7
 8007480:	2200      	movs	r2, #0
 8007482:	4619      	mov	r1, r3
 8007484:	4805      	ldr	r0, [pc, #20]	; (800749c <MX_DAC2_Init+0x6c>)
 8007486:	f004 f80f 	bl	800b4a8 <HAL_DAC_ConfigChannel>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d001      	beq.n	8007494 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8007490:	f000 fd2c 	bl	8007eec <Error_Handler>
  }

}
 8007494:	bf00      	nop
 8007496:	3730      	adds	r7, #48	; 0x30
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}
 800749c:	20002a0c 	.word	0x20002a0c
 80074a0:	50000c00 	.word	0x50000c00

080074a4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b08c      	sub	sp, #48	; 0x30
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074ac:	f107 031c 	add.w	r3, r7, #28
 80074b0:	2200      	movs	r2, #0
 80074b2:	601a      	str	r2, [r3, #0]
 80074b4:	605a      	str	r2, [r3, #4]
 80074b6:	609a      	str	r2, [r3, #8]
 80074b8:	60da      	str	r2, [r3, #12]
 80074ba:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a56      	ldr	r2, [pc, #344]	; (800761c <HAL_DAC_MspInit+0x178>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d150      	bne.n	8007568 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80074c6:	4b56      	ldr	r3, [pc, #344]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 80074c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ca:	4a55      	ldr	r2, [pc, #340]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 80074cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80074d2:	4b53      	ldr	r3, [pc, #332]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 80074d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074da:	61bb      	str	r3, [r7, #24]
 80074dc:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074de:	4b50      	ldr	r3, [pc, #320]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 80074e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074e2:	4a4f      	ldr	r2, [pc, #316]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 80074e4:	f043 0301 	orr.w	r3, r3, #1
 80074e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80074ea:	4b4d      	ldr	r3, [pc, #308]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 80074ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ee:	f003 0301 	and.w	r3, r3, #1
 80074f2:	617b      	str	r3, [r7, #20]
 80074f4:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80074f6:	2330      	movs	r3, #48	; 0x30
 80074f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80074fa:	2303      	movs	r3, #3
 80074fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074fe:	2300      	movs	r3, #0
 8007500:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007502:	f107 031c 	add.w	r3, r7, #28
 8007506:	4619      	mov	r1, r3
 8007508:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800750c:	f004 fd34 	bl	800bf78 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8007510:	4b44      	ldr	r3, [pc, #272]	; (8007624 <HAL_DAC_MspInit+0x180>)
 8007512:	4a45      	ldr	r2, [pc, #276]	; (8007628 <HAL_DAC_MspInit+0x184>)
 8007514:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8007516:	4b43      	ldr	r3, [pc, #268]	; (8007624 <HAL_DAC_MspInit+0x180>)
 8007518:	2206      	movs	r2, #6
 800751a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800751c:	4b41      	ldr	r3, [pc, #260]	; (8007624 <HAL_DAC_MspInit+0x180>)
 800751e:	2210      	movs	r2, #16
 8007520:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007522:	4b40      	ldr	r3, [pc, #256]	; (8007624 <HAL_DAC_MspInit+0x180>)
 8007524:	2200      	movs	r2, #0
 8007526:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8007528:	4b3e      	ldr	r3, [pc, #248]	; (8007624 <HAL_DAC_MspInit+0x180>)
 800752a:	2280      	movs	r2, #128	; 0x80
 800752c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800752e:	4b3d      	ldr	r3, [pc, #244]	; (8007624 <HAL_DAC_MspInit+0x180>)
 8007530:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007534:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007536:	4b3b      	ldr	r3, [pc, #236]	; (8007624 <HAL_DAC_MspInit+0x180>)
 8007538:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800753c:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800753e:	4b39      	ldr	r3, [pc, #228]	; (8007624 <HAL_DAC_MspInit+0x180>)
 8007540:	2220      	movs	r2, #32
 8007542:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8007544:	4b37      	ldr	r3, [pc, #220]	; (8007624 <HAL_DAC_MspInit+0x180>)
 8007546:	2200      	movs	r2, #0
 8007548:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800754a:	4836      	ldr	r0, [pc, #216]	; (8007624 <HAL_DAC_MspInit+0x180>)
 800754c:	f004 f9e2 	bl	800b914 <HAL_DMA_Init>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d001      	beq.n	800755a <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8007556:	f000 fcc9 	bl	8007eec <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	4a31      	ldr	r2, [pc, #196]	; (8007624 <HAL_DAC_MspInit+0x180>)
 800755e:	609a      	str	r2, [r3, #8]
 8007560:	4a30      	ldr	r2, [pc, #192]	; (8007624 <HAL_DAC_MspInit+0x180>)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8007566:	e054      	b.n	8007612 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a2f      	ldr	r2, [pc, #188]	; (800762c <HAL_DAC_MspInit+0x188>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d14f      	bne.n	8007612 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8007572:	4b2b      	ldr	r3, [pc, #172]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 8007574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007576:	4a2a      	ldr	r2, [pc, #168]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 8007578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800757c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800757e:	4b28      	ldr	r3, [pc, #160]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 8007580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007586:	613b      	str	r3, [r7, #16]
 8007588:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800758a:	4b25      	ldr	r3, [pc, #148]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 800758c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800758e:	4a24      	ldr	r2, [pc, #144]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 8007590:	f043 0301 	orr.w	r3, r3, #1
 8007594:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007596:	4b22      	ldr	r3, [pc, #136]	; (8007620 <HAL_DAC_MspInit+0x17c>)
 8007598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800759a:	f003 0301 	and.w	r3, r3, #1
 800759e:	60fb      	str	r3, [r7, #12]
 80075a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80075a2:	2340      	movs	r3, #64	; 0x40
 80075a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80075a6:	2303      	movs	r3, #3
 80075a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075aa:	2300      	movs	r3, #0
 80075ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80075ae:	f107 031c 	add.w	r3, r7, #28
 80075b2:	4619      	mov	r1, r3
 80075b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80075b8:	f004 fcde 	bl	800bf78 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 80075bc:	4b1c      	ldr	r3, [pc, #112]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 80075be:	4a1d      	ldr	r2, [pc, #116]	; (8007634 <HAL_DAC_MspInit+0x190>)
 80075c0:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 80075c2:	4b1b      	ldr	r3, [pc, #108]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 80075c4:	2229      	movs	r2, #41	; 0x29
 80075c6:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80075c8:	4b19      	ldr	r3, [pc, #100]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 80075ca:	2210      	movs	r2, #16
 80075cc:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80075ce:	4b18      	ldr	r3, [pc, #96]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 80075d0:	2200      	movs	r2, #0
 80075d2:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80075d4:	4b16      	ldr	r3, [pc, #88]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 80075d6:	2280      	movs	r2, #128	; 0x80
 80075d8:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80075da:	4b15      	ldr	r3, [pc, #84]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 80075dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075e0:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80075e2:	4b13      	ldr	r3, [pc, #76]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 80075e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80075e8:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80075ea:	4b11      	ldr	r3, [pc, #68]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 80075ec:	2220      	movs	r2, #32
 80075ee:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80075f0:	4b0f      	ldr	r3, [pc, #60]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 80075f2:	2200      	movs	r2, #0
 80075f4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80075f6:	480e      	ldr	r0, [pc, #56]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 80075f8:	f004 f98c 	bl	800b914 <HAL_DMA_Init>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d001      	beq.n	8007606 <HAL_DAC_MspInit+0x162>
      Error_Handler();
 8007602:	f000 fc73 	bl	8007eec <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a09      	ldr	r2, [pc, #36]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 800760a:	609a      	str	r2, [r3, #8]
 800760c:	4a08      	ldr	r2, [pc, #32]	; (8007630 <HAL_DAC_MspInit+0x18c>)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6293      	str	r3, [r2, #40]	; 0x28
}
 8007612:	bf00      	nop
 8007614:	3730      	adds	r7, #48	; 0x30
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	50000800 	.word	0x50000800
 8007620:	40021000 	.word	0x40021000
 8007624:	20002270 	.word	0x20002270
 8007628:	4002001c 	.word	0x4002001c
 800762c:	50000c00 	.word	0x50000c00
 8007630:	20002a34 	.word	0x20002a34
 8007634:	40020030 	.word	0x40020030

08007638 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800763e:	4b1e      	ldr	r3, [pc, #120]	; (80076b8 <MX_DMA_Init+0x80>)
 8007640:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007642:	4a1d      	ldr	r2, [pc, #116]	; (80076b8 <MX_DMA_Init+0x80>)
 8007644:	f043 0304 	orr.w	r3, r3, #4
 8007648:	6493      	str	r3, [r2, #72]	; 0x48
 800764a:	4b1b      	ldr	r3, [pc, #108]	; (80076b8 <MX_DMA_Init+0x80>)
 800764c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800764e:	f003 0304 	and.w	r3, r3, #4
 8007652:	607b      	str	r3, [r7, #4]
 8007654:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007656:	4b18      	ldr	r3, [pc, #96]	; (80076b8 <MX_DMA_Init+0x80>)
 8007658:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800765a:	4a17      	ldr	r2, [pc, #92]	; (80076b8 <MX_DMA_Init+0x80>)
 800765c:	f043 0301 	orr.w	r3, r3, #1
 8007660:	6493      	str	r3, [r2, #72]	; 0x48
 8007662:	4b15      	ldr	r3, [pc, #84]	; (80076b8 <MX_DMA_Init+0x80>)
 8007664:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007666:	f003 0301 	and.w	r3, r3, #1
 800766a:	603b      	str	r3, [r7, #0]
 800766c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800766e:	2200      	movs	r2, #0
 8007670:	2101      	movs	r1, #1
 8007672:	200b      	movs	r0, #11
 8007674:	f003 fced 	bl	800b052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8007678:	200b      	movs	r0, #11
 800767a:	f003 fd04 	bl	800b086 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800767e:	2200      	movs	r2, #0
 8007680:	2100      	movs	r1, #0
 8007682:	200c      	movs	r0, #12
 8007684:	f003 fce5 	bl	800b052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8007688:	200c      	movs	r0, #12
 800768a:	f003 fcfc 	bl	800b086 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800768e:	2200      	movs	r2, #0
 8007690:	2100      	movs	r1, #0
 8007692:	200d      	movs	r0, #13
 8007694:	f003 fcdd 	bl	800b052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8007698:	200d      	movs	r0, #13
 800769a:	f003 fcf4 	bl	800b086 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800769e:	2200      	movs	r2, #0
 80076a0:	2100      	movs	r1, #0
 80076a2:	200e      	movs	r0, #14
 80076a4:	f003 fcd5 	bl	800b052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80076a8:	200e      	movs	r0, #14
 80076aa:	f003 fcec 	bl	800b086 <HAL_NVIC_EnableIRQ>

}
 80076ae:	bf00      	nop
 80076b0:	3708      	adds	r7, #8
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	40021000 	.word	0x40021000

080076bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80076bc:	b480      	push	{r7}
 80076be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80076c0:	4b04      	ldr	r3, [pc, #16]	; (80076d4 <__NVIC_GetPriorityGrouping+0x18>)
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	0a1b      	lsrs	r3, r3, #8
 80076c6:	f003 0307 	and.w	r3, r3, #7
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr
 80076d4:	e000ed00 	.word	0xe000ed00

080076d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	4603      	mov	r3, r0
 80076e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	db0b      	blt.n	8007702 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80076ea:	79fb      	ldrb	r3, [r7, #7]
 80076ec:	f003 021f 	and.w	r2, r3, #31
 80076f0:	4907      	ldr	r1, [pc, #28]	; (8007710 <__NVIC_EnableIRQ+0x38>)
 80076f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076f6:	095b      	lsrs	r3, r3, #5
 80076f8:	2001      	movs	r0, #1
 80076fa:	fa00 f202 	lsl.w	r2, r0, r2
 80076fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007702:	bf00      	nop
 8007704:	370c      	adds	r7, #12
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	e000e100 	.word	0xe000e100

08007714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	4603      	mov	r3, r0
 800771c:	6039      	str	r1, [r7, #0]
 800771e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007724:	2b00      	cmp	r3, #0
 8007726:	db0a      	blt.n	800773e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	b2da      	uxtb	r2, r3
 800772c:	490c      	ldr	r1, [pc, #48]	; (8007760 <__NVIC_SetPriority+0x4c>)
 800772e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007732:	0112      	lsls	r2, r2, #4
 8007734:	b2d2      	uxtb	r2, r2
 8007736:	440b      	add	r3, r1
 8007738:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800773c:	e00a      	b.n	8007754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	b2da      	uxtb	r2, r3
 8007742:	4908      	ldr	r1, [pc, #32]	; (8007764 <__NVIC_SetPriority+0x50>)
 8007744:	79fb      	ldrb	r3, [r7, #7]
 8007746:	f003 030f 	and.w	r3, r3, #15
 800774a:	3b04      	subs	r3, #4
 800774c:	0112      	lsls	r2, r2, #4
 800774e:	b2d2      	uxtb	r2, r2
 8007750:	440b      	add	r3, r1
 8007752:	761a      	strb	r2, [r3, #24]
}
 8007754:	bf00      	nop
 8007756:	370c      	adds	r7, #12
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	e000e100 	.word	0xe000e100
 8007764:	e000ed00 	.word	0xe000ed00

08007768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007768:	b480      	push	{r7}
 800776a:	b089      	sub	sp, #36	; 0x24
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	f003 0307 	and.w	r3, r3, #7
 800777a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800777c:	69fb      	ldr	r3, [r7, #28]
 800777e:	f1c3 0307 	rsb	r3, r3, #7
 8007782:	2b04      	cmp	r3, #4
 8007784:	bf28      	it	cs
 8007786:	2304      	movcs	r3, #4
 8007788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800778a:	69fb      	ldr	r3, [r7, #28]
 800778c:	3304      	adds	r3, #4
 800778e:	2b06      	cmp	r3, #6
 8007790:	d902      	bls.n	8007798 <NVIC_EncodePriority+0x30>
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	3b03      	subs	r3, #3
 8007796:	e000      	b.n	800779a <NVIC_EncodePriority+0x32>
 8007798:	2300      	movs	r3, #0
 800779a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800779c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	fa02 f303 	lsl.w	r3, r2, r3
 80077a6:	43da      	mvns	r2, r3
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	401a      	ands	r2, r3
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80077b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	fa01 f303 	lsl.w	r3, r1, r3
 80077ba:	43d9      	mvns	r1, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80077c0:	4313      	orrs	r3, r2
         );
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3724      	adds	r7, #36	; 0x24
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr
	...

080077d0 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b085      	sub	sp, #20
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 80077da:	4a14      	ldr	r2, [pc, #80]	; (800782c <LL_SYSCFG_SetEXTISource+0x5c>)
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	f003 0303 	and.w	r3, r3, #3
 80077e2:	3302      	adds	r3, #2
 80077e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	0c1b      	lsrs	r3, r3, #16
 80077ec:	43db      	mvns	r3, r3
 80077ee:	ea02 0103 	and.w	r1, r2, r3
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	0c1b      	lsrs	r3, r3, #16
 80077f6:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	fa93 f3a3 	rbit	r3, r3
 80077fe:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	fab3 f383 	clz	r3, r3
 8007806:	b2db      	uxtb	r3, r3
 8007808:	f003 031f 	and.w	r3, r3, #31
 800780c:	687a      	ldr	r2, [r7, #4]
 800780e:	409a      	lsls	r2, r3
 8007810:	4806      	ldr	r0, [pc, #24]	; (800782c <LL_SYSCFG_SetEXTISource+0x5c>)
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	f003 0303 	and.w	r3, r3, #3
 8007818:	430a      	orrs	r2, r1
 800781a:	3302      	adds	r3, #2
 800781c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8007820:	bf00      	nop
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr
 800782c:	40010000 	.word	0x40010000

08007830 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8007830:	b480      	push	{r7}
 8007832:	b089      	sub	sp, #36	; 0x24
 8007834:	af00      	add	r7, sp, #0
 8007836:	60f8      	str	r0, [r7, #12]
 8007838:	60b9      	str	r1, [r7, #8]
 800783a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	fa93 f3a3 	rbit	r3, r3
 800784a:	613b      	str	r3, [r7, #16]
  return result;
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	fab3 f383 	clz	r3, r3
 8007852:	b2db      	uxtb	r3, r3
 8007854:	005b      	lsls	r3, r3, #1
 8007856:	2103      	movs	r1, #3
 8007858:	fa01 f303 	lsl.w	r3, r1, r3
 800785c:	43db      	mvns	r3, r3
 800785e:	401a      	ands	r2, r3
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	fa93 f3a3 	rbit	r3, r3
 800786a:	61bb      	str	r3, [r7, #24]
  return result;
 800786c:	69bb      	ldr	r3, [r7, #24]
 800786e:	fab3 f383 	clz	r3, r3
 8007872:	b2db      	uxtb	r3, r3
 8007874:	005b      	lsls	r3, r3, #1
 8007876:	6879      	ldr	r1, [r7, #4]
 8007878:	fa01 f303 	lsl.w	r3, r1, r3
 800787c:	431a      	orrs	r2, r3
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	601a      	str	r2, [r3, #0]
}
 8007882:	bf00      	nop
 8007884:	3724      	adds	r7, #36	; 0x24
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr

0800788e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800788e:	b480      	push	{r7}
 8007890:	b089      	sub	sp, #36	; 0x24
 8007892:	af00      	add	r7, sp, #0
 8007894:	60f8      	str	r0, [r7, #12]
 8007896:	60b9      	str	r1, [r7, #8]
 8007898:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	68da      	ldr	r2, [r3, #12]
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	fa93 f3a3 	rbit	r3, r3
 80078a8:	613b      	str	r3, [r7, #16]
  return result;
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	fab3 f383 	clz	r3, r3
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	005b      	lsls	r3, r3, #1
 80078b4:	2103      	movs	r1, #3
 80078b6:	fa01 f303 	lsl.w	r3, r1, r3
 80078ba:	43db      	mvns	r3, r3
 80078bc:	401a      	ands	r2, r3
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	fa93 f3a3 	rbit	r3, r3
 80078c8:	61bb      	str	r3, [r7, #24]
  return result;
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	fab3 f383 	clz	r3, r3
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	005b      	lsls	r3, r3, #1
 80078d4:	6879      	ldr	r1, [r7, #4]
 80078d6:	fa01 f303 	lsl.w	r3, r1, r3
 80078da:	431a      	orrs	r2, r3
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	60da      	str	r2, [r3, #12]
}
 80078e0:	bf00      	nop
 80078e2:	3724      	adds	r7, #36	; 0x24
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr

080078ec <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b083      	sub	sp, #12
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	683a      	ldr	r2, [r7, #0]
 80078fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80078fc:	bf00      	nop
 80078fe:	370c      	adds	r7, #12
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr

08007908 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8007908:	b480      	push	{r7}
 800790a:	b085      	sub	sp, #20
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007910:	4b08      	ldr	r3, [pc, #32]	; (8007934 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007912:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007914:	4907      	ldr	r1, [pc, #28]	; (8007934 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4313      	orrs	r3, r2
 800791a:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800791c:	4b05      	ldr	r3, [pc, #20]	; (8007934 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800791e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4013      	ands	r3, r2
 8007924:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007926:	68fb      	ldr	r3, [r7, #12]
}
 8007928:	bf00      	nop
 800792a:	3714      	adds	r7, #20
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr
 8007934:	40021000 	.word	0x40021000

08007938 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b08a      	sub	sp, #40	; 0x28
 800793c:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800793e:	f107 031c 	add.w	r3, r7, #28
 8007942:	2200      	movs	r2, #0
 8007944:	601a      	str	r2, [r3, #0]
 8007946:	605a      	str	r2, [r3, #4]
 8007948:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800794a:	1d3b      	adds	r3, r7, #4
 800794c:	2200      	movs	r2, #0
 800794e:	601a      	str	r2, [r3, #0]
 8007950:	605a      	str	r2, [r3, #4]
 8007952:	609a      	str	r2, [r3, #8]
 8007954:	60da      	str	r2, [r3, #12]
 8007956:	611a      	str	r2, [r3, #16]
 8007958:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800795a:	2004      	movs	r0, #4
 800795c:	f7ff ffd4 	bl	8007908 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8007960:	2020      	movs	r0, #32
 8007962:	f7ff ffd1 	bl	8007908 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8007966:	2001      	movs	r0, #1
 8007968:	f7ff ffce 	bl	8007908 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800796c:	2002      	movs	r0, #2
 800796e:	f7ff ffcb 	bl	8007908 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8007972:	2108      	movs	r1, #8
 8007974:	48d3      	ldr	r0, [pc, #844]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007976:	f7ff ffb9 	bl	80078ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OFFSET_ENABLE_GPIO_Port, OFFSET_ENABLE_Pin);
 800797a:	2108      	movs	r1, #8
 800797c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007980:	f7ff ffb4 	bl	80078ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin);
 8007984:	2110      	movs	r1, #16
 8007986:	48cf      	ldr	r0, [pc, #828]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007988:	f7ff ffb0 	bl	80078ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin);
 800798c:	2120      	movs	r1, #32
 800798e:	48cd      	ldr	r0, [pc, #820]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007990:	f7ff ffac 	bl	80078ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin);
 8007994:	2101      	movs	r1, #1
 8007996:	48cc      	ldr	r0, [pc, #816]	; (8007cc8 <MX_GPIO_Init+0x390>)
 8007998:	f7ff ffa8 	bl	80078ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 800799c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80079a0:	48c8      	ldr	r0, [pc, #800]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 80079a2:	f7ff ffa3 	bl	80078ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 80079a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80079aa:	48c6      	ldr	r0, [pc, #792]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 80079ac:	f7ff ff9e 	bl	80078ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 80079b0:	2140      	movs	r1, #64	; 0x40
 80079b2:	48c5      	ldr	r0, [pc, #788]	; (8007cc8 <MX_GPIO_Init+0x390>)
 80079b4:	f7ff ff9a 	bl	80078ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 80079b8:	2180      	movs	r1, #128	; 0x80
 80079ba:	48c3      	ldr	r0, [pc, #780]	; (8007cc8 <MX_GPIO_Init+0x390>)
 80079bc:	f7ff ff96 	bl	80078ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 80079c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80079c4:	48c0      	ldr	r0, [pc, #768]	; (8007cc8 <MX_GPIO_Init+0x390>)
 80079c6:	f7ff ff91 	bl	80078ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 80079ca:	49c0      	ldr	r1, [pc, #768]	; (8007ccc <MX_GPIO_Init+0x394>)
 80079cc:	2002      	movs	r0, #2
 80079ce:	f7ff feff 	bl	80077d0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 80079d2:	49bf      	ldr	r1, [pc, #764]	; (8007cd0 <MX_GPIO_Init+0x398>)
 80079d4:	2002      	movs	r0, #2
 80079d6:	f7ff fefb 	bl	80077d0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 80079da:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 80079de:	2005      	movs	r0, #5
 80079e0:	f7ff fef6 	bl	80077d0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 80079e4:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 80079e8:	2005      	movs	r0, #5
 80079ea:	f7ff fef1 	bl	80077d0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 80079ee:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80079f2:	2002      	movs	r0, #2
 80079f4:	f7ff feec 	bl	80077d0 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 80079f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80079fc:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80079fe:	2301      	movs	r3, #1
 8007a00:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007a04:	2300      	movs	r3, #0
 8007a06:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007a0a:	2302      	movs	r3, #2
 8007a0c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007a10:	f107 031c 	add.w	r3, r7, #28
 8007a14:	4618      	mov	r0, r3
 8007a16:	f008 faad 	bl	800ff74 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8007a1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a1e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007a20:	2301      	movs	r3, #1
 8007a22:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007a26:	2300      	movs	r3, #0
 8007a28:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007a2c:	2302      	movs	r3, #2
 8007a2e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007a32:	f107 031c 	add.w	r3, r7, #28
 8007a36:	4618      	mov	r0, r3
 8007a38:	f008 fa9c 	bl	800ff74 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007a40:	2301      	movs	r3, #1
 8007a42:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007a46:	2300      	movs	r3, #0
 8007a48:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007a4c:	2302      	movs	r3, #2
 8007a4e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007a52:	f107 031c 	add.w	r3, r7, #28
 8007a56:	4618      	mov	r0, r3
 8007a58:	f008 fa8c 	bl	800ff74 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8007a5c:	2302      	movs	r3, #2
 8007a5e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007a60:	2301      	movs	r3, #1
 8007a62:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007a66:	2300      	movs	r3, #0
 8007a68:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007a6c:	2302      	movs	r3, #2
 8007a6e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007a72:	f107 031c 	add.w	r3, r7, #28
 8007a76:	4618      	mov	r0, r3
 8007a78:	f008 fa7c 	bl	800ff74 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8007a7c:	2304      	movs	r3, #4
 8007a7e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007a80:	2301      	movs	r3, #1
 8007a82:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007a86:	2300      	movs	r3, #0
 8007a88:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007a8c:	2302      	movs	r3, #2
 8007a8e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007a92:	f107 031c 	add.w	r3, r7, #28
 8007a96:	4618      	mov	r0, r3
 8007a98:	f008 fa6c 	bl	800ff74 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007aa2:	4888      	ldr	r0, [pc, #544]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007aa4:	f7ff fef3 	bl	800788e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007aae:	4885      	ldr	r0, [pc, #532]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007ab0:	f7ff feed 	bl	800788e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	2101      	movs	r1, #1
 8007ab8:	4886      	ldr	r0, [pc, #536]	; (8007cd4 <MX_GPIO_Init+0x39c>)
 8007aba:	f7ff fee8 	bl	800788e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8007abe:	2201      	movs	r2, #1
 8007ac0:	2102      	movs	r1, #2
 8007ac2:	4884      	ldr	r0, [pc, #528]	; (8007cd4 <MX_GPIO_Init+0x39c>)
 8007ac4:	f7ff fee3 	bl	800788e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_SW_GPIO_Port, ENC_SW_Pin, LL_GPIO_PULL_UP);
 8007ac8:	2201      	movs	r2, #1
 8007aca:	2104      	movs	r1, #4
 8007acc:	487d      	ldr	r0, [pc, #500]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007ace:	f7ff fede 	bl	800788e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007ad8:	487a      	ldr	r0, [pc, #488]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007ada:	f7ff fea9 	bl	8007830 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007ae4:	4877      	ldr	r0, [pc, #476]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007ae6:	f7ff fea3 	bl	8007830 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8007aea:	2200      	movs	r2, #0
 8007aec:	2101      	movs	r1, #1
 8007aee:	4879      	ldr	r0, [pc, #484]	; (8007cd4 <MX_GPIO_Init+0x39c>)
 8007af0:	f7ff fe9e 	bl	8007830 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8007af4:	2200      	movs	r2, #0
 8007af6:	2102      	movs	r1, #2
 8007af8:	4876      	ldr	r0, [pc, #472]	; (8007cd4 <MX_GPIO_Init+0x39c>)
 8007afa:	f7ff fe99 	bl	8007830 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_SW_GPIO_Port, ENC_SW_Pin, LL_GPIO_MODE_INPUT);
 8007afe:	2200      	movs	r2, #0
 8007b00:	2104      	movs	r1, #4
 8007b02:	4870      	ldr	r0, [pc, #448]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007b04:	f7ff fe94 	bl	8007830 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8007b08:	2308      	movs	r3, #8
 8007b0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007b10:	2300      	movs	r3, #0
 8007b12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007b14:	2300      	movs	r3, #0
 8007b16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8007b18:	2302      	movs	r3, #2
 8007b1a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8007b1c:	1d3b      	adds	r3, r7, #4
 8007b1e:	4619      	mov	r1, r3
 8007b20:	4868      	ldr	r0, [pc, #416]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007b22:	f008 fc1a 	bl	801035a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OFFSET_ENABLE_Pin;
 8007b26:	2308      	movs	r3, #8
 8007b28:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007b32:	2300      	movs	r3, #0
 8007b34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007b36:	2300      	movs	r3, #0
 8007b38:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(OFFSET_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8007b3a:	1d3b      	adds	r3, r7, #4
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007b42:	f008 fc0a 	bl	801035a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_C_Pin;
 8007b46:	2310      	movs	r3, #16
 8007b48:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007b52:	2300      	movs	r3, #0
 8007b54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007b56:	2300      	movs	r3, #0
 8007b58:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_C_GPIO_Port, &GPIO_InitStruct);
 8007b5a:	1d3b      	adds	r3, r7, #4
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	4859      	ldr	r0, [pc, #356]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007b60:	f008 fbfb 	bl	801035a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_B_Pin;
 8007b64:	2320      	movs	r3, #32
 8007b66:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007b70:	2300      	movs	r3, #0
 8007b72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007b74:	2300      	movs	r3, #0
 8007b76:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_B_GPIO_Port, &GPIO_InitStruct);
 8007b78:	1d3b      	adds	r3, r7, #4
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	4851      	ldr	r0, [pc, #324]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007b7e:	f008 fbec 	bl	801035a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_A_Pin;
 8007b82:	2301      	movs	r3, #1
 8007b84:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007b86:	2301      	movs	r3, #1
 8007b88:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007b92:	2300      	movs	r3, #0
 8007b94:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_A_GPIO_Port, &GPIO_InitStruct);
 8007b96:	1d3b      	adds	r3, r7, #4
 8007b98:	4619      	mov	r1, r3
 8007b9a:	484b      	ldr	r0, [pc, #300]	; (8007cc8 <MX_GPIO_Init+0x390>)
 8007b9c:	f008 fbdd 	bl	801035a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8007ba0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ba4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007baa:	2300      	movs	r3, #0
 8007bac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8007bb6:	1d3b      	adds	r3, r7, #4
 8007bb8:	4619      	mov	r1, r3
 8007bba:	4842      	ldr	r0, [pc, #264]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007bbc:	f008 fbcd 	bl	801035a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8007bc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8007bd6:	1d3b      	adds	r3, r7, #4
 8007bd8:	4619      	mov	r1, r3
 8007bda:	483a      	ldr	r0, [pc, #232]	; (8007cc4 <MX_GPIO_Init+0x38c>)
 8007bdc:	f008 fbbd 	bl	801035a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8007be0:	2340      	movs	r3, #64	; 0x40
 8007be2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007be4:	2301      	movs	r3, #1
 8007be6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007be8:	2303      	movs	r3, #3
 8007bea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007bec:	2300      	movs	r3, #0
 8007bee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8007bf4:	1d3b      	adds	r3, r7, #4
 8007bf6:	4619      	mov	r1, r3
 8007bf8:	4833      	ldr	r0, [pc, #204]	; (8007cc8 <MX_GPIO_Init+0x390>)
 8007bfa:	f008 fbae 	bl	801035a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 8007bfe:	2380      	movs	r3, #128	; 0x80
 8007c00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007c02:	2301      	movs	r3, #1
 8007c04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007c06:	2303      	movs	r3, #3
 8007c08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8007c12:	1d3b      	adds	r3, r7, #4
 8007c14:	4619      	mov	r1, r3
 8007c16:	482c      	ldr	r0, [pc, #176]	; (8007cc8 <MX_GPIO_Init+0x390>)
 8007c18:	f008 fb9f 	bl	801035a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8007c1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007c22:	2301      	movs	r3, #1
 8007c24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007c26:	2303      	movs	r3, #3
 8007c28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8007c32:	1d3b      	adds	r3, r7, #4
 8007c34:	4619      	mov	r1, r3
 8007c36:	4824      	ldr	r0, [pc, #144]	; (8007cc8 <MX_GPIO_Init+0x390>)
 8007c38:	f008 fb8f 	bl	801035a <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007c3c:	f7ff fd3e 	bl	80076bc <__NVIC_GetPriorityGrouping>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2200      	movs	r2, #0
 8007c44:	2100      	movs	r1, #0
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7ff fd8e 	bl	8007768 <NVIC_EncodePriority>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	4619      	mov	r1, r3
 8007c50:	2006      	movs	r0, #6
 8007c52:	f7ff fd5f 	bl	8007714 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 8007c56:	2006      	movs	r0, #6
 8007c58:	f7ff fd3e 	bl	80076d8 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007c5c:	f7ff fd2e 	bl	80076bc <__NVIC_GetPriorityGrouping>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2200      	movs	r2, #0
 8007c64:	2100      	movs	r1, #0
 8007c66:	4618      	mov	r0, r3
 8007c68:	f7ff fd7e 	bl	8007768 <NVIC_EncodePriority>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	4619      	mov	r1, r3
 8007c70:	2007      	movs	r0, #7
 8007c72:	f7ff fd4f 	bl	8007714 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 8007c76:	2007      	movs	r0, #7
 8007c78:	f7ff fd2e 	bl	80076d8 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007c7c:	f7ff fd1e 	bl	80076bc <__NVIC_GetPriorityGrouping>
 8007c80:	4603      	mov	r3, r0
 8007c82:	2200      	movs	r2, #0
 8007c84:	2100      	movs	r1, #0
 8007c86:	4618      	mov	r0, r3
 8007c88:	f7ff fd6e 	bl	8007768 <NVIC_EncodePriority>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	4619      	mov	r1, r3
 8007c90:	2008      	movs	r0, #8
 8007c92:	f7ff fd3f 	bl	8007714 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8007c96:	2008      	movs	r0, #8
 8007c98:	f7ff fd1e 	bl	80076d8 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007c9c:	f7ff fd0e 	bl	80076bc <__NVIC_GetPriorityGrouping>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	2100      	movs	r1, #0
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f7ff fd5e 	bl	8007768 <NVIC_EncodePriority>
 8007cac:	4603      	mov	r3, r0
 8007cae:	4619      	mov	r1, r3
 8007cb0:	2028      	movs	r0, #40	; 0x28
 8007cb2:	f7ff fd2f 	bl	8007714 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007cb6:	2028      	movs	r0, #40	; 0x28
 8007cb8:	f7ff fd0e 	bl	80076d8 <__NVIC_EnableIRQ>

}
 8007cbc:	bf00      	nop
 8007cbe:	3728      	adds	r7, #40	; 0x28
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	e009      	b.n	8007cd8 <MX_GPIO_Init+0x3a0>
 8007cc4:	48000800 	.word	0x48000800
 8007cc8:	48000400 	.word	0x48000400
 8007ccc:	0f000003 	.word	0x0f000003
 8007cd0:	f0000003 	.word	0xf0000003
 8007cd4:	48001400 	.word	0x48001400
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop

08007cdc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007ce4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007ce8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8007cec:	f003 0301 	and.w	r3, r3, #1
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d013      	beq.n	8007d1c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8007cf4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007cf8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8007cfc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d00b      	beq.n	8007d1c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8007d04:	e000      	b.n	8007d08 <ITM_SendChar+0x2c>
    {
      __NOP();
 8007d06:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8007d08:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d0f9      	beq.n	8007d06 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8007d12:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	b2d2      	uxtb	r2, r2
 8007d1a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8007d1c:	687b      	ldr	r3, [r7, #4]
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	370c      	adds	r7, #12
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr

08007d2a <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 8007d2a:	b580      	push	{r7, lr}
 8007d2c:	b086      	sub	sp, #24
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	60f8      	str	r0, [r7, #12]
 8007d32:	60b9      	str	r1, [r7, #8]
 8007d34:	607a      	str	r2, [r7, #4]
  int i=0;
 8007d36:	2300      	movs	r3, #0
 8007d38:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	617b      	str	r3, [r7, #20]
 8007d3e:	e009      	b.n	8007d54 <_write+0x2a>
    ITM_SendChar((*ptr++));
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	1c5a      	adds	r2, r3, #1
 8007d44:	60ba      	str	r2, [r7, #8]
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f7ff ffc7 	bl	8007cdc <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	3301      	adds	r3, #1
 8007d52:	617b      	str	r3, [r7, #20]
 8007d54:	697a      	ldr	r2, [r7, #20]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	dbf1      	blt.n	8007d40 <_write+0x16>
  return len;
 8007d5c:	687b      	ldr	r3, [r7, #4]
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3718      	adds	r7, #24
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
	...

08007d68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007d6c:	f000 ffe9 	bl	8008d42 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007d70:	f000 f84e 	bl	8007e10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007d74:	f7ff fde0 	bl	8007938 <MX_GPIO_Init>
  MX_DMA_Init();
 8007d78:	f7ff fc5e 	bl	8007638 <MX_DMA_Init>
  MX_DAC1_Init();
 8007d7c:	f7ff fb0e 	bl	800739c <MX_DAC1_Init>
  MX_ADC1_Init();
 8007d80:	f7ff f9c6 	bl	8007110 <MX_ADC1_Init>
  MX_COMP1_Init();
 8007d84:	f7ff faa8 	bl	80072d8 <MX_COMP1_Init>
  MX_SPI3_Init();
 8007d88:	f000 f8ee 	bl	8007f68 <MX_SPI3_Init>
  MX_RNG_Init();
 8007d8c:	f000 f8de 	bl	8007f4c <MX_RNG_Init>
  MX_TIM1_Init();
 8007d90:	f000 fb5c 	bl	800844c <MX_TIM1_Init>
  MX_TIM8_Init();
 8007d94:	f000 fd2a 	bl	80087ec <MX_TIM8_Init>
  MX_TIM16_Init();
 8007d98:	f000 fde2 	bl	8008960 <MX_TIM16_Init>
  MX_TIM15_Init();
 8007d9c:	f000 fd8e 	bl	80088bc <MX_TIM15_Init>
  MX_TIM5_Init();
 8007da0:	f000 fcd6 	bl	8008750 <MX_TIM5_Init>
  MX_TIM3_Init();
 8007da4:	f000 fc38 	bl	8008618 <MX_TIM3_Init>
  MX_DAC2_Init();
 8007da8:	f7ff fb42 	bl	8007430 <MX_DAC2_Init>
  MX_TIM17_Init();
 8007dac:	f000 fe00 	bl	80089b0 <MX_TIM17_Init>
  MX_TIM2_Init();
 8007db0:	f000 fbbc 	bl	800852c <MX_TIM2_Init>
  MX_TIM4_Init();
 8007db4:	f000 fc7e 	bl	80086b4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  SM_Init();
 8007db8:	f7fe fb86 	bl	80064c8 <SM_Init>

HAL_TIM_Base_Start_IT(&htim17);
 8007dbc:	4810      	ldr	r0, [pc, #64]	; (8007e00 <main+0x98>)
 8007dbe:	f005 fc8f 	bl	800d6e0 <HAL_TIM_Base_Start_IT>


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007dc8:	480e      	ldr	r0, [pc, #56]	; (8007e04 <main+0x9c>)
 8007dca:	f004 fb39 	bl	800c440 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007dd4:	480b      	ldr	r0, [pc, #44]	; (8007e04 <main+0x9c>)
 8007dd6:	f004 fb33 	bl	800c440 <HAL_GPIO_WritePin>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 8007dda:	480b      	ldr	r0, [pc, #44]	; (8007e08 <main+0xa0>)
 8007ddc:	f005 fc2a 	bl	800d634 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8007de0:	4b0a      	ldr	r3, [pc, #40]	; (8007e0c <main+0xa4>)
 8007de2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007de6:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8007de8:	4b08      	ldr	r3, [pc, #32]	; (8007e0c <main+0xa4>)
 8007dea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007dee:	62da      	str	r2, [r3, #44]	; 0x2c


  // TFT lib enable
  DM_Init();
 8007df0:	f7f8 ffbe 	bl	8000d70 <DM_Init>
  DM_PostInit();
 8007df4:	f7f8 ffca 	bl	8000d8c <DM_PostInit>

  // Intialise interrupt manager
  IM_Init();
 8007df8:	f7fd f9ce 	bl	8005198 <IM_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007dfc:	e7fe      	b.n	8007dfc <main+0x94>
 8007dfe:	bf00      	nop
 8007e00:	20002c3c 	.word	0x20002c3c
 8007e04:	48000800 	.word	0x48000800
 8007e08:	20002cd4 	.word	0x20002cd4
 8007e0c:	40001000 	.word	0x40001000

08007e10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b0a8      	sub	sp, #160	; 0xa0
 8007e14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007e16:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007e1a:	2238      	movs	r2, #56	; 0x38
 8007e1c:	2100      	movs	r1, #0
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f009 fb8a 	bl	8011538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007e24:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007e28:	2200      	movs	r2, #0
 8007e2a:	601a      	str	r2, [r3, #0]
 8007e2c:	605a      	str	r2, [r3, #4]
 8007e2e:	609a      	str	r2, [r3, #8]
 8007e30:	60da      	str	r2, [r3, #12]
 8007e32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007e34:	463b      	mov	r3, r7
 8007e36:	2254      	movs	r2, #84	; 0x54
 8007e38:	2100      	movs	r1, #0
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f009 fb7c 	bl	8011538 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8007e40:	2000      	movs	r0, #0
 8007e42:	f004 fb15 	bl	800c470 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8007e46:	2322      	movs	r3, #34	; 0x22
 8007e48:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007e4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007e4e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007e50:	2340      	movs	r3, #64	; 0x40
 8007e52:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8007e54:	2301      	movs	r3, #1
 8007e56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007e5a:	2302      	movs	r3, #2
 8007e5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007e60:	2302      	movs	r3, #2
 8007e62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8007e66:	2302      	movs	r3, #2
 8007e68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8007e6c:	232a      	movs	r3, #42	; 0x2a
 8007e6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007e72:	2302      	movs	r3, #2
 8007e74:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8007e78:	2304      	movs	r3, #4
 8007e7a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007e7e:	2302      	movs	r3, #2
 8007e80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007e84:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f004 fb95 	bl	800c5b8 <HAL_RCC_OscConfig>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d001      	beq.n	8007e98 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8007e94:	f000 f82a 	bl	8007eec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007e98:	230f      	movs	r3, #15
 8007e9a:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007e9c:	2303      	movs	r3, #3
 8007e9e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8007eac:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007eb0:	2108      	movs	r1, #8
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f004 fe98 	bl	800cbe8 <HAL_RCC_ClockConfig>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d001      	beq.n	8007ec2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8007ebe:	f000 f815 	bl	8007eec <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8007ec2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007ec6:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8007ecc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007ed0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007ed2:	463b      	mov	r3, r7
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f005 f877 	bl	800cfc8 <HAL_RCCEx_PeriphCLKConfig>
 8007eda:	4603      	mov	r3, r0
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d001      	beq.n	8007ee4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8007ee0:	f000 f804 	bl	8007eec <Error_Handler>
  }
}
 8007ee4:	bf00      	nop
 8007ee6:	37a0      	adds	r7, #160	; 0xa0
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007eec:	b480      	push	{r7}
 8007eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007ef0:	bf00      	nop
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr

08007efa <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8007efa:	b480      	push	{r7}
 8007efc:	b083      	sub	sp, #12
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f043 0204 	orr.w	r2, r3, #4
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	601a      	str	r2, [r3, #0]
}
 8007f0e:	bf00      	nop
 8007f10:	370c      	adds	r7, #12
 8007f12:	46bd      	mov	sp, r7
 8007f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f18:	4770      	bx	lr
	...

08007f1c <LL_AHB2_GRP1_EnableClock>:
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b085      	sub	sp, #20
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007f24:	4b08      	ldr	r3, [pc, #32]	; (8007f48 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007f26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007f28:	4907      	ldr	r1, [pc, #28]	; (8007f48 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007f30:	4b05      	ldr	r3, [pc, #20]	; (8007f48 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007f32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	4013      	ands	r3, r2
 8007f38:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
}
 8007f3c:	bf00      	nop
 8007f3e:	3714      	adds	r7, #20
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr
 8007f48:	40021000 	.word	0x40021000

08007f4c <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 8007f50:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8007f54:	f7ff ffe2 	bl	8007f1c <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8007f58:	4802      	ldr	r0, [pc, #8]	; (8007f64 <MX_RNG_Init+0x18>)
 8007f5a:	f7ff ffce 	bl	8007efa <LL_RNG_Enable>

}
 8007f5e:	bf00      	nop
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	bf00      	nop
 8007f64:	50060800 	.word	0x50060800

08007f68 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8007f6c:	4b1b      	ldr	r3, [pc, #108]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007f6e:	4a1c      	ldr	r2, [pc, #112]	; (8007fe0 <MX_SPI3_Init+0x78>)
 8007f70:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8007f72:	4b1a      	ldr	r3, [pc, #104]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007f74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007f78:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8007f7a:	4b18      	ldr	r3, [pc, #96]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8007f80:	4b16      	ldr	r3, [pc, #88]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007f82:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007f86:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f88:	4b14      	ldr	r3, [pc, #80]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007f8e:	4b13      	ldr	r3, [pc, #76]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007f90:	2200      	movs	r2, #0
 8007f92:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8007f94:	4b11      	ldr	r3, [pc, #68]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007f96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f9a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8007f9c:	4b0f      	ldr	r3, [pc, #60]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007f9e:	2210      	movs	r2, #16
 8007fa0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007fa2:	4b0e      	ldr	r3, [pc, #56]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8007fa8:	4b0c      	ldr	r3, [pc, #48]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007faa:	2200      	movs	r2, #0
 8007fac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007fae:	4b0b      	ldr	r3, [pc, #44]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8007fb4:	4b09      	ldr	r3, [pc, #36]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007fb6:	2207      	movs	r2, #7
 8007fb8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007fba:	4b08      	ldr	r3, [pc, #32]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007fc0:	4b06      	ldr	r3, [pc, #24]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007fc2:	2208      	movs	r2, #8
 8007fc4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8007fc6:	4805      	ldr	r0, [pc, #20]	; (8007fdc <MX_SPI3_Init+0x74>)
 8007fc8:	f005 fa4a 	bl	800d460 <HAL_SPI_Init>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d001      	beq.n	8007fd6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8007fd2:	f7ff ff8b 	bl	8007eec <Error_Handler>
  }

}
 8007fd6:	bf00      	nop
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	20002a94 	.word	0x20002a94
 8007fe0:	40003c00 	.word	0x40003c00

08007fe4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b08a      	sub	sp, #40	; 0x28
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fec:	f107 0314 	add.w	r3, r7, #20
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	601a      	str	r2, [r3, #0]
 8007ff4:	605a      	str	r2, [r3, #4]
 8007ff6:	609a      	str	r2, [r3, #8]
 8007ff8:	60da      	str	r2, [r3, #12]
 8007ffa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a17      	ldr	r2, [pc, #92]	; (8008060 <HAL_SPI_MspInit+0x7c>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d128      	bne.n	8008058 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8008006:	4b17      	ldr	r3, [pc, #92]	; (8008064 <HAL_SPI_MspInit+0x80>)
 8008008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800800a:	4a16      	ldr	r2, [pc, #88]	; (8008064 <HAL_SPI_MspInit+0x80>)
 800800c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008010:	6593      	str	r3, [r2, #88]	; 0x58
 8008012:	4b14      	ldr	r3, [pc, #80]	; (8008064 <HAL_SPI_MspInit+0x80>)
 8008014:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008016:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800801a:	613b      	str	r3, [r7, #16]
 800801c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800801e:	4b11      	ldr	r3, [pc, #68]	; (8008064 <HAL_SPI_MspInit+0x80>)
 8008020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008022:	4a10      	ldr	r2, [pc, #64]	; (8008064 <HAL_SPI_MspInit+0x80>)
 8008024:	f043 0304 	orr.w	r3, r3, #4
 8008028:	64d3      	str	r3, [r2, #76]	; 0x4c
 800802a:	4b0e      	ldr	r3, [pc, #56]	; (8008064 <HAL_SPI_MspInit+0x80>)
 800802c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800802e:	f003 0304 	and.w	r3, r3, #4
 8008032:	60fb      	str	r3, [r7, #12]
 8008034:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8008036:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800803a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800803c:	2302      	movs	r3, #2
 800803e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008040:	2300      	movs	r3, #0
 8008042:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008044:	2300      	movs	r3, #0
 8008046:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8008048:	2306      	movs	r3, #6
 800804a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800804c:	f107 0314 	add.w	r3, r7, #20
 8008050:	4619      	mov	r1, r3
 8008052:	4805      	ldr	r0, [pc, #20]	; (8008068 <HAL_SPI_MspInit+0x84>)
 8008054:	f003 ff90 	bl	800bf78 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8008058:	bf00      	nop
 800805a:	3728      	adds	r7, #40	; 0x28
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}
 8008060:	40003c00 	.word	0x40003c00
 8008064:	40021000 	.word	0x40021000
 8008068:	48000800 	.word	0x48000800

0800806c <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 800806c:	b480      	push	{r7}
 800806e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008070:	4b05      	ldr	r3, [pc, #20]	; (8008088 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	4a04      	ldr	r2, [pc, #16]	; (8008088 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8008076:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800807a:	6093      	str	r3, [r2, #8]
}
 800807c:	bf00      	nop
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	40007000 	.word	0x40007000

0800808c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b082      	sub	sp, #8
 8008090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008092:	4b0f      	ldr	r3, [pc, #60]	; (80080d0 <HAL_MspInit+0x44>)
 8008094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008096:	4a0e      	ldr	r2, [pc, #56]	; (80080d0 <HAL_MspInit+0x44>)
 8008098:	f043 0301 	orr.w	r3, r3, #1
 800809c:	6613      	str	r3, [r2, #96]	; 0x60
 800809e:	4b0c      	ldr	r3, [pc, #48]	; (80080d0 <HAL_MspInit+0x44>)
 80080a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a2:	f003 0301 	and.w	r3, r3, #1
 80080a6:	607b      	str	r3, [r7, #4]
 80080a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80080aa:	4b09      	ldr	r3, [pc, #36]	; (80080d0 <HAL_MspInit+0x44>)
 80080ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080ae:	4a08      	ldr	r2, [pc, #32]	; (80080d0 <HAL_MspInit+0x44>)
 80080b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080b4:	6593      	str	r3, [r2, #88]	; 0x58
 80080b6:	4b06      	ldr	r3, [pc, #24]	; (80080d0 <HAL_MspInit+0x44>)
 80080b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080be:	603b      	str	r3, [r7, #0]
 80080c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 80080c2:	f7ff ffd3 	bl	800806c <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80080c6:	bf00      	nop
 80080c8:	3708      	adds	r7, #8
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop
 80080d0:	40021000 	.word	0x40021000

080080d4 <LL_EXTI_IsActiveFlag_0_31>:
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80080dc:	4b07      	ldr	r3, [pc, #28]	; (80080fc <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80080de:	695a      	ldr	r2, [r3, #20]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	4013      	ands	r3, r2
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d101      	bne.n	80080ee <LL_EXTI_IsActiveFlag_0_31+0x1a>
 80080ea:	2301      	movs	r3, #1
 80080ec:	e000      	b.n	80080f0 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr
 80080fc:	40010400 	.word	0x40010400

08008100 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8008100:	b480      	push	{r7}
 8008102:	b083      	sub	sp, #12
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8008108:	4a04      	ldr	r2, [pc, #16]	; (800811c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6153      	str	r3, [r2, #20]
}
 800810e:	bf00      	nop
 8008110:	370c      	adds	r7, #12
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop
 800811c:	40010400 	.word	0x40010400

08008120 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008120:	b480      	push	{r7}
 8008122:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008124:	bf00      	nop
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr
	...

08008130 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	DM_SetErrorDebugMsg("HARD FAULT");
 8008134:	4801      	ldr	r0, [pc, #4]	; (800813c <HardFault_Handler+0xc>)
 8008136:	f7f9 fa5f 	bl	80015f8 <DM_SetErrorDebugMsg>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800813a:	e7fe      	b.n	800813a <HardFault_Handler+0xa>
 800813c:	080164d8 	.word	0x080164d8

08008140 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	DM_SetErrorDebugMsg("MEMMANAGE FAULT");
 8008144:	4801      	ldr	r0, [pc, #4]	; (800814c <MemManage_Handler+0xc>)
 8008146:	f7f9 fa57 	bl	80015f8 <DM_SetErrorDebugMsg>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800814a:	e7fe      	b.n	800814a <MemManage_Handler+0xa>
 800814c:	080164e4 	.word	0x080164e4

08008150 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	DM_SetErrorDebugMsg("BUS FAULT");
 8008154:	4801      	ldr	r0, [pc, #4]	; (800815c <BusFault_Handler+0xc>)
 8008156:	f7f9 fa4f 	bl	80015f8 <DM_SetErrorDebugMsg>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800815a:	e7fe      	b.n	800815a <BusFault_Handler+0xa>
 800815c:	080164f4 	.word	0x080164f4

08008160 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	DM_SetErrorDebugMsg("USAGE FAULT");
 8008164:	4801      	ldr	r0, [pc, #4]	; (800816c <UsageFault_Handler+0xc>)
 8008166:	f7f9 fa47 	bl	80015f8 <DM_SetErrorDebugMsg>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800816a:	e7fe      	b.n	800816a <UsageFault_Handler+0xa>
 800816c:	08016500 	.word	0x08016500

08008170 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008170:	b480      	push	{r7}
 8008172:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008174:	bf00      	nop
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr

0800817e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800817e:	b480      	push	{r7}
 8008180:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008182:	bf00      	nop
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800818c:	b480      	push	{r7}
 800818e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008190:	bf00      	nop
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr

0800819a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800819a:	b580      	push	{r7, lr}
 800819c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800819e:	f000 fe23 	bl	8008de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80081a2:	bf00      	nop
 80081a4:	bd80      	pop	{r7, pc}

080081a6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80081a6:	b580      	push	{r7, lr}
 80081a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 80081aa:	f7fd f8ad 	bl	8005308 <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 80081ae:	2001      	movs	r0, #1
 80081b0:	f7ff ff90 	bl	80080d4 <LL_EXTI_IsActiveFlag_0_31>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d002      	beq.n	80081c0 <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 80081ba:	2001      	movs	r0, #1
 80081bc:	f7ff ffa0 	bl	8008100 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80081c0:	bf00      	nop
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 80081c8:	f7fd f8c4 	bl	8005354 <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 80081cc:	2002      	movs	r0, #2
 80081ce:	f7ff ff81 	bl	80080d4 <LL_EXTI_IsActiveFlag_0_31>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d002      	beq.n	80081de <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 80081d8:	2002      	movs	r0, #2
 80081da:	f7ff ff91 	bl	8008100 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80081de:	bf00      	nop
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80081e2:	b580      	push	{r7, lr}
 80081e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 80081e6:	f7fd f8db 	bl	80053a0 <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 80081ea:	2004      	movs	r0, #4
 80081ec:	f7ff ff72 	bl	80080d4 <LL_EXTI_IsActiveFlag_0_31>
 80081f0:	4603      	mov	r3, r0
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d002      	beq.n	80081fc <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 80081f6:	2004      	movs	r0, #4
 80081f8:	f7ff ff82 	bl	8008100 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80081fc:	bf00      	nop
 80081fe:	bd80      	pop	{r7, pc}

08008200 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008204:	4802      	ldr	r0, [pc, #8]	; (8008210 <DMA1_Channel1_IRQHandler+0x10>)
 8008206:	f003 fd68 	bl	800bcda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800820a:	bf00      	nop
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	20002988 	.word	0x20002988

08008214 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8008218:	4802      	ldr	r0, [pc, #8]	; (8008224 <DMA1_Channel2_IRQHandler+0x10>)
 800821a:	f003 fd5e 	bl	800bcda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800821e:	bf00      	nop
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	20002270 	.word	0x20002270

08008228 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 800822c:	4802      	ldr	r0, [pc, #8]	; (8008238 <DMA1_Channel3_IRQHandler+0x10>)
 800822e:	f003 fd54 	bl	800bcda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8008232:	bf00      	nop
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	20002a34 	.word	0x20002a34

0800823c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8008240:	4802      	ldr	r0, [pc, #8]	; (800824c <DMA1_Channel4_IRQHandler+0x10>)
 8008242:	f003 fd4a 	bl	800bcda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8008246:	bf00      	nop
 8008248:	bd80      	pop	{r7, pc}
 800824a:	bf00      	nop
 800824c:	20002af8 	.word	0x20002af8

08008250 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 8008254:	f7f8 fdb4 	bl	8000dc0 <DM_UpdateDisplay>


	IM_ENC_DIRF_Handler();
 8008258:	f7fd f8c8 	bl	80053ec <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800825c:	4803      	ldr	r0, [pc, #12]	; (800826c <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 800825e:	f005 ffdd 	bl	800e21c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8008262:	4803      	ldr	r0, [pc, #12]	; (8008270 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 8008264:	f005 ffda 	bl	800e21c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8008268:	bf00      	nop
 800826a:	bd80      	pop	{r7, pc}
 800826c:	20002cd4 	.word	0x20002cd4
 8008270:	20002bf0 	.word	0x20002bf0

08008274 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	EM_ProcessEvent();
 8008278:	f7fb ff7c 	bl	8004174 <EM_ProcessEvent>
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800827c:	4803      	ldr	r0, [pc, #12]	; (800828c <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 800827e:	f005 ffcd 	bl	800e21c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8008282:	4803      	ldr	r0, [pc, #12]	; (8008290 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8008284:	f005 ffca 	bl	800e21c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8008288:	bf00      	nop
 800828a:	bd80      	pop	{r7, pc}
 800828c:	20002cd4 	.word	0x20002cd4
 8008290:	20002c3c 	.word	0x20002c3c

08008294 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8008298:	4802      	ldr	r0, [pc, #8]	; (80082a4 <TIM3_IRQHandler+0x10>)
 800829a:	f005 ffbf 	bl	800e21c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800829e:	bf00      	nop
 80082a0:	bd80      	pop	{r7, pc}
 80082a2:	bf00      	nop
 80082a4:	200022dc 	.word	0x200022dc

080082a8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	//IM_RECIP_COUNT_Handler();
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80082ac:	4802      	ldr	r0, [pc, #8]	; (80082b8 <TIM4_IRQHandler+0x10>)
 80082ae:	f005 ffb5 	bl	800e21c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80082b2:	bf00      	nop
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	20002ba4 	.word	0x20002ba4

080082bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 80082c0:	f7fc ffd2 	bl	8005268 <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 80082c4:	f7fc fff8 	bl	80052b8 <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 80082c8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80082cc:	f7ff ff02 	bl	80080d4 <LL_EXTI_IsActiveFlag_0_31>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d003      	beq.n	80082de <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 80082d6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80082da:	f7ff ff11 	bl	8008100 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 80082de:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80082e2:	f7ff fef7 	bl	80080d4 <LL_EXTI_IsActiveFlag_0_31>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d003      	beq.n	80082f4 <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 80082ec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80082f0:	f7ff ff06 	bl	8008100 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80082f4:	bf00      	nop
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEP_UPDATE_TIM_IRQHandler();
 80082fc:	f7fc ff5c 	bl	80051b8 <IM_SWEEP_UPDATE_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8008300:	4802      	ldr	r0, [pc, #8]	; (800830c <TIM5_IRQHandler+0x14>)
 8008302:	f005 ff8b 	bl	800e21c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8008306:	bf00      	nop
 8008308:	bd80      	pop	{r7, pc}
 800830a:	bf00      	nop
 800830c:	20002c88 	.word	0x20002c88

08008310 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8008314:	4802      	ldr	r0, [pc, #8]	; (8008320 <COMP1_2_3_IRQHandler+0x10>)
 8008316:	f002 fd1b 	bl	800ad50 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 800831a:	bf00      	nop
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	200029e8 	.word	0x200029e8

08008324 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b086      	sub	sp, #24
 8008328:	af00      	add	r7, sp, #0
 800832a:	60f8      	str	r0, [r7, #12]
 800832c:	60b9      	str	r1, [r7, #8]
 800832e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008330:	2300      	movs	r3, #0
 8008332:	617b      	str	r3, [r7, #20]
 8008334:	e00a      	b.n	800834c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008336:	f3af 8000 	nop.w
 800833a:	4601      	mov	r1, r0
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	1c5a      	adds	r2, r3, #1
 8008340:	60ba      	str	r2, [r7, #8]
 8008342:	b2ca      	uxtb	r2, r1
 8008344:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	3301      	adds	r3, #1
 800834a:	617b      	str	r3, [r7, #20]
 800834c:	697a      	ldr	r2, [r7, #20]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	429a      	cmp	r2, r3
 8008352:	dbf0      	blt.n	8008336 <_read+0x12>
	}

return len;
 8008354:	687b      	ldr	r3, [r7, #4]
}
 8008356:	4618      	mov	r0, r3
 8008358:	3718      	adds	r7, #24
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <_close>:
	}
	return len;
}

int _close(int file)
{
 800835e:	b480      	push	{r7}
 8008360:	b083      	sub	sp, #12
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
	return -1;
 8008366:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800836a:	4618      	mov	r0, r3
 800836c:	370c      	adds	r7, #12
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr

08008376 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008376:	b480      	push	{r7}
 8008378:	b083      	sub	sp, #12
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
 800837e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008386:	605a      	str	r2, [r3, #4]
	return 0;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	370c      	adds	r7, #12
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr

08008396 <_isatty>:

int _isatty(int file)
{
 8008396:	b480      	push	{r7}
 8008398:	b083      	sub	sp, #12
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
	return 1;
 800839e:	2301      	movs	r3, #1
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b085      	sub	sp, #20
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	60f8      	str	r0, [r7, #12]
 80083b4:	60b9      	str	r1, [r7, #8]
 80083b6:	607a      	str	r2, [r7, #4]
	return 0;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3714      	adds	r7, #20
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr
	...

080083c8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80083d0:	4b11      	ldr	r3, [pc, #68]	; (8008418 <_sbrk+0x50>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d102      	bne.n	80083de <_sbrk+0x16>
		heap_end = &end;
 80083d8:	4b0f      	ldr	r3, [pc, #60]	; (8008418 <_sbrk+0x50>)
 80083da:	4a10      	ldr	r2, [pc, #64]	; (800841c <_sbrk+0x54>)
 80083dc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80083de:	4b0e      	ldr	r3, [pc, #56]	; (8008418 <_sbrk+0x50>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80083e4:	4b0c      	ldr	r3, [pc, #48]	; (8008418 <_sbrk+0x50>)
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	4413      	add	r3, r2
 80083ec:	466a      	mov	r2, sp
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d907      	bls.n	8008402 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80083f2:	f009 f877 	bl	80114e4 <__errno>
 80083f6:	4602      	mov	r2, r0
 80083f8:	230c      	movs	r3, #12
 80083fa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80083fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008400:	e006      	b.n	8008410 <_sbrk+0x48>
	}

	heap_end += incr;
 8008402:	4b05      	ldr	r3, [pc, #20]	; (8008418 <_sbrk+0x50>)
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	4413      	add	r3, r2
 800840a:	4a03      	ldr	r2, [pc, #12]	; (8008418 <_sbrk+0x50>)
 800840c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800840e:	68fb      	ldr	r3, [r7, #12]
}
 8008410:	4618      	mov	r0, r3
 8008412:	3710      	adds	r7, #16
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}
 8008418:	2000225c 	.word	0x2000225c
 800841c:	20002dc0 	.word	0x20002dc0

08008420 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008420:	b480      	push	{r7}
 8008422:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8008424:	4b08      	ldr	r3, [pc, #32]	; (8008448 <SystemInit+0x28>)
 8008426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800842a:	4a07      	ldr	r2, [pc, #28]	; (8008448 <SystemInit+0x28>)
 800842c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008430:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008434:	4b04      	ldr	r3, [pc, #16]	; (8008448 <SystemInit+0x28>)
 8008436:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800843a:	609a      	str	r2, [r3, #8]
#endif
}
 800843c:	bf00      	nop
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr
 8008446:	bf00      	nop
 8008448:	e000ed00 	.word	0xe000ed00

0800844c <MX_TIM1_Init>:
TIM_HandleTypeDef htim17;
DMA_HandleTypeDef hdma_tim2_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b09a      	sub	sp, #104	; 0x68
 8008450:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8008452:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008456:	2224      	movs	r2, #36	; 0x24
 8008458:	2100      	movs	r1, #0
 800845a:	4618      	mov	r0, r3
 800845c:	f009 f86c 	bl	8011538 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008460:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008464:	2200      	movs	r2, #0
 8008466:	601a      	str	r2, [r3, #0]
 8008468:	605a      	str	r2, [r3, #4]
 800846a:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800846c:	1d3b      	adds	r3, r7, #4
 800846e:	2234      	movs	r2, #52	; 0x34
 8008470:	2100      	movs	r1, #0
 8008472:	4618      	mov	r0, r3
 8008474:	f009 f860 	bl	8011538 <memset>

  htim1.Instance = TIM1;
 8008478:	4b2a      	ldr	r3, [pc, #168]	; (8008524 <MX_TIM1_Init+0xd8>)
 800847a:	4a2b      	ldr	r2, [pc, #172]	; (8008528 <MX_TIM1_Init+0xdc>)
 800847c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800847e:	4b29      	ldr	r3, [pc, #164]	; (8008524 <MX_TIM1_Init+0xd8>)
 8008480:	2200      	movs	r2, #0
 8008482:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8008484:	4b27      	ldr	r3, [pc, #156]	; (8008524 <MX_TIM1_Init+0xd8>)
 8008486:	2260      	movs	r2, #96	; 0x60
 8008488:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 800848a:	4b26      	ldr	r3, [pc, #152]	; (8008524 <MX_TIM1_Init+0xd8>)
 800848c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008490:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008492:	4b24      	ldr	r3, [pc, #144]	; (8008524 <MX_TIM1_Init+0xd8>)
 8008494:	2200      	movs	r2, #0
 8008496:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8008498:	4b22      	ldr	r3, [pc, #136]	; (8008524 <MX_TIM1_Init+0xd8>)
 800849a:	2200      	movs	r2, #0
 800849c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800849e:	4b21      	ldr	r3, [pc, #132]	; (8008524 <MX_TIM1_Init+0xd8>)
 80084a0:	2280      	movs	r2, #128	; 0x80
 80084a2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 80084a4:	2302      	movs	r3, #2
 80084a6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80084a8:	2300      	movs	r3, #0
 80084aa:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80084ac:	2301      	movs	r3, #1
 80084ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80084b0:	2300      	movs	r3, #0
 80084b2:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80084b4:	2300      	movs	r3, #0
 80084b6:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80084b8:	2300      	movs	r3, #0
 80084ba:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80084bc:	2301      	movs	r3, #1
 80084be:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80084c0:	2300      	movs	r3, #0
 80084c2:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 80084c4:	2300      	movs	r3, #0
 80084c6:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80084c8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80084cc:	4619      	mov	r1, r3
 80084ce:	4815      	ldr	r0, [pc, #84]	; (8008524 <MX_TIM1_Init+0xd8>)
 80084d0:	f005 fdfe 	bl	800e0d0 <HAL_TIM_Encoder_Init>
 80084d4:	4603      	mov	r3, r0
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d001      	beq.n	80084de <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80084da:	f7ff fd07 	bl	8007eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80084de:	2320      	movs	r3, #32
 80084e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80084e2:	2300      	movs	r3, #0
 80084e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80084e6:	2300      	movs	r3, #0
 80084e8:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80084ea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80084ee:	4619      	mov	r1, r3
 80084f0:	480c      	ldr	r0, [pc, #48]	; (8008524 <MX_TIM1_Init+0xd8>)
 80084f2:	f007 fa81 	bl	800f9f8 <HAL_TIMEx_MasterConfigSynchronization>
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d001      	beq.n	8008500 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80084fc:	f7ff fcf6 	bl	8007eec <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8008500:	2300      	movs	r3, #0
 8008502:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8008504:	2300      	movs	r3, #0
 8008506:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008508:	1d3b      	adds	r3, r7, #4
 800850a:	4619      	mov	r1, r3
 800850c:	4805      	ldr	r0, [pc, #20]	; (8008524 <MX_TIM1_Init+0xd8>)
 800850e:	f007 fb09 	bl	800fb24 <HAL_TIMEx_ConfigBreakDeadTime>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d001      	beq.n	800851c <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8008518:	f7ff fce8 	bl	8007eec <Error_Handler>
  }

}
 800851c:	bf00      	nop
 800851e:	3768      	adds	r7, #104	; 0x68
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}
 8008524:	20002cd4 	.word	0x20002cd4
 8008528:	40012c00 	.word	0x40012c00

0800852c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b08c      	sub	sp, #48	; 0x30
 8008530:	af00      	add	r7, sp, #0
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8008532:	f107 031c 	add.w	r3, r7, #28
 8008536:	2200      	movs	r2, #0
 8008538:	601a      	str	r2, [r3, #0]
 800853a:	605a      	str	r2, [r3, #4]
 800853c:	609a      	str	r2, [r3, #8]
 800853e:	60da      	str	r2, [r3, #12]
 8008540:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008542:	f107 0310 	add.w	r3, r7, #16
 8008546:	2200      	movs	r2, #0
 8008548:	601a      	str	r2, [r3, #0]
 800854a:	605a      	str	r2, [r3, #4]
 800854c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800854e:	463b      	mov	r3, r7
 8008550:	2200      	movs	r2, #0
 8008552:	601a      	str	r2, [r3, #0]
 8008554:	605a      	str	r2, [r3, #4]
 8008556:	609a      	str	r2, [r3, #8]
 8008558:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 800855a:	4b2e      	ldr	r3, [pc, #184]	; (8008614 <MX_TIM2_Init+0xe8>)
 800855c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008560:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 128;
 8008562:	4b2c      	ldr	r3, [pc, #176]	; (8008614 <MX_TIM2_Init+0xe8>)
 8008564:	2280      	movs	r2, #128	; 0x80
 8008566:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008568:	4b2a      	ldr	r3, [pc, #168]	; (8008614 <MX_TIM2_Init+0xe8>)
 800856a:	2200      	movs	r2, #0
 800856c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800856e:	4b29      	ldr	r3, [pc, #164]	; (8008614 <MX_TIM2_Init+0xe8>)
 8008570:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008574:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008576:	4b27      	ldr	r3, [pc, #156]	; (8008614 <MX_TIM2_Init+0xe8>)
 8008578:	2200      	movs	r2, #0
 800857a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800857c:	4b25      	ldr	r3, [pc, #148]	; (8008614 <MX_TIM2_Init+0xe8>)
 800857e:	2280      	movs	r2, #128	; 0x80
 8008580:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8008582:	4824      	ldr	r0, [pc, #144]	; (8008614 <MX_TIM2_Init+0xe8>)
 8008584:	f004 fffe 	bl	800d584 <HAL_TIM_Base_Init>
 8008588:	4603      	mov	r3, r0
 800858a:	2b00      	cmp	r3, #0
 800858c:	d001      	beq.n	8008592 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800858e:	f7ff fcad 	bl	8007eec <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8008592:	4820      	ldr	r0, [pc, #128]	; (8008614 <MX_TIM2_Init+0xe8>)
 8008594:	f005 fae0 	bl	800db58 <HAL_TIM_IC_Init>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	d001      	beq.n	80085a2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800859e:	f7ff fca5 	bl	8007eec <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80085a2:	2304      	movs	r3, #4
 80085a4:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80085a6:	2350      	movs	r3, #80	; 0x50
 80085a8:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80085aa:	2300      	movs	r3, #0
 80085ac:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 80085ae:	2300      	movs	r3, #0
 80085b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80085b2:	f107 031c 	add.w	r3, r7, #28
 80085b6:	4619      	mov	r1, r3
 80085b8:	4816      	ldr	r0, [pc, #88]	; (8008614 <MX_TIM2_Init+0xe8>)
 80085ba:	f006 fa43 	bl	800ea44 <HAL_TIM_SlaveConfigSynchro>
 80085be:	4603      	mov	r3, r0
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d001      	beq.n	80085c8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80085c4:	f7ff fc92 	bl	8007eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80085c8:	2300      	movs	r3, #0
 80085ca:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80085cc:	2300      	movs	r3, #0
 80085ce:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80085d0:	f107 0310 	add.w	r3, r7, #16
 80085d4:	4619      	mov	r1, r3
 80085d6:	480f      	ldr	r0, [pc, #60]	; (8008614 <MX_TIM2_Init+0xe8>)
 80085d8:	f007 fa0e 	bl	800f9f8 <HAL_TIMEx_MasterConfigSynchronization>
 80085dc:	4603      	mov	r3, r0
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d001      	beq.n	80085e6 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80085e2:	f7ff fc83 	bl	8007eec <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80085e6:	2300      	movs	r3, #0
 80085e8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80085ea:	2301      	movs	r3, #1
 80085ec:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80085ee:	2300      	movs	r3, #0
 80085f0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80085f2:	2300      	movs	r3, #0
 80085f4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80085f6:	463b      	mov	r3, r7
 80085f8:	2200      	movs	r2, #0
 80085fa:	4619      	mov	r1, r3
 80085fc:	4805      	ldr	r0, [pc, #20]	; (8008614 <MX_TIM2_Init+0xe8>)
 80085fe:	f005 ff8c 	bl	800e51a <HAL_TIM_IC_ConfigChannel>
 8008602:	4603      	mov	r3, r0
 8008604:	2b00      	cmp	r3, #0
 8008606:	d001      	beq.n	800860c <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8008608:	f7ff fc70 	bl	8007eec <Error_Handler>
  }

}
 800860c:	bf00      	nop
 800860e:	3730      	adds	r7, #48	; 0x30
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}
 8008614:	20002d20 	.word	0x20002d20

08008618 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b088      	sub	sp, #32
 800861c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800861e:	f107 0310 	add.w	r3, r7, #16
 8008622:	2200      	movs	r2, #0
 8008624:	601a      	str	r2, [r3, #0]
 8008626:	605a      	str	r2, [r3, #4]
 8008628:	609a      	str	r2, [r3, #8]
 800862a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800862c:	1d3b      	adds	r3, r7, #4
 800862e:	2200      	movs	r2, #0
 8008630:	601a      	str	r2, [r3, #0]
 8008632:	605a      	str	r2, [r3, #4]
 8008634:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8008636:	4b1d      	ldr	r3, [pc, #116]	; (80086ac <MX_TIM3_Init+0x94>)
 8008638:	4a1d      	ldr	r2, [pc, #116]	; (80086b0 <MX_TIM3_Init+0x98>)
 800863a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800863c:	4b1b      	ldr	r3, [pc, #108]	; (80086ac <MX_TIM3_Init+0x94>)
 800863e:	2200      	movs	r2, #0
 8008640:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8008642:	4b1a      	ldr	r3, [pc, #104]	; (80086ac <MX_TIM3_Init+0x94>)
 8008644:	2210      	movs	r2, #16
 8008646:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8008648:	4b18      	ldr	r3, [pc, #96]	; (80086ac <MX_TIM3_Init+0x94>)
 800864a:	2201      	movs	r2, #1
 800864c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800864e:	4b17      	ldr	r3, [pc, #92]	; (80086ac <MX_TIM3_Init+0x94>)
 8008650:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008654:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008656:	4b15      	ldr	r3, [pc, #84]	; (80086ac <MX_TIM3_Init+0x94>)
 8008658:	2280      	movs	r2, #128	; 0x80
 800865a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800865c:	4813      	ldr	r0, [pc, #76]	; (80086ac <MX_TIM3_Init+0x94>)
 800865e:	f004 ff91 	bl	800d584 <HAL_TIM_Base_Init>
 8008662:	4603      	mov	r3, r0
 8008664:	2b00      	cmp	r3, #0
 8008666:	d001      	beq.n	800866c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8008668:	f7ff fc40 	bl	8007eec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800866c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008670:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008672:	f107 0310 	add.w	r3, r7, #16
 8008676:	4619      	mov	r1, r3
 8008678:	480c      	ldr	r0, [pc, #48]	; (80086ac <MX_TIM3_Init+0x94>)
 800867a:	f006 f8f3 	bl	800e864 <HAL_TIM_ConfigClockSource>
 800867e:	4603      	mov	r3, r0
 8008680:	2b00      	cmp	r3, #0
 8008682:	d001      	beq.n	8008688 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8008684:	f7ff fc32 	bl	8007eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008688:	2320      	movs	r3, #32
 800868a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800868c:	2300      	movs	r3, #0
 800868e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008690:	1d3b      	adds	r3, r7, #4
 8008692:	4619      	mov	r1, r3
 8008694:	4805      	ldr	r0, [pc, #20]	; (80086ac <MX_TIM3_Init+0x94>)
 8008696:	f007 f9af 	bl	800f9f8 <HAL_TIMEx_MasterConfigSynchronization>
 800869a:	4603      	mov	r3, r0
 800869c:	2b00      	cmp	r3, #0
 800869e:	d001      	beq.n	80086a4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80086a0:	f7ff fc24 	bl	8007eec <Error_Handler>
  }

}
 80086a4:	bf00      	nop
 80086a6:	3720      	adds	r7, #32
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}
 80086ac:	200022dc 	.word	0x200022dc
 80086b0:	40000400 	.word	0x40000400

080086b4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b088      	sub	sp, #32
 80086b8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80086ba:	f107 0310 	add.w	r3, r7, #16
 80086be:	2200      	movs	r2, #0
 80086c0:	601a      	str	r2, [r3, #0]
 80086c2:	605a      	str	r2, [r3, #4]
 80086c4:	609a      	str	r2, [r3, #8]
 80086c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80086c8:	1d3b      	adds	r3, r7, #4
 80086ca:	2200      	movs	r2, #0
 80086cc:	601a      	str	r2, [r3, #0]
 80086ce:	605a      	str	r2, [r3, #4]
 80086d0:	609a      	str	r2, [r3, #8]

  htim4.Instance = TIM4;
 80086d2:	4b1d      	ldr	r3, [pc, #116]	; (8008748 <MX_TIM4_Init+0x94>)
 80086d4:	4a1d      	ldr	r2, [pc, #116]	; (800874c <MX_TIM4_Init+0x98>)
 80086d6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80086d8:	4b1b      	ldr	r3, [pc, #108]	; (8008748 <MX_TIM4_Init+0x94>)
 80086da:	2200      	movs	r2, #0
 80086dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80086de:	4b1a      	ldr	r3, [pc, #104]	; (8008748 <MX_TIM4_Init+0x94>)
 80086e0:	2200      	movs	r2, #0
 80086e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1;
 80086e4:	4b18      	ldr	r3, [pc, #96]	; (8008748 <MX_TIM4_Init+0x94>)
 80086e6:	2201      	movs	r2, #1
 80086e8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80086ea:	4b17      	ldr	r3, [pc, #92]	; (8008748 <MX_TIM4_Init+0x94>)
 80086ec:	2200      	movs	r2, #0
 80086ee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80086f0:	4b15      	ldr	r3, [pc, #84]	; (8008748 <MX_TIM4_Init+0x94>)
 80086f2:	2200      	movs	r2, #0
 80086f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80086f6:	4814      	ldr	r0, [pc, #80]	; (8008748 <MX_TIM4_Init+0x94>)
 80086f8:	f004 ff44 	bl	800d584 <HAL_TIM_Base_Init>
 80086fc:	4603      	mov	r3, r0
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d001      	beq.n	8008706 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8008702:	f7ff fbf3 	bl	8007eec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008706:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800870a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800870c:	f107 0310 	add.w	r3, r7, #16
 8008710:	4619      	mov	r1, r3
 8008712:	480d      	ldr	r0, [pc, #52]	; (8008748 <MX_TIM4_Init+0x94>)
 8008714:	f006 f8a6 	bl	800e864 <HAL_TIM_ConfigClockSource>
 8008718:	4603      	mov	r3, r0
 800871a:	2b00      	cmp	r3, #0
 800871c:	d001      	beq.n	8008722 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800871e:	f7ff fbe5 	bl	8007eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008722:	2300      	movs	r3, #0
 8008724:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008726:	2300      	movs	r3, #0
 8008728:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800872a:	1d3b      	adds	r3, r7, #4
 800872c:	4619      	mov	r1, r3
 800872e:	4806      	ldr	r0, [pc, #24]	; (8008748 <MX_TIM4_Init+0x94>)
 8008730:	f007 f962 	bl	800f9f8 <HAL_TIMEx_MasterConfigSynchronization>
 8008734:	4603      	mov	r3, r0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d001      	beq.n	800873e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800873a:	f7ff fbd7 	bl	8007eec <Error_Handler>
  }

}
 800873e:	bf00      	nop
 8008740:	3720      	adds	r7, #32
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	20002ba4 	.word	0x20002ba4
 800874c:	40000800 	.word	0x40000800

08008750 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b088      	sub	sp, #32
 8008754:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008756:	f107 0310 	add.w	r3, r7, #16
 800875a:	2200      	movs	r2, #0
 800875c:	601a      	str	r2, [r3, #0]
 800875e:	605a      	str	r2, [r3, #4]
 8008760:	609a      	str	r2, [r3, #8]
 8008762:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008764:	1d3b      	adds	r3, r7, #4
 8008766:	2200      	movs	r2, #0
 8008768:	601a      	str	r2, [r3, #0]
 800876a:	605a      	str	r2, [r3, #4]
 800876c:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 800876e:	4b1d      	ldr	r3, [pc, #116]	; (80087e4 <MX_TIM5_Init+0x94>)
 8008770:	4a1d      	ldr	r2, [pc, #116]	; (80087e8 <MX_TIM5_Init+0x98>)
 8008772:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8008774:	4b1b      	ldr	r3, [pc, #108]	; (80087e4 <MX_TIM5_Init+0x94>)
 8008776:	2200      	movs	r2, #0
 8008778:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800877a:	4b1a      	ldr	r3, [pc, #104]	; (80087e4 <MX_TIM5_Init+0x94>)
 800877c:	2200      	movs	r2, #0
 800877e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 8008780:	4b18      	ldr	r3, [pc, #96]	; (80087e4 <MX_TIM5_Init+0x94>)
 8008782:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008786:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008788:	4b16      	ldr	r3, [pc, #88]	; (80087e4 <MX_TIM5_Init+0x94>)
 800878a:	2200      	movs	r2, #0
 800878c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800878e:	4b15      	ldr	r3, [pc, #84]	; (80087e4 <MX_TIM5_Init+0x94>)
 8008790:	2200      	movs	r2, #0
 8008792:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8008794:	4813      	ldr	r0, [pc, #76]	; (80087e4 <MX_TIM5_Init+0x94>)
 8008796:	f004 fef5 	bl	800d584 <HAL_TIM_Base_Init>
 800879a:	4603      	mov	r3, r0
 800879c:	2b00      	cmp	r3, #0
 800879e:	d001      	beq.n	80087a4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80087a0:	f7ff fba4 	bl	8007eec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80087a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80087a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80087aa:	f107 0310 	add.w	r3, r7, #16
 80087ae:	4619      	mov	r1, r3
 80087b0:	480c      	ldr	r0, [pc, #48]	; (80087e4 <MX_TIM5_Init+0x94>)
 80087b2:	f006 f857 	bl	800e864 <HAL_TIM_ConfigClockSource>
 80087b6:	4603      	mov	r3, r0
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d001      	beq.n	80087c0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80087bc:	f7ff fb96 	bl	8007eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80087c0:	2300      	movs	r3, #0
 80087c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80087c4:	2300      	movs	r3, #0
 80087c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80087c8:	1d3b      	adds	r3, r7, #4
 80087ca:	4619      	mov	r1, r3
 80087cc:	4805      	ldr	r0, [pc, #20]	; (80087e4 <MX_TIM5_Init+0x94>)
 80087ce:	f007 f913 	bl	800f9f8 <HAL_TIMEx_MasterConfigSynchronization>
 80087d2:	4603      	mov	r3, r0
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d001      	beq.n	80087dc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80087d8:	f7ff fb88 	bl	8007eec <Error_Handler>
  }

}
 80087dc:	bf00      	nop
 80087de:	3720      	adds	r7, #32
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}
 80087e4:	20002c88 	.word	0x20002c88
 80087e8:	40000c00 	.word	0x40000c00

080087ec <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b094      	sub	sp, #80	; 0x50
 80087f0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80087f2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80087f6:	2200      	movs	r2, #0
 80087f8:	601a      	str	r2, [r3, #0]
 80087fa:	605a      	str	r2, [r3, #4]
 80087fc:	609a      	str	r2, [r3, #8]
 80087fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008800:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008804:	2200      	movs	r2, #0
 8008806:	601a      	str	r2, [r3, #0]
 8008808:	605a      	str	r2, [r3, #4]
 800880a:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800880c:	463b      	mov	r3, r7
 800880e:	2234      	movs	r2, #52	; 0x34
 8008810:	2100      	movs	r1, #0
 8008812:	4618      	mov	r0, r3
 8008814:	f008 fe90 	bl	8011538 <memset>

  htim8.Instance = TIM8;
 8008818:	4b26      	ldr	r3, [pc, #152]	; (80088b4 <MX_TIM8_Init+0xc8>)
 800881a:	4a27      	ldr	r2, [pc, #156]	; (80088b8 <MX_TIM8_Init+0xcc>)
 800881c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800881e:	4b25      	ldr	r3, [pc, #148]	; (80088b4 <MX_TIM8_Init+0xc8>)
 8008820:	2200      	movs	r2, #0
 8008822:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008824:	4b23      	ldr	r3, [pc, #140]	; (80088b4 <MX_TIM8_Init+0xc8>)
 8008826:	2200      	movs	r2, #0
 8008828:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 800882a:	4b22      	ldr	r3, [pc, #136]	; (80088b4 <MX_TIM8_Init+0xc8>)
 800882c:	2201      	movs	r2, #1
 800882e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008830:	4b20      	ldr	r3, [pc, #128]	; (80088b4 <MX_TIM8_Init+0xc8>)
 8008832:	2200      	movs	r2, #0
 8008834:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008836:	4b1f      	ldr	r3, [pc, #124]	; (80088b4 <MX_TIM8_Init+0xc8>)
 8008838:	2200      	movs	r2, #0
 800883a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800883c:	4b1d      	ldr	r3, [pc, #116]	; (80088b4 <MX_TIM8_Init+0xc8>)
 800883e:	2280      	movs	r2, #128	; 0x80
 8008840:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8008842:	481c      	ldr	r0, [pc, #112]	; (80088b4 <MX_TIM8_Init+0xc8>)
 8008844:	f004 fe9e 	bl	800d584 <HAL_TIM_Base_Init>
 8008848:	4603      	mov	r3, r0
 800884a:	2b00      	cmp	r3, #0
 800884c:	d001      	beq.n	8008852 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 800884e:	f7ff fb4d 	bl	8007eec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008852:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008856:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8008858:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800885c:	4619      	mov	r1, r3
 800885e:	4815      	ldr	r0, [pc, #84]	; (80088b4 <MX_TIM8_Init+0xc8>)
 8008860:	f006 f800 	bl	800e864 <HAL_TIM_ConfigClockSource>
 8008864:	4603      	mov	r3, r0
 8008866:	2b00      	cmp	r3, #0
 8008868:	d001      	beq.n	800886e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800886a:	f7ff fb3f 	bl	8007eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800886e:	2320      	movs	r3, #32
 8008870:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008872:	2300      	movs	r3, #0
 8008874:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008876:	2300      	movs	r3, #0
 8008878:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800887a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800887e:	4619      	mov	r1, r3
 8008880:	480c      	ldr	r0, [pc, #48]	; (80088b4 <MX_TIM8_Init+0xc8>)
 8008882:	f007 f8b9 	bl	800f9f8 <HAL_TIMEx_MasterConfigSynchronization>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d001      	beq.n	8008890 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800888c:	f7ff fb2e 	bl	8007eec <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8008890:	2300      	movs	r3, #0
 8008892:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8008894:	2300      	movs	r3, #0
 8008896:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8008898:	463b      	mov	r3, r7
 800889a:	4619      	mov	r1, r3
 800889c:	4805      	ldr	r0, [pc, #20]	; (80088b4 <MX_TIM8_Init+0xc8>)
 800889e:	f007 f941 	bl	800fb24 <HAL_TIMEx_ConfigBreakDeadTime>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d001      	beq.n	80088ac <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 80088a8:	f7ff fb20 	bl	8007eec <Error_Handler>
  }

}
 80088ac:	bf00      	nop
 80088ae:	3750      	adds	r7, #80	; 0x50
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}
 80088b4:	20002b58 	.word	0x20002b58
 80088b8:	40013400 	.word	0x40013400

080088bc <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b088      	sub	sp, #32
 80088c0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80088c2:	f107 0310 	add.w	r3, r7, #16
 80088c6:	2200      	movs	r2, #0
 80088c8:	601a      	str	r2, [r3, #0]
 80088ca:	605a      	str	r2, [r3, #4]
 80088cc:	609a      	str	r2, [r3, #8]
 80088ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80088d0:	1d3b      	adds	r3, r7, #4
 80088d2:	2200      	movs	r2, #0
 80088d4:	601a      	str	r2, [r3, #0]
 80088d6:	605a      	str	r2, [r3, #4]
 80088d8:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 80088da:	4b1f      	ldr	r3, [pc, #124]	; (8008958 <MX_TIM15_Init+0x9c>)
 80088dc:	4a1f      	ldr	r2, [pc, #124]	; (800895c <MX_TIM15_Init+0xa0>)
 80088de:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 80088e0:	4b1d      	ldr	r3, [pc, #116]	; (8008958 <MX_TIM15_Init+0x9c>)
 80088e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80088e6:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80088e8:	4b1b      	ldr	r3, [pc, #108]	; (8008958 <MX_TIM15_Init+0x9c>)
 80088ea:	2200      	movs	r2, #0
 80088ec:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 80088ee:	4b1a      	ldr	r3, [pc, #104]	; (8008958 <MX_TIM15_Init+0x9c>)
 80088f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80088f4:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80088f6:	4b18      	ldr	r3, [pc, #96]	; (8008958 <MX_TIM15_Init+0x9c>)
 80088f8:	2200      	movs	r2, #0
 80088fa:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80088fc:	4b16      	ldr	r3, [pc, #88]	; (8008958 <MX_TIM15_Init+0x9c>)
 80088fe:	2200      	movs	r2, #0
 8008900:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008902:	4b15      	ldr	r3, [pc, #84]	; (8008958 <MX_TIM15_Init+0x9c>)
 8008904:	2200      	movs	r2, #0
 8008906:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8008908:	4813      	ldr	r0, [pc, #76]	; (8008958 <MX_TIM15_Init+0x9c>)
 800890a:	f004 fe3b 	bl	800d584 <HAL_TIM_Base_Init>
 800890e:	4603      	mov	r3, r0
 8008910:	2b00      	cmp	r3, #0
 8008912:	d001      	beq.n	8008918 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8008914:	f7ff faea 	bl	8007eec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008918:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800891c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800891e:	f107 0310 	add.w	r3, r7, #16
 8008922:	4619      	mov	r1, r3
 8008924:	480c      	ldr	r0, [pc, #48]	; (8008958 <MX_TIM15_Init+0x9c>)
 8008926:	f005 ff9d 	bl	800e864 <HAL_TIM_ConfigClockSource>
 800892a:	4603      	mov	r3, r0
 800892c:	2b00      	cmp	r3, #0
 800892e:	d001      	beq.n	8008934 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8008930:	f7ff fadc 	bl	8007eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008934:	2300      	movs	r3, #0
 8008936:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008938:	2300      	movs	r3, #0
 800893a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800893c:	1d3b      	adds	r3, r7, #4
 800893e:	4619      	mov	r1, r3
 8008940:	4805      	ldr	r0, [pc, #20]	; (8008958 <MX_TIM15_Init+0x9c>)
 8008942:	f007 f859 	bl	800f9f8 <HAL_TIMEx_MasterConfigSynchronization>
 8008946:	4603      	mov	r3, r0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d001      	beq.n	8008950 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 800894c:	f7ff face 	bl	8007eec <Error_Handler>
  }

}
 8008950:	bf00      	nop
 8008952:	3720      	adds	r7, #32
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}
 8008958:	20002bf0 	.word	0x20002bf0
 800895c:	40014000 	.word	0x40014000

08008960 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8008964:	4b10      	ldr	r3, [pc, #64]	; (80089a8 <MX_TIM16_Init+0x48>)
 8008966:	4a11      	ldr	r2, [pc, #68]	; (80089ac <MX_TIM16_Init+0x4c>)
 8008968:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 800896a:	4b0f      	ldr	r3, [pc, #60]	; (80089a8 <MX_TIM16_Init+0x48>)
 800896c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008970:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008972:	4b0d      	ldr	r3, [pc, #52]	; (80089a8 <MX_TIM16_Init+0x48>)
 8008974:	2200      	movs	r2, #0
 8008976:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8008978:	4b0b      	ldr	r3, [pc, #44]	; (80089a8 <MX_TIM16_Init+0x48>)
 800897a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800897e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008980:	4b09      	ldr	r3, [pc, #36]	; (80089a8 <MX_TIM16_Init+0x48>)
 8008982:	2200      	movs	r2, #0
 8008984:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8008986:	4b08      	ldr	r3, [pc, #32]	; (80089a8 <MX_TIM16_Init+0x48>)
 8008988:	2200      	movs	r2, #0
 800898a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800898c:	4b06      	ldr	r3, [pc, #24]	; (80089a8 <MX_TIM16_Init+0x48>)
 800898e:	2200      	movs	r2, #0
 8008990:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8008992:	4805      	ldr	r0, [pc, #20]	; (80089a8 <MX_TIM16_Init+0x48>)
 8008994:	f004 fdf6 	bl	800d584 <HAL_TIM_Base_Init>
 8008998:	4603      	mov	r3, r0
 800899a:	2b00      	cmp	r3, #0
 800899c:	d001      	beq.n	80089a2 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800899e:	f7ff faa5 	bl	8007eec <Error_Handler>
  }

}
 80089a2:	bf00      	nop
 80089a4:	bd80      	pop	{r7, pc}
 80089a6:	bf00      	nop
 80089a8:	20002d6c 	.word	0x20002d6c
 80089ac:	40014400 	.word	0x40014400

080089b0 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 80089b4:	4b10      	ldr	r3, [pc, #64]	; (80089f8 <MX_TIM17_Init+0x48>)
 80089b6:	4a11      	ldr	r2, [pc, #68]	; (80089fc <MX_TIM17_Init+0x4c>)
 80089b8:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1024;
 80089ba:	4b0f      	ldr	r3, [pc, #60]	; (80089f8 <MX_TIM17_Init+0x48>)
 80089bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80089c0:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80089c2:	4b0d      	ldr	r3, [pc, #52]	; (80089f8 <MX_TIM17_Init+0x48>)
 80089c4:	2200      	movs	r2, #0
 80089c6:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1024;
 80089c8:	4b0b      	ldr	r3, [pc, #44]	; (80089f8 <MX_TIM17_Init+0x48>)
 80089ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80089ce:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80089d0:	4b09      	ldr	r3, [pc, #36]	; (80089f8 <MX_TIM17_Init+0x48>)
 80089d2:	2200      	movs	r2, #0
 80089d4:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80089d6:	4b08      	ldr	r3, [pc, #32]	; (80089f8 <MX_TIM17_Init+0x48>)
 80089d8:	2200      	movs	r2, #0
 80089da:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80089dc:	4b06      	ldr	r3, [pc, #24]	; (80089f8 <MX_TIM17_Init+0x48>)
 80089de:	2200      	movs	r2, #0
 80089e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80089e2:	4805      	ldr	r0, [pc, #20]	; (80089f8 <MX_TIM17_Init+0x48>)
 80089e4:	f004 fdce 	bl	800d584 <HAL_TIM_Base_Init>
 80089e8:	4603      	mov	r3, r0
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d001      	beq.n	80089f2 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 80089ee:	f7ff fa7d 	bl	8007eec <Error_Handler>
  }

}
 80089f2:	bf00      	nop
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	20002c3c 	.word	0x20002c3c
 80089fc:	40014800 	.word	0x40014800

08008a00 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b08a      	sub	sp, #40	; 0x28
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a08:	f107 0314 	add.w	r3, r7, #20
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	601a      	str	r2, [r3, #0]
 8008a10:	605a      	str	r2, [r3, #4]
 8008a12:	609a      	str	r2, [r3, #8]
 8008a14:	60da      	str	r2, [r3, #12]
 8008a16:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a1f      	ldr	r2, [pc, #124]	; (8008a9c <HAL_TIM_Encoder_MspInit+0x9c>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d137      	bne.n	8008a92 <HAL_TIM_Encoder_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008a22:	4b1f      	ldr	r3, [pc, #124]	; (8008aa0 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008a24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a26:	4a1e      	ldr	r2, [pc, #120]	; (8008aa0 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008a28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008a2c:	6613      	str	r3, [r2, #96]	; 0x60
 8008a2e:	4b1c      	ldr	r3, [pc, #112]	; (8008aa0 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008a30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a36:	613b      	str	r3, [r7, #16]
 8008a38:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008a3a:	4b19      	ldr	r3, [pc, #100]	; (8008aa0 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a3e:	4a18      	ldr	r2, [pc, #96]	; (8008aa0 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008a40:	f043 0304 	orr.w	r3, r3, #4
 8008a44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008a46:	4b16      	ldr	r3, [pc, #88]	; (8008aa0 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a4a:	f003 0304 	and.w	r3, r3, #4
 8008a4e:	60fb      	str	r3, [r7, #12]
 8008a50:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008a52:	2303      	movs	r3, #3
 8008a54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a56:	2302      	movs	r3, #2
 8008a58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008a62:	2302      	movs	r3, #2
 8008a64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008a66:	f107 0314 	add.w	r3, r7, #20
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	480d      	ldr	r0, [pc, #52]	; (8008aa4 <HAL_TIM_Encoder_MspInit+0xa4>)
 8008a6e:	f003 fa83 	bl	800bf78 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8008a72:	2200      	movs	r2, #0
 8008a74:	2100      	movs	r1, #0
 8008a76:	2018      	movs	r0, #24
 8008a78:	f002 faeb 	bl	800b052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8008a7c:	2018      	movs	r0, #24
 8008a7e:	f002 fb02 	bl	800b086 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8008a82:	2200      	movs	r2, #0
 8008a84:	2101      	movs	r1, #1
 8008a86:	201a      	movs	r0, #26
 8008a88:	f002 fae3 	bl	800b052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8008a8c:	201a      	movs	r0, #26
 8008a8e:	f002 fafa 	bl	800b086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8008a92:	bf00      	nop
 8008a94:	3728      	adds	r7, #40	; 0x28
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	40012c00 	.word	0x40012c00
 8008aa0:	40021000 	.word	0x40021000
 8008aa4:	48000800 	.word	0x48000800

08008aa8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b090      	sub	sp, #64	; 0x40
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ab0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	601a      	str	r2, [r3, #0]
 8008ab8:	605a      	str	r2, [r3, #4]
 8008aba:	609a      	str	r2, [r3, #8]
 8008abc:	60da      	str	r2, [r3, #12]
 8008abe:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ac8:	d154      	bne.n	8008b74 <HAL_TIM_Base_MspInit+0xcc>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008aca:	4b7f      	ldr	r3, [pc, #508]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ace:	4a7e      	ldr	r2, [pc, #504]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008ad0:	f043 0301 	orr.w	r3, r3, #1
 8008ad4:	6593      	str	r3, [r2, #88]	; 0x58
 8008ad6:	4b7c      	ldr	r3, [pc, #496]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ada:	f003 0301 	and.w	r3, r3, #1
 8008ade:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008ae2:	4b79      	ldr	r3, [pc, #484]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ae6:	4a78      	ldr	r2, [pc, #480]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008ae8:	f043 0301 	orr.w	r3, r3, #1
 8008aec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008aee:	4b76      	ldr	r3, [pc, #472]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008af2:	f003 0301 	and.w	r3, r3, #1
 8008af6:	627b      	str	r3, [r7, #36]	; 0x24
 8008af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008afa:	2301      	movs	r3, #1
 8008afc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008afe:	2302      	movs	r3, #2
 8008b00:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b02:	2300      	movs	r3, #0
 8008b04:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b06:	2300      	movs	r3, #0
 8008b08:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008b12:	4619      	mov	r1, r3
 8008b14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008b18:	f003 fa2e 	bl	800bf78 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel4;
 8008b1c:	4b6b      	ldr	r3, [pc, #428]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b1e:	4a6c      	ldr	r2, [pc, #432]	; (8008cd0 <HAL_TIM_Base_MspInit+0x228>)
 8008b20:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8008b22:	4b6a      	ldr	r3, [pc, #424]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b24:	2238      	movs	r2, #56	; 0x38
 8008b26:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008b28:	4b68      	ldr	r3, [pc, #416]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8008b2e:	4b67      	ldr	r3, [pc, #412]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b30:	2200      	movs	r2, #0
 8008b32:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8008b34:	4b65      	ldr	r3, [pc, #404]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b36:	2280      	movs	r2, #128	; 0x80
 8008b38:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8008b3a:	4b64      	ldr	r3, [pc, #400]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b40:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8008b42:	4b62      	ldr	r3, [pc, #392]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b48:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8008b4a:	4b60      	ldr	r3, [pc, #384]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b4c:	2220      	movs	r2, #32
 8008b4e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8008b50:	4b5e      	ldr	r3, [pc, #376]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b52:	2200      	movs	r2, #0
 8008b54:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8008b56:	485d      	ldr	r0, [pc, #372]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b58:	f002 fedc 	bl	800b914 <HAL_DMA_Init>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d001      	beq.n	8008b66 <HAL_TIM_Base_MspInit+0xbe>
    {
      Error_Handler();
 8008b62:	f7ff f9c3 	bl	8007eec <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	4a58      	ldr	r2, [pc, #352]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b6a:	625a      	str	r2, [r3, #36]	; 0x24
 8008b6c:	4a57      	ldr	r2, [pc, #348]	; (8008ccc <HAL_TIM_Base_MspInit+0x224>)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8008b72:	e0a4      	b.n	8008cbe <HAL_TIM_Base_MspInit+0x216>
  else if(tim_baseHandle->Instance==TIM3)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a56      	ldr	r2, [pc, #344]	; (8008cd4 <HAL_TIM_Base_MspInit+0x22c>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d114      	bne.n	8008ba8 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008b7e:	4b52      	ldr	r3, [pc, #328]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b82:	4a51      	ldr	r2, [pc, #324]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008b84:	f043 0302 	orr.w	r3, r3, #2
 8008b88:	6593      	str	r3, [r2, #88]	; 0x58
 8008b8a:	4b4f      	ldr	r3, [pc, #316]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b8e:	f003 0302 	and.w	r3, r3, #2
 8008b92:	623b      	str	r3, [r7, #32]
 8008b94:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8008b96:	2200      	movs	r2, #0
 8008b98:	2100      	movs	r1, #0
 8008b9a:	201d      	movs	r0, #29
 8008b9c:	f002 fa59 	bl	800b052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008ba0:	201d      	movs	r0, #29
 8008ba2:	f002 fa70 	bl	800b086 <HAL_NVIC_EnableIRQ>
}
 8008ba6:	e08a      	b.n	8008cbe <HAL_TIM_Base_MspInit+0x216>
  else if(tim_baseHandle->Instance==TIM4)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4a4a      	ldr	r2, [pc, #296]	; (8008cd8 <HAL_TIM_Base_MspInit+0x230>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d114      	bne.n	8008bdc <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008bb2:	4b45      	ldr	r3, [pc, #276]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bb6:	4a44      	ldr	r2, [pc, #272]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008bb8:	f043 0304 	orr.w	r3, r3, #4
 8008bbc:	6593      	str	r3, [r2, #88]	; 0x58
 8008bbe:	4b42      	ldr	r3, [pc, #264]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bc2:	f003 0304 	and.w	r3, r3, #4
 8008bc6:	61fb      	str	r3, [r7, #28]
 8008bc8:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8008bca:	2200      	movs	r2, #0
 8008bcc:	2102      	movs	r1, #2
 8008bce:	201e      	movs	r0, #30
 8008bd0:	f002 fa3f 	bl	800b052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8008bd4:	201e      	movs	r0, #30
 8008bd6:	f002 fa56 	bl	800b086 <HAL_NVIC_EnableIRQ>
}
 8008bda:	e070      	b.n	8008cbe <HAL_TIM_Base_MspInit+0x216>
  else if(tim_baseHandle->Instance==TIM5)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a3e      	ldr	r2, [pc, #248]	; (8008cdc <HAL_TIM_Base_MspInit+0x234>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d114      	bne.n	8008c10 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8008be6:	4b38      	ldr	r3, [pc, #224]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bea:	4a37      	ldr	r2, [pc, #220]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008bec:	f043 0308 	orr.w	r3, r3, #8
 8008bf0:	6593      	str	r3, [r2, #88]	; 0x58
 8008bf2:	4b35      	ldr	r3, [pc, #212]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bf6:	f003 0308 	and.w	r3, r3, #8
 8008bfa:	61bb      	str	r3, [r7, #24]
 8008bfc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 8008bfe:	2200      	movs	r2, #0
 8008c00:	2102      	movs	r1, #2
 8008c02:	2032      	movs	r0, #50	; 0x32
 8008c04:	f002 fa25 	bl	800b052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8008c08:	2032      	movs	r0, #50	; 0x32
 8008c0a:	f002 fa3c 	bl	800b086 <HAL_NVIC_EnableIRQ>
}
 8008c0e:	e056      	b.n	8008cbe <HAL_TIM_Base_MspInit+0x216>
  else if(tim_baseHandle->Instance==TIM8)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a32      	ldr	r2, [pc, #200]	; (8008ce0 <HAL_TIM_Base_MspInit+0x238>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d10c      	bne.n	8008c34 <HAL_TIM_Base_MspInit+0x18c>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008c1a:	4b2b      	ldr	r3, [pc, #172]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c1e:	4a2a      	ldr	r2, [pc, #168]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008c24:	6613      	str	r3, [r2, #96]	; 0x60
 8008c26:	4b28      	ldr	r3, [pc, #160]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008c2e:	617b      	str	r3, [r7, #20]
 8008c30:	697b      	ldr	r3, [r7, #20]
}
 8008c32:	e044      	b.n	8008cbe <HAL_TIM_Base_MspInit+0x216>
  else if(tim_baseHandle->Instance==TIM15)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a2a      	ldr	r2, [pc, #168]	; (8008ce4 <HAL_TIM_Base_MspInit+0x23c>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d114      	bne.n	8008c68 <HAL_TIM_Base_MspInit+0x1c0>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8008c3e:	4b22      	ldr	r3, [pc, #136]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c42:	4a21      	ldr	r2, [pc, #132]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c48:	6613      	str	r3, [r2, #96]	; 0x60
 8008c4a:	4b1f      	ldr	r3, [pc, #124]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c52:	613b      	str	r3, [r7, #16]
 8008c54:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8008c56:	2200      	movs	r2, #0
 8008c58:	2100      	movs	r1, #0
 8008c5a:	2018      	movs	r0, #24
 8008c5c:	f002 f9f9 	bl	800b052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8008c60:	2018      	movs	r0, #24
 8008c62:	f002 fa10 	bl	800b086 <HAL_NVIC_EnableIRQ>
}
 8008c66:	e02a      	b.n	8008cbe <HAL_TIM_Base_MspInit+0x216>
  else if(tim_baseHandle->Instance==TIM16)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a1e      	ldr	r2, [pc, #120]	; (8008ce8 <HAL_TIM_Base_MspInit+0x240>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d10c      	bne.n	8008c8c <HAL_TIM_Base_MspInit+0x1e4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8008c72:	4b15      	ldr	r3, [pc, #84]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c76:	4a14      	ldr	r2, [pc, #80]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008c7c:	6613      	str	r3, [r2, #96]	; 0x60
 8008c7e:	4b12      	ldr	r3, [pc, #72]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c86:	60fb      	str	r3, [r7, #12]
 8008c88:	68fb      	ldr	r3, [r7, #12]
}
 8008c8a:	e018      	b.n	8008cbe <HAL_TIM_Base_MspInit+0x216>
  else if(tim_baseHandle->Instance==TIM17)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a16      	ldr	r2, [pc, #88]	; (8008cec <HAL_TIM_Base_MspInit+0x244>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d113      	bne.n	8008cbe <HAL_TIM_Base_MspInit+0x216>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8008c96:	4b0c      	ldr	r3, [pc, #48]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c9a:	4a0b      	ldr	r2, [pc, #44]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008c9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008ca0:	6613      	str	r3, [r2, #96]	; 0x60
 8008ca2:	4b09      	ldr	r3, [pc, #36]	; (8008cc8 <HAL_TIM_Base_MspInit+0x220>)
 8008ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ca6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008caa:	60bb      	str	r3, [r7, #8]
 8008cac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8008cae:	2200      	movs	r2, #0
 8008cb0:	2101      	movs	r1, #1
 8008cb2:	201a      	movs	r0, #26
 8008cb4:	f002 f9cd 	bl	800b052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8008cb8:	201a      	movs	r0, #26
 8008cba:	f002 f9e4 	bl	800b086 <HAL_NVIC_EnableIRQ>
}
 8008cbe:	bf00      	nop
 8008cc0:	3740      	adds	r7, #64	; 0x40
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	40021000 	.word	0x40021000
 8008ccc:	20002af8 	.word	0x20002af8
 8008cd0:	40020044 	.word	0x40020044
 8008cd4:	40000400 	.word	0x40000400
 8008cd8:	40000800 	.word	0x40000800
 8008cdc:	40000c00 	.word	0x40000c00
 8008ce0:	40013400 	.word	0x40013400
 8008ce4:	40014000 	.word	0x40014000
 8008ce8:	40014400 	.word	0x40014400
 8008cec:	40014800 	.word	0x40014800

08008cf0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008cf0:	480d      	ldr	r0, [pc, #52]	; (8008d28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008cf2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008cf4:	480d      	ldr	r0, [pc, #52]	; (8008d2c <LoopForever+0x6>)
  ldr r1, =_edata
 8008cf6:	490e      	ldr	r1, [pc, #56]	; (8008d30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008cf8:	4a0e      	ldr	r2, [pc, #56]	; (8008d34 <LoopForever+0xe>)
  movs r3, #0
 8008cfa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008cfc:	e002      	b.n	8008d04 <LoopCopyDataInit>

08008cfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008cfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008d00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008d02:	3304      	adds	r3, #4

08008d04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008d04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008d06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008d08:	d3f9      	bcc.n	8008cfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008d0a:	4a0b      	ldr	r2, [pc, #44]	; (8008d38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008d0c:	4c0b      	ldr	r4, [pc, #44]	; (8008d3c <LoopForever+0x16>)
  movs r3, #0
 8008d0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008d10:	e001      	b.n	8008d16 <LoopFillZerobss>

08008d12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008d12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008d14:	3204      	adds	r2, #4

08008d16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008d16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008d18:	d3fb      	bcc.n	8008d12 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008d1a:	f7ff fb81 	bl	8008420 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008d1e:	f008 fbe7 	bl	80114f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008d22:	f7ff f821 	bl	8007d68 <main>

08008d26 <LoopForever>:

LoopForever:
    b LoopForever
 8008d26:	e7fe      	b.n	8008d26 <LoopForever>
  ldr   r0, =_estack
 8008d28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008d30:	20001e08 	.word	0x20001e08
  ldr r2, =_sidata
 8008d34:	08016a70 	.word	0x08016a70
  ldr r2, =_sbss
 8008d38:	20001e08 	.word	0x20001e08
  ldr r4, =_ebss
 8008d3c:	20002dc0 	.word	0x20002dc0

08008d40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008d40:	e7fe      	b.n	8008d40 <ADC1_2_IRQHandler>

08008d42 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008d42:	b580      	push	{r7, lr}
 8008d44:	b082      	sub	sp, #8
 8008d46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008d4c:	2003      	movs	r0, #3
 8008d4e:	f002 f975 	bl	800b03c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008d52:	2000      	movs	r0, #0
 8008d54:	f000 f80e 	bl	8008d74 <HAL_InitTick>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d002      	beq.n	8008d64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	71fb      	strb	r3, [r7, #7]
 8008d62:	e001      	b.n	8008d68 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008d64:	f7ff f992 	bl	800808c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008d68:	79fb      	ldrb	r3, [r7, #7]

}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3708      	adds	r7, #8
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}
	...

08008d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b084      	sub	sp, #16
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008d80:	4b16      	ldr	r3, [pc, #88]	; (8008ddc <HAL_InitTick+0x68>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d022      	beq.n	8008dce <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008d88:	4b15      	ldr	r3, [pc, #84]	; (8008de0 <HAL_InitTick+0x6c>)
 8008d8a:	681a      	ldr	r2, [r3, #0]
 8008d8c:	4b13      	ldr	r3, [pc, #76]	; (8008ddc <HAL_InitTick+0x68>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008d94:	fbb1 f3f3 	udiv	r3, r1, r3
 8008d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f002 f98e 	bl	800b0be <HAL_SYSTICK_Config>
 8008da2:	4603      	mov	r3, r0
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d10f      	bne.n	8008dc8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2b0f      	cmp	r3, #15
 8008dac:	d809      	bhi.n	8008dc2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008dae:	2200      	movs	r2, #0
 8008db0:	6879      	ldr	r1, [r7, #4]
 8008db2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008db6:	f002 f94c 	bl	800b052 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008dba:	4a0a      	ldr	r2, [pc, #40]	; (8008de4 <HAL_InitTick+0x70>)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6013      	str	r3, [r2, #0]
 8008dc0:	e007      	b.n	8008dd2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	73fb      	strb	r3, [r7, #15]
 8008dc6:	e004      	b.n	8008dd2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	73fb      	strb	r3, [r7, #15]
 8008dcc:	e001      	b.n	8008dd2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008dce:	2301      	movs	r3, #1
 8008dd0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	3710      	adds	r7, #16
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}
 8008ddc:	20000c38 	.word	0x20000c38
 8008de0:	20000c30 	.word	0x20000c30
 8008de4:	20000c34 	.word	0x20000c34

08008de8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008de8:	b480      	push	{r7}
 8008dea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008dec:	4b05      	ldr	r3, [pc, #20]	; (8008e04 <HAL_IncTick+0x1c>)
 8008dee:	681a      	ldr	r2, [r3, #0]
 8008df0:	4b05      	ldr	r3, [pc, #20]	; (8008e08 <HAL_IncTick+0x20>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4413      	add	r3, r2
 8008df6:	4a03      	ldr	r2, [pc, #12]	; (8008e04 <HAL_IncTick+0x1c>)
 8008df8:	6013      	str	r3, [r2, #0]
}
 8008dfa:	bf00      	nop
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr
 8008e04:	20002db8 	.word	0x20002db8
 8008e08:	20000c38 	.word	0x20000c38

08008e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8008e10:	4b03      	ldr	r3, [pc, #12]	; (8008e20 <HAL_GetTick+0x14>)
 8008e12:	681b      	ldr	r3, [r3, #0]
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr
 8008e1e:	bf00      	nop
 8008e20:	20002db8 	.word	0x20002db8

08008e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008e2c:	f7ff ffee 	bl	8008e0c <HAL_GetTick>
 8008e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e3c:	d004      	beq.n	8008e48 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008e3e:	4b09      	ldr	r3, [pc, #36]	; (8008e64 <HAL_Delay+0x40>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	68fa      	ldr	r2, [r7, #12]
 8008e44:	4413      	add	r3, r2
 8008e46:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008e48:	bf00      	nop
 8008e4a:	f7ff ffdf 	bl	8008e0c <HAL_GetTick>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	1ad3      	subs	r3, r2, r3
 8008e54:	68fa      	ldr	r2, [r7, #12]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d8f7      	bhi.n	8008e4a <HAL_Delay+0x26>
  {
  }
}
 8008e5a:	bf00      	nop
 8008e5c:	3710      	adds	r7, #16
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	bf00      	nop
 8008e64:	20000c38 	.word	0x20000c38

08008e68 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b083      	sub	sp, #12
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	431a      	orrs	r2, r3
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	609a      	str	r2, [r3, #8]
}
 8008e82:	bf00      	nop
 8008e84:	370c      	adds	r7, #12
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr

08008e8e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008e8e:	b480      	push	{r7}
 8008e90:	b083      	sub	sp, #12
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
 8008e96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	431a      	orrs	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	609a      	str	r2, [r3, #8]
}
 8008ea8:	bf00      	nop
 8008eaa:	370c      	adds	r7, #12
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr

08008eb4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	370c      	adds	r7, #12
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008ed0:	b490      	push	{r4, r7}
 8008ed2:	b084      	sub	sp, #16
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	60b9      	str	r1, [r7, #8]
 8008eda:	607a      	str	r2, [r7, #4]
 8008edc:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	3360      	adds	r3, #96	; 0x60
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	4413      	add	r3, r2
 8008eea:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008eec:	6822      	ldr	r2, [r4, #0]
 8008eee:	4b08      	ldr	r3, [pc, #32]	; (8008f10 <LL_ADC_SetOffset+0x40>)
 8008ef0:	4013      	ands	r3, r2
 8008ef2:	687a      	ldr	r2, [r7, #4]
 8008ef4:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8008ef8:	683a      	ldr	r2, [r7, #0]
 8008efa:	430a      	orrs	r2, r1
 8008efc:	4313      	orrs	r3, r2
 8008efe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008f02:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008f04:	bf00      	nop
 8008f06:	3710      	adds	r7, #16
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bc90      	pop	{r4, r7}
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	03fff000 	.word	0x03fff000

08008f14 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008f14:	b490      	push	{r4, r7}
 8008f16:	b082      	sub	sp, #8
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	3360      	adds	r3, #96	; 0x60
 8008f22:	461a      	mov	r2, r3
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	009b      	lsls	r3, r3, #2
 8008f28:	4413      	add	r3, r2
 8008f2a:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008f2c:	6823      	ldr	r3, [r4, #0]
 8008f2e:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3708      	adds	r7, #8
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bc90      	pop	{r4, r7}
 8008f3a:	4770      	bx	lr

08008f3c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008f3c:	b490      	push	{r4, r7}
 8008f3e:	b084      	sub	sp, #16
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	60f8      	str	r0, [r7, #12]
 8008f44:	60b9      	str	r1, [r7, #8]
 8008f46:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	3360      	adds	r3, #96	; 0x60
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	4413      	add	r3, r2
 8008f54:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008f56:	6823      	ldr	r3, [r4, #0]
 8008f58:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008f62:	bf00      	nop
 8008f64:	3710      	adds	r7, #16
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bc90      	pop	{r4, r7}
 8008f6a:	4770      	bx	lr

08008f6c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008f6c:	b490      	push	{r4, r7}
 8008f6e:	b084      	sub	sp, #16
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	60f8      	str	r0, [r7, #12]
 8008f74:	60b9      	str	r1, [r7, #8]
 8008f76:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	3360      	adds	r3, #96	; 0x60
 8008f7c:	461a      	mov	r2, r3
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	4413      	add	r3, r2
 8008f84:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008f86:	6823      	ldr	r3, [r4, #0]
 8008f88:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008f92:	bf00      	nop
 8008f94:	3710      	adds	r7, #16
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bc90      	pop	{r4, r7}
 8008f9a:	4770      	bx	lr

08008f9c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008f9c:	b490      	push	{r4, r7}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	60f8      	str	r0, [r7, #12]
 8008fa4:	60b9      	str	r1, [r7, #8]
 8008fa6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	3360      	adds	r3, #96	; 0x60
 8008fac:	461a      	mov	r2, r3
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	009b      	lsls	r3, r3, #2
 8008fb2:	4413      	add	r3, r2
 8008fb4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008fb6:	6823      	ldr	r3, [r4, #0]
 8008fb8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008fc2:	bf00      	nop
 8008fc4:	3710      	adds	r7, #16
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bc90      	pop	{r4, r7}
 8008fca:	4770      	bx	lr

08008fcc <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
 8008fd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	695b      	ldr	r3, [r3, #20]
 8008fda:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	431a      	orrs	r2, r3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	615a      	str	r2, [r3, #20]
}
 8008fe6:	bf00      	nop
 8008fe8:	370c      	adds	r7, #12
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr

08008ff2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8008ff2:	b480      	push	{r7}
 8008ff4:	b083      	sub	sp, #12
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	68db      	ldr	r3, [r3, #12]
 8008ffe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009006:	2301      	movs	r3, #1
 8009008:	e000      	b.n	800900c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800900a:	2300      	movs	r3, #0
}
 800900c:	4618      	mov	r0, r3
 800900e:	370c      	adds	r7, #12
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009018:	b490      	push	{r4, r7}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	3330      	adds	r3, #48	; 0x30
 8009028:	461a      	mov	r2, r3
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	0a1b      	lsrs	r3, r3, #8
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	f003 030c 	and.w	r3, r3, #12
 8009034:	4413      	add	r3, r2
 8009036:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8009038:	6822      	ldr	r2, [r4, #0]
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	f003 031f 	and.w	r3, r3, #31
 8009040:	211f      	movs	r1, #31
 8009042:	fa01 f303 	lsl.w	r3, r1, r3
 8009046:	43db      	mvns	r3, r3
 8009048:	401a      	ands	r2, r3
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	0e9b      	lsrs	r3, r3, #26
 800904e:	f003 011f 	and.w	r1, r3, #31
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	f003 031f 	and.w	r3, r3, #31
 8009058:	fa01 f303 	lsl.w	r3, r1, r3
 800905c:	4313      	orrs	r3, r2
 800905e:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009060:	bf00      	nop
 8009062:	3710      	adds	r7, #16
 8009064:	46bd      	mov	sp, r7
 8009066:	bc90      	pop	{r4, r7}
 8009068:	4770      	bx	lr

0800906a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800906a:	b490      	push	{r4, r7}
 800906c:	b084      	sub	sp, #16
 800906e:	af00      	add	r7, sp, #0
 8009070:	60f8      	str	r0, [r7, #12]
 8009072:	60b9      	str	r1, [r7, #8]
 8009074:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	3314      	adds	r3, #20
 800907a:	461a      	mov	r2, r3
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	0e5b      	lsrs	r3, r3, #25
 8009080:	009b      	lsls	r3, r3, #2
 8009082:	f003 0304 	and.w	r3, r3, #4
 8009086:	4413      	add	r3, r2
 8009088:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800908a:	6822      	ldr	r2, [r4, #0]
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	0d1b      	lsrs	r3, r3, #20
 8009090:	f003 031f 	and.w	r3, r3, #31
 8009094:	2107      	movs	r1, #7
 8009096:	fa01 f303 	lsl.w	r3, r1, r3
 800909a:	43db      	mvns	r3, r3
 800909c:	401a      	ands	r2, r3
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	0d1b      	lsrs	r3, r3, #20
 80090a2:	f003 031f 	and.w	r3, r3, #31
 80090a6:	6879      	ldr	r1, [r7, #4]
 80090a8:	fa01 f303 	lsl.w	r3, r1, r3
 80090ac:	4313      	orrs	r3, r2
 80090ae:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80090b0:	bf00      	nop
 80090b2:	3710      	adds	r7, #16
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bc90      	pop	{r4, r7}
 80090b8:	4770      	bx	lr
	...

080090bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80090bc:	b480      	push	{r7}
 80090be:	b085      	sub	sp, #20
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090d4:	43db      	mvns	r3, r3
 80090d6:	401a      	ands	r2, r3
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f003 0318 	and.w	r3, r3, #24
 80090de:	4908      	ldr	r1, [pc, #32]	; (8009100 <LL_ADC_SetChannelSingleDiff+0x44>)
 80090e0:	40d9      	lsrs	r1, r3
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	400b      	ands	r3, r1
 80090e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090ea:	431a      	orrs	r2, r3
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80090f2:	bf00      	nop
 80090f4:	3714      	adds	r7, #20
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr
 80090fe:	bf00      	nop
 8009100:	0007ffff 	.word	0x0007ffff

08009104 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	689b      	ldr	r3, [r3, #8]
 8009110:	f003 031f 	and.w	r3, r3, #31
}
 8009114:	4618      	mov	r0, r3
 8009116:	370c      	adds	r7, #12
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr

08009120 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009120:	b480      	push	{r7}
 8009122:	b083      	sub	sp, #12
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8009130:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009134:	687a      	ldr	r2, [r7, #4]
 8009136:	6093      	str	r3, [r2, #8]
}
 8009138:	bf00      	nop
 800913a:	370c      	adds	r7, #12
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8009144:	b480      	push	{r7}
 8009146:	b083      	sub	sp, #12
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	689b      	ldr	r3, [r3, #8]
 8009150:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009154:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009158:	d101      	bne.n	800915e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800915a:	2301      	movs	r3, #1
 800915c:	e000      	b.n	8009160 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800917c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009180:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009188:	bf00      	nop
 800918a:	370c      	adds	r7, #12
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8009194:	b480      	push	{r7}
 8009196:	b083      	sub	sp, #12
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80091a8:	d101      	bne.n	80091ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80091aa:	2301      	movs	r3, #1
 80091ac:	e000      	b.n	80091b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80091ae:	2300      	movs	r3, #0
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80091bc:	b480      	push	{r7}
 80091be:	b083      	sub	sp, #12
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	689b      	ldr	r3, [r3, #8]
 80091c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80091d0:	f043 0201 	orr.w	r2, r3, #1
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80091d8:	bf00      	nop
 80091da:	370c      	adds	r7, #12
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80091f8:	f043 0202 	orr.w	r2, r3, #2
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009200:	bf00      	nop
 8009202:	370c      	adds	r7, #12
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr

0800920c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	f003 0301 	and.w	r3, r3, #1
 800921c:	2b01      	cmp	r3, #1
 800921e:	d101      	bne.n	8009224 <LL_ADC_IsEnabled+0x18>
 8009220:	2301      	movs	r3, #1
 8009222:	e000      	b.n	8009226 <LL_ADC_IsEnabled+0x1a>
 8009224:	2300      	movs	r3, #0
}
 8009226:	4618      	mov	r0, r3
 8009228:	370c      	adds	r7, #12
 800922a:	46bd      	mov	sp, r7
 800922c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009230:	4770      	bx	lr

08009232 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8009232:	b480      	push	{r7}
 8009234:	b083      	sub	sp, #12
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	f003 0302 	and.w	r3, r3, #2
 8009242:	2b02      	cmp	r3, #2
 8009244:	d101      	bne.n	800924a <LL_ADC_IsDisableOngoing+0x18>
 8009246:	2301      	movs	r3, #1
 8009248:	e000      	b.n	800924c <LL_ADC_IsDisableOngoing+0x1a>
 800924a:	2300      	movs	r3, #0
}
 800924c:	4618      	mov	r0, r3
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr

08009258 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009258:	b480      	push	{r7}
 800925a:	b083      	sub	sp, #12
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009268:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800926c:	f043 0204 	orr.w	r2, r3, #4
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8009274:	bf00      	nop
 8009276:	370c      	adds	r7, #12
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr

08009280 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8009280:	b480      	push	{r7}
 8009282:	b083      	sub	sp, #12
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	689b      	ldr	r3, [r3, #8]
 800928c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009290:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009294:	f043 0210 	orr.w	r2, r3, #16
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800929c:	bf00      	nop
 800929e:	370c      	adds	r7, #12
 80092a0:	46bd      	mov	sp, r7
 80092a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a6:	4770      	bx	lr

080092a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b083      	sub	sp, #12
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	f003 0304 	and.w	r3, r3, #4
 80092b8:	2b04      	cmp	r3, #4
 80092ba:	d101      	bne.n	80092c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80092bc:	2301      	movs	r3, #1
 80092be:	e000      	b.n	80092c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80092c0:	2300      	movs	r3, #0
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	370c      	adds	r7, #12
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr

080092ce <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80092ce:	b480      	push	{r7}
 80092d0:	b083      	sub	sp, #12
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	689b      	ldr	r3, [r3, #8]
 80092da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80092de:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80092e2:	f043 0220 	orr.w	r2, r3, #32
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80092ea:	bf00      	nop
 80092ec:	370c      	adds	r7, #12
 80092ee:	46bd      	mov	sp, r7
 80092f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f4:	4770      	bx	lr

080092f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80092f6:	b480      	push	{r7}
 80092f8:	b083      	sub	sp, #12
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	689b      	ldr	r3, [r3, #8]
 8009302:	f003 0308 	and.w	r3, r3, #8
 8009306:	2b08      	cmp	r3, #8
 8009308:	d101      	bne.n	800930e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800930a:	2301      	movs	r3, #1
 800930c:	e000      	b.n	8009310 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800930e:	2300      	movs	r3, #0
}
 8009310:	4618      	mov	r0, r3
 8009312:	370c      	adds	r7, #12
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr

0800931c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800931c:	b590      	push	{r4, r7, lr}
 800931e:	b089      	sub	sp, #36	; 0x24
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009324:	2300      	movs	r3, #0
 8009326:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8009328:	2300      	movs	r3, #0
 800932a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d101      	bne.n	8009336 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8009332:	2301      	movs	r3, #1
 8009334:	e1ad      	b.n	8009692 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	695b      	ldr	r3, [r3, #20]
 800933a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009340:	2b00      	cmp	r3, #0
 8009342:	d109      	bne.n	8009358 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f7fd ff5b 	bl	8007200 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2200      	movs	r2, #0
 800934e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2200      	movs	r2, #0
 8009354:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4618      	mov	r0, r3
 800935e:	f7ff fef1 	bl	8009144 <LL_ADC_IsDeepPowerDownEnabled>
 8009362:	4603      	mov	r3, r0
 8009364:	2b00      	cmp	r3, #0
 8009366:	d004      	beq.n	8009372 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4618      	mov	r0, r3
 800936e:	f7ff fed7 	bl	8009120 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4618      	mov	r0, r3
 8009378:	f7ff ff0c 	bl	8009194 <LL_ADC_IsInternalRegulatorEnabled>
 800937c:	4603      	mov	r3, r0
 800937e:	2b00      	cmp	r3, #0
 8009380:	d113      	bne.n	80093aa <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4618      	mov	r0, r3
 8009388:	f7ff fef0 	bl	800916c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800938c:	4b9e      	ldr	r3, [pc, #632]	; (8009608 <HAL_ADC_Init+0x2ec>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	099b      	lsrs	r3, r3, #6
 8009392:	4a9e      	ldr	r2, [pc, #632]	; (800960c <HAL_ADC_Init+0x2f0>)
 8009394:	fba2 2303 	umull	r2, r3, r2, r3
 8009398:	099b      	lsrs	r3, r3, #6
 800939a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800939c:	e002      	b.n	80093a4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	3b01      	subs	r3, #1
 80093a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d1f9      	bne.n	800939e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	4618      	mov	r0, r3
 80093b0:	f7ff fef0 	bl	8009194 <LL_ADC_IsInternalRegulatorEnabled>
 80093b4:	4603      	mov	r3, r0
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d10d      	bne.n	80093d6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80093be:	f043 0210 	orr.w	r2, r3, #16
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093ca:	f043 0201 	orr.w	r2, r3, #1
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4618      	mov	r0, r3
 80093dc:	f7ff ff64 	bl	80092a8 <LL_ADC_REG_IsConversionOngoing>
 80093e0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80093e6:	f003 0310 	and.w	r3, r3, #16
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	f040 8148 	bne.w	8009680 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	f040 8144 	bne.w	8009680 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80093fc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8009400:	f043 0202 	orr.w	r2, r3, #2
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4618      	mov	r0, r3
 800940e:	f7ff fefd 	bl	800920c <LL_ADC_IsEnabled>
 8009412:	4603      	mov	r3, r0
 8009414:	2b00      	cmp	r3, #0
 8009416:	d141      	bne.n	800949c <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009420:	d004      	beq.n	800942c <HAL_ADC_Init+0x110>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4a7a      	ldr	r2, [pc, #488]	; (8009610 <HAL_ADC_Init+0x2f4>)
 8009428:	4293      	cmp	r3, r2
 800942a:	d10f      	bne.n	800944c <HAL_ADC_Init+0x130>
 800942c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009430:	f7ff feec 	bl	800920c <LL_ADC_IsEnabled>
 8009434:	4604      	mov	r4, r0
 8009436:	4876      	ldr	r0, [pc, #472]	; (8009610 <HAL_ADC_Init+0x2f4>)
 8009438:	f7ff fee8 	bl	800920c <LL_ADC_IsEnabled>
 800943c:	4603      	mov	r3, r0
 800943e:	4323      	orrs	r3, r4
 8009440:	2b00      	cmp	r3, #0
 8009442:	bf0c      	ite	eq
 8009444:	2301      	moveq	r3, #1
 8009446:	2300      	movne	r3, #0
 8009448:	b2db      	uxtb	r3, r3
 800944a:	e012      	b.n	8009472 <HAL_ADC_Init+0x156>
 800944c:	4871      	ldr	r0, [pc, #452]	; (8009614 <HAL_ADC_Init+0x2f8>)
 800944e:	f7ff fedd 	bl	800920c <LL_ADC_IsEnabled>
 8009452:	4604      	mov	r4, r0
 8009454:	4870      	ldr	r0, [pc, #448]	; (8009618 <HAL_ADC_Init+0x2fc>)
 8009456:	f7ff fed9 	bl	800920c <LL_ADC_IsEnabled>
 800945a:	4603      	mov	r3, r0
 800945c:	431c      	orrs	r4, r3
 800945e:	486f      	ldr	r0, [pc, #444]	; (800961c <HAL_ADC_Init+0x300>)
 8009460:	f7ff fed4 	bl	800920c <LL_ADC_IsEnabled>
 8009464:	4603      	mov	r3, r0
 8009466:	4323      	orrs	r3, r4
 8009468:	2b00      	cmp	r3, #0
 800946a:	bf0c      	ite	eq
 800946c:	2301      	moveq	r3, #1
 800946e:	2300      	movne	r3, #0
 8009470:	b2db      	uxtb	r3, r3
 8009472:	2b00      	cmp	r3, #0
 8009474:	d012      	beq.n	800949c <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800947e:	d004      	beq.n	800948a <HAL_ADC_Init+0x16e>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a62      	ldr	r2, [pc, #392]	; (8009610 <HAL_ADC_Init+0x2f4>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d101      	bne.n	800948e <HAL_ADC_Init+0x172>
 800948a:	4a65      	ldr	r2, [pc, #404]	; (8009620 <HAL_ADC_Init+0x304>)
 800948c:	e000      	b.n	8009490 <HAL_ADC_Init+0x174>
 800948e:	4a65      	ldr	r2, [pc, #404]	; (8009624 <HAL_ADC_Init+0x308>)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	4619      	mov	r1, r3
 8009496:	4610      	mov	r0, r2
 8009498:	f7ff fce6 	bl	8008e68 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	7f5b      	ldrb	r3, [r3, #29]
 80094a0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80094a6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80094ac:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80094b2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80094ba:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80094bc:	4313      	orrs	r3, r2
 80094be:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d106      	bne.n	80094d8 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094ce:	3b01      	subs	r3, #1
 80094d0:	045b      	lsls	r3, r3, #17
 80094d2:	69ba      	ldr	r2, [r7, #24]
 80094d4:	4313      	orrs	r3, r2
 80094d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d009      	beq.n	80094f4 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094e4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094ec:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80094ee:	69ba      	ldr	r2, [r7, #24]
 80094f0:	4313      	orrs	r3, r2
 80094f2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	68da      	ldr	r2, [r3, #12]
 80094fa:	4b4b      	ldr	r3, [pc, #300]	; (8009628 <HAL_ADC_Init+0x30c>)
 80094fc:	4013      	ands	r3, r2
 80094fe:	687a      	ldr	r2, [r7, #4]
 8009500:	6812      	ldr	r2, [r2, #0]
 8009502:	69b9      	ldr	r1, [r7, #24]
 8009504:	430b      	orrs	r3, r1
 8009506:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	691b      	ldr	r3, [r3, #16]
 800950e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	430a      	orrs	r2, r1
 800951c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4618      	mov	r0, r3
 8009524:	f7ff fec0 	bl	80092a8 <LL_ADC_REG_IsConversionOngoing>
 8009528:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4618      	mov	r0, r3
 8009530:	f7ff fee1 	bl	80092f6 <LL_ADC_INJ_IsConversionOngoing>
 8009534:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d17f      	bne.n	800963c <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d17c      	bne.n	800963c <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8009546:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800954e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8009550:	4313      	orrs	r3, r2
 8009552:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	68db      	ldr	r3, [r3, #12]
 800955a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800955e:	f023 0302 	bic.w	r3, r3, #2
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	6812      	ldr	r2, [r2, #0]
 8009566:	69b9      	ldr	r1, [r7, #24]
 8009568:	430b      	orrs	r3, r1
 800956a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	691b      	ldr	r3, [r3, #16]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d017      	beq.n	80095a4 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	691a      	ldr	r2, [r3, #16]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8009582:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800958c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8009590:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009594:	687a      	ldr	r2, [r7, #4]
 8009596:	6911      	ldr	r1, [r2, #16]
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	6812      	ldr	r2, [r2, #0]
 800959c:	430b      	orrs	r3, r1
 800959e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80095a2:	e013      	b.n	80095cc <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	691a      	ldr	r2, [r3, #16]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80095b2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	6812      	ldr	r2, [r2, #0]
 80095c0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80095c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80095c8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d12a      	bne.n	800962c <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	691b      	ldr	r3, [r3, #16]
 80095dc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80095e0:	f023 0304 	bic.w	r3, r3, #4
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80095e8:	687a      	ldr	r2, [r7, #4]
 80095ea:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80095ec:	4311      	orrs	r1, r2
 80095ee:	687a      	ldr	r2, [r7, #4]
 80095f0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80095f2:	4311      	orrs	r1, r2
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80095f8:	430a      	orrs	r2, r1
 80095fa:	431a      	orrs	r2, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f042 0201 	orr.w	r2, r2, #1
 8009604:	611a      	str	r2, [r3, #16]
 8009606:	e019      	b.n	800963c <HAL_ADC_Init+0x320>
 8009608:	20000c30 	.word	0x20000c30
 800960c:	053e2d63 	.word	0x053e2d63
 8009610:	50000100 	.word	0x50000100
 8009614:	50000400 	.word	0x50000400
 8009618:	50000500 	.word	0x50000500
 800961c:	50000600 	.word	0x50000600
 8009620:	50000300 	.word	0x50000300
 8009624:	50000700 	.word	0x50000700
 8009628:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	691a      	ldr	r2, [r3, #16]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f022 0201 	bic.w	r2, r2, #1
 800963a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	695b      	ldr	r3, [r3, #20]
 8009640:	2b01      	cmp	r3, #1
 8009642:	d10c      	bne.n	800965e <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800964a:	f023 010f 	bic.w	r1, r3, #15
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6a1b      	ldr	r3, [r3, #32]
 8009652:	1e5a      	subs	r2, r3, #1
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	430a      	orrs	r2, r1
 800965a:	631a      	str	r2, [r3, #48]	; 0x30
 800965c:	e007      	b.n	800966e <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f022 020f 	bic.w	r2, r2, #15
 800966c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009672:	f023 0303 	bic.w	r3, r3, #3
 8009676:	f043 0201 	orr.w	r2, r3, #1
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	65da      	str	r2, [r3, #92]	; 0x5c
 800967e:	e007      	b.n	8009690 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009684:	f043 0210 	orr.w	r2, r3, #16
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800968c:	2301      	movs	r3, #1
 800968e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009690:	7ffb      	ldrb	r3, [r7, #31]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3724      	adds	r7, #36	; 0x24
 8009696:	46bd      	mov	sp, r7
 8009698:	bd90      	pop	{r4, r7, pc}
 800969a:	bf00      	nop

0800969c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b086      	sub	sp, #24
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80096b0:	d004      	beq.n	80096bc <HAL_ADC_Start_DMA+0x20>
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	4a58      	ldr	r2, [pc, #352]	; (8009818 <HAL_ADC_Start_DMA+0x17c>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d101      	bne.n	80096c0 <HAL_ADC_Start_DMA+0x24>
 80096bc:	4b57      	ldr	r3, [pc, #348]	; (800981c <HAL_ADC_Start_DMA+0x180>)
 80096be:	e000      	b.n	80096c2 <HAL_ADC_Start_DMA+0x26>
 80096c0:	4b57      	ldr	r3, [pc, #348]	; (8009820 <HAL_ADC_Start_DMA+0x184>)
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7ff fd1e 	bl	8009104 <LL_ADC_GetMultimode>
 80096c8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7ff fdea 	bl	80092a8 <LL_ADC_REG_IsConversionOngoing>
 80096d4:	4603      	mov	r3, r0
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f040 8096 	bne.w	8009808 <HAL_ADC_Start_DMA+0x16c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80096e2:	2b01      	cmp	r3, #1
 80096e4:	d101      	bne.n	80096ea <HAL_ADC_Start_DMA+0x4e>
 80096e6:	2302      	movs	r3, #2
 80096e8:	e091      	b.n	800980e <HAL_ADC_Start_DMA+0x172>
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2201      	movs	r2, #1
 80096ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d005      	beq.n	8009704 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	2b05      	cmp	r3, #5
 80096fc:	d002      	beq.n	8009704 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	2b09      	cmp	r3, #9
 8009702:	d17a      	bne.n	80097fa <HAL_ADC_Start_DMA+0x15e>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8009704:	68f8      	ldr	r0, [r7, #12]
 8009706:	f000 fd71 	bl	800a1ec <ADC_Enable>
 800970a:	4603      	mov	r3, r0
 800970c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800970e:	7dfb      	ldrb	r3, [r7, #23]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d16d      	bne.n	80097f0 <HAL_ADC_Start_DMA+0x154>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009718:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800971c:	f023 0301 	bic.w	r3, r3, #1
 8009720:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	4a3a      	ldr	r2, [pc, #232]	; (8009818 <HAL_ADC_Start_DMA+0x17c>)
 800972e:	4293      	cmp	r3, r2
 8009730:	d009      	beq.n	8009746 <HAL_ADC_Start_DMA+0xaa>
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a3b      	ldr	r2, [pc, #236]	; (8009824 <HAL_ADC_Start_DMA+0x188>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d002      	beq.n	8009742 <HAL_ADC_Start_DMA+0xa6>
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	e003      	b.n	800974a <HAL_ADC_Start_DMA+0xae>
 8009742:	4b39      	ldr	r3, [pc, #228]	; (8009828 <HAL_ADC_Start_DMA+0x18c>)
 8009744:	e001      	b.n	800974a <HAL_ADC_Start_DMA+0xae>
 8009746:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800974a:	68fa      	ldr	r2, [r7, #12]
 800974c:	6812      	ldr	r2, [r2, #0]
 800974e:	4293      	cmp	r3, r2
 8009750:	d002      	beq.n	8009758 <HAL_ADC_Start_DMA+0xbc>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d105      	bne.n	8009764 <HAL_ADC_Start_DMA+0xc8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800975c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009768:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800976c:	2b00      	cmp	r3, #0
 800976e:	d006      	beq.n	800977e <HAL_ADC_Start_DMA+0xe2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009774:	f023 0206 	bic.w	r2, r3, #6
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	661a      	str	r2, [r3, #96]	; 0x60
 800977c:	e002      	b.n	8009784 <HAL_ADC_Start_DMA+0xe8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2200      	movs	r2, #0
 8009782:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009788:	4a28      	ldr	r2, [pc, #160]	; (800982c <HAL_ADC_Start_DMA+0x190>)
 800978a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009790:	4a27      	ldr	r2, [pc, #156]	; (8009830 <HAL_ADC_Start_DMA+0x194>)
 8009792:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009798:	4a26      	ldr	r2, [pc, #152]	; (8009834 <HAL_ADC_Start_DMA+0x198>)
 800979a:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	221c      	movs	r2, #28
 80097a2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2200      	movs	r2, #0
 80097a8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	685a      	ldr	r2, [r3, #4]
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f042 0210 	orr.w	r2, r2, #16
 80097ba:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	68da      	ldr	r2, [r3, #12]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f042 0201 	orr.w	r2, r2, #1
 80097ca:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	3340      	adds	r3, #64	; 0x40
 80097d6:	4619      	mov	r1, r3
 80097d8:	68ba      	ldr	r2, [r7, #8]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f002 f942 	bl	800ba64 <HAL_DMA_Start_IT>
 80097e0:	4603      	mov	r3, r0
 80097e2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4618      	mov	r0, r3
 80097ea:	f7ff fd35 	bl	8009258 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80097ee:	e00d      	b.n	800980c <HAL_ADC_Start_DMA+0x170>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80097f8:	e008      	b.n	800980c <HAL_ADC_Start_DMA+0x170>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80097fa:	2301      	movs	r3, #1
 80097fc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2200      	movs	r2, #0
 8009802:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8009806:	e001      	b.n	800980c <HAL_ADC_Start_DMA+0x170>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009808:	2302      	movs	r3, #2
 800980a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800980c:	7dfb      	ldrb	r3, [r7, #23]
}
 800980e:	4618      	mov	r0, r3
 8009810:	3718      	adds	r7, #24
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}
 8009816:	bf00      	nop
 8009818:	50000100 	.word	0x50000100
 800981c:	50000300 	.word	0x50000300
 8009820:	50000700 	.word	0x50000700
 8009824:	50000500 	.word	0x50000500
 8009828:	50000400 	.word	0x50000400
 800982c:	0800a351 	.word	0x0800a351
 8009830:	0800a429 	.word	0x0800a429
 8009834:	0800a445 	.word	0x0800a445

08009838 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009846:	2b01      	cmp	r3, #1
 8009848:	d101      	bne.n	800984e <HAL_ADC_Stop_DMA+0x16>
 800984a:	2302      	movs	r3, #2
 800984c:	e051      	b.n	80098f2 <HAL_ADC_Stop_DMA+0xba>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2201      	movs	r2, #1
 8009852:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8009856:	2103      	movs	r1, #3
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 fc13 	bl	800a084 <ADC_ConversionStop>
 800985e:	4603      	mov	r3, r0
 8009860:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8009862:	7bfb      	ldrb	r3, [r7, #15]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d13f      	bne.n	80098e8 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	68da      	ldr	r2, [r3, #12]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f022 0201 	bic.w	r2, r2, #1
 8009876:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800987c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009880:	b2db      	uxtb	r3, r3
 8009882:	2b02      	cmp	r3, #2
 8009884:	d10f      	bne.n	80098a6 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800988a:	4618      	mov	r0, r3
 800988c:	f002 f965 	bl	800bb5a <HAL_DMA_Abort>
 8009890:	4603      	mov	r3, r0
 8009892:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8009894:	7bfb      	ldrb	r3, [r7, #15]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d005      	beq.n	80098a6 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800989e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	685a      	ldr	r2, [r3, #4]
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f022 0210 	bic.w	r2, r2, #16
 80098b4:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80098b6:	7bfb      	ldrb	r3, [r7, #15]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d105      	bne.n	80098c8 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f000 fcef 	bl	800a2a0 <ADC_Disable>
 80098c2:	4603      	mov	r3, r0
 80098c4:	73fb      	strb	r3, [r7, #15]
 80098c6:	e002      	b.n	80098ce <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 fce9 	bl	800a2a0 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80098ce:	7bfb      	ldrb	r3, [r7, #15]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d109      	bne.n	80098e8 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80098dc:	f023 0301 	bic.w	r3, r3, #1
 80098e0:	f043 0201 	orr.w	r2, r3, #1
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2200      	movs	r2, #0
 80098ec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80098f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3710      	adds	r7, #16
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}

080098fa <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80098fa:	b480      	push	{r7}
 80098fc:	b083      	sub	sp, #12
 80098fe:	af00      	add	r7, sp, #0
 8009900:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8009902:	bf00      	nop
 8009904:	370c      	adds	r7, #12
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr

0800990e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800990e:	b480      	push	{r7}
 8009910:	b083      	sub	sp, #12
 8009912:	af00      	add	r7, sp, #0
 8009914:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8009916:	bf00      	nop
 8009918:	370c      	adds	r7, #12
 800991a:	46bd      	mov	sp, r7
 800991c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009920:	4770      	bx	lr
	...

08009924 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b0a6      	sub	sp, #152	; 0x98
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800992e:	2300      	movs	r3, #0
 8009930:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8009934:	2300      	movs	r3, #0
 8009936:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800993e:	2b01      	cmp	r3, #1
 8009940:	d101      	bne.n	8009946 <HAL_ADC_ConfigChannel+0x22>
 8009942:	2302      	movs	r3, #2
 8009944:	e38e      	b.n	800a064 <HAL_ADC_ConfigChannel+0x740>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2201      	movs	r2, #1
 800994a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4618      	mov	r0, r3
 8009954:	f7ff fca8 	bl	80092a8 <LL_ADC_REG_IsConversionOngoing>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	f040 836f 	bne.w	800a03e <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6818      	ldr	r0, [r3, #0]
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	6859      	ldr	r1, [r3, #4]
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	461a      	mov	r2, r3
 800996e:	f7ff fb53 	bl	8009018 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4618      	mov	r0, r3
 8009978:	f7ff fc96 	bl	80092a8 <LL_ADC_REG_IsConversionOngoing>
 800997c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4618      	mov	r0, r3
 8009986:	f7ff fcb6 	bl	80092f6 <LL_ADC_INJ_IsConversionOngoing>
 800998a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800998e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009992:	2b00      	cmp	r3, #0
 8009994:	f040 817b 	bne.w	8009c8e <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009998:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800999c:	2b00      	cmp	r3, #0
 800999e:	f040 8176 	bne.w	8009c8e <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	689b      	ldr	r3, [r3, #8]
 80099a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80099aa:	d10f      	bne.n	80099cc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6818      	ldr	r0, [r3, #0]
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2200      	movs	r2, #0
 80099b6:	4619      	mov	r1, r3
 80099b8:	f7ff fb57 	bl	800906a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80099c4:	4618      	mov	r0, r3
 80099c6:	f7ff fb01 	bl	8008fcc <LL_ADC_SetSamplingTimeCommonConfig>
 80099ca:	e00e      	b.n	80099ea <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6818      	ldr	r0, [r3, #0]
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	6819      	ldr	r1, [r3, #0]
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	461a      	mov	r2, r3
 80099da:	f7ff fb46 	bl	800906a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	2100      	movs	r1, #0
 80099e4:	4618      	mov	r0, r3
 80099e6:	f7ff faf1 	bl	8008fcc <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	695a      	ldr	r2, [r3, #20]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	68db      	ldr	r3, [r3, #12]
 80099f4:	08db      	lsrs	r3, r3, #3
 80099f6:	f003 0303 	and.w	r3, r3, #3
 80099fa:	005b      	lsls	r3, r3, #1
 80099fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009a00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	691b      	ldr	r3, [r3, #16]
 8009a08:	2b04      	cmp	r3, #4
 8009a0a:	d022      	beq.n	8009a52 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6818      	ldr	r0, [r3, #0]
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	6919      	ldr	r1, [r3, #16]
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	681a      	ldr	r2, [r3, #0]
 8009a18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009a1c:	f7ff fa58 	bl	8008ed0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6818      	ldr	r0, [r3, #0]
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	6919      	ldr	r1, [r3, #16]
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	699b      	ldr	r3, [r3, #24]
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	f7ff fa9d 	bl	8008f6c <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6818      	ldr	r0, [r3, #0]
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	6919      	ldr	r1, [r3, #16]
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	7f1b      	ldrb	r3, [r3, #28]
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	d102      	bne.n	8009a48 <HAL_ADC_ConfigChannel+0x124>
 8009a42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009a46:	e000      	b.n	8009a4a <HAL_ADC_ConfigChannel+0x126>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	f7ff faa6 	bl	8008f9c <LL_ADC_SetOffsetSaturation>
 8009a50:	e11d      	b.n	8009c8e <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2100      	movs	r1, #0
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f7ff fa5b 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d10a      	bne.n	8009a7e <HAL_ADC_ConfigChannel+0x15a>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	2100      	movs	r1, #0
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f7ff fa50 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009a74:	4603      	mov	r3, r0
 8009a76:	0e9b      	lsrs	r3, r3, #26
 8009a78:	f003 021f 	and.w	r2, r3, #31
 8009a7c:	e012      	b.n	8009aa4 <HAL_ADC_ConfigChannel+0x180>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	2100      	movs	r1, #0
 8009a84:	4618      	mov	r0, r3
 8009a86:	f7ff fa45 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a90:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009a94:	fa93 f3a3 	rbit	r3, r3
 8009a98:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8009a9a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009a9c:	fab3 f383 	clz	r3, r3
 8009aa0:	b2db      	uxtb	r3, r3
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d105      	bne.n	8009abc <HAL_ADC_ConfigChannel+0x198>
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	0e9b      	lsrs	r3, r3, #26
 8009ab6:	f003 031f 	and.w	r3, r3, #31
 8009aba:	e00a      	b.n	8009ad2 <HAL_ADC_ConfigChannel+0x1ae>
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ac2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ac4:	fa93 f3a3 	rbit	r3, r3
 8009ac8:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8009aca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009acc:	fab3 f383 	clz	r3, r3
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	429a      	cmp	r2, r3
 8009ad4:	d106      	bne.n	8009ae4 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	2200      	movs	r2, #0
 8009adc:	2100      	movs	r1, #0
 8009ade:	4618      	mov	r0, r3
 8009ae0:	f7ff fa2c 	bl	8008f3c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	2101      	movs	r1, #1
 8009aea:	4618      	mov	r0, r3
 8009aec:	f7ff fa12 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009af0:	4603      	mov	r3, r0
 8009af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d10a      	bne.n	8009b10 <HAL_ADC_ConfigChannel+0x1ec>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	2101      	movs	r1, #1
 8009b00:	4618      	mov	r0, r3
 8009b02:	f7ff fa07 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009b06:	4603      	mov	r3, r0
 8009b08:	0e9b      	lsrs	r3, r3, #26
 8009b0a:	f003 021f 	and.w	r2, r3, #31
 8009b0e:	e010      	b.n	8009b32 <HAL_ADC_ConfigChannel+0x20e>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2101      	movs	r1, #1
 8009b16:	4618      	mov	r0, r3
 8009b18:	f7ff f9fc 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009b22:	fa93 f3a3 	rbit	r3, r3
 8009b26:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8009b28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b2a:	fab3 f383 	clz	r3, r3
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	461a      	mov	r2, r3
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d105      	bne.n	8009b4a <HAL_ADC_ConfigChannel+0x226>
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	0e9b      	lsrs	r3, r3, #26
 8009b44:	f003 031f 	and.w	r3, r3, #31
 8009b48:	e00a      	b.n	8009b60 <HAL_ADC_ConfigChannel+0x23c>
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b50:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009b52:	fa93 f3a3 	rbit	r3, r3
 8009b56:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8009b58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b5a:	fab3 f383 	clz	r3, r3
 8009b5e:	b2db      	uxtb	r3, r3
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d106      	bne.n	8009b72 <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	2101      	movs	r1, #1
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f7ff f9e5 	bl	8008f3c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	2102      	movs	r1, #2
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f7ff f9cb 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d10a      	bne.n	8009b9e <HAL_ADC_ConfigChannel+0x27a>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	2102      	movs	r1, #2
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7ff f9c0 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009b94:	4603      	mov	r3, r0
 8009b96:	0e9b      	lsrs	r3, r3, #26
 8009b98:	f003 021f 	and.w	r2, r3, #31
 8009b9c:	e010      	b.n	8009bc0 <HAL_ADC_ConfigChannel+0x29c>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2102      	movs	r1, #2
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	f7ff f9b5 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009baa:	4603      	mov	r3, r0
 8009bac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009bb0:	fa93 f3a3 	rbit	r3, r3
 8009bb4:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8009bb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009bb8:	fab3 f383 	clz	r3, r3
 8009bbc:	b2db      	uxtb	r3, r3
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d105      	bne.n	8009bd8 <HAL_ADC_ConfigChannel+0x2b4>
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	0e9b      	lsrs	r3, r3, #26
 8009bd2:	f003 031f 	and.w	r3, r3, #31
 8009bd6:	e00a      	b.n	8009bee <HAL_ADC_ConfigChannel+0x2ca>
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009be0:	fa93 f3a3 	rbit	r3, r3
 8009be4:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8009be6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009be8:	fab3 f383 	clz	r3, r3
 8009bec:	b2db      	uxtb	r3, r3
 8009bee:	429a      	cmp	r2, r3
 8009bf0:	d106      	bne.n	8009c00 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	2102      	movs	r1, #2
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7ff f99e 	bl	8008f3c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	2103      	movs	r1, #3
 8009c06:	4618      	mov	r0, r3
 8009c08:	f7ff f984 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d10a      	bne.n	8009c2c <HAL_ADC_ConfigChannel+0x308>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	2103      	movs	r1, #3
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f7ff f979 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009c22:	4603      	mov	r3, r0
 8009c24:	0e9b      	lsrs	r3, r3, #26
 8009c26:	f003 021f 	and.w	r2, r3, #31
 8009c2a:	e010      	b.n	8009c4e <HAL_ADC_ConfigChannel+0x32a>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2103      	movs	r1, #3
 8009c32:	4618      	mov	r0, r3
 8009c34:	f7ff f96e 	bl	8008f14 <LL_ADC_GetOffsetChannel>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c3e:	fa93 f3a3 	rbit	r3, r3
 8009c42:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8009c44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c46:	fab3 f383 	clz	r3, r3
 8009c4a:	b2db      	uxtb	r3, r3
 8009c4c:	461a      	mov	r2, r3
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d105      	bne.n	8009c66 <HAL_ADC_ConfigChannel+0x342>
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	0e9b      	lsrs	r3, r3, #26
 8009c60:	f003 031f 	and.w	r3, r3, #31
 8009c64:	e00a      	b.n	8009c7c <HAL_ADC_ConfigChannel+0x358>
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c6e:	fa93 f3a3 	rbit	r3, r3
 8009c72:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8009c74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c76:	fab3 f383 	clz	r3, r3
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d106      	bne.n	8009c8e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	2200      	movs	r2, #0
 8009c86:	2103      	movs	r1, #3
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f7ff f957 	bl	8008f3c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	4618      	mov	r0, r3
 8009c94:	f7ff faba 	bl	800920c <LL_ADC_IsEnabled>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	f040 810c 	bne.w	8009eb8 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6818      	ldr	r0, [r3, #0]
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	6819      	ldr	r1, [r3, #0]
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	68db      	ldr	r3, [r3, #12]
 8009cac:	461a      	mov	r2, r3
 8009cae:	f7ff fa05 	bl	80090bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	68db      	ldr	r3, [r3, #12]
 8009cb6:	4aaf      	ldr	r2, [pc, #700]	; (8009f74 <HAL_ADC_ConfigChannel+0x650>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	f040 80fd 	bne.w	8009eb8 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d10b      	bne.n	8009ce6 <HAL_ADC_ConfigChannel+0x3c2>
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	0e9b      	lsrs	r3, r3, #26
 8009cd4:	3301      	adds	r3, #1
 8009cd6:	f003 031f 	and.w	r3, r3, #31
 8009cda:	2b09      	cmp	r3, #9
 8009cdc:	bf94      	ite	ls
 8009cde:	2301      	movls	r3, #1
 8009ce0:	2300      	movhi	r3, #0
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	e012      	b.n	8009d0c <HAL_ADC_ConfigChannel+0x3e8>
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009cee:	fa93 f3a3 	rbit	r3, r3
 8009cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8009cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cf6:	fab3 f383 	clz	r3, r3
 8009cfa:	b2db      	uxtb	r3, r3
 8009cfc:	3301      	adds	r3, #1
 8009cfe:	f003 031f 	and.w	r3, r3, #31
 8009d02:	2b09      	cmp	r3, #9
 8009d04:	bf94      	ite	ls
 8009d06:	2301      	movls	r3, #1
 8009d08:	2300      	movhi	r3, #0
 8009d0a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d064      	beq.n	8009dda <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d107      	bne.n	8009d2c <HAL_ADC_ConfigChannel+0x408>
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	0e9b      	lsrs	r3, r3, #26
 8009d22:	3301      	adds	r3, #1
 8009d24:	069b      	lsls	r3, r3, #26
 8009d26:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009d2a:	e00e      	b.n	8009d4a <HAL_ADC_ConfigChannel+0x426>
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d34:	fa93 f3a3 	rbit	r3, r3
 8009d38:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8009d3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d3c:	fab3 f383 	clz	r3, r3
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	3301      	adds	r3, #1
 8009d44:	069b      	lsls	r3, r3, #26
 8009d46:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d109      	bne.n	8009d6a <HAL_ADC_ConfigChannel+0x446>
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	0e9b      	lsrs	r3, r3, #26
 8009d5c:	3301      	adds	r3, #1
 8009d5e:	f003 031f 	and.w	r3, r3, #31
 8009d62:	2101      	movs	r1, #1
 8009d64:	fa01 f303 	lsl.w	r3, r1, r3
 8009d68:	e010      	b.n	8009d8c <HAL_ADC_ConfigChannel+0x468>
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d72:	fa93 f3a3 	rbit	r3, r3
 8009d76:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8009d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d7a:	fab3 f383 	clz	r3, r3
 8009d7e:	b2db      	uxtb	r3, r3
 8009d80:	3301      	adds	r3, #1
 8009d82:	f003 031f 	and.w	r3, r3, #31
 8009d86:	2101      	movs	r1, #1
 8009d88:	fa01 f303 	lsl.w	r3, r1, r3
 8009d8c:	ea42 0103 	orr.w	r1, r2, r3
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d10a      	bne.n	8009db2 <HAL_ADC_ConfigChannel+0x48e>
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	0e9b      	lsrs	r3, r3, #26
 8009da2:	3301      	adds	r3, #1
 8009da4:	f003 021f 	and.w	r2, r3, #31
 8009da8:	4613      	mov	r3, r2
 8009daa:	005b      	lsls	r3, r3, #1
 8009dac:	4413      	add	r3, r2
 8009dae:	051b      	lsls	r3, r3, #20
 8009db0:	e011      	b.n	8009dd6 <HAL_ADC_ConfigChannel+0x4b2>
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dba:	fa93 f3a3 	rbit	r3, r3
 8009dbe:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8009dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc2:	fab3 f383 	clz	r3, r3
 8009dc6:	b2db      	uxtb	r3, r3
 8009dc8:	3301      	adds	r3, #1
 8009dca:	f003 021f 	and.w	r2, r3, #31
 8009dce:	4613      	mov	r3, r2
 8009dd0:	005b      	lsls	r3, r3, #1
 8009dd2:	4413      	add	r3, r2
 8009dd4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009dd6:	430b      	orrs	r3, r1
 8009dd8:	e069      	b.n	8009eae <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d107      	bne.n	8009df6 <HAL_ADC_ConfigChannel+0x4d2>
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	0e9b      	lsrs	r3, r3, #26
 8009dec:	3301      	adds	r3, #1
 8009dee:	069b      	lsls	r3, r3, #26
 8009df0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009df4:	e00e      	b.n	8009e14 <HAL_ADC_ConfigChannel+0x4f0>
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dfc:	6a3b      	ldr	r3, [r7, #32]
 8009dfe:	fa93 f3a3 	rbit	r3, r3
 8009e02:	61fb      	str	r3, [r7, #28]
  return result;
 8009e04:	69fb      	ldr	r3, [r7, #28]
 8009e06:	fab3 f383 	clz	r3, r3
 8009e0a:	b2db      	uxtb	r3, r3
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	069b      	lsls	r3, r3, #26
 8009e10:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d109      	bne.n	8009e34 <HAL_ADC_ConfigChannel+0x510>
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	0e9b      	lsrs	r3, r3, #26
 8009e26:	3301      	adds	r3, #1
 8009e28:	f003 031f 	and.w	r3, r3, #31
 8009e2c:	2101      	movs	r1, #1
 8009e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8009e32:	e010      	b.n	8009e56 <HAL_ADC_ConfigChannel+0x532>
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e3a:	69bb      	ldr	r3, [r7, #24]
 8009e3c:	fa93 f3a3 	rbit	r3, r3
 8009e40:	617b      	str	r3, [r7, #20]
  return result;
 8009e42:	697b      	ldr	r3, [r7, #20]
 8009e44:	fab3 f383 	clz	r3, r3
 8009e48:	b2db      	uxtb	r3, r3
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	f003 031f 	and.w	r3, r3, #31
 8009e50:	2101      	movs	r1, #1
 8009e52:	fa01 f303 	lsl.w	r3, r1, r3
 8009e56:	ea42 0103 	orr.w	r1, r2, r3
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d10d      	bne.n	8009e82 <HAL_ADC_ConfigChannel+0x55e>
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	0e9b      	lsrs	r3, r3, #26
 8009e6c:	3301      	adds	r3, #1
 8009e6e:	f003 021f 	and.w	r2, r3, #31
 8009e72:	4613      	mov	r3, r2
 8009e74:	005b      	lsls	r3, r3, #1
 8009e76:	4413      	add	r3, r2
 8009e78:	3b1e      	subs	r3, #30
 8009e7a:	051b      	lsls	r3, r3, #20
 8009e7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009e80:	e014      	b.n	8009eac <HAL_ADC_ConfigChannel+0x588>
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	fa93 f3a3 	rbit	r3, r3
 8009e8e:	60fb      	str	r3, [r7, #12]
  return result;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	fab3 f383 	clz	r3, r3
 8009e96:	b2db      	uxtb	r3, r3
 8009e98:	3301      	adds	r3, #1
 8009e9a:	f003 021f 	and.w	r2, r3, #31
 8009e9e:	4613      	mov	r3, r2
 8009ea0:	005b      	lsls	r3, r3, #1
 8009ea2:	4413      	add	r3, r2
 8009ea4:	3b1e      	subs	r3, #30
 8009ea6:	051b      	lsls	r3, r3, #20
 8009ea8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009eac:	430b      	orrs	r3, r1
 8009eae:	683a      	ldr	r2, [r7, #0]
 8009eb0:	6892      	ldr	r2, [r2, #8]
 8009eb2:	4619      	mov	r1, r3
 8009eb4:	f7ff f8d9 	bl	800906a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	681a      	ldr	r2, [r3, #0]
 8009ebc:	4b2e      	ldr	r3, [pc, #184]	; (8009f78 <HAL_ADC_ConfigChannel+0x654>)
 8009ebe:	4013      	ands	r3, r2
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	f000 80c9 	beq.w	800a058 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009ece:	d004      	beq.n	8009eda <HAL_ADC_ConfigChannel+0x5b6>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4a29      	ldr	r2, [pc, #164]	; (8009f7c <HAL_ADC_ConfigChannel+0x658>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d101      	bne.n	8009ede <HAL_ADC_ConfigChannel+0x5ba>
 8009eda:	4b29      	ldr	r3, [pc, #164]	; (8009f80 <HAL_ADC_ConfigChannel+0x65c>)
 8009edc:	e000      	b.n	8009ee0 <HAL_ADC_ConfigChannel+0x5bc>
 8009ede:	4b29      	ldr	r3, [pc, #164]	; (8009f84 <HAL_ADC_ConfigChannel+0x660>)
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f7fe ffe7 	bl	8008eb4 <LL_ADC_GetCommonPathInternalCh>
 8009ee6:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a26      	ldr	r2, [pc, #152]	; (8009f88 <HAL_ADC_ConfigChannel+0x664>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d004      	beq.n	8009efe <HAL_ADC_ConfigChannel+0x5da>
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4a24      	ldr	r2, [pc, #144]	; (8009f8c <HAL_ADC_ConfigChannel+0x668>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d14e      	bne.n	8009f9c <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009efe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009f02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d148      	bne.n	8009f9c <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009f12:	d005      	beq.n	8009f20 <HAL_ADC_ConfigChannel+0x5fc>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a1d      	ldr	r2, [pc, #116]	; (8009f90 <HAL_ADC_ConfigChannel+0x66c>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	f040 8099 	bne.w	800a052 <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009f28:	d004      	beq.n	8009f34 <HAL_ADC_ConfigChannel+0x610>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a13      	ldr	r2, [pc, #76]	; (8009f7c <HAL_ADC_ConfigChannel+0x658>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d101      	bne.n	8009f38 <HAL_ADC_ConfigChannel+0x614>
 8009f34:	4a12      	ldr	r2, [pc, #72]	; (8009f80 <HAL_ADC_ConfigChannel+0x65c>)
 8009f36:	e000      	b.n	8009f3a <HAL_ADC_ConfigChannel+0x616>
 8009f38:	4a12      	ldr	r2, [pc, #72]	; (8009f84 <HAL_ADC_ConfigChannel+0x660>)
 8009f3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009f3e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009f42:	4619      	mov	r1, r3
 8009f44:	4610      	mov	r0, r2
 8009f46:	f7fe ffa2 	bl	8008e8e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8009f4a:	4b12      	ldr	r3, [pc, #72]	; (8009f94 <HAL_ADC_ConfigChannel+0x670>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	099b      	lsrs	r3, r3, #6
 8009f50:	4a11      	ldr	r2, [pc, #68]	; (8009f98 <HAL_ADC_ConfigChannel+0x674>)
 8009f52:	fba2 2303 	umull	r2, r3, r2, r3
 8009f56:	099a      	lsrs	r2, r3, #6
 8009f58:	4613      	mov	r3, r2
 8009f5a:	005b      	lsls	r3, r3, #1
 8009f5c:	4413      	add	r3, r2
 8009f5e:	009b      	lsls	r3, r3, #2
 8009f60:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8009f62:	e002      	b.n	8009f6a <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	3b01      	subs	r3, #1
 8009f68:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8009f6a:	68bb      	ldr	r3, [r7, #8]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d1f9      	bne.n	8009f64 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009f70:	e06f      	b.n	800a052 <HAL_ADC_ConfigChannel+0x72e>
 8009f72:	bf00      	nop
 8009f74:	407f0000 	.word	0x407f0000
 8009f78:	80080000 	.word	0x80080000
 8009f7c:	50000100 	.word	0x50000100
 8009f80:	50000300 	.word	0x50000300
 8009f84:	50000700 	.word	0x50000700
 8009f88:	c3210000 	.word	0xc3210000
 8009f8c:	90c00010 	.word	0x90c00010
 8009f90:	50000600 	.word	0x50000600
 8009f94:	20000c30 	.word	0x20000c30
 8009f98:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a32      	ldr	r2, [pc, #200]	; (800a06c <HAL_ADC_ConfigChannel+0x748>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d125      	bne.n	8009ff2 <HAL_ADC_ConfigChannel+0x6ce>
 8009fa6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009faa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d11f      	bne.n	8009ff2 <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	4a2e      	ldr	r2, [pc, #184]	; (800a070 <HAL_ADC_ConfigChannel+0x74c>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d104      	bne.n	8009fc6 <HAL_ADC_ConfigChannel+0x6a2>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a2c      	ldr	r2, [pc, #176]	; (800a074 <HAL_ADC_ConfigChannel+0x750>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d047      	beq.n	800a056 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009fce:	d004      	beq.n	8009fda <HAL_ADC_ConfigChannel+0x6b6>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4a26      	ldr	r2, [pc, #152]	; (800a070 <HAL_ADC_ConfigChannel+0x74c>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d101      	bne.n	8009fde <HAL_ADC_ConfigChannel+0x6ba>
 8009fda:	4a27      	ldr	r2, [pc, #156]	; (800a078 <HAL_ADC_ConfigChannel+0x754>)
 8009fdc:	e000      	b.n	8009fe0 <HAL_ADC_ConfigChannel+0x6bc>
 8009fde:	4a27      	ldr	r2, [pc, #156]	; (800a07c <HAL_ADC_ConfigChannel+0x758>)
 8009fe0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009fe4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009fe8:	4619      	mov	r1, r3
 8009fea:	4610      	mov	r0, r2
 8009fec:	f7fe ff4f 	bl	8008e8e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009ff0:	e031      	b.n	800a056 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	4a22      	ldr	r2, [pc, #136]	; (800a080 <HAL_ADC_ConfigChannel+0x75c>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d12d      	bne.n	800a058 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009ffc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a000:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a004:	2b00      	cmp	r3, #0
 800a006:	d127      	bne.n	800a058 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4a18      	ldr	r2, [pc, #96]	; (800a070 <HAL_ADC_ConfigChannel+0x74c>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d022      	beq.n	800a058 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a01a:	d004      	beq.n	800a026 <HAL_ADC_ConfigChannel+0x702>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	4a13      	ldr	r2, [pc, #76]	; (800a070 <HAL_ADC_ConfigChannel+0x74c>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d101      	bne.n	800a02a <HAL_ADC_ConfigChannel+0x706>
 800a026:	4a14      	ldr	r2, [pc, #80]	; (800a078 <HAL_ADC_ConfigChannel+0x754>)
 800a028:	e000      	b.n	800a02c <HAL_ADC_ConfigChannel+0x708>
 800a02a:	4a14      	ldr	r2, [pc, #80]	; (800a07c <HAL_ADC_ConfigChannel+0x758>)
 800a02c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a030:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a034:	4619      	mov	r1, r3
 800a036:	4610      	mov	r0, r2
 800a038:	f7fe ff29 	bl	8008e8e <LL_ADC_SetCommonPathInternalCh>
 800a03c:	e00c      	b.n	800a058 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a042:	f043 0220 	orr.w	r2, r3, #32
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800a04a:	2301      	movs	r3, #1
 800a04c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a050:	e002      	b.n	800a058 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a052:	bf00      	nop
 800a054:	e000      	b.n	800a058 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a056:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2200      	movs	r2, #0
 800a05c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800a060:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800a064:	4618      	mov	r0, r3
 800a066:	3798      	adds	r7, #152	; 0x98
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}
 800a06c:	c7520000 	.word	0xc7520000
 800a070:	50000100 	.word	0x50000100
 800a074:	50000500 	.word	0x50000500
 800a078:	50000300 	.word	0x50000300
 800a07c:	50000700 	.word	0x50000700
 800a080:	cb840000 	.word	0xcb840000

0800a084 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b088      	sub	sp, #32
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
 800a08c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a08e:	2300      	movs	r3, #0
 800a090:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4618      	mov	r0, r3
 800a09c:	f7ff f904 	bl	80092a8 <LL_ADC_REG_IsConversionOngoing>
 800a0a0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f7ff f925 	bl	80092f6 <LL_ADC_INJ_IsConversionOngoing>
 800a0ac:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d103      	bne.n	800a0bc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	f000 8090 	beq.w	800a1dc <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	68db      	ldr	r3, [r3, #12]
 800a0c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d02a      	beq.n	800a120 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	7f5b      	ldrb	r3, [r3, #29]
 800a0ce:	2b01      	cmp	r3, #1
 800a0d0:	d126      	bne.n	800a120 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	7f1b      	ldrb	r3, [r3, #28]
 800a0d6:	2b01      	cmp	r3, #1
 800a0d8:	d122      	bne.n	800a120 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a0de:	e014      	b.n	800a10a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a0e0:	69fb      	ldr	r3, [r7, #28]
 800a0e2:	4a41      	ldr	r2, [pc, #260]	; (800a1e8 <ADC_ConversionStop+0x164>)
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d90d      	bls.n	800a104 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0ec:	f043 0210 	orr.w	r2, r3, #16
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0f8:	f043 0201 	orr.w	r2, r3, #1
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800a100:	2301      	movs	r3, #1
 800a102:	e06c      	b.n	800a1de <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	3301      	adds	r3, #1
 800a108:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a114:	2b40      	cmp	r3, #64	; 0x40
 800a116:	d1e3      	bne.n	800a0e0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	2240      	movs	r2, #64	; 0x40
 800a11e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	2b02      	cmp	r3, #2
 800a124:	d014      	beq.n	800a150 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4618      	mov	r0, r3
 800a12c:	f7ff f8bc 	bl	80092a8 <LL_ADC_REG_IsConversionOngoing>
 800a130:	4603      	mov	r3, r0
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00c      	beq.n	800a150 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4618      	mov	r0, r3
 800a13c:	f7ff f879 	bl	8009232 <LL_ADC_IsDisableOngoing>
 800a140:	4603      	mov	r3, r0
 800a142:	2b00      	cmp	r3, #0
 800a144:	d104      	bne.n	800a150 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4618      	mov	r0, r3
 800a14c:	f7ff f898 	bl	8009280 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a150:	69bb      	ldr	r3, [r7, #24]
 800a152:	2b01      	cmp	r3, #1
 800a154:	d014      	beq.n	800a180 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	4618      	mov	r0, r3
 800a15c:	f7ff f8cb 	bl	80092f6 <LL_ADC_INJ_IsConversionOngoing>
 800a160:	4603      	mov	r3, r0
 800a162:	2b00      	cmp	r3, #0
 800a164:	d00c      	beq.n	800a180 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4618      	mov	r0, r3
 800a16c:	f7ff f861 	bl	8009232 <LL_ADC_IsDisableOngoing>
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d104      	bne.n	800a180 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	4618      	mov	r0, r3
 800a17c:	f7ff f8a7 	bl	80092ce <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	2b02      	cmp	r3, #2
 800a184:	d004      	beq.n	800a190 <ADC_ConversionStop+0x10c>
 800a186:	2b03      	cmp	r3, #3
 800a188:	d105      	bne.n	800a196 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a18a:	230c      	movs	r3, #12
 800a18c:	617b      	str	r3, [r7, #20]
        break;
 800a18e:	e005      	b.n	800a19c <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a190:	2308      	movs	r3, #8
 800a192:	617b      	str	r3, [r7, #20]
        break;
 800a194:	e002      	b.n	800a19c <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a196:	2304      	movs	r3, #4
 800a198:	617b      	str	r3, [r7, #20]
        break;
 800a19a:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a19c:	f7fe fe36 	bl	8008e0c <HAL_GetTick>
 800a1a0:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a1a2:	e014      	b.n	800a1ce <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a1a4:	f7fe fe32 	bl	8008e0c <HAL_GetTick>
 800a1a8:	4602      	mov	r2, r0
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	1ad3      	subs	r3, r2, r3
 800a1ae:	2b05      	cmp	r3, #5
 800a1b0:	d90d      	bls.n	800a1ce <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1b6:	f043 0210 	orr.w	r2, r3, #16
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1c2:	f043 0201 	orr.w	r2, r3, #1
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	e007      	b.n	800a1de <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	689a      	ldr	r2, [r3, #8]
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	4013      	ands	r3, r2
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d1e3      	bne.n	800a1a4 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a1dc:	2300      	movs	r3, #0
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3720      	adds	r7, #32
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}
 800a1e6:	bf00      	nop
 800a1e8:	a33fffff 	.word	0xa33fffff

0800a1ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f7ff f807 	bl	800920c <LL_ADC_IsEnabled>
 800a1fe:	4603      	mov	r3, r0
 800a200:	2b00      	cmp	r3, #0
 800a202:	d146      	bne.n	800a292 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	689a      	ldr	r2, [r3, #8]
 800a20a:	4b24      	ldr	r3, [pc, #144]	; (800a29c <ADC_Enable+0xb0>)
 800a20c:	4013      	ands	r3, r2
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d00d      	beq.n	800a22e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a216:	f043 0210 	orr.w	r2, r3, #16
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a222:	f043 0201 	orr.w	r2, r3, #1
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800a22a:	2301      	movs	r3, #1
 800a22c:	e032      	b.n	800a294 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4618      	mov	r0, r3
 800a234:	f7fe ffc2 	bl	80091bc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a238:	f7fe fde8 	bl	8008e0c <HAL_GetTick>
 800a23c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a23e:	e021      	b.n	800a284 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4618      	mov	r0, r3
 800a246:	f7fe ffe1 	bl	800920c <LL_ADC_IsEnabled>
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d104      	bne.n	800a25a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4618      	mov	r0, r3
 800a256:	f7fe ffb1 	bl	80091bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a25a:	f7fe fdd7 	bl	8008e0c <HAL_GetTick>
 800a25e:	4602      	mov	r2, r0
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	1ad3      	subs	r3, r2, r3
 800a264:	2b02      	cmp	r3, #2
 800a266:	d90d      	bls.n	800a284 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a26c:	f043 0210 	orr.w	r2, r3, #16
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a278:	f043 0201 	orr.w	r2, r3, #1
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a280:	2301      	movs	r3, #1
 800a282:	e007      	b.n	800a294 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f003 0301 	and.w	r3, r3, #1
 800a28e:	2b01      	cmp	r3, #1
 800a290:	d1d6      	bne.n	800a240 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a292:	2300      	movs	r3, #0
}
 800a294:	4618      	mov	r0, r3
 800a296:	3710      	adds	r7, #16
 800a298:	46bd      	mov	sp, r7
 800a29a:	bd80      	pop	{r7, pc}
 800a29c:	8000003f 	.word	0x8000003f

0800a2a0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f7fe ffc0 	bl	8009232 <LL_ADC_IsDisableOngoing>
 800a2b2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	f7fe ffa7 	bl	800920c <LL_ADC_IsEnabled>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d040      	beq.n	800a346 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d13d      	bne.n	800a346 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	689b      	ldr	r3, [r3, #8]
 800a2d0:	f003 030d 	and.w	r3, r3, #13
 800a2d4:	2b01      	cmp	r3, #1
 800a2d6:	d10c      	bne.n	800a2f2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f7fe ff81 	bl	80091e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	2203      	movs	r2, #3
 800a2e8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a2ea:	f7fe fd8f 	bl	8008e0c <HAL_GetTick>
 800a2ee:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a2f0:	e022      	b.n	800a338 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a2f6:	f043 0210 	orr.w	r2, r3, #16
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a302:	f043 0201 	orr.w	r2, r3, #1
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800a30a:	2301      	movs	r3, #1
 800a30c:	e01c      	b.n	800a348 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a30e:	f7fe fd7d 	bl	8008e0c <HAL_GetTick>
 800a312:	4602      	mov	r2, r0
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	1ad3      	subs	r3, r2, r3
 800a318:	2b02      	cmp	r3, #2
 800a31a:	d90d      	bls.n	800a338 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a320:	f043 0210 	orr.w	r2, r3, #16
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a32c:	f043 0201 	orr.w	r2, r3, #1
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a334:	2301      	movs	r3, #1
 800a336:	e007      	b.n	800a348 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	689b      	ldr	r3, [r3, #8]
 800a33e:	f003 0301 	and.w	r3, r3, #1
 800a342:	2b00      	cmp	r3, #0
 800a344:	d1e3      	bne.n	800a30e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a346:	2300      	movs	r3, #0
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3710      	adds	r7, #16
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}

0800a350 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a35c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a362:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a366:	2b00      	cmp	r3, #0
 800a368:	d14b      	bne.n	800a402 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a36e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f003 0308 	and.w	r3, r3, #8
 800a380:	2b00      	cmp	r3, #0
 800a382:	d021      	beq.n	800a3c8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4618      	mov	r0, r3
 800a38a:	f7fe fe32 	bl	8008ff2 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a38e:	4603      	mov	r3, r0
 800a390:	2b00      	cmp	r3, #0
 800a392:	d032      	beq.n	800a3fa <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	68db      	ldr	r3, [r3, #12]
 800a39a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d12b      	bne.n	800a3fa <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d11f      	bne.n	800a3fa <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3be:	f043 0201 	orr.w	r2, r3, #1
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	65da      	str	r2, [r3, #92]	; 0x5c
 800a3c6:	e018      	b.n	800a3fa <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	68db      	ldr	r3, [r3, #12]
 800a3ce:	f003 0302 	and.w	r3, r3, #2
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d111      	bne.n	800a3fa <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d105      	bne.n	800a3fa <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3f2:	f043 0201 	orr.w	r2, r3, #1
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a3fa:	68f8      	ldr	r0, [r7, #12]
 800a3fc:	f7fc f802 	bl	8006404 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a400:	e00e      	b.n	800a420 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a406:	f003 0310 	and.w	r3, r3, #16
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d003      	beq.n	800a416 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800a40e:	68f8      	ldr	r0, [r7, #12]
 800a410:	f7ff fa7d 	bl	800990e <HAL_ADC_ErrorCallback>
}
 800a414:	e004      	b.n	800a420 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a41a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	4798      	blx	r3
}
 800a420:	bf00      	nop
 800a422:	3710      	adds	r7, #16
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b084      	sub	sp, #16
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a434:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a436:	68f8      	ldr	r0, [r7, #12]
 800a438:	f7ff fa5f 	bl	80098fa <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a43c:	bf00      	nop
 800a43e:	3710      	adds	r7, #16
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}

0800a444 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b084      	sub	sp, #16
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a450:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a456:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a462:	f043 0204 	orr.w	r2, r3, #4
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a46a:	68f8      	ldr	r0, [r7, #12]
 800a46c:	f7ff fa4f 	bl	800990e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a470:	bf00      	nop
 800a472:	3710      	adds	r7, #16
 800a474:	46bd      	mov	sp, r7
 800a476:	bd80      	pop	{r7, pc}

0800a478 <LL_ADC_IsEnabled>:
{
 800a478:	b480      	push	{r7}
 800a47a:	b083      	sub	sp, #12
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	689b      	ldr	r3, [r3, #8]
 800a484:	f003 0301 	and.w	r3, r3, #1
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d101      	bne.n	800a490 <LL_ADC_IsEnabled+0x18>
 800a48c:	2301      	movs	r3, #1
 800a48e:	e000      	b.n	800a492 <LL_ADC_IsEnabled+0x1a>
 800a490:	2300      	movs	r3, #0
}
 800a492:	4618      	mov	r0, r3
 800a494:	370c      	adds	r7, #12
 800a496:	46bd      	mov	sp, r7
 800a498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49c:	4770      	bx	lr

0800a49e <LL_ADC_REG_IsConversionOngoing>:
{
 800a49e:	b480      	push	{r7}
 800a4a0:	b083      	sub	sp, #12
 800a4a2:	af00      	add	r7, sp, #0
 800a4a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	689b      	ldr	r3, [r3, #8]
 800a4aa:	f003 0304 	and.w	r3, r3, #4
 800a4ae:	2b04      	cmp	r3, #4
 800a4b0:	d101      	bne.n	800a4b6 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	e000      	b.n	800a4b8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a4b6:	2300      	movs	r3, #0
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	370c      	adds	r7, #12
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c2:	4770      	bx	lr

0800a4c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800a4c4:	b590      	push	{r4, r7, lr}
 800a4c6:	b0a1      	sub	sp, #132	; 0x84
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
 800a4cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a4da:	2b01      	cmp	r3, #1
 800a4dc:	d101      	bne.n	800a4e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800a4de:	2302      	movs	r3, #2
 800a4e0:	e0e3      	b.n	800a6aa <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2201      	movs	r2, #1
 800a4e6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a4f2:	d102      	bne.n	800a4fa <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800a4f4:	4b6f      	ldr	r3, [pc, #444]	; (800a6b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a4f6:	60bb      	str	r3, [r7, #8]
 800a4f8:	e009      	b.n	800a50e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	4a6e      	ldr	r2, [pc, #440]	; (800a6b8 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d102      	bne.n	800a50a <HAL_ADCEx_MultiModeConfigChannel+0x46>
 800a504:	4b6d      	ldr	r3, [pc, #436]	; (800a6bc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a506:	60bb      	str	r3, [r7, #8]
 800a508:	e001      	b.n	800a50e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800a50a:	2300      	movs	r3, #0
 800a50c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d10b      	bne.n	800a52c <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a518:	f043 0220 	orr.w	r2, r3, #32
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2200      	movs	r2, #0
 800a524:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800a528:	2301      	movs	r3, #1
 800a52a:	e0be      	b.n	800a6aa <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	4618      	mov	r0, r3
 800a530:	f7ff ffb5 	bl	800a49e <LL_ADC_REG_IsConversionOngoing>
 800a534:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4618      	mov	r0, r3
 800a53c:	f7ff ffaf 	bl	800a49e <LL_ADC_REG_IsConversionOngoing>
 800a540:	4603      	mov	r3, r0
 800a542:	2b00      	cmp	r3, #0
 800a544:	f040 80a0 	bne.w	800a688 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800a548:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	f040 809c 	bne.w	800a688 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a558:	d004      	beq.n	800a564 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	4a55      	ldr	r2, [pc, #340]	; (800a6b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d101      	bne.n	800a568 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 800a564:	4b56      	ldr	r3, [pc, #344]	; (800a6c0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a566:	e000      	b.n	800a56a <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 800a568:	4b56      	ldr	r3, [pc, #344]	; (800a6c4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a56a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d04b      	beq.n	800a60c <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a574:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a576:	689b      	ldr	r3, [r3, #8]
 800a578:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	6859      	ldr	r1, [r3, #4]
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a586:	035b      	lsls	r3, r3, #13
 800a588:	430b      	orrs	r3, r1
 800a58a:	431a      	orrs	r2, r3
 800a58c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a58e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a598:	d004      	beq.n	800a5a4 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	4a45      	ldr	r2, [pc, #276]	; (800a6b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d10f      	bne.n	800a5c4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800a5a4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800a5a8:	f7ff ff66 	bl	800a478 <LL_ADC_IsEnabled>
 800a5ac:	4604      	mov	r4, r0
 800a5ae:	4841      	ldr	r0, [pc, #260]	; (800a6b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a5b0:	f7ff ff62 	bl	800a478 <LL_ADC_IsEnabled>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	4323      	orrs	r3, r4
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	bf0c      	ite	eq
 800a5bc:	2301      	moveq	r3, #1
 800a5be:	2300      	movne	r3, #0
 800a5c0:	b2db      	uxtb	r3, r3
 800a5c2:	e012      	b.n	800a5ea <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800a5c4:	483c      	ldr	r0, [pc, #240]	; (800a6b8 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800a5c6:	f7ff ff57 	bl	800a478 <LL_ADC_IsEnabled>
 800a5ca:	4604      	mov	r4, r0
 800a5cc:	483b      	ldr	r0, [pc, #236]	; (800a6bc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a5ce:	f7ff ff53 	bl	800a478 <LL_ADC_IsEnabled>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	431c      	orrs	r4, r3
 800a5d6:	483c      	ldr	r0, [pc, #240]	; (800a6c8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800a5d8:	f7ff ff4e 	bl	800a478 <LL_ADC_IsEnabled>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	4323      	orrs	r3, r4
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	bf0c      	ite	eq
 800a5e4:	2301      	moveq	r3, #1
 800a5e6:	2300      	movne	r3, #0
 800a5e8:	b2db      	uxtb	r3, r3
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d056      	beq.n	800a69c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a5ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800a5f6:	f023 030f 	bic.w	r3, r3, #15
 800a5fa:	683a      	ldr	r2, [r7, #0]
 800a5fc:	6811      	ldr	r1, [r2, #0]
 800a5fe:	683a      	ldr	r2, [r7, #0]
 800a600:	6892      	ldr	r2, [r2, #8]
 800a602:	430a      	orrs	r2, r1
 800a604:	431a      	orrs	r2, r3
 800a606:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a608:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a60a:	e047      	b.n	800a69c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a60c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a60e:	689b      	ldr	r3, [r3, #8]
 800a610:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a614:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a616:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a620:	d004      	beq.n	800a62c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a23      	ldr	r2, [pc, #140]	; (800a6b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d10f      	bne.n	800a64c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800a62c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800a630:	f7ff ff22 	bl	800a478 <LL_ADC_IsEnabled>
 800a634:	4604      	mov	r4, r0
 800a636:	481f      	ldr	r0, [pc, #124]	; (800a6b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a638:	f7ff ff1e 	bl	800a478 <LL_ADC_IsEnabled>
 800a63c:	4603      	mov	r3, r0
 800a63e:	4323      	orrs	r3, r4
 800a640:	2b00      	cmp	r3, #0
 800a642:	bf0c      	ite	eq
 800a644:	2301      	moveq	r3, #1
 800a646:	2300      	movne	r3, #0
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	e012      	b.n	800a672 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 800a64c:	481a      	ldr	r0, [pc, #104]	; (800a6b8 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800a64e:	f7ff ff13 	bl	800a478 <LL_ADC_IsEnabled>
 800a652:	4604      	mov	r4, r0
 800a654:	4819      	ldr	r0, [pc, #100]	; (800a6bc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a656:	f7ff ff0f 	bl	800a478 <LL_ADC_IsEnabled>
 800a65a:	4603      	mov	r3, r0
 800a65c:	431c      	orrs	r4, r3
 800a65e:	481a      	ldr	r0, [pc, #104]	; (800a6c8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800a660:	f7ff ff0a 	bl	800a478 <LL_ADC_IsEnabled>
 800a664:	4603      	mov	r3, r0
 800a666:	4323      	orrs	r3, r4
 800a668:	2b00      	cmp	r3, #0
 800a66a:	bf0c      	ite	eq
 800a66c:	2301      	moveq	r3, #1
 800a66e:	2300      	movne	r3, #0
 800a670:	b2db      	uxtb	r3, r3
 800a672:	2b00      	cmp	r3, #0
 800a674:	d012      	beq.n	800a69c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a676:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a678:	689b      	ldr	r3, [r3, #8]
 800a67a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800a67e:	f023 030f 	bic.w	r3, r3, #15
 800a682:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a684:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a686:	e009      	b.n	800a69c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a68c:	f043 0220 	orr.w	r2, r3, #32
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800a694:	2301      	movs	r3, #1
 800a696:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800a69a:	e000      	b.n	800a69e <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a69c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800a6a6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3784      	adds	r7, #132	; 0x84
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd90      	pop	{r4, r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	50000100 	.word	0x50000100
 800a6b8:	50000400 	.word	0x50000400
 800a6bc:	50000500 	.word	0x50000500
 800a6c0:	50000300 	.word	0x50000300
 800a6c4:	50000700 	.word	0x50000700
 800a6c8:	50000600 	.word	0x50000600

0800a6cc <LL_EXTI_EnableIT_0_31>:
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	b083      	sub	sp, #12
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800a6d4:	4b05      	ldr	r3, [pc, #20]	; (800a6ec <LL_EXTI_EnableIT_0_31+0x20>)
 800a6d6:	681a      	ldr	r2, [r3, #0]
 800a6d8:	4904      	ldr	r1, [pc, #16]	; (800a6ec <LL_EXTI_EnableIT_0_31+0x20>)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	4313      	orrs	r3, r2
 800a6de:	600b      	str	r3, [r1, #0]
}
 800a6e0:	bf00      	nop
 800a6e2:	370c      	adds	r7, #12
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr
 800a6ec:	40010400 	.word	0x40010400

0800a6f0 <LL_EXTI_EnableIT_32_63>:
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800a6f8:	4b05      	ldr	r3, [pc, #20]	; (800a710 <LL_EXTI_EnableIT_32_63+0x20>)
 800a6fa:	6a1a      	ldr	r2, [r3, #32]
 800a6fc:	4904      	ldr	r1, [pc, #16]	; (800a710 <LL_EXTI_EnableIT_32_63+0x20>)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	4313      	orrs	r3, r2
 800a702:	620b      	str	r3, [r1, #32]
}
 800a704:	bf00      	nop
 800a706:	370c      	adds	r7, #12
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr
 800a710:	40010400 	.word	0x40010400

0800a714 <LL_EXTI_DisableIT_0_31>:
{
 800a714:	b480      	push	{r7}
 800a716:	b083      	sub	sp, #12
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800a71c:	4b06      	ldr	r3, [pc, #24]	; (800a738 <LL_EXTI_DisableIT_0_31+0x24>)
 800a71e:	681a      	ldr	r2, [r3, #0]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	43db      	mvns	r3, r3
 800a724:	4904      	ldr	r1, [pc, #16]	; (800a738 <LL_EXTI_DisableIT_0_31+0x24>)
 800a726:	4013      	ands	r3, r2
 800a728:	600b      	str	r3, [r1, #0]
}
 800a72a:	bf00      	nop
 800a72c:	370c      	adds	r7, #12
 800a72e:	46bd      	mov	sp, r7
 800a730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a734:	4770      	bx	lr
 800a736:	bf00      	nop
 800a738:	40010400 	.word	0x40010400

0800a73c <LL_EXTI_DisableIT_32_63>:
{
 800a73c:	b480      	push	{r7}
 800a73e:	b083      	sub	sp, #12
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800a744:	4b06      	ldr	r3, [pc, #24]	; (800a760 <LL_EXTI_DisableIT_32_63+0x24>)
 800a746:	6a1a      	ldr	r2, [r3, #32]
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	43db      	mvns	r3, r3
 800a74c:	4904      	ldr	r1, [pc, #16]	; (800a760 <LL_EXTI_DisableIT_32_63+0x24>)
 800a74e:	4013      	ands	r3, r2
 800a750:	620b      	str	r3, [r1, #32]
}
 800a752:	bf00      	nop
 800a754:	370c      	adds	r7, #12
 800a756:	46bd      	mov	sp, r7
 800a758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75c:	4770      	bx	lr
 800a75e:	bf00      	nop
 800a760:	40010400 	.word	0x40010400

0800a764 <LL_EXTI_EnableEvent_0_31>:
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800a76c:	4b05      	ldr	r3, [pc, #20]	; (800a784 <LL_EXTI_EnableEvent_0_31+0x20>)
 800a76e:	685a      	ldr	r2, [r3, #4]
 800a770:	4904      	ldr	r1, [pc, #16]	; (800a784 <LL_EXTI_EnableEvent_0_31+0x20>)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	4313      	orrs	r3, r2
 800a776:	604b      	str	r3, [r1, #4]
}
 800a778:	bf00      	nop
 800a77a:	370c      	adds	r7, #12
 800a77c:	46bd      	mov	sp, r7
 800a77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a782:	4770      	bx	lr
 800a784:	40010400 	.word	0x40010400

0800a788 <LL_EXTI_EnableEvent_32_63>:
{
 800a788:	b480      	push	{r7}
 800a78a:	b083      	sub	sp, #12
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800a790:	4b05      	ldr	r3, [pc, #20]	; (800a7a8 <LL_EXTI_EnableEvent_32_63+0x20>)
 800a792:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a794:	4904      	ldr	r1, [pc, #16]	; (800a7a8 <LL_EXTI_EnableEvent_32_63+0x20>)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	4313      	orrs	r3, r2
 800a79a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a79c:	bf00      	nop
 800a79e:	370c      	adds	r7, #12
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr
 800a7a8:	40010400 	.word	0x40010400

0800a7ac <LL_EXTI_DisableEvent_0_31>:
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b083      	sub	sp, #12
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800a7b4:	4b06      	ldr	r3, [pc, #24]	; (800a7d0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800a7b6:	685a      	ldr	r2, [r3, #4]
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	43db      	mvns	r3, r3
 800a7bc:	4904      	ldr	r1, [pc, #16]	; (800a7d0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800a7be:	4013      	ands	r3, r2
 800a7c0:	604b      	str	r3, [r1, #4]
}
 800a7c2:	bf00      	nop
 800a7c4:	370c      	adds	r7, #12
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr
 800a7ce:	bf00      	nop
 800a7d0:	40010400 	.word	0x40010400

0800a7d4 <LL_EXTI_DisableEvent_32_63>:
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b083      	sub	sp, #12
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800a7dc:	4b06      	ldr	r3, [pc, #24]	; (800a7f8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800a7de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	43db      	mvns	r3, r3
 800a7e4:	4904      	ldr	r1, [pc, #16]	; (800a7f8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800a7e6:	4013      	ands	r3, r2
 800a7e8:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a7ea:	bf00      	nop
 800a7ec:	370c      	adds	r7, #12
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr
 800a7f6:	bf00      	nop
 800a7f8:	40010400 	.word	0x40010400

0800a7fc <LL_EXTI_EnableRisingTrig_0_31>:
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b083      	sub	sp, #12
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800a804:	4b05      	ldr	r3, [pc, #20]	; (800a81c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a806:	689a      	ldr	r2, [r3, #8]
 800a808:	4904      	ldr	r1, [pc, #16]	; (800a81c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	4313      	orrs	r3, r2
 800a80e:	608b      	str	r3, [r1, #8]
}
 800a810:	bf00      	nop
 800a812:	370c      	adds	r7, #12
 800a814:	46bd      	mov	sp, r7
 800a816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81a:	4770      	bx	lr
 800a81c:	40010400 	.word	0x40010400

0800a820 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800a820:	b480      	push	{r7}
 800a822:	b083      	sub	sp, #12
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800a828:	4b05      	ldr	r3, [pc, #20]	; (800a840 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a82a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a82c:	4904      	ldr	r1, [pc, #16]	; (800a840 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	4313      	orrs	r3, r2
 800a832:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a834:	bf00      	nop
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr
 800a840:	40010400 	.word	0x40010400

0800a844 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800a844:	b480      	push	{r7}
 800a846:	b083      	sub	sp, #12
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800a84c:	4b06      	ldr	r3, [pc, #24]	; (800a868 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a84e:	689a      	ldr	r2, [r3, #8]
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	43db      	mvns	r3, r3
 800a854:	4904      	ldr	r1, [pc, #16]	; (800a868 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a856:	4013      	ands	r3, r2
 800a858:	608b      	str	r3, [r1, #8]
}
 800a85a:	bf00      	nop
 800a85c:	370c      	adds	r7, #12
 800a85e:	46bd      	mov	sp, r7
 800a860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a864:	4770      	bx	lr
 800a866:	bf00      	nop
 800a868:	40010400 	.word	0x40010400

0800a86c <LL_EXTI_DisableRisingTrig_32_63>:
{
 800a86c:	b480      	push	{r7}
 800a86e:	b083      	sub	sp, #12
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800a874:	4b06      	ldr	r3, [pc, #24]	; (800a890 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800a876:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	43db      	mvns	r3, r3
 800a87c:	4904      	ldr	r1, [pc, #16]	; (800a890 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800a87e:	4013      	ands	r3, r2
 800a880:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a882:	bf00      	nop
 800a884:	370c      	adds	r7, #12
 800a886:	46bd      	mov	sp, r7
 800a888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88c:	4770      	bx	lr
 800a88e:	bf00      	nop
 800a890:	40010400 	.word	0x40010400

0800a894 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800a894:	b480      	push	{r7}
 800a896:	b083      	sub	sp, #12
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800a89c:	4b05      	ldr	r3, [pc, #20]	; (800a8b4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800a89e:	68da      	ldr	r2, [r3, #12]
 800a8a0:	4904      	ldr	r1, [pc, #16]	; (800a8b4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	4313      	orrs	r3, r2
 800a8a6:	60cb      	str	r3, [r1, #12]
}
 800a8a8:	bf00      	nop
 800a8aa:	370c      	adds	r7, #12
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr
 800a8b4:	40010400 	.word	0x40010400

0800a8b8 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b083      	sub	sp, #12
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800a8c0:	4b05      	ldr	r3, [pc, #20]	; (800a8d8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800a8c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8c4:	4904      	ldr	r1, [pc, #16]	; (800a8d8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800a8cc:	bf00      	nop
 800a8ce:	370c      	adds	r7, #12
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr
 800a8d8:	40010400 	.word	0x40010400

0800a8dc <LL_EXTI_DisableFallingTrig_0_31>:
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b083      	sub	sp, #12
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800a8e4:	4b06      	ldr	r3, [pc, #24]	; (800a900 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800a8e6:	68da      	ldr	r2, [r3, #12]
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	43db      	mvns	r3, r3
 800a8ec:	4904      	ldr	r1, [pc, #16]	; (800a900 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800a8ee:	4013      	ands	r3, r2
 800a8f0:	60cb      	str	r3, [r1, #12]
}
 800a8f2:	bf00      	nop
 800a8f4:	370c      	adds	r7, #12
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fc:	4770      	bx	lr
 800a8fe:	bf00      	nop
 800a900:	40010400 	.word	0x40010400

0800a904 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800a904:	b480      	push	{r7}
 800a906:	b083      	sub	sp, #12
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800a90c:	4b06      	ldr	r3, [pc, #24]	; (800a928 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800a90e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	43db      	mvns	r3, r3
 800a914:	4904      	ldr	r1, [pc, #16]	; (800a928 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800a916:	4013      	ands	r3, r2
 800a918:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800a91a:	bf00      	nop
 800a91c:	370c      	adds	r7, #12
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr
 800a926:	bf00      	nop
 800a928:	40010400 	.word	0x40010400

0800a92c <LL_EXTI_IsActiveFlag_0_31>:
{
 800a92c:	b480      	push	{r7}
 800a92e:	b083      	sub	sp, #12
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800a934:	4b07      	ldr	r3, [pc, #28]	; (800a954 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800a936:	695a      	ldr	r2, [r3, #20]
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	4013      	ands	r3, r2
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	429a      	cmp	r2, r3
 800a940:	d101      	bne.n	800a946 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800a942:	2301      	movs	r3, #1
 800a944:	e000      	b.n	800a948 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800a946:	2300      	movs	r3, #0
}
 800a948:	4618      	mov	r0, r3
 800a94a:	370c      	adds	r7, #12
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr
 800a954:	40010400 	.word	0x40010400

0800a958 <LL_EXTI_IsActiveFlag_32_63>:
{
 800a958:	b480      	push	{r7}
 800a95a:	b083      	sub	sp, #12
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800a960:	4b07      	ldr	r3, [pc, #28]	; (800a980 <LL_EXTI_IsActiveFlag_32_63+0x28>)
 800a962:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	4013      	ands	r3, r2
 800a968:	687a      	ldr	r2, [r7, #4]
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d101      	bne.n	800a972 <LL_EXTI_IsActiveFlag_32_63+0x1a>
 800a96e:	2301      	movs	r3, #1
 800a970:	e000      	b.n	800a974 <LL_EXTI_IsActiveFlag_32_63+0x1c>
 800a972:	2300      	movs	r3, #0
}
 800a974:	4618      	mov	r0, r3
 800a976:	370c      	adds	r7, #12
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr
 800a980:	40010400 	.word	0x40010400

0800a984 <LL_EXTI_ClearFlag_0_31>:
{
 800a984:	b480      	push	{r7}
 800a986:	b083      	sub	sp, #12
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800a98c:	4a04      	ldr	r2, [pc, #16]	; (800a9a0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	6153      	str	r3, [r2, #20]
}
 800a992:	bf00      	nop
 800a994:	370c      	adds	r7, #12
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr
 800a99e:	bf00      	nop
 800a9a0:	40010400 	.word	0x40010400

0800a9a4 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b083      	sub	sp, #12
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 800a9ac:	4a04      	ldr	r2, [pc, #16]	; (800a9c0 <LL_EXTI_ClearFlag_32_63+0x1c>)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6353      	str	r3, [r2, #52]	; 0x34
}
 800a9b2:	bf00      	nop
 800a9b4:	370c      	adds	r7, #12
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr
 800a9be:	bf00      	nop
 800a9c0:	40010400 	.word	0x40010400

0800a9c4 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b088      	sub	sp, #32
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d102      	bne.n	800a9e0 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800a9da:	2301      	movs	r3, #1
 800a9dc:	77fb      	strb	r3, [r7, #31]
 800a9de:	e180      	b.n	800ace2 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a9ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a9ee:	d102      	bne.n	800a9f6 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	77fb      	strb	r3, [r7, #31]
 800a9f4:	e175      	b.n	800ace2 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	7f5b      	ldrb	r3, [r3, #29]
 800a9fa:	b2db      	uxtb	r3, r3
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d108      	bne.n	800aa12 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2200      	movs	r2, #0
 800aa04:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f7fc fc8b 	bl	8007328 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa1c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	695b      	ldr	r3, [r3, #20]
 800aa2c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	68db      	ldr	r3, [r3, #12]
 800aa32:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 800aa38:	4313      	orrs	r3, r2
 800aa3a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	681a      	ldr	r2, [r3, #0]
 800aa42:	4b98      	ldr	r3, [pc, #608]	; (800aca4 <HAL_COMP_Init+0x2e0>)
 800aa44:	4013      	ands	r3, r2
 800aa46:	687a      	ldr	r2, [r7, #4]
 800aa48:	6812      	ldr	r2, [r2, #0]
 800aa4a:	6979      	ldr	r1, [r7, #20]
 800aa4c:	430b      	orrs	r3, r1
 800aa4e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d015      	beq.n	800aa8a <HAL_COMP_Init+0xc6>
 800aa5e:	69bb      	ldr	r3, [r7, #24]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d112      	bne.n	800aa8a <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800aa64:	4b90      	ldr	r3, [pc, #576]	; (800aca8 <HAL_COMP_Init+0x2e4>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	099b      	lsrs	r3, r3, #6
 800aa6a:	4a90      	ldr	r2, [pc, #576]	; (800acac <HAL_COMP_Init+0x2e8>)
 800aa6c:	fba2 2303 	umull	r2, r3, r2, r3
 800aa70:	099a      	lsrs	r2, r3, #6
 800aa72:	4613      	mov	r3, r2
 800aa74:	009b      	lsls	r3, r3, #2
 800aa76:	4413      	add	r3, r2
 800aa78:	009b      	lsls	r3, r3, #2
 800aa7a:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800aa7c:	e002      	b.n	800aa84 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	3b01      	subs	r3, #1
 800aa82:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d1f9      	bne.n	800aa7e <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	4a88      	ldr	r2, [pc, #544]	; (800acb0 <HAL_COMP_Init+0x2ec>)
 800aa90:	4293      	cmp	r3, r2
 800aa92:	d028      	beq.n	800aae6 <HAL_COMP_Init+0x122>
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4a86      	ldr	r2, [pc, #536]	; (800acb4 <HAL_COMP_Init+0x2f0>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d020      	beq.n	800aae0 <HAL_COMP_Init+0x11c>
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	4a85      	ldr	r2, [pc, #532]	; (800acb8 <HAL_COMP_Init+0x2f4>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d018      	beq.n	800aada <HAL_COMP_Init+0x116>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	4a83      	ldr	r2, [pc, #524]	; (800acbc <HAL_COMP_Init+0x2f8>)
 800aaae:	4293      	cmp	r3, r2
 800aab0:	d010      	beq.n	800aad4 <HAL_COMP_Init+0x110>
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	4a82      	ldr	r2, [pc, #520]	; (800acc0 <HAL_COMP_Init+0x2fc>)
 800aab8:	4293      	cmp	r3, r2
 800aaba:	d008      	beq.n	800aace <HAL_COMP_Init+0x10a>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4a80      	ldr	r2, [pc, #512]	; (800acc4 <HAL_COMP_Init+0x300>)
 800aac2:	4293      	cmp	r3, r2
 800aac4:	d101      	bne.n	800aaca <HAL_COMP_Init+0x106>
 800aac6:	2301      	movs	r3, #1
 800aac8:	e00f      	b.n	800aaea <HAL_COMP_Init+0x126>
 800aaca:	2302      	movs	r3, #2
 800aacc:	e00d      	b.n	800aaea <HAL_COMP_Init+0x126>
 800aace:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800aad2:	e00a      	b.n	800aaea <HAL_COMP_Init+0x126>
 800aad4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aad8:	e007      	b.n	800aaea <HAL_COMP_Init+0x126>
 800aada:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800aade:	e004      	b.n	800aaea <HAL_COMP_Init+0x126>
 800aae0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800aae4:	e001      	b.n	800aaea <HAL_COMP_Init+0x126>
 800aae6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800aaea:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	699b      	ldr	r3, [r3, #24]
 800aaf0:	f003 0303 	and.w	r3, r3, #3
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	f000 80b6 	beq.w	800ac66 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	699b      	ldr	r3, [r3, #24]
 800aafe:	f003 0310 	and.w	r3, r3, #16
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d011      	beq.n	800ab2a <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	4a6e      	ldr	r2, [pc, #440]	; (800acc4 <HAL_COMP_Init+0x300>)
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d004      	beq.n	800ab1a <HAL_COMP_Init+0x156>
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	4a6c      	ldr	r2, [pc, #432]	; (800acc8 <HAL_COMP_Init+0x304>)
 800ab16:	4293      	cmp	r3, r2
 800ab18:	d103      	bne.n	800ab22 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 800ab1a:	6938      	ldr	r0, [r7, #16]
 800ab1c:	f7ff fe80 	bl	800a820 <LL_EXTI_EnableRisingTrig_32_63>
 800ab20:	e014      	b.n	800ab4c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800ab22:	6938      	ldr	r0, [r7, #16]
 800ab24:	f7ff fe6a 	bl	800a7fc <LL_EXTI_EnableRisingTrig_0_31>
 800ab28:	e010      	b.n	800ab4c <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	4a65      	ldr	r2, [pc, #404]	; (800acc4 <HAL_COMP_Init+0x300>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d004      	beq.n	800ab3e <HAL_COMP_Init+0x17a>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	4a63      	ldr	r2, [pc, #396]	; (800acc8 <HAL_COMP_Init+0x304>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d103      	bne.n	800ab46 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800ab3e:	6938      	ldr	r0, [r7, #16]
 800ab40:	f7ff fe94 	bl	800a86c <LL_EXTI_DisableRisingTrig_32_63>
 800ab44:	e002      	b.n	800ab4c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800ab46:	6938      	ldr	r0, [r7, #16]
 800ab48:	f7ff fe7c 	bl	800a844 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	699b      	ldr	r3, [r3, #24]
 800ab50:	f003 0320 	and.w	r3, r3, #32
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d011      	beq.n	800ab7c <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	4a59      	ldr	r2, [pc, #356]	; (800acc4 <HAL_COMP_Init+0x300>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d004      	beq.n	800ab6c <HAL_COMP_Init+0x1a8>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	4a58      	ldr	r2, [pc, #352]	; (800acc8 <HAL_COMP_Init+0x304>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d103      	bne.n	800ab74 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800ab6c:	6938      	ldr	r0, [r7, #16]
 800ab6e:	f7ff fea3 	bl	800a8b8 <LL_EXTI_EnableFallingTrig_32_63>
 800ab72:	e014      	b.n	800ab9e <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800ab74:	6938      	ldr	r0, [r7, #16]
 800ab76:	f7ff fe8d 	bl	800a894 <LL_EXTI_EnableFallingTrig_0_31>
 800ab7a:	e010      	b.n	800ab9e <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	4a50      	ldr	r2, [pc, #320]	; (800acc4 <HAL_COMP_Init+0x300>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d004      	beq.n	800ab90 <HAL_COMP_Init+0x1cc>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	4a4f      	ldr	r2, [pc, #316]	; (800acc8 <HAL_COMP_Init+0x304>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d103      	bne.n	800ab98 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800ab90:	6938      	ldr	r0, [r7, #16]
 800ab92:	f7ff feb7 	bl	800a904 <LL_EXTI_DisableFallingTrig_32_63>
 800ab96:	e002      	b.n	800ab9e <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800ab98:	6938      	ldr	r0, [r7, #16]
 800ab9a:	f7ff fe9f 	bl	800a8dc <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	4a48      	ldr	r2, [pc, #288]	; (800acc4 <HAL_COMP_Init+0x300>)
 800aba4:	4293      	cmp	r3, r2
 800aba6:	d004      	beq.n	800abb2 <HAL_COMP_Init+0x1ee>
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4a46      	ldr	r2, [pc, #280]	; (800acc8 <HAL_COMP_Init+0x304>)
 800abae:	4293      	cmp	r3, r2
 800abb0:	d103      	bne.n	800abba <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800abb2:	6938      	ldr	r0, [r7, #16]
 800abb4:	f7ff fef6 	bl	800a9a4 <LL_EXTI_ClearFlag_32_63>
 800abb8:	e002      	b.n	800abc0 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800abba:	6938      	ldr	r0, [r7, #16]
 800abbc:	f7ff fee2 	bl	800a984 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	699b      	ldr	r3, [r3, #24]
 800abc4:	f003 0302 	and.w	r3, r3, #2
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d011      	beq.n	800abf0 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4a3c      	ldr	r2, [pc, #240]	; (800acc4 <HAL_COMP_Init+0x300>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d004      	beq.n	800abe0 <HAL_COMP_Init+0x21c>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	4a3b      	ldr	r2, [pc, #236]	; (800acc8 <HAL_COMP_Init+0x304>)
 800abdc:	4293      	cmp	r3, r2
 800abde:	d103      	bne.n	800abe8 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 800abe0:	6938      	ldr	r0, [r7, #16]
 800abe2:	f7ff fdd1 	bl	800a788 <LL_EXTI_EnableEvent_32_63>
 800abe6:	e014      	b.n	800ac12 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 800abe8:	6938      	ldr	r0, [r7, #16]
 800abea:	f7ff fdbb 	bl	800a764 <LL_EXTI_EnableEvent_0_31>
 800abee:	e010      	b.n	800ac12 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	4a33      	ldr	r2, [pc, #204]	; (800acc4 <HAL_COMP_Init+0x300>)
 800abf6:	4293      	cmp	r3, r2
 800abf8:	d004      	beq.n	800ac04 <HAL_COMP_Init+0x240>
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	4a32      	ldr	r2, [pc, #200]	; (800acc8 <HAL_COMP_Init+0x304>)
 800ac00:	4293      	cmp	r3, r2
 800ac02:	d103      	bne.n	800ac0c <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 800ac04:	6938      	ldr	r0, [r7, #16]
 800ac06:	f7ff fde5 	bl	800a7d4 <LL_EXTI_DisableEvent_32_63>
 800ac0a:	e002      	b.n	800ac12 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 800ac0c:	6938      	ldr	r0, [r7, #16]
 800ac0e:	f7ff fdcd 	bl	800a7ac <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	699b      	ldr	r3, [r3, #24]
 800ac16:	f003 0301 	and.w	r3, r3, #1
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d011      	beq.n	800ac42 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	4a28      	ldr	r2, [pc, #160]	; (800acc4 <HAL_COMP_Init+0x300>)
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d004      	beq.n	800ac32 <HAL_COMP_Init+0x26e>
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	4a26      	ldr	r2, [pc, #152]	; (800acc8 <HAL_COMP_Init+0x304>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d103      	bne.n	800ac3a <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800ac32:	6938      	ldr	r0, [r7, #16]
 800ac34:	f7ff fd5c 	bl	800a6f0 <LL_EXTI_EnableIT_32_63>
 800ac38:	e04b      	b.n	800acd2 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800ac3a:	6938      	ldr	r0, [r7, #16]
 800ac3c:	f7ff fd46 	bl	800a6cc <LL_EXTI_EnableIT_0_31>
 800ac40:	e047      	b.n	800acd2 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	4a1f      	ldr	r2, [pc, #124]	; (800acc4 <HAL_COMP_Init+0x300>)
 800ac48:	4293      	cmp	r3, r2
 800ac4a:	d004      	beq.n	800ac56 <HAL_COMP_Init+0x292>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	4a1d      	ldr	r2, [pc, #116]	; (800acc8 <HAL_COMP_Init+0x304>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d103      	bne.n	800ac5e <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 800ac56:	6938      	ldr	r0, [r7, #16]
 800ac58:	f7ff fd70 	bl	800a73c <LL_EXTI_DisableIT_32_63>
 800ac5c:	e039      	b.n	800acd2 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800ac5e:	6938      	ldr	r0, [r7, #16]
 800ac60:	f7ff fd58 	bl	800a714 <LL_EXTI_DisableIT_0_31>
 800ac64:	e035      	b.n	800acd2 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	4a16      	ldr	r2, [pc, #88]	; (800acc4 <HAL_COMP_Init+0x300>)
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	d004      	beq.n	800ac7a <HAL_COMP_Init+0x2b6>
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	4a14      	ldr	r2, [pc, #80]	; (800acc8 <HAL_COMP_Init+0x304>)
 800ac76:	4293      	cmp	r3, r2
 800ac78:	d103      	bne.n	800ac82 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 800ac7a:	6938      	ldr	r0, [r7, #16]
 800ac7c:	f7ff fdaa 	bl	800a7d4 <LL_EXTI_DisableEvent_32_63>
 800ac80:	e002      	b.n	800ac88 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800ac82:	6938      	ldr	r0, [r7, #16]
 800ac84:	f7ff fd92 	bl	800a7ac <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	4a0d      	ldr	r2, [pc, #52]	; (800acc4 <HAL_COMP_Init+0x300>)
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d004      	beq.n	800ac9c <HAL_COMP_Init+0x2d8>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	4a0c      	ldr	r2, [pc, #48]	; (800acc8 <HAL_COMP_Init+0x304>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d117      	bne.n	800accc <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 800ac9c:	6938      	ldr	r0, [r7, #16]
 800ac9e:	f7ff fd4d 	bl	800a73c <LL_EXTI_DisableIT_32_63>
 800aca2:	e016      	b.n	800acd2 <HAL_COMP_Init+0x30e>
 800aca4:	ff007e0f 	.word	0xff007e0f
 800aca8:	20000c30 	.word	0x20000c30
 800acac:	053e2d63 	.word	0x053e2d63
 800acb0:	40010200 	.word	0x40010200
 800acb4:	40010204 	.word	0x40010204
 800acb8:	40010208 	.word	0x40010208
 800acbc:	4001020c 	.word	0x4001020c
 800acc0:	40010210 	.word	0x40010210
 800acc4:	40010214 	.word	0x40010214
 800acc8:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800accc:	6938      	ldr	r0, [r7, #16]
 800acce:	f7ff fd21 	bl	800a714 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	7f5b      	ldrb	r3, [r3, #29]
 800acd6:	b2db      	uxtb	r3, r3
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d102      	bne.n	800ace2 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2201      	movs	r2, #1
 800ace0:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800ace2:	7ffb      	ldrb	r3, [r7, #31]
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3720      	adds	r7, #32
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}

0800acec <HAL_COMP_Stop>:
  * @brief  Stop the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp)
{
 800acec:	b480      	push	{r7}
 800acee:	b085      	sub	sp, #20
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800acf4:	2300      	movs	r3, #0
 800acf6:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d102      	bne.n	800ad04 <HAL_COMP_Stop+0x18>
  {
    status = HAL_ERROR;
 800acfe:	2301      	movs	r3, #1
 800ad00:	73fb      	strb	r3, [r7, #15]
 800ad02:	e01d      	b.n	800ad40 <HAL_COMP_Stop+0x54>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad12:	d102      	bne.n	800ad1a <HAL_COMP_Stop+0x2e>
  {
    status = HAL_ERROR;
 800ad14:	2301      	movs	r3, #1
 800ad16:	73fb      	strb	r3, [r7, #15]
 800ad18:	e012      	b.n	800ad40 <HAL_COMP_Stop+0x54>
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    /* Check compliant states: HAL_COMP_STATE_READY or HAL_COMP_STATE_BUSY    */
    /* (all states except HAL_COMP_STATE_RESET and except locked status.      */
    if(hcomp->State != HAL_COMP_STATE_RESET)
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	7f5b      	ldrb	r3, [r3, #29]
 800ad1e:	b2db      	uxtb	r3, r3
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d00b      	beq.n	800ad3c <HAL_COMP_Stop+0x50>
    {
      /* Disable the selected comparator */
      CLEAR_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	681a      	ldr	r2, [r3, #0]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f022 0201 	bic.w	r2, r2, #1
 800ad32:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_READY;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2201      	movs	r2, #1
 800ad38:	775a      	strb	r2, [r3, #29]
 800ad3a:	e001      	b.n	800ad40 <HAL_COMP_Stop+0x54>
    }
    else
    {
      status = HAL_ERROR;
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800ad40:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3714      	adds	r7, #20
 800ad46:	46bd      	mov	sp, r7
 800ad48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4c:	4770      	bx	lr
	...

0800ad50 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b084      	sub	sp, #16
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	4a2f      	ldr	r2, [pc, #188]	; (800ae1c <HAL_COMP_IRQHandler+0xcc>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d028      	beq.n	800adb4 <HAL_COMP_IRQHandler+0x64>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	4a2e      	ldr	r2, [pc, #184]	; (800ae20 <HAL_COMP_IRQHandler+0xd0>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d020      	beq.n	800adae <HAL_COMP_IRQHandler+0x5e>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	4a2c      	ldr	r2, [pc, #176]	; (800ae24 <HAL_COMP_IRQHandler+0xd4>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d018      	beq.n	800ada8 <HAL_COMP_IRQHandler+0x58>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	4a2b      	ldr	r2, [pc, #172]	; (800ae28 <HAL_COMP_IRQHandler+0xd8>)
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d010      	beq.n	800ada2 <HAL_COMP_IRQHandler+0x52>
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a29      	ldr	r2, [pc, #164]	; (800ae2c <HAL_COMP_IRQHandler+0xdc>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d008      	beq.n	800ad9c <HAL_COMP_IRQHandler+0x4c>
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	4a28      	ldr	r2, [pc, #160]	; (800ae30 <HAL_COMP_IRQHandler+0xe0>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d101      	bne.n	800ad98 <HAL_COMP_IRQHandler+0x48>
 800ad94:	2301      	movs	r3, #1
 800ad96:	e00f      	b.n	800adb8 <HAL_COMP_IRQHandler+0x68>
 800ad98:	2302      	movs	r3, #2
 800ad9a:	e00d      	b.n	800adb8 <HAL_COMP_IRQHandler+0x68>
 800ad9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ada0:	e00a      	b.n	800adb8 <HAL_COMP_IRQHandler+0x68>
 800ada2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ada6:	e007      	b.n	800adb8 <HAL_COMP_IRQHandler+0x68>
 800ada8:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800adac:	e004      	b.n	800adb8 <HAL_COMP_IRQHandler+0x68>
 800adae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800adb2:	e001      	b.n	800adb8 <HAL_COMP_IRQHandler+0x68>
 800adb4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800adb8:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 800adba:	2300      	movs	r3, #0
 800adbc:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
  if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	4a1b      	ldr	r2, [pc, #108]	; (800ae30 <HAL_COMP_IRQHandler+0xe0>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d004      	beq.n	800add2 <HAL_COMP_IRQHandler+0x82>
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	4a19      	ldr	r2, [pc, #100]	; (800ae34 <HAL_COMP_IRQHandler+0xe4>)
 800adce:	4293      	cmp	r3, r2
 800add0:	d108      	bne.n	800ade4 <HAL_COMP_IRQHandler+0x94>
  {
    if(LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 800add2:	68b8      	ldr	r0, [r7, #8]
 800add4:	f7ff fdc0 	bl	800a958 <LL_EXTI_IsActiveFlag_32_63>
 800add8:	4603      	mov	r3, r0
 800adda:	2b00      	cmp	r3, #0
 800addc:	d00a      	beq.n	800adf4 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 2UL;
 800adde:	2302      	movs	r3, #2
 800ade0:	60fb      	str	r3, [r7, #12]
    if(LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 800ade2:	e007      	b.n	800adf4 <HAL_COMP_IRQHandler+0xa4>
    }
  }
  else
  {
    if(LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 800ade4:	68b8      	ldr	r0, [r7, #8]
 800ade6:	f7ff fda1 	bl	800a92c <LL_EXTI_IsActiveFlag_0_31>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d001      	beq.n	800adf4 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 1UL;
 800adf0:	2301      	movs	r3, #1
 800adf2:	60fb      	str	r3, [r7, #12]
  {
    tmp_comp_exti_flag_set = 1UL;
  }
#endif

  if(tmp_comp_exti_flag_set != 0UL)
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d00c      	beq.n	800ae14 <HAL_COMP_IRQHandler+0xc4>
  {
      /* Clear COMP EXTI line pending bit */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if(tmp_comp_exti_flag_set == 2UL)
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2b02      	cmp	r3, #2
 800adfe:	d103      	bne.n	800ae08 <HAL_COMP_IRQHandler+0xb8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800ae00:	68b8      	ldr	r0, [r7, #8]
 800ae02:	f7ff fdcf 	bl	800a9a4 <LL_EXTI_ClearFlag_32_63>
 800ae06:	e002      	b.n	800ae0e <HAL_COMP_IRQHandler+0xbe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800ae08:	68b8      	ldr	r0, [r7, #8]
 800ae0a:	f7ff fdbb 	bl	800a984 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f7fb fade 	bl	80063d0 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 800ae14:	bf00      	nop
 800ae16:	3710      	adds	r7, #16
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}
 800ae1c:	40010200 	.word	0x40010200
 800ae20:	40010204 	.word	0x40010204
 800ae24:	40010208 	.word	0x40010208
 800ae28:	4001020c 	.word	0x4001020c
 800ae2c:	40010210 	.word	0x40010210
 800ae30:	40010214 	.word	0x40010214
 800ae34:	40010218 	.word	0x40010218

0800ae38 <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b083      	sub	sp, #12
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	0f9b      	lsrs	r3, r3, #30
 800ae48:	f003 0301 	and.w	r3, r3, #1
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	370c      	adds	r7, #12
 800ae50:	46bd      	mov	sp, r7
 800ae52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae56:	4770      	bx	lr

0800ae58 <__NVIC_SetPriorityGrouping>:
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b085      	sub	sp, #20
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f003 0307 	and.w	r3, r3, #7
 800ae66:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800ae68:	4b0c      	ldr	r3, [pc, #48]	; (800ae9c <__NVIC_SetPriorityGrouping+0x44>)
 800ae6a:	68db      	ldr	r3, [r3, #12]
 800ae6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800ae6e:	68ba      	ldr	r2, [r7, #8]
 800ae70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800ae74:	4013      	ands	r3, r2
 800ae76:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800ae80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800ae84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ae8a:	4a04      	ldr	r2, [pc, #16]	; (800ae9c <__NVIC_SetPriorityGrouping+0x44>)
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	60d3      	str	r3, [r2, #12]
}
 800ae90:	bf00      	nop
 800ae92:	3714      	adds	r7, #20
 800ae94:	46bd      	mov	sp, r7
 800ae96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9a:	4770      	bx	lr
 800ae9c:	e000ed00 	.word	0xe000ed00

0800aea0 <__NVIC_GetPriorityGrouping>:
{
 800aea0:	b480      	push	{r7}
 800aea2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800aea4:	4b04      	ldr	r3, [pc, #16]	; (800aeb8 <__NVIC_GetPriorityGrouping+0x18>)
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	0a1b      	lsrs	r3, r3, #8
 800aeaa:	f003 0307 	and.w	r3, r3, #7
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb6:	4770      	bx	lr
 800aeb8:	e000ed00 	.word	0xe000ed00

0800aebc <__NVIC_EnableIRQ>:
{
 800aebc:	b480      	push	{r7}
 800aebe:	b083      	sub	sp, #12
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	4603      	mov	r3, r0
 800aec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	db0b      	blt.n	800aee6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800aece:	79fb      	ldrb	r3, [r7, #7]
 800aed0:	f003 021f 	and.w	r2, r3, #31
 800aed4:	4907      	ldr	r1, [pc, #28]	; (800aef4 <__NVIC_EnableIRQ+0x38>)
 800aed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aeda:	095b      	lsrs	r3, r3, #5
 800aedc:	2001      	movs	r0, #1
 800aede:	fa00 f202 	lsl.w	r2, r0, r2
 800aee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800aee6:	bf00      	nop
 800aee8:	370c      	adds	r7, #12
 800aeea:	46bd      	mov	sp, r7
 800aeec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef0:	4770      	bx	lr
 800aef2:	bf00      	nop
 800aef4:	e000e100 	.word	0xe000e100

0800aef8 <__NVIC_DisableIRQ>:
{
 800aef8:	b480      	push	{r7}
 800aefa:	b083      	sub	sp, #12
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	4603      	mov	r3, r0
 800af00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800af02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af06:	2b00      	cmp	r3, #0
 800af08:	db10      	blt.n	800af2c <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800af0a:	79fb      	ldrb	r3, [r7, #7]
 800af0c:	f003 021f 	and.w	r2, r3, #31
 800af10:	4909      	ldr	r1, [pc, #36]	; (800af38 <__NVIC_DisableIRQ+0x40>)
 800af12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af16:	095b      	lsrs	r3, r3, #5
 800af18:	2001      	movs	r0, #1
 800af1a:	fa00 f202 	lsl.w	r2, r0, r2
 800af1e:	3320      	adds	r3, #32
 800af20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800af24:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800af28:	f3bf 8f6f 	isb	sy
}
 800af2c:	bf00      	nop
 800af2e:	370c      	adds	r7, #12
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr
 800af38:	e000e100 	.word	0xe000e100

0800af3c <__NVIC_SetPriority>:
{
 800af3c:	b480      	push	{r7}
 800af3e:	b083      	sub	sp, #12
 800af40:	af00      	add	r7, sp, #0
 800af42:	4603      	mov	r3, r0
 800af44:	6039      	str	r1, [r7, #0]
 800af46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800af48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	db0a      	blt.n	800af66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	b2da      	uxtb	r2, r3
 800af54:	490c      	ldr	r1, [pc, #48]	; (800af88 <__NVIC_SetPriority+0x4c>)
 800af56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af5a:	0112      	lsls	r2, r2, #4
 800af5c:	b2d2      	uxtb	r2, r2
 800af5e:	440b      	add	r3, r1
 800af60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800af64:	e00a      	b.n	800af7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	b2da      	uxtb	r2, r3
 800af6a:	4908      	ldr	r1, [pc, #32]	; (800af8c <__NVIC_SetPriority+0x50>)
 800af6c:	79fb      	ldrb	r3, [r7, #7]
 800af6e:	f003 030f 	and.w	r3, r3, #15
 800af72:	3b04      	subs	r3, #4
 800af74:	0112      	lsls	r2, r2, #4
 800af76:	b2d2      	uxtb	r2, r2
 800af78:	440b      	add	r3, r1
 800af7a:	761a      	strb	r2, [r3, #24]
}
 800af7c:	bf00      	nop
 800af7e:	370c      	adds	r7, #12
 800af80:	46bd      	mov	sp, r7
 800af82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af86:	4770      	bx	lr
 800af88:	e000e100 	.word	0xe000e100
 800af8c:	e000ed00 	.word	0xe000ed00

0800af90 <NVIC_EncodePriority>:
{
 800af90:	b480      	push	{r7}
 800af92:	b089      	sub	sp, #36	; 0x24
 800af94:	af00      	add	r7, sp, #0
 800af96:	60f8      	str	r0, [r7, #12]
 800af98:	60b9      	str	r1, [r7, #8]
 800af9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f003 0307 	and.w	r3, r3, #7
 800afa2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800afa4:	69fb      	ldr	r3, [r7, #28]
 800afa6:	f1c3 0307 	rsb	r3, r3, #7
 800afaa:	2b04      	cmp	r3, #4
 800afac:	bf28      	it	cs
 800afae:	2304      	movcs	r3, #4
 800afb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800afb2:	69fb      	ldr	r3, [r7, #28]
 800afb4:	3304      	adds	r3, #4
 800afb6:	2b06      	cmp	r3, #6
 800afb8:	d902      	bls.n	800afc0 <NVIC_EncodePriority+0x30>
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	3b03      	subs	r3, #3
 800afbe:	e000      	b.n	800afc2 <NVIC_EncodePriority+0x32>
 800afc0:	2300      	movs	r3, #0
 800afc2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800afc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800afc8:	69bb      	ldr	r3, [r7, #24]
 800afca:	fa02 f303 	lsl.w	r3, r2, r3
 800afce:	43da      	mvns	r2, r3
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	401a      	ands	r2, r3
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800afd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800afdc:	697b      	ldr	r3, [r7, #20]
 800afde:	fa01 f303 	lsl.w	r3, r1, r3
 800afe2:	43d9      	mvns	r1, r3
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800afe8:	4313      	orrs	r3, r2
}
 800afea:	4618      	mov	r0, r3
 800afec:	3724      	adds	r7, #36	; 0x24
 800afee:	46bd      	mov	sp, r7
 800aff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff4:	4770      	bx	lr
	...

0800aff8 <SysTick_Config>:
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b082      	sub	sp, #8
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	3b01      	subs	r3, #1
 800b004:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b008:	d301      	bcc.n	800b00e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800b00a:	2301      	movs	r3, #1
 800b00c:	e00f      	b.n	800b02e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b00e:	4a0a      	ldr	r2, [pc, #40]	; (800b038 <SysTick_Config+0x40>)
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	3b01      	subs	r3, #1
 800b014:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b016:	210f      	movs	r1, #15
 800b018:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b01c:	f7ff ff8e 	bl	800af3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b020:	4b05      	ldr	r3, [pc, #20]	; (800b038 <SysTick_Config+0x40>)
 800b022:	2200      	movs	r2, #0
 800b024:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b026:	4b04      	ldr	r3, [pc, #16]	; (800b038 <SysTick_Config+0x40>)
 800b028:	2207      	movs	r2, #7
 800b02a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800b02c:	2300      	movs	r3, #0
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3708      	adds	r7, #8
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
 800b036:	bf00      	nop
 800b038:	e000e010 	.word	0xe000e010

0800b03c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b082      	sub	sp, #8
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f7ff ff07 	bl	800ae58 <__NVIC_SetPriorityGrouping>
}
 800b04a:	bf00      	nop
 800b04c:	3708      	adds	r7, #8
 800b04e:	46bd      	mov	sp, r7
 800b050:	bd80      	pop	{r7, pc}

0800b052 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b052:	b580      	push	{r7, lr}
 800b054:	b086      	sub	sp, #24
 800b056:	af00      	add	r7, sp, #0
 800b058:	4603      	mov	r3, r0
 800b05a:	60b9      	str	r1, [r7, #8]
 800b05c:	607a      	str	r2, [r7, #4]
 800b05e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b060:	f7ff ff1e 	bl	800aea0 <__NVIC_GetPriorityGrouping>
 800b064:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b066:	687a      	ldr	r2, [r7, #4]
 800b068:	68b9      	ldr	r1, [r7, #8]
 800b06a:	6978      	ldr	r0, [r7, #20]
 800b06c:	f7ff ff90 	bl	800af90 <NVIC_EncodePriority>
 800b070:	4602      	mov	r2, r0
 800b072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b076:	4611      	mov	r1, r2
 800b078:	4618      	mov	r0, r3
 800b07a:	f7ff ff5f 	bl	800af3c <__NVIC_SetPriority>
}
 800b07e:	bf00      	nop
 800b080:	3718      	adds	r7, #24
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}

0800b086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b086:	b580      	push	{r7, lr}
 800b088:	b082      	sub	sp, #8
 800b08a:	af00      	add	r7, sp, #0
 800b08c:	4603      	mov	r3, r0
 800b08e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b094:	4618      	mov	r0, r3
 800b096:	f7ff ff11 	bl	800aebc <__NVIC_EnableIRQ>
}
 800b09a:	bf00      	nop
 800b09c:	3708      	adds	r7, #8
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}

0800b0a2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800b0a2:	b580      	push	{r7, lr}
 800b0a4:	b082      	sub	sp, #8
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800b0ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	f7ff ff21 	bl	800aef8 <__NVIC_DisableIRQ>
}
 800b0b6:	bf00      	nop
 800b0b8:	3708      	adds	r7, #8
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}

0800b0be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b0be:	b580      	push	{r7, lr}
 800b0c0:	b082      	sub	sp, #8
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f7ff ff96 	bl	800aff8 <SysTick_Config>
 800b0cc:	4603      	mov	r3, r0
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3708      	adds	r7, #8
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}

0800b0d6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800b0d6:	b580      	push	{r7, lr}
 800b0d8:	b082      	sub	sp, #8
 800b0da:	af00      	add	r7, sp, #0
 800b0dc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d101      	bne.n	800b0e8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	e014      	b.n	800b112 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	791b      	ldrb	r3, [r3, #4]
 800b0ec:	b2db      	uxtb	r3, r3
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d105      	bne.n	800b0fe <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f7fc f9d3 	bl	80074a4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2202      	movs	r2, #2
 800b102:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2200      	movs	r2, #0
 800b108:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2201      	movs	r2, #1
 800b10e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800b110:	2300      	movs	r3, #0
}
 800b112:	4618      	mov	r0, r3
 800b114:	3708      	adds	r7, #8
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}

0800b11a <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800b11a:	b580      	push	{r7, lr}
 800b11c:	b082      	sub	sp, #8
 800b11e:	af00      	add	r7, sp, #0
 800b120:	6078      	str	r0, [r7, #4]
 800b122:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	795b      	ldrb	r3, [r3, #5]
 800b128:	2b01      	cmp	r3, #1
 800b12a:	d101      	bne.n	800b130 <HAL_DAC_Start+0x16>
 800b12c:	2302      	movs	r3, #2
 800b12e:	e043      	b.n	800b1b8 <HAL_DAC_Start+0x9e>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2201      	movs	r2, #1
 800b134:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2202      	movs	r2, #2
 800b13a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	6819      	ldr	r1, [r3, #0]
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	f003 0310 	and.w	r3, r3, #16
 800b148:	2201      	movs	r2, #1
 800b14a:	409a      	lsls	r2, r3
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	430a      	orrs	r2, r1
 800b152:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 800b154:	2001      	movs	r0, #1
 800b156:	f7fd fe65 	bl	8008e24 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d10f      	bne.n	800b180 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800b16a:	2b02      	cmp	r3, #2
 800b16c:	d11d      	bne.n	800b1aa <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	685a      	ldr	r2, [r3, #4]
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f042 0201 	orr.w	r2, r2, #1
 800b17c:	605a      	str	r2, [r3, #4]
 800b17e:	e014      	b.n	800b1aa <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	f003 0310 	and.w	r3, r3, #16
 800b190:	2102      	movs	r1, #2
 800b192:	fa01 f303 	lsl.w	r3, r1, r3
 800b196:	429a      	cmp	r2, r3
 800b198:	d107      	bne.n	800b1aa <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	685a      	ldr	r2, [r3, #4]
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f042 0202 	orr.w	r2, r2, #2
 800b1a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800b1b6:	2300      	movs	r3, #0
}
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	3708      	adds	r7, #8
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bd80      	pop	{r7, pc}

0800b1c0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b086      	sub	sp, #24
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	60f8      	str	r0, [r7, #12]
 800b1c8:	60b9      	str	r1, [r7, #8]
 800b1ca:	607a      	str	r2, [r7, #4]
 800b1cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	795b      	ldrb	r3, [r3, #5]
 800b1d6:	2b01      	cmp	r3, #1
 800b1d8:	d101      	bne.n	800b1de <HAL_DAC_Start_DMA+0x1e>
 800b1da:	2302      	movs	r3, #2
 800b1dc:	e0a1      	b.n	800b322 <HAL_DAC_Start_DMA+0x162>
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	2201      	movs	r2, #1
 800b1e2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	2202      	movs	r2, #2
 800b1e8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d12a      	bne.n	800b246 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	689b      	ldr	r3, [r3, #8]
 800b1f4:	4a4d      	ldr	r2, [pc, #308]	; (800b32c <HAL_DAC_Start_DMA+0x16c>)
 800b1f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	689b      	ldr	r3, [r3, #8]
 800b1fc:	4a4c      	ldr	r2, [pc, #304]	; (800b330 <HAL_DAC_Start_DMA+0x170>)
 800b1fe:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	689b      	ldr	r3, [r3, #8]
 800b204:	4a4b      	ldr	r2, [pc, #300]	; (800b334 <HAL_DAC_Start_DMA+0x174>)
 800b206:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	681a      	ldr	r2, [r3, #0]
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b216:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800b218:	6a3b      	ldr	r3, [r7, #32]
 800b21a:	2b04      	cmp	r3, #4
 800b21c:	d009      	beq.n	800b232 <HAL_DAC_Start_DMA+0x72>
 800b21e:	2b08      	cmp	r3, #8
 800b220:	d00c      	beq.n	800b23c <HAL_DAC_Start_DMA+0x7c>
 800b222:	2b00      	cmp	r3, #0
 800b224:	d000      	beq.n	800b228 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800b226:	e039      	b.n	800b29c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	3308      	adds	r3, #8
 800b22e:	613b      	str	r3, [r7, #16]
        break;
 800b230:	e034      	b.n	800b29c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	330c      	adds	r3, #12
 800b238:	613b      	str	r3, [r7, #16]
        break;
 800b23a:	e02f      	b.n	800b29c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	3310      	adds	r3, #16
 800b242:	613b      	str	r3, [r7, #16]
        break;
 800b244:	e02a      	b.n	800b29c <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	68db      	ldr	r3, [r3, #12]
 800b24a:	4a3b      	ldr	r2, [pc, #236]	; (800b338 <HAL_DAC_Start_DMA+0x178>)
 800b24c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	68db      	ldr	r3, [r3, #12]
 800b252:	4a3a      	ldr	r2, [pc, #232]	; (800b33c <HAL_DAC_Start_DMA+0x17c>)
 800b254:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	68db      	ldr	r3, [r3, #12]
 800b25a:	4a39      	ldr	r2, [pc, #228]	; (800b340 <HAL_DAC_Start_DMA+0x180>)
 800b25c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	681a      	ldr	r2, [r3, #0]
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800b26c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800b26e:	6a3b      	ldr	r3, [r7, #32]
 800b270:	2b04      	cmp	r3, #4
 800b272:	d009      	beq.n	800b288 <HAL_DAC_Start_DMA+0xc8>
 800b274:	2b08      	cmp	r3, #8
 800b276:	d00c      	beq.n	800b292 <HAL_DAC_Start_DMA+0xd2>
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d000      	beq.n	800b27e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800b27c:	e00e      	b.n	800b29c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	3314      	adds	r3, #20
 800b284:	613b      	str	r3, [r7, #16]
        break;
 800b286:	e009      	b.n	800b29c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	3318      	adds	r3, #24
 800b28e:	613b      	str	r3, [r7, #16]
        break;
 800b290:	e004      	b.n	800b29c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	331c      	adds	r3, #28
 800b298:	613b      	str	r3, [r7, #16]
        break;
 800b29a:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d111      	bne.n	800b2c6 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	681a      	ldr	r2, [r3, #0]
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b2b0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	6898      	ldr	r0, [r3, #8]
 800b2b6:	6879      	ldr	r1, [r7, #4]
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	693a      	ldr	r2, [r7, #16]
 800b2bc:	f000 fbd2 	bl	800ba64 <HAL_DMA_Start_IT>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	75fb      	strb	r3, [r7, #23]
 800b2c4:	e010      	b.n	800b2e8 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	681a      	ldr	r2, [r3, #0]
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800b2d4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	68d8      	ldr	r0, [r3, #12]
 800b2da:	6879      	ldr	r1, [r7, #4]
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	693a      	ldr	r2, [r7, #16]
 800b2e0:	f000 fbc0 	bl	800ba64 <HAL_DMA_Start_IT>
 800b2e4:	4603      	mov	r3, r0
 800b2e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800b2ee:	7dfb      	ldrb	r3, [r7, #23]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d10f      	bne.n	800b314 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	6819      	ldr	r1, [r3, #0]
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	f003 0310 	and.w	r3, r3, #16
 800b300:	2201      	movs	r2, #1
 800b302:	409a      	lsls	r2, r3
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	430a      	orrs	r2, r1
 800b30a:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 800b30c:	2001      	movs	r0, #1
 800b30e:	f7fd fd89 	bl	8008e24 <HAL_Delay>
 800b312:	e005      	b.n	800b320 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	691b      	ldr	r3, [r3, #16]
 800b318:	f043 0204 	orr.w	r2, r3, #4
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800b320:	7dfb      	ldrb	r3, [r7, #23]
}
 800b322:	4618      	mov	r0, r3
 800b324:	3718      	adds	r7, #24
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}
 800b32a:	bf00      	nop
 800b32c:	0800b801 	.word	0x0800b801
 800b330:	0800b823 	.word	0x0800b823
 800b334:	0800b83f 	.word	0x0800b83f
 800b338:	0800b8a9 	.word	0x0800b8a9
 800b33c:	0800b8cb 	.word	0x0800b8cb
 800b340:	0800b8e7 	.word	0x0800b8e7

0800b344 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b084      	sub	sp, #16
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
 800b34c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	6819      	ldr	r1, [r3, #0]
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	f003 0310 	and.w	r3, r3, #16
 800b35a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b35e:	fa02 f303 	lsl.w	r3, r2, r3
 800b362:	43da      	mvns	r2, r3
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	400a      	ands	r2, r1
 800b36a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	6819      	ldr	r1, [r3, #0]
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	f003 0310 	and.w	r3, r3, #16
 800b378:	2201      	movs	r2, #1
 800b37a:	fa02 f303 	lsl.w	r3, r2, r3
 800b37e:	43da      	mvns	r2, r3
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	400a      	ands	r2, r1
 800b386:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 800b388:	2001      	movs	r0, #1
 800b38a:	f7fd fd4b 	bl	8008e24 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d10f      	bne.n	800b3b4 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	689b      	ldr	r3, [r3, #8]
 800b398:	4618      	mov	r0, r3
 800b39a:	f000 fbde 	bl	800bb5a <HAL_DMA_Abort>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	681a      	ldr	r2, [r3, #0]
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b3b0:	601a      	str	r2, [r3, #0]
 800b3b2:	e00e      	b.n	800b3d2 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	68db      	ldr	r3, [r3, #12]
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f000 fbce 	bl	800bb5a <HAL_DMA_Abort>
 800b3be:	4603      	mov	r3, r0
 800b3c0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	681a      	ldr	r2, [r3, #0]
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800b3d0:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 800b3d2:	7bfb      	ldrb	r3, [r7, #15]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d003      	beq.n	800b3e0 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2204      	movs	r2, #4
 800b3dc:	711a      	strb	r2, [r3, #4]
 800b3de:	e002      	b.n	800b3e6 <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800b3e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	3710      	adds	r7, #16
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bd80      	pop	{r7, pc}

0800b3f0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800b3f0:	b480      	push	{r7}
 800b3f2:	b087      	sub	sp, #28
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	60f8      	str	r0, [r7, #12]
 800b3f8:	60b9      	str	r1, [r7, #8]
 800b3fa:	607a      	str	r2, [r7, #4]
 800b3fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800b3fe:	2300      	movs	r3, #0
 800b400:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d105      	bne.n	800b420 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800b414:	697a      	ldr	r2, [r7, #20]
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	4413      	add	r3, r2
 800b41a:	3308      	adds	r3, #8
 800b41c:	617b      	str	r3, [r7, #20]
 800b41e:	e004      	b.n	800b42a <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800b420:	697a      	ldr	r2, [r7, #20]
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	4413      	add	r3, r2
 800b426:	3314      	adds	r3, #20
 800b428:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800b42a:	697b      	ldr	r3, [r7, #20]
 800b42c:	461a      	mov	r2, r3
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800b432:	2300      	movs	r3, #0
}
 800b434:	4618      	mov	r0, r3
 800b436:	371c      	adds	r7, #28
 800b438:	46bd      	mov	sp, r7
 800b43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43e:	4770      	bx	lr

0800b440 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800b440:	b480      	push	{r7}
 800b442:	b083      	sub	sp, #12
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800b448:	bf00      	nop
 800b44a:	370c      	adds	r7, #12
 800b44c:	46bd      	mov	sp, r7
 800b44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b452:	4770      	bx	lr

0800b454 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800b454:	b480      	push	{r7}
 800b456:	b083      	sub	sp, #12
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800b45c:	bf00      	nop
 800b45e:	370c      	adds	r7, #12
 800b460:	46bd      	mov	sp, r7
 800b462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b466:	4770      	bx	lr

0800b468 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800b468:	b480      	push	{r7}
 800b46a:	b083      	sub	sp, #12
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800b470:	bf00      	nop
 800b472:	370c      	adds	r7, #12
 800b474:	46bd      	mov	sp, r7
 800b476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47a:	4770      	bx	lr

0800b47c <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800b47c:	b480      	push	{r7}
 800b47e:	b083      	sub	sp, #12
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
 800b484:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d103      	bne.n	800b494 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b492:	e002      	b.n	800b49a <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 800b49a:	4618      	mov	r0, r3
 800b49c:	370c      	adds	r7, #12
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a4:	4770      	bx	lr
	...

0800b4a8 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b08a      	sub	sp, #40	; 0x28
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	60f8      	str	r0, [r7, #12]
 800b4b0:	60b9      	str	r1, [r7, #8]
 800b4b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	795b      	ldrb	r3, [r3, #5]
 800b4bc:	2b01      	cmp	r3, #1
 800b4be:	d101      	bne.n	800b4c4 <HAL_DAC_ConfigChannel+0x1c>
 800b4c0:	2302      	movs	r3, #2
 800b4c2:	e194      	b.n	800b7ee <HAL_DAC_ConfigChannel+0x346>
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	2202      	movs	r2, #2
 800b4ce:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	689b      	ldr	r3, [r3, #8]
 800b4d4:	2b04      	cmp	r3, #4
 800b4d6:	d174      	bne.n	800b5c2 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d137      	bne.n	800b54e <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800b4de:	f7fd fc95 	bl	8008e0c <HAL_GetTick>
 800b4e2:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800b4e4:	e011      	b.n	800b50a <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800b4e6:	f7fd fc91 	bl	8008e0c <HAL_GetTick>
 800b4ea:	4602      	mov	r2, r0
 800b4ec:	69fb      	ldr	r3, [r7, #28]
 800b4ee:	1ad3      	subs	r3, r2, r3
 800b4f0:	2b01      	cmp	r3, #1
 800b4f2:	d90a      	bls.n	800b50a <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	691b      	ldr	r3, [r3, #16]
 800b4f8:	f043 0208 	orr.w	r2, r3, #8
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	2203      	movs	r2, #3
 800b504:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800b506:	2303      	movs	r3, #3
 800b508:	e171      	b.n	800b7ee <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b510:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b514:	2b00      	cmp	r3, #0
 800b516:	d1e6      	bne.n	800b4e6 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800b518:	2001      	movs	r0, #1
 800b51a:	f7fd fc83 	bl	8008e24 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	68ba      	ldr	r2, [r7, #8]
 800b524:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b526:	641a      	str	r2, [r3, #64]	; 0x40
 800b528:	e01e      	b.n	800b568 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800b52a:	f7fd fc6f 	bl	8008e0c <HAL_GetTick>
 800b52e:	4602      	mov	r2, r0
 800b530:	69fb      	ldr	r3, [r7, #28]
 800b532:	1ad3      	subs	r3, r2, r3
 800b534:	2b01      	cmp	r3, #1
 800b536:	d90a      	bls.n	800b54e <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	691b      	ldr	r3, [r3, #16]
 800b53c:	f043 0208 	orr.w	r2, r3, #8
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	2203      	movs	r2, #3
 800b548:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800b54a:	2303      	movs	r3, #3
 800b54c:	e14f      	b.n	800b7ee <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b554:	2b00      	cmp	r3, #0
 800b556:	dbe8      	blt.n	800b52a <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 800b558:	2001      	movs	r0, #1
 800b55a:	f7fd fc63 	bl	8008e24 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	68ba      	ldr	r2, [r7, #8]
 800b564:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b566:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f003 0310 	and.w	r3, r3, #16
 800b574:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800b578:	fa01 f303 	lsl.w	r3, r1, r3
 800b57c:	43db      	mvns	r3, r3
 800b57e:	ea02 0103 	and.w	r1, r2, r3
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f003 0310 	and.w	r3, r3, #16
 800b58c:	409a      	lsls	r2, r3
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	430a      	orrs	r2, r1
 800b594:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f003 0310 	and.w	r3, r3, #16
 800b5a2:	21ff      	movs	r1, #255	; 0xff
 800b5a4:	fa01 f303 	lsl.w	r3, r1, r3
 800b5a8:	43db      	mvns	r3, r3
 800b5aa:	ea02 0103 	and.w	r1, r2, r3
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	f003 0310 	and.w	r3, r3, #16
 800b5b8:	409a      	lsls	r2, r3
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	430a      	orrs	r2, r1
 800b5c0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	69db      	ldr	r3, [r3, #28]
 800b5c6:	2b01      	cmp	r3, #1
 800b5c8:	d11d      	bne.n	800b606 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5d0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	f003 0310 	and.w	r3, r3, #16
 800b5d8:	221f      	movs	r2, #31
 800b5da:	fa02 f303 	lsl.w	r3, r2, r3
 800b5de:	43db      	mvns	r3, r3
 800b5e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5e2:	4013      	ands	r3, r2
 800b5e4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	6a1b      	ldr	r3, [r3, #32]
 800b5ea:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f003 0310 	and.w	r3, r3, #16
 800b5f2:	69ba      	ldr	r2, [r7, #24]
 800b5f4:	fa02 f303 	lsl.w	r3, r2, r3
 800b5f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b604:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b60c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	f003 0310 	and.w	r3, r3, #16
 800b614:	2207      	movs	r2, #7
 800b616:	fa02 f303 	lsl.w	r3, r2, r3
 800b61a:	43db      	mvns	r3, r3
 800b61c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b61e:	4013      	ands	r3, r2
 800b620:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800b622:	68bb      	ldr	r3, [r7, #8]
 800b624:	699b      	ldr	r3, [r3, #24]
 800b626:	f003 0301 	and.w	r3, r3, #1
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d002      	beq.n	800b634 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 800b62e:	2300      	movs	r3, #0
 800b630:	623b      	str	r3, [r7, #32]
 800b632:	e011      	b.n	800b658 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	699b      	ldr	r3, [r3, #24]
 800b638:	f003 0302 	and.w	r3, r3, #2
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d002      	beq.n	800b646 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800b640:	2301      	movs	r3, #1
 800b642:	623b      	str	r3, [r7, #32]
 800b644:	e008      	b.n	800b658 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800b646:	68bb      	ldr	r3, [r7, #8]
 800b648:	695b      	ldr	r3, [r3, #20]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d102      	bne.n	800b654 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800b64e:	2301      	movs	r3, #1
 800b650:	623b      	str	r3, [r7, #32]
 800b652:	e001      	b.n	800b658 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800b654:	2300      	movs	r3, #0
 800b656:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800b658:	68bb      	ldr	r3, [r7, #8]
 800b65a:	689a      	ldr	r2, [r3, #8]
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	695b      	ldr	r3, [r3, #20]
 800b660:	4313      	orrs	r3, r2
 800b662:	6a3a      	ldr	r2, [r7, #32]
 800b664:	4313      	orrs	r3, r2
 800b666:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f003 0310 	and.w	r3, r3, #16
 800b66e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b672:	fa02 f303 	lsl.w	r3, r2, r3
 800b676:	43db      	mvns	r3, r3
 800b678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b67a:	4013      	ands	r3, r2
 800b67c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	791b      	ldrb	r3, [r3, #4]
 800b682:	2b01      	cmp	r3, #1
 800b684:	d102      	bne.n	800b68c <HAL_DAC_ConfigChannel+0x1e4>
 800b686:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b68a:	e000      	b.n	800b68e <HAL_DAC_ConfigChannel+0x1e6>
 800b68c:	2300      	movs	r3, #0
 800b68e:	69ba      	ldr	r2, [r7, #24]
 800b690:	4313      	orrs	r3, r2
 800b692:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	f003 0310 	and.w	r3, r3, #16
 800b69a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b69e:	fa02 f303 	lsl.w	r3, r2, r3
 800b6a2:	43db      	mvns	r3, r3
 800b6a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6a6:	4013      	ands	r3, r2
 800b6a8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800b6aa:	68bb      	ldr	r3, [r7, #8]
 800b6ac:	795b      	ldrb	r3, [r3, #5]
 800b6ae:	2b01      	cmp	r3, #1
 800b6b0:	d102      	bne.n	800b6b8 <HAL_DAC_ConfigChannel+0x210>
 800b6b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b6b6:	e000      	b.n	800b6ba <HAL_DAC_ConfigChannel+0x212>
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	69ba      	ldr	r2, [r7, #24]
 800b6bc:	4313      	orrs	r3, r2
 800b6be:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800b6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6c2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800b6c6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	2b02      	cmp	r3, #2
 800b6ce:	d114      	bne.n	800b6fa <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800b6d0:	f001 fc28 	bl	800cf24 <HAL_RCC_GetHCLKFreq>
 800b6d4:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800b6d6:	697b      	ldr	r3, [r7, #20]
 800b6d8:	4a47      	ldr	r2, [pc, #284]	; (800b7f8 <HAL_DAC_ConfigChannel+0x350>)
 800b6da:	4293      	cmp	r3, r2
 800b6dc:	d904      	bls.n	800b6e8 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800b6de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b6e4:	627b      	str	r3, [r7, #36]	; 0x24
 800b6e6:	e00d      	b.n	800b704 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800b6e8:	697b      	ldr	r3, [r7, #20]
 800b6ea:	4a44      	ldr	r2, [pc, #272]	; (800b7fc <HAL_DAC_ConfigChannel+0x354>)
 800b6ec:	4293      	cmp	r3, r2
 800b6ee:	d909      	bls.n	800b704 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800b6f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b6f6:	627b      	str	r3, [r7, #36]	; 0x24
 800b6f8:	e004      	b.n	800b704 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b700:	4313      	orrs	r3, r2
 800b702:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f003 0310 	and.w	r3, r3, #16
 800b70a:	69ba      	ldr	r2, [r7, #24]
 800b70c:	fa02 f303 	lsl.w	r3, r2, r3
 800b710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b712:	4313      	orrs	r3, r2
 800b714:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b71c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	6819      	ldr	r1, [r3, #0]
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	f003 0310 	and.w	r3, r3, #16
 800b72a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b72e:	fa02 f303 	lsl.w	r3, r2, r3
 800b732:	43da      	mvns	r2, r3
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	400a      	ands	r2, r1
 800b73a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f003 0310 	and.w	r3, r3, #16
 800b74a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800b74e:	fa02 f303 	lsl.w	r3, r2, r3
 800b752:	43db      	mvns	r3, r3
 800b754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b756:	4013      	ands	r3, r2
 800b758:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	68db      	ldr	r3, [r3, #12]
 800b75e:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f003 0310 	and.w	r3, r3, #16
 800b766:	69ba      	ldr	r2, [r7, #24]
 800b768:	fa02 f303 	lsl.w	r3, r2, r3
 800b76c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b76e:	4313      	orrs	r3, r2
 800b770:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b778:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	6819      	ldr	r1, [r3, #0]
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	f003 0310 	and.w	r3, r3, #16
 800b786:	22c0      	movs	r2, #192	; 0xc0
 800b788:	fa02 f303 	lsl.w	r3, r2, r3
 800b78c:	43da      	mvns	r2, r3
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	400a      	ands	r2, r1
 800b794:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	68db      	ldr	r3, [r3, #12]
 800b79a:	089b      	lsrs	r3, r3, #2
 800b79c:	f003 030f 	and.w	r3, r3, #15
 800b7a0:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	691b      	ldr	r3, [r3, #16]
 800b7a6:	089b      	lsrs	r3, r3, #2
 800b7a8:	021b      	lsls	r3, r3, #8
 800b7aa:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b7ae:	69ba      	ldr	r2, [r7, #24]
 800b7b0:	4313      	orrs	r3, r2
 800b7b2:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f003 0310 	and.w	r3, r3, #16
 800b7c0:	f640 710f 	movw	r1, #3855	; 0xf0f
 800b7c4:	fa01 f303 	lsl.w	r3, r1, r3
 800b7c8:	43db      	mvns	r3, r3
 800b7ca:	ea02 0103 	and.w	r1, r2, r3
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	f003 0310 	and.w	r3, r3, #16
 800b7d4:	69ba      	ldr	r2, [r7, #24]
 800b7d6:	409a      	lsls	r2, r3
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	430a      	orrs	r2, r1
 800b7de:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800b7ec:	2300      	movs	r3, #0
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	3728      	adds	r7, #40	; 0x28
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}
 800b7f6:	bf00      	nop
 800b7f8:	09896800 	.word	0x09896800
 800b7fc:	04c4b400 	.word	0x04c4b400

0800b800 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b084      	sub	sp, #16
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b80c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800b80e:	68f8      	ldr	r0, [r7, #12]
 800b810:	f7ff fe16 	bl	800b440 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	2201      	movs	r2, #1
 800b818:	711a      	strb	r2, [r3, #4]
}
 800b81a:	bf00      	nop
 800b81c:	3710      	adds	r7, #16
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}

0800b822 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800b822:	b580      	push	{r7, lr}
 800b824:	b084      	sub	sp, #16
 800b826:	af00      	add	r7, sp, #0
 800b828:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b82e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800b830:	68f8      	ldr	r0, [r7, #12]
 800b832:	f7ff fe0f 	bl	800b454 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800b836:	bf00      	nop
 800b838:	3710      	adds	r7, #16
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}

0800b83e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800b83e:	b580      	push	{r7, lr}
 800b840:	b084      	sub	sp, #16
 800b842:	af00      	add	r7, sp, #0
 800b844:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b84a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	691b      	ldr	r3, [r3, #16]
 800b850:	f043 0204 	orr.w	r2, r3, #4
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800b858:	68f8      	ldr	r0, [r7, #12]
 800b85a:	f7ff fe05 	bl	800b468 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	2201      	movs	r2, #1
 800b862:	711a      	strb	r2, [r3, #4]
}
 800b864:	bf00      	nop
 800b866:	3710      	adds	r7, #16
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}

0800b86c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b86c:	b480      	push	{r7}
 800b86e:	b083      	sub	sp, #12
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800b874:	bf00      	nop
 800b876:	370c      	adds	r7, #12
 800b878:	46bd      	mov	sp, r7
 800b87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87e:	4770      	bx	lr

0800b880 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b880:	b480      	push	{r7}
 800b882:	b083      	sub	sp, #12
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800b888:	bf00      	nop
 800b88a:	370c      	adds	r7, #12
 800b88c:	46bd      	mov	sp, r7
 800b88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b892:	4770      	bx	lr

0800b894 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b894:	b480      	push	{r7}
 800b896:	b083      	sub	sp, #12
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800b89c:	bf00      	nop
 800b89e:	370c      	adds	r7, #12
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b084      	sub	sp, #16
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8b4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800b8b6:	68f8      	ldr	r0, [r7, #12]
 800b8b8:	f7ff ffd8 	bl	800b86c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	2201      	movs	r2, #1
 800b8c0:	711a      	strb	r2, [r3, #4]
}
 800b8c2:	bf00      	nop
 800b8c4:	3710      	adds	r7, #16
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}

0800b8ca <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800b8ca:	b580      	push	{r7, lr}
 800b8cc:	b084      	sub	sp, #16
 800b8ce:	af00      	add	r7, sp, #0
 800b8d0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8d6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800b8d8:	68f8      	ldr	r0, [r7, #12]
 800b8da:	f7ff ffd1 	bl	800b880 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800b8de:	bf00      	nop
 800b8e0:	3710      	adds	r7, #16
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}

0800b8e6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800b8e6:	b580      	push	{r7, lr}
 800b8e8:	b084      	sub	sp, #16
 800b8ea:	af00      	add	r7, sp, #0
 800b8ec:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8f2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	691b      	ldr	r3, [r3, #16]
 800b8f8:	f043 0204 	orr.w	r2, r3, #4
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800b900:	68f8      	ldr	r0, [r7, #12]
 800b902:	f7ff ffc7 	bl	800b894 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	2201      	movs	r2, #1
 800b90a:	711a      	strb	r2, [r3, #4]
}
 800b90c:	bf00      	nop
 800b90e:	3710      	adds	r7, #16
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}

0800b914 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b084      	sub	sp, #16
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d101      	bne.n	800b926 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800b922:	2301      	movs	r3, #1
 800b924:	e08d      	b.n	800ba42 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	461a      	mov	r2, r3
 800b92c:	4b47      	ldr	r3, [pc, #284]	; (800ba4c <HAL_DMA_Init+0x138>)
 800b92e:	429a      	cmp	r2, r3
 800b930:	d80f      	bhi.n	800b952 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	461a      	mov	r2, r3
 800b938:	4b45      	ldr	r3, [pc, #276]	; (800ba50 <HAL_DMA_Init+0x13c>)
 800b93a:	4413      	add	r3, r2
 800b93c:	4a45      	ldr	r2, [pc, #276]	; (800ba54 <HAL_DMA_Init+0x140>)
 800b93e:	fba2 2303 	umull	r2, r3, r2, r3
 800b942:	091b      	lsrs	r3, r3, #4
 800b944:	009a      	lsls	r2, r3, #2
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	4a42      	ldr	r2, [pc, #264]	; (800ba58 <HAL_DMA_Init+0x144>)
 800b94e:	641a      	str	r2, [r3, #64]	; 0x40
 800b950:	e00e      	b.n	800b970 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	461a      	mov	r2, r3
 800b958:	4b40      	ldr	r3, [pc, #256]	; (800ba5c <HAL_DMA_Init+0x148>)
 800b95a:	4413      	add	r3, r2
 800b95c:	4a3d      	ldr	r2, [pc, #244]	; (800ba54 <HAL_DMA_Init+0x140>)
 800b95e:	fba2 2303 	umull	r2, r3, r2, r3
 800b962:	091b      	lsrs	r3, r3, #4
 800b964:	009a      	lsls	r2, r3, #2
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	4a3c      	ldr	r2, [pc, #240]	; (800ba60 <HAL_DMA_Init+0x14c>)
 800b96e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2202      	movs	r2, #2
 800b974:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800b986:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b98a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800b994:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	691b      	ldr	r3, [r3, #16]
 800b99a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b9a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	699b      	ldr	r3, [r3, #24]
 800b9a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b9ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	6a1b      	ldr	r3, [r3, #32]
 800b9b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800b9b4:	68fa      	ldr	r2, [r7, #12]
 800b9b6:	4313      	orrs	r3, r2
 800b9b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	68fa      	ldr	r2, [r7, #12]
 800b9c0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	f000 fa76 	bl	800beb4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	689b      	ldr	r3, [r3, #8]
 800b9cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b9d0:	d102      	bne.n	800b9d8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	685a      	ldr	r2, [r3, #4]
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9e0:	b2d2      	uxtb	r2, r2
 800b9e2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b9ec:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	685b      	ldr	r3, [r3, #4]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d010      	beq.n	800ba18 <HAL_DMA_Init+0x104>
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	685b      	ldr	r3, [r3, #4]
 800b9fa:	2b04      	cmp	r3, #4
 800b9fc:	d80c      	bhi.n	800ba18 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f000 fa96 	bl	800bf30 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba08:	2200      	movs	r2, #0
 800ba0a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba10:	687a      	ldr	r2, [r7, #4]
 800ba12:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800ba14:	605a      	str	r2, [r3, #4]
 800ba16:	e008      	b.n	800ba2a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	2200      	movs	r2, #0
 800ba22:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2200      	movs	r2, #0
 800ba28:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2201      	movs	r2, #1
 800ba34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800ba40:	2300      	movs	r3, #0
}
 800ba42:	4618      	mov	r0, r3
 800ba44:	3710      	adds	r7, #16
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}
 800ba4a:	bf00      	nop
 800ba4c:	40020407 	.word	0x40020407
 800ba50:	bffdfff8 	.word	0xbffdfff8
 800ba54:	cccccccd 	.word	0xcccccccd
 800ba58:	40020000 	.word	0x40020000
 800ba5c:	bffdfbf8 	.word	0xbffdfbf8
 800ba60:	40020400 	.word	0x40020400

0800ba64 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b086      	sub	sp, #24
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	60f8      	str	r0, [r7, #12]
 800ba6c:	60b9      	str	r1, [r7, #8]
 800ba6e:	607a      	str	r2, [r7, #4]
 800ba70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ba72:	2300      	movs	r3, #0
 800ba74:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ba7c:	2b01      	cmp	r3, #1
 800ba7e:	d101      	bne.n	800ba84 <HAL_DMA_Start_IT+0x20>
 800ba80:	2302      	movs	r3, #2
 800ba82:	e066      	b.n	800bb52 <HAL_DMA_Start_IT+0xee>
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2201      	movs	r2, #1
 800ba88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ba92:	b2db      	uxtb	r3, r3
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	d155      	bne.n	800bb44 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	2202      	movs	r2, #2
 800ba9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	2200      	movs	r2, #0
 800baa4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	681a      	ldr	r2, [r3, #0]
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f022 0201 	bic.w	r2, r2, #1
 800bab4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	687a      	ldr	r2, [r7, #4]
 800baba:	68b9      	ldr	r1, [r7, #8]
 800babc:	68f8      	ldr	r0, [r7, #12]
 800babe:	f000 f9bb 	bl	800be38 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d008      	beq.n	800badc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	681a      	ldr	r2, [r3, #0]
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f042 020e 	orr.w	r2, r2, #14
 800bad8:	601a      	str	r2, [r3, #0]
 800bada:	e00f      	b.n	800bafc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	681a      	ldr	r2, [r3, #0]
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f022 0204 	bic.w	r2, r2, #4
 800baea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	681a      	ldr	r2, [r3, #0]
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f042 020a 	orr.w	r2, r2, #10
 800bafa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d007      	beq.n	800bb1a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb0e:	681a      	ldr	r2, [r3, #0]
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bb18:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d007      	beq.n	800bb32 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb26:	681a      	ldr	r2, [r3, #0]
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bb30:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	681a      	ldr	r2, [r3, #0]
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f042 0201 	orr.w	r2, r2, #1
 800bb40:	601a      	str	r2, [r3, #0]
 800bb42:	e005      	b.n	800bb50 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	2200      	movs	r2, #0
 800bb48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800bb4c:	2302      	movs	r3, #2
 800bb4e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800bb50:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3718      	adds	r7, #24
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}

0800bb5a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800bb5a:	b480      	push	{r7}
 800bb5c:	b085      	sub	sp, #20
 800bb5e:	af00      	add	r7, sp, #0
 800bb60:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bb62:	2300      	movs	r3, #0
 800bb64:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bb6c:	b2db      	uxtb	r3, r3
 800bb6e:	2b02      	cmp	r3, #2
 800bb70:	d005      	beq.n	800bb7e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2204      	movs	r2, #4
 800bb76:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800bb78:	2301      	movs	r3, #1
 800bb7a:	73fb      	strb	r3, [r7, #15]
 800bb7c:	e037      	b.n	800bbee <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	681a      	ldr	r2, [r3, #0]
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f022 020e 	bic.w	r2, r2, #14
 800bb8c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb92:	681a      	ldr	r2, [r3, #0]
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bb9c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	681a      	ldr	r2, [r3, #0]
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f022 0201 	bic.w	r2, r2, #1
 800bbac:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbb2:	f003 021f 	and.w	r2, r3, #31
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbba:	2101      	movs	r1, #1
 800bbbc:	fa01 f202 	lsl.w	r2, r1, r2
 800bbc0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbc6:	687a      	ldr	r2, [r7, #4]
 800bbc8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800bbca:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d00c      	beq.n	800bbee <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbd8:	681a      	ldr	r2, [r3, #0]
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bbe2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bbe8:	687a      	ldr	r2, [r7, #4]
 800bbea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800bbec:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2201      	movs	r2, #1
 800bbf2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800bbfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3714      	adds	r7, #20
 800bc04:	46bd      	mov	sp, r7
 800bc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0a:	4770      	bx	lr

0800bc0c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc14:	2300      	movs	r3, #0
 800bc16:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bc1e:	b2db      	uxtb	r3, r3
 800bc20:	2b02      	cmp	r3, #2
 800bc22:	d00d      	beq.n	800bc40 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	2204      	movs	r2, #4
 800bc28:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	2201      	movs	r2, #1
 800bc2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2200      	movs	r2, #0
 800bc36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	73fb      	strb	r3, [r7, #15]
 800bc3e:	e047      	b.n	800bcd0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	681a      	ldr	r2, [r3, #0]
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f022 020e 	bic.w	r2, r2, #14
 800bc4e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	681a      	ldr	r2, [r3, #0]
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f022 0201 	bic.w	r2, r2, #1
 800bc5e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc64:	681a      	ldr	r2, [r3, #0]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bc6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc74:	f003 021f 	and.w	r2, r3, #31
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc7c:	2101      	movs	r1, #1
 800bc7e:	fa01 f202 	lsl.w	r2, r1, r2
 800bc82:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc88:	687a      	ldr	r2, [r7, #4]
 800bc8a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800bc8c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d00c      	beq.n	800bcb0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc9a:	681a      	ldr	r2, [r3, #0]
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bca0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bca4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bcaa:	687a      	ldr	r2, [r7, #4]
 800bcac:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800bcae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d003      	beq.n	800bcd0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	4798      	blx	r3
    }
  }
  return status;
 800bcd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	3710      	adds	r7, #16
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	bd80      	pop	{r7, pc}

0800bcda <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800bcda:	b580      	push	{r7, lr}
 800bcdc:	b084      	sub	sp, #16
 800bcde:	af00      	add	r7, sp, #0
 800bce0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcf6:	f003 031f 	and.w	r3, r3, #31
 800bcfa:	2204      	movs	r2, #4
 800bcfc:	409a      	lsls	r2, r3
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	4013      	ands	r3, r2
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d026      	beq.n	800bd54 <HAL_DMA_IRQHandler+0x7a>
 800bd06:	68bb      	ldr	r3, [r7, #8]
 800bd08:	f003 0304 	and.w	r3, r3, #4
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d021      	beq.n	800bd54 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	f003 0320 	and.w	r3, r3, #32
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d107      	bne.n	800bd2e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	681a      	ldr	r2, [r3, #0]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	f022 0204 	bic.w	r2, r2, #4
 800bd2c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd32:	f003 021f 	and.w	r2, r3, #31
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd3a:	2104      	movs	r1, #4
 800bd3c:	fa01 f202 	lsl.w	r2, r1, r2
 800bd40:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d071      	beq.n	800be2e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd4e:	6878      	ldr	r0, [r7, #4]
 800bd50:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800bd52:	e06c      	b.n	800be2e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd58:	f003 031f 	and.w	r3, r3, #31
 800bd5c:	2202      	movs	r2, #2
 800bd5e:	409a      	lsls	r2, r3
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	4013      	ands	r3, r2
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d02e      	beq.n	800bdc6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	f003 0302 	and.w	r3, r3, #2
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d029      	beq.n	800bdc6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	f003 0320 	and.w	r3, r3, #32
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d10b      	bne.n	800bd98 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	681a      	ldr	r2, [r3, #0]
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f022 020a 	bic.w	r2, r2, #10
 800bd8e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2201      	movs	r2, #1
 800bd94:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd9c:	f003 021f 	and.w	r2, r3, #31
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bda4:	2102      	movs	r1, #2
 800bda6:	fa01 f202 	lsl.w	r2, r1, r2
 800bdaa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2200      	movs	r2, #0
 800bdb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d038      	beq.n	800be2e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdc0:	6878      	ldr	r0, [r7, #4]
 800bdc2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800bdc4:	e033      	b.n	800be2e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdca:	f003 031f 	and.w	r3, r3, #31
 800bdce:	2208      	movs	r2, #8
 800bdd0:	409a      	lsls	r2, r3
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	4013      	ands	r3, r2
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d02a      	beq.n	800be30 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	f003 0308 	and.w	r3, r3, #8
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d025      	beq.n	800be30 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	681a      	ldr	r2, [r3, #0]
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	f022 020e 	bic.w	r2, r2, #14
 800bdf2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdf8:	f003 021f 	and.w	r2, r3, #31
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be00:	2101      	movs	r1, #1
 800be02:	fa01 f202 	lsl.w	r2, r1, r2
 800be06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	2201      	movs	r2, #1
 800be0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	2201      	movs	r2, #1
 800be12:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	2200      	movs	r2, #0
 800be1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be22:	2b00      	cmp	r3, #0
 800be24:	d004      	beq.n	800be30 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800be2e:	bf00      	nop
 800be30:	bf00      	nop
}
 800be32:	3710      	adds	r7, #16
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}

0800be38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800be38:	b480      	push	{r7}
 800be3a:	b085      	sub	sp, #20
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	60f8      	str	r0, [r7, #12]
 800be40:	60b9      	str	r1, [r7, #8]
 800be42:	607a      	str	r2, [r7, #4]
 800be44:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be4a:	68fa      	ldr	r2, [r7, #12]
 800be4c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800be4e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be54:	2b00      	cmp	r3, #0
 800be56:	d004      	beq.n	800be62 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be5c:	68fa      	ldr	r2, [r7, #12]
 800be5e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800be60:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be66:	f003 021f 	and.w	r2, r3, #31
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be6e:	2101      	movs	r1, #1
 800be70:	fa01 f202 	lsl.w	r2, r1, r2
 800be74:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	683a      	ldr	r2, [r7, #0]
 800be7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	689b      	ldr	r3, [r3, #8]
 800be82:	2b10      	cmp	r3, #16
 800be84:	d108      	bne.n	800be98 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	687a      	ldr	r2, [r7, #4]
 800be8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	68ba      	ldr	r2, [r7, #8]
 800be94:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800be96:	e007      	b.n	800bea8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	68ba      	ldr	r2, [r7, #8]
 800be9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	687a      	ldr	r2, [r7, #4]
 800bea6:	60da      	str	r2, [r3, #12]
}
 800bea8:	bf00      	nop
 800beaa:	3714      	adds	r7, #20
 800beac:	46bd      	mov	sp, r7
 800beae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb2:	4770      	bx	lr

0800beb4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800beb4:	b480      	push	{r7}
 800beb6:	b087      	sub	sp, #28
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	461a      	mov	r2, r3
 800bec2:	4b16      	ldr	r3, [pc, #88]	; (800bf1c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800bec4:	429a      	cmp	r2, r3
 800bec6:	d802      	bhi.n	800bece <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800bec8:	4b15      	ldr	r3, [pc, #84]	; (800bf20 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800beca:	617b      	str	r3, [r7, #20]
 800becc:	e001      	b.n	800bed2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800bece:	4b15      	ldr	r3, [pc, #84]	; (800bf24 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800bed0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800bed2:	697b      	ldr	r3, [r7, #20]
 800bed4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	b2db      	uxtb	r3, r3
 800bedc:	3b08      	subs	r3, #8
 800bede:	4a12      	ldr	r2, [pc, #72]	; (800bf28 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800bee0:	fba2 2303 	umull	r2, r3, r2, r3
 800bee4:	091b      	lsrs	r3, r3, #4
 800bee6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800beec:	089b      	lsrs	r3, r3, #2
 800beee:	009a      	lsls	r2, r3, #2
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	4413      	add	r3, r2
 800bef4:	461a      	mov	r2, r3
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	4a0b      	ldr	r2, [pc, #44]	; (800bf2c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800befe:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	f003 031f 	and.w	r3, r3, #31
 800bf06:	2201      	movs	r2, #1
 800bf08:	409a      	lsls	r2, r3
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800bf0e:	bf00      	nop
 800bf10:	371c      	adds	r7, #28
 800bf12:	46bd      	mov	sp, r7
 800bf14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf18:	4770      	bx	lr
 800bf1a:	bf00      	nop
 800bf1c:	40020407 	.word	0x40020407
 800bf20:	40020800 	.word	0x40020800
 800bf24:	40020820 	.word	0x40020820
 800bf28:	cccccccd 	.word	0xcccccccd
 800bf2c:	40020880 	.word	0x40020880

0800bf30 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800bf30:	b480      	push	{r7}
 800bf32:	b085      	sub	sp, #20
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	685b      	ldr	r3, [r3, #4]
 800bf3c:	b2db      	uxtb	r3, r3
 800bf3e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800bf40:	68fa      	ldr	r2, [r7, #12]
 800bf42:	4b0b      	ldr	r3, [pc, #44]	; (800bf70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800bf44:	4413      	add	r3, r2
 800bf46:	009b      	lsls	r3, r3, #2
 800bf48:	461a      	mov	r2, r3
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	4a08      	ldr	r2, [pc, #32]	; (800bf74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800bf52:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	3b01      	subs	r3, #1
 800bf58:	f003 031f 	and.w	r3, r3, #31
 800bf5c:	2201      	movs	r2, #1
 800bf5e:	409a      	lsls	r2, r3
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800bf64:	bf00      	nop
 800bf66:	3714      	adds	r7, #20
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6e:	4770      	bx	lr
 800bf70:	1000823f 	.word	0x1000823f
 800bf74:	40020940 	.word	0x40020940

0800bf78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bf78:	b480      	push	{r7}
 800bf7a:	b087      	sub	sp, #28
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
 800bf80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800bf82:	2300      	movs	r3, #0
 800bf84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800bf86:	e15a      	b.n	800c23e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800bf88:	683b      	ldr	r3, [r7, #0]
 800bf8a:	681a      	ldr	r2, [r3, #0]
 800bf8c:	2101      	movs	r1, #1
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	fa01 f303 	lsl.w	r3, r1, r3
 800bf94:	4013      	ands	r3, r2
 800bf96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	f000 814c 	beq.w	800c238 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	685b      	ldr	r3, [r3, #4]
 800bfa4:	2b01      	cmp	r3, #1
 800bfa6:	d00b      	beq.n	800bfc0 <HAL_GPIO_Init+0x48>
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	685b      	ldr	r3, [r3, #4]
 800bfac:	2b02      	cmp	r3, #2
 800bfae:	d007      	beq.n	800bfc0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bfb4:	2b11      	cmp	r3, #17
 800bfb6:	d003      	beq.n	800bfc0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	2b12      	cmp	r3, #18
 800bfbe:	d130      	bne.n	800c022 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	689b      	ldr	r3, [r3, #8]
 800bfc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	005b      	lsls	r3, r3, #1
 800bfca:	2203      	movs	r2, #3
 800bfcc:	fa02 f303 	lsl.w	r3, r2, r3
 800bfd0:	43db      	mvns	r3, r3
 800bfd2:	693a      	ldr	r2, [r7, #16]
 800bfd4:	4013      	ands	r3, r2
 800bfd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	68da      	ldr	r2, [r3, #12]
 800bfdc:	697b      	ldr	r3, [r7, #20]
 800bfde:	005b      	lsls	r3, r3, #1
 800bfe0:	fa02 f303 	lsl.w	r3, r2, r3
 800bfe4:	693a      	ldr	r2, [r7, #16]
 800bfe6:	4313      	orrs	r3, r2
 800bfe8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	693a      	ldr	r2, [r7, #16]
 800bfee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800bff6:	2201      	movs	r2, #1
 800bff8:	697b      	ldr	r3, [r7, #20]
 800bffa:	fa02 f303 	lsl.w	r3, r2, r3
 800bffe:	43db      	mvns	r3, r3
 800c000:	693a      	ldr	r2, [r7, #16]
 800c002:	4013      	ands	r3, r2
 800c004:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	685b      	ldr	r3, [r3, #4]
 800c00a:	091b      	lsrs	r3, r3, #4
 800c00c:	f003 0201 	and.w	r2, r3, #1
 800c010:	697b      	ldr	r3, [r7, #20]
 800c012:	fa02 f303 	lsl.w	r3, r2, r3
 800c016:	693a      	ldr	r2, [r7, #16]
 800c018:	4313      	orrs	r3, r2
 800c01a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	693a      	ldr	r2, [r7, #16]
 800c020:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	68db      	ldr	r3, [r3, #12]
 800c026:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c028:	697b      	ldr	r3, [r7, #20]
 800c02a:	005b      	lsls	r3, r3, #1
 800c02c:	2203      	movs	r2, #3
 800c02e:	fa02 f303 	lsl.w	r3, r2, r3
 800c032:	43db      	mvns	r3, r3
 800c034:	693a      	ldr	r2, [r7, #16]
 800c036:	4013      	ands	r3, r2
 800c038:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	689a      	ldr	r2, [r3, #8]
 800c03e:	697b      	ldr	r3, [r7, #20]
 800c040:	005b      	lsls	r3, r3, #1
 800c042:	fa02 f303 	lsl.w	r3, r2, r3
 800c046:	693a      	ldr	r2, [r7, #16]
 800c048:	4313      	orrs	r3, r2
 800c04a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	693a      	ldr	r2, [r7, #16]
 800c050:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	685b      	ldr	r3, [r3, #4]
 800c056:	2b02      	cmp	r3, #2
 800c058:	d003      	beq.n	800c062 <HAL_GPIO_Init+0xea>
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	685b      	ldr	r3, [r3, #4]
 800c05e:	2b12      	cmp	r3, #18
 800c060:	d123      	bne.n	800c0aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c062:	697b      	ldr	r3, [r7, #20]
 800c064:	08da      	lsrs	r2, r3, #3
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	3208      	adds	r2, #8
 800c06a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c06e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800c070:	697b      	ldr	r3, [r7, #20]
 800c072:	f003 0307 	and.w	r3, r3, #7
 800c076:	009b      	lsls	r3, r3, #2
 800c078:	220f      	movs	r2, #15
 800c07a:	fa02 f303 	lsl.w	r3, r2, r3
 800c07e:	43db      	mvns	r3, r3
 800c080:	693a      	ldr	r2, [r7, #16]
 800c082:	4013      	ands	r3, r2
 800c084:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	691a      	ldr	r2, [r3, #16]
 800c08a:	697b      	ldr	r3, [r7, #20]
 800c08c:	f003 0307 	and.w	r3, r3, #7
 800c090:	009b      	lsls	r3, r3, #2
 800c092:	fa02 f303 	lsl.w	r3, r2, r3
 800c096:	693a      	ldr	r2, [r7, #16]
 800c098:	4313      	orrs	r3, r2
 800c09a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	08da      	lsrs	r2, r3, #3
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	3208      	adds	r2, #8
 800c0a4:	6939      	ldr	r1, [r7, #16]
 800c0a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800c0b0:	697b      	ldr	r3, [r7, #20]
 800c0b2:	005b      	lsls	r3, r3, #1
 800c0b4:	2203      	movs	r2, #3
 800c0b6:	fa02 f303 	lsl.w	r3, r2, r3
 800c0ba:	43db      	mvns	r3, r3
 800c0bc:	693a      	ldr	r2, [r7, #16]
 800c0be:	4013      	ands	r3, r2
 800c0c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	685b      	ldr	r3, [r3, #4]
 800c0c6:	f003 0203 	and.w	r2, r3, #3
 800c0ca:	697b      	ldr	r3, [r7, #20]
 800c0cc:	005b      	lsls	r3, r3, #1
 800c0ce:	fa02 f303 	lsl.w	r3, r2, r3
 800c0d2:	693a      	ldr	r2, [r7, #16]
 800c0d4:	4313      	orrs	r3, r2
 800c0d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	693a      	ldr	r2, [r7, #16]
 800c0dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800c0de:	683b      	ldr	r3, [r7, #0]
 800c0e0:	685b      	ldr	r3, [r3, #4]
 800c0e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	f000 80a6 	beq.w	800c238 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c0ec:	4b5b      	ldr	r3, [pc, #364]	; (800c25c <HAL_GPIO_Init+0x2e4>)
 800c0ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c0f0:	4a5a      	ldr	r2, [pc, #360]	; (800c25c <HAL_GPIO_Init+0x2e4>)
 800c0f2:	f043 0301 	orr.w	r3, r3, #1
 800c0f6:	6613      	str	r3, [r2, #96]	; 0x60
 800c0f8:	4b58      	ldr	r3, [pc, #352]	; (800c25c <HAL_GPIO_Init+0x2e4>)
 800c0fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c0fc:	f003 0301 	and.w	r3, r3, #1
 800c100:	60bb      	str	r3, [r7, #8]
 800c102:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c104:	4a56      	ldr	r2, [pc, #344]	; (800c260 <HAL_GPIO_Init+0x2e8>)
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	089b      	lsrs	r3, r3, #2
 800c10a:	3302      	adds	r3, #2
 800c10c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c110:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c112:	697b      	ldr	r3, [r7, #20]
 800c114:	f003 0303 	and.w	r3, r3, #3
 800c118:	009b      	lsls	r3, r3, #2
 800c11a:	220f      	movs	r2, #15
 800c11c:	fa02 f303 	lsl.w	r3, r2, r3
 800c120:	43db      	mvns	r3, r3
 800c122:	693a      	ldr	r2, [r7, #16]
 800c124:	4013      	ands	r3, r2
 800c126:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800c12e:	d01f      	beq.n	800c170 <HAL_GPIO_Init+0x1f8>
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	4a4c      	ldr	r2, [pc, #304]	; (800c264 <HAL_GPIO_Init+0x2ec>)
 800c134:	4293      	cmp	r3, r2
 800c136:	d019      	beq.n	800c16c <HAL_GPIO_Init+0x1f4>
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	4a4b      	ldr	r2, [pc, #300]	; (800c268 <HAL_GPIO_Init+0x2f0>)
 800c13c:	4293      	cmp	r3, r2
 800c13e:	d013      	beq.n	800c168 <HAL_GPIO_Init+0x1f0>
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	4a4a      	ldr	r2, [pc, #296]	; (800c26c <HAL_GPIO_Init+0x2f4>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d00d      	beq.n	800c164 <HAL_GPIO_Init+0x1ec>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	4a49      	ldr	r2, [pc, #292]	; (800c270 <HAL_GPIO_Init+0x2f8>)
 800c14c:	4293      	cmp	r3, r2
 800c14e:	d007      	beq.n	800c160 <HAL_GPIO_Init+0x1e8>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	4a48      	ldr	r2, [pc, #288]	; (800c274 <HAL_GPIO_Init+0x2fc>)
 800c154:	4293      	cmp	r3, r2
 800c156:	d101      	bne.n	800c15c <HAL_GPIO_Init+0x1e4>
 800c158:	2305      	movs	r3, #5
 800c15a:	e00a      	b.n	800c172 <HAL_GPIO_Init+0x1fa>
 800c15c:	2306      	movs	r3, #6
 800c15e:	e008      	b.n	800c172 <HAL_GPIO_Init+0x1fa>
 800c160:	2304      	movs	r3, #4
 800c162:	e006      	b.n	800c172 <HAL_GPIO_Init+0x1fa>
 800c164:	2303      	movs	r3, #3
 800c166:	e004      	b.n	800c172 <HAL_GPIO_Init+0x1fa>
 800c168:	2302      	movs	r3, #2
 800c16a:	e002      	b.n	800c172 <HAL_GPIO_Init+0x1fa>
 800c16c:	2301      	movs	r3, #1
 800c16e:	e000      	b.n	800c172 <HAL_GPIO_Init+0x1fa>
 800c170:	2300      	movs	r3, #0
 800c172:	697a      	ldr	r2, [r7, #20]
 800c174:	f002 0203 	and.w	r2, r2, #3
 800c178:	0092      	lsls	r2, r2, #2
 800c17a:	4093      	lsls	r3, r2
 800c17c:	693a      	ldr	r2, [r7, #16]
 800c17e:	4313      	orrs	r3, r2
 800c180:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c182:	4937      	ldr	r1, [pc, #220]	; (800c260 <HAL_GPIO_Init+0x2e8>)
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	089b      	lsrs	r3, r3, #2
 800c188:	3302      	adds	r3, #2
 800c18a:	693a      	ldr	r2, [r7, #16]
 800c18c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800c190:	4b39      	ldr	r3, [pc, #228]	; (800c278 <HAL_GPIO_Init+0x300>)
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	43db      	mvns	r3, r3
 800c19a:	693a      	ldr	r2, [r7, #16]
 800c19c:	4013      	ands	r3, r2
 800c19e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800c1a0:	683b      	ldr	r3, [r7, #0]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d003      	beq.n	800c1b4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800c1ac:	693a      	ldr	r2, [r7, #16]
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	4313      	orrs	r3, r2
 800c1b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800c1b4:	4a30      	ldr	r2, [pc, #192]	; (800c278 <HAL_GPIO_Init+0x300>)
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800c1ba:	4b2f      	ldr	r3, [pc, #188]	; (800c278 <HAL_GPIO_Init+0x300>)
 800c1bc:	685b      	ldr	r3, [r3, #4]
 800c1be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	43db      	mvns	r3, r3
 800c1c4:	693a      	ldr	r2, [r7, #16]
 800c1c6:	4013      	ands	r3, r2
 800c1c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	685b      	ldr	r3, [r3, #4]
 800c1ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d003      	beq.n	800c1de <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800c1d6:	693a      	ldr	r2, [r7, #16]
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	4313      	orrs	r3, r2
 800c1dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800c1de:	4a26      	ldr	r2, [pc, #152]	; (800c278 <HAL_GPIO_Init+0x300>)
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c1e4:	4b24      	ldr	r3, [pc, #144]	; (800c278 <HAL_GPIO_Init+0x300>)
 800c1e6:	689b      	ldr	r3, [r3, #8]
 800c1e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	43db      	mvns	r3, r3
 800c1ee:	693a      	ldr	r2, [r7, #16]
 800c1f0:	4013      	ands	r3, r2
 800c1f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	685b      	ldr	r3, [r3, #4]
 800c1f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d003      	beq.n	800c208 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800c200:	693a      	ldr	r2, [r7, #16]
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	4313      	orrs	r3, r2
 800c206:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800c208:	4a1b      	ldr	r2, [pc, #108]	; (800c278 <HAL_GPIO_Init+0x300>)
 800c20a:	693b      	ldr	r3, [r7, #16]
 800c20c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800c20e:	4b1a      	ldr	r3, [pc, #104]	; (800c278 <HAL_GPIO_Init+0x300>)
 800c210:	68db      	ldr	r3, [r3, #12]
 800c212:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	43db      	mvns	r3, r3
 800c218:	693a      	ldr	r2, [r7, #16]
 800c21a:	4013      	ands	r3, r2
 800c21c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800c21e:	683b      	ldr	r3, [r7, #0]
 800c220:	685b      	ldr	r3, [r3, #4]
 800c222:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c226:	2b00      	cmp	r3, #0
 800c228:	d003      	beq.n	800c232 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800c22a:	693a      	ldr	r2, [r7, #16]
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	4313      	orrs	r3, r2
 800c230:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800c232:	4a11      	ldr	r2, [pc, #68]	; (800c278 <HAL_GPIO_Init+0x300>)
 800c234:	693b      	ldr	r3, [r7, #16]
 800c236:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800c238:	697b      	ldr	r3, [r7, #20]
 800c23a:	3301      	adds	r3, #1
 800c23c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	681a      	ldr	r2, [r3, #0]
 800c242:	697b      	ldr	r3, [r7, #20]
 800c244:	fa22 f303 	lsr.w	r3, r2, r3
 800c248:	2b00      	cmp	r3, #0
 800c24a:	f47f ae9d 	bne.w	800bf88 <HAL_GPIO_Init+0x10>
  }
}
 800c24e:	bf00      	nop
 800c250:	371c      	adds	r7, #28
 800c252:	46bd      	mov	sp, r7
 800c254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c258:	4770      	bx	lr
 800c25a:	bf00      	nop
 800c25c:	40021000 	.word	0x40021000
 800c260:	40010000 	.word	0x40010000
 800c264:	48000400 	.word	0x48000400
 800c268:	48000800 	.word	0x48000800
 800c26c:	48000c00 	.word	0x48000c00
 800c270:	48001000 	.word	0x48001000
 800c274:	48001400 	.word	0x48001400
 800c278:	40010400 	.word	0x40010400

0800c27c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800c27c:	b480      	push	{r7}
 800c27e:	b087      	sub	sp, #28
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
 800c284:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800c286:	2300      	movs	r3, #0
 800c288:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800c28a:	e0bd      	b.n	800c408 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800c28c:	2201      	movs	r2, #1
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	fa02 f303 	lsl.w	r3, r2, r3
 800c294:	683a      	ldr	r2, [r7, #0]
 800c296:	4013      	ands	r3, r2
 800c298:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800c29a:	693b      	ldr	r3, [r7, #16]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	f000 80b0 	beq.w	800c402 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800c2a2:	4a60      	ldr	r2, [pc, #384]	; (800c424 <HAL_GPIO_DeInit+0x1a8>)
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	089b      	lsrs	r3, r3, #2
 800c2a8:	3302      	adds	r3, #2
 800c2aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2ae:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800c2b0:	697b      	ldr	r3, [r7, #20]
 800c2b2:	f003 0303 	and.w	r3, r3, #3
 800c2b6:	009b      	lsls	r3, r3, #2
 800c2b8:	220f      	movs	r2, #15
 800c2ba:	fa02 f303 	lsl.w	r3, r2, r3
 800c2be:	68fa      	ldr	r2, [r7, #12]
 800c2c0:	4013      	ands	r3, r2
 800c2c2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800c2ca:	d01f      	beq.n	800c30c <HAL_GPIO_DeInit+0x90>
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	4a56      	ldr	r2, [pc, #344]	; (800c428 <HAL_GPIO_DeInit+0x1ac>)
 800c2d0:	4293      	cmp	r3, r2
 800c2d2:	d019      	beq.n	800c308 <HAL_GPIO_DeInit+0x8c>
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	4a55      	ldr	r2, [pc, #340]	; (800c42c <HAL_GPIO_DeInit+0x1b0>)
 800c2d8:	4293      	cmp	r3, r2
 800c2da:	d013      	beq.n	800c304 <HAL_GPIO_DeInit+0x88>
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	4a54      	ldr	r2, [pc, #336]	; (800c430 <HAL_GPIO_DeInit+0x1b4>)
 800c2e0:	4293      	cmp	r3, r2
 800c2e2:	d00d      	beq.n	800c300 <HAL_GPIO_DeInit+0x84>
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	4a53      	ldr	r2, [pc, #332]	; (800c434 <HAL_GPIO_DeInit+0x1b8>)
 800c2e8:	4293      	cmp	r3, r2
 800c2ea:	d007      	beq.n	800c2fc <HAL_GPIO_DeInit+0x80>
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	4a52      	ldr	r2, [pc, #328]	; (800c438 <HAL_GPIO_DeInit+0x1bc>)
 800c2f0:	4293      	cmp	r3, r2
 800c2f2:	d101      	bne.n	800c2f8 <HAL_GPIO_DeInit+0x7c>
 800c2f4:	2305      	movs	r3, #5
 800c2f6:	e00a      	b.n	800c30e <HAL_GPIO_DeInit+0x92>
 800c2f8:	2306      	movs	r3, #6
 800c2fa:	e008      	b.n	800c30e <HAL_GPIO_DeInit+0x92>
 800c2fc:	2304      	movs	r3, #4
 800c2fe:	e006      	b.n	800c30e <HAL_GPIO_DeInit+0x92>
 800c300:	2303      	movs	r3, #3
 800c302:	e004      	b.n	800c30e <HAL_GPIO_DeInit+0x92>
 800c304:	2302      	movs	r3, #2
 800c306:	e002      	b.n	800c30e <HAL_GPIO_DeInit+0x92>
 800c308:	2301      	movs	r3, #1
 800c30a:	e000      	b.n	800c30e <HAL_GPIO_DeInit+0x92>
 800c30c:	2300      	movs	r3, #0
 800c30e:	697a      	ldr	r2, [r7, #20]
 800c310:	f002 0203 	and.w	r2, r2, #3
 800c314:	0092      	lsls	r2, r2, #2
 800c316:	4093      	lsls	r3, r2
 800c318:	68fa      	ldr	r2, [r7, #12]
 800c31a:	429a      	cmp	r2, r3
 800c31c:	d132      	bne.n	800c384 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800c31e:	4b47      	ldr	r3, [pc, #284]	; (800c43c <HAL_GPIO_DeInit+0x1c0>)
 800c320:	681a      	ldr	r2, [r3, #0]
 800c322:	693b      	ldr	r3, [r7, #16]
 800c324:	43db      	mvns	r3, r3
 800c326:	4945      	ldr	r1, [pc, #276]	; (800c43c <HAL_GPIO_DeInit+0x1c0>)
 800c328:	4013      	ands	r3, r2
 800c32a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800c32c:	4b43      	ldr	r3, [pc, #268]	; (800c43c <HAL_GPIO_DeInit+0x1c0>)
 800c32e:	685a      	ldr	r2, [r3, #4]
 800c330:	693b      	ldr	r3, [r7, #16]
 800c332:	43db      	mvns	r3, r3
 800c334:	4941      	ldr	r1, [pc, #260]	; (800c43c <HAL_GPIO_DeInit+0x1c0>)
 800c336:	4013      	ands	r3, r2
 800c338:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800c33a:	4b40      	ldr	r3, [pc, #256]	; (800c43c <HAL_GPIO_DeInit+0x1c0>)
 800c33c:	689a      	ldr	r2, [r3, #8]
 800c33e:	693b      	ldr	r3, [r7, #16]
 800c340:	43db      	mvns	r3, r3
 800c342:	493e      	ldr	r1, [pc, #248]	; (800c43c <HAL_GPIO_DeInit+0x1c0>)
 800c344:	4013      	ands	r3, r2
 800c346:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800c348:	4b3c      	ldr	r3, [pc, #240]	; (800c43c <HAL_GPIO_DeInit+0x1c0>)
 800c34a:	68da      	ldr	r2, [r3, #12]
 800c34c:	693b      	ldr	r3, [r7, #16]
 800c34e:	43db      	mvns	r3, r3
 800c350:	493a      	ldr	r1, [pc, #232]	; (800c43c <HAL_GPIO_DeInit+0x1c0>)
 800c352:	4013      	ands	r3, r2
 800c354:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800c356:	697b      	ldr	r3, [r7, #20]
 800c358:	f003 0303 	and.w	r3, r3, #3
 800c35c:	009b      	lsls	r3, r3, #2
 800c35e:	220f      	movs	r2, #15
 800c360:	fa02 f303 	lsl.w	r3, r2, r3
 800c364:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800c366:	4a2f      	ldr	r2, [pc, #188]	; (800c424 <HAL_GPIO_DeInit+0x1a8>)
 800c368:	697b      	ldr	r3, [r7, #20]
 800c36a:	089b      	lsrs	r3, r3, #2
 800c36c:	3302      	adds	r3, #2
 800c36e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	43da      	mvns	r2, r3
 800c376:	482b      	ldr	r0, [pc, #172]	; (800c424 <HAL_GPIO_DeInit+0x1a8>)
 800c378:	697b      	ldr	r3, [r7, #20]
 800c37a:	089b      	lsrs	r3, r3, #2
 800c37c:	400a      	ands	r2, r1
 800c37e:	3302      	adds	r3, #2
 800c380:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681a      	ldr	r2, [r3, #0]
 800c388:	697b      	ldr	r3, [r7, #20]
 800c38a:	005b      	lsls	r3, r3, #1
 800c38c:	2103      	movs	r1, #3
 800c38e:	fa01 f303 	lsl.w	r3, r1, r3
 800c392:	431a      	orrs	r2, r3
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	08da      	lsrs	r2, r3, #3
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	3208      	adds	r2, #8
 800c3a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c3a4:	697b      	ldr	r3, [r7, #20]
 800c3a6:	f003 0307 	and.w	r3, r3, #7
 800c3aa:	009b      	lsls	r3, r3, #2
 800c3ac:	220f      	movs	r2, #15
 800c3ae:	fa02 f303 	lsl.w	r3, r2, r3
 800c3b2:	43db      	mvns	r3, r3
 800c3b4:	697a      	ldr	r2, [r7, #20]
 800c3b6:	08d2      	lsrs	r2, r2, #3
 800c3b8:	4019      	ands	r1, r3
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	3208      	adds	r2, #8
 800c3be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	68da      	ldr	r2, [r3, #12]
 800c3c6:	697b      	ldr	r3, [r7, #20]
 800c3c8:	005b      	lsls	r3, r3, #1
 800c3ca:	2103      	movs	r1, #3
 800c3cc:	fa01 f303 	lsl.w	r3, r1, r3
 800c3d0:	43db      	mvns	r3, r3
 800c3d2:	401a      	ands	r2, r3
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	685a      	ldr	r2, [r3, #4]
 800c3dc:	2101      	movs	r1, #1
 800c3de:	697b      	ldr	r3, [r7, #20]
 800c3e0:	fa01 f303 	lsl.w	r3, r1, r3
 800c3e4:	43db      	mvns	r3, r3
 800c3e6:	401a      	ands	r2, r3
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	689a      	ldr	r2, [r3, #8]
 800c3f0:	697b      	ldr	r3, [r7, #20]
 800c3f2:	005b      	lsls	r3, r3, #1
 800c3f4:	2103      	movs	r1, #3
 800c3f6:	fa01 f303 	lsl.w	r3, r1, r3
 800c3fa:	43db      	mvns	r3, r3
 800c3fc:	401a      	ands	r2, r3
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	609a      	str	r2, [r3, #8]
    }

    position++;
 800c402:	697b      	ldr	r3, [r7, #20]
 800c404:	3301      	adds	r3, #1
 800c406:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800c408:	683a      	ldr	r2, [r7, #0]
 800c40a:	697b      	ldr	r3, [r7, #20]
 800c40c:	fa22 f303 	lsr.w	r3, r2, r3
 800c410:	2b00      	cmp	r3, #0
 800c412:	f47f af3b 	bne.w	800c28c <HAL_GPIO_DeInit+0x10>
  }
}
 800c416:	bf00      	nop
 800c418:	371c      	adds	r7, #28
 800c41a:	46bd      	mov	sp, r7
 800c41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c420:	4770      	bx	lr
 800c422:	bf00      	nop
 800c424:	40010000 	.word	0x40010000
 800c428:	48000400 	.word	0x48000400
 800c42c:	48000800 	.word	0x48000800
 800c430:	48000c00 	.word	0x48000c00
 800c434:	48001000 	.word	0x48001000
 800c438:	48001400 	.word	0x48001400
 800c43c:	40010400 	.word	0x40010400

0800c440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c440:	b480      	push	{r7}
 800c442:	b083      	sub	sp, #12
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
 800c448:	460b      	mov	r3, r1
 800c44a:	807b      	strh	r3, [r7, #2]
 800c44c:	4613      	mov	r3, r2
 800c44e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c450:	787b      	ldrb	r3, [r7, #1]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d003      	beq.n	800c45e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800c456:	887a      	ldrh	r2, [r7, #2]
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800c45c:	e002      	b.n	800c464 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800c45e:	887a      	ldrh	r2, [r7, #2]
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	629a      	str	r2, [r3, #40]	; 0x28
}
 800c464:	bf00      	nop
 800c466:	370c      	adds	r7, #12
 800c468:	46bd      	mov	sp, r7
 800c46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46e:	4770      	bx	lr

0800c470 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c470:	b480      	push	{r7}
 800c472:	b085      	sub	sp, #20
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d141      	bne.n	800c502 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c47e:	4b4b      	ldr	r3, [pc, #300]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c486:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c48a:	d131      	bne.n	800c4f0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c48c:	4b47      	ldr	r3, [pc, #284]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c48e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c492:	4a46      	ldr	r2, [pc, #280]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c494:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c498:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c49c:	4b43      	ldr	r3, [pc, #268]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c4a4:	4a41      	ldr	r2, [pc, #260]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c4a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c4aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c4ac:	4b40      	ldr	r3, [pc, #256]	; (800c5b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	2232      	movs	r2, #50	; 0x32
 800c4b2:	fb02 f303 	mul.w	r3, r2, r3
 800c4b6:	4a3f      	ldr	r2, [pc, #252]	; (800c5b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c4b8:	fba2 2303 	umull	r2, r3, r2, r3
 800c4bc:	0c9b      	lsrs	r3, r3, #18
 800c4be:	3301      	adds	r3, #1
 800c4c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c4c2:	e002      	b.n	800c4ca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	3b01      	subs	r3, #1
 800c4c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c4ca:	4b38      	ldr	r3, [pc, #224]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c4cc:	695b      	ldr	r3, [r3, #20]
 800c4ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c4d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c4d6:	d102      	bne.n	800c4de <HAL_PWREx_ControlVoltageScaling+0x6e>
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d1f2      	bne.n	800c4c4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c4de:	4b33      	ldr	r3, [pc, #204]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c4e0:	695b      	ldr	r3, [r3, #20]
 800c4e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c4e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c4ea:	d158      	bne.n	800c59e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c4ec:	2303      	movs	r3, #3
 800c4ee:	e057      	b.n	800c5a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c4f0:	4b2e      	ldr	r3, [pc, #184]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c4f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c4f6:	4a2d      	ldr	r2, [pc, #180]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c4f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c4fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800c500:	e04d      	b.n	800c59e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c508:	d141      	bne.n	800c58e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c50a:	4b28      	ldr	r3, [pc, #160]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c512:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c516:	d131      	bne.n	800c57c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c518:	4b24      	ldr	r3, [pc, #144]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c51a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c51e:	4a23      	ldr	r2, [pc, #140]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c524:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c528:	4b20      	ldr	r3, [pc, #128]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c530:	4a1e      	ldr	r2, [pc, #120]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c532:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c536:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c538:	4b1d      	ldr	r3, [pc, #116]	; (800c5b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	2232      	movs	r2, #50	; 0x32
 800c53e:	fb02 f303 	mul.w	r3, r2, r3
 800c542:	4a1c      	ldr	r2, [pc, #112]	; (800c5b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c544:	fba2 2303 	umull	r2, r3, r2, r3
 800c548:	0c9b      	lsrs	r3, r3, #18
 800c54a:	3301      	adds	r3, #1
 800c54c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c54e:	e002      	b.n	800c556 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	3b01      	subs	r3, #1
 800c554:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c556:	4b15      	ldr	r3, [pc, #84]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c558:	695b      	ldr	r3, [r3, #20]
 800c55a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c55e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c562:	d102      	bne.n	800c56a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d1f2      	bne.n	800c550 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c56a:	4b10      	ldr	r3, [pc, #64]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c56c:	695b      	ldr	r3, [r3, #20]
 800c56e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c572:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c576:	d112      	bne.n	800c59e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c578:	2303      	movs	r3, #3
 800c57a:	e011      	b.n	800c5a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c57c:	4b0b      	ldr	r3, [pc, #44]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c57e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c582:	4a0a      	ldr	r2, [pc, #40]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c584:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c588:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800c58c:	e007      	b.n	800c59e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c58e:	4b07      	ldr	r3, [pc, #28]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c596:	4a05      	ldr	r2, [pc, #20]	; (800c5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c598:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c59c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800c59e:	2300      	movs	r3, #0
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3714      	adds	r7, #20
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5aa:	4770      	bx	lr
 800c5ac:	40007000 	.word	0x40007000
 800c5b0:	20000c30 	.word	0x20000c30
 800c5b4:	431bde83 	.word	0x431bde83

0800c5b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b088      	sub	sp, #32
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d101      	bne.n	800c5ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	e308      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	f003 0301 	and.w	r3, r3, #1
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d075      	beq.n	800c6c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c5d6:	4ba3      	ldr	r3, [pc, #652]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c5d8:	689b      	ldr	r3, [r3, #8]
 800c5da:	f003 030c 	and.w	r3, r3, #12
 800c5de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c5e0:	4ba0      	ldr	r3, [pc, #640]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c5e2:	68db      	ldr	r3, [r3, #12]
 800c5e4:	f003 0303 	and.w	r3, r3, #3
 800c5e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800c5ea:	69bb      	ldr	r3, [r7, #24]
 800c5ec:	2b0c      	cmp	r3, #12
 800c5ee:	d102      	bne.n	800c5f6 <HAL_RCC_OscConfig+0x3e>
 800c5f0:	697b      	ldr	r3, [r7, #20]
 800c5f2:	2b03      	cmp	r3, #3
 800c5f4:	d002      	beq.n	800c5fc <HAL_RCC_OscConfig+0x44>
 800c5f6:	69bb      	ldr	r3, [r7, #24]
 800c5f8:	2b08      	cmp	r3, #8
 800c5fa:	d10b      	bne.n	800c614 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c5fc:	4b99      	ldr	r3, [pc, #612]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c604:	2b00      	cmp	r3, #0
 800c606:	d05b      	beq.n	800c6c0 <HAL_RCC_OscConfig+0x108>
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	685b      	ldr	r3, [r3, #4]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d157      	bne.n	800c6c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800c610:	2301      	movs	r3, #1
 800c612:	e2e3      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	685b      	ldr	r3, [r3, #4]
 800c618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c61c:	d106      	bne.n	800c62c <HAL_RCC_OscConfig+0x74>
 800c61e:	4b91      	ldr	r3, [pc, #580]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	4a90      	ldr	r2, [pc, #576]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c628:	6013      	str	r3, [r2, #0]
 800c62a:	e01d      	b.n	800c668 <HAL_RCC_OscConfig+0xb0>
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	685b      	ldr	r3, [r3, #4]
 800c630:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c634:	d10c      	bne.n	800c650 <HAL_RCC_OscConfig+0x98>
 800c636:	4b8b      	ldr	r3, [pc, #556]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	4a8a      	ldr	r2, [pc, #552]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c63c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c640:	6013      	str	r3, [r2, #0]
 800c642:	4b88      	ldr	r3, [pc, #544]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	4a87      	ldr	r2, [pc, #540]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c64c:	6013      	str	r3, [r2, #0]
 800c64e:	e00b      	b.n	800c668 <HAL_RCC_OscConfig+0xb0>
 800c650:	4b84      	ldr	r3, [pc, #528]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	4a83      	ldr	r2, [pc, #524]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c65a:	6013      	str	r3, [r2, #0]
 800c65c:	4b81      	ldr	r3, [pc, #516]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	4a80      	ldr	r2, [pc, #512]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c666:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	685b      	ldr	r3, [r3, #4]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d013      	beq.n	800c698 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c670:	f7fc fbcc 	bl	8008e0c <HAL_GetTick>
 800c674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c676:	e008      	b.n	800c68a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c678:	f7fc fbc8 	bl	8008e0c <HAL_GetTick>
 800c67c:	4602      	mov	r2, r0
 800c67e:	693b      	ldr	r3, [r7, #16]
 800c680:	1ad3      	subs	r3, r2, r3
 800c682:	2b64      	cmp	r3, #100	; 0x64
 800c684:	d901      	bls.n	800c68a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c686:	2303      	movs	r3, #3
 800c688:	e2a8      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c68a:	4b76      	ldr	r3, [pc, #472]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c692:	2b00      	cmp	r3, #0
 800c694:	d0f0      	beq.n	800c678 <HAL_RCC_OscConfig+0xc0>
 800c696:	e014      	b.n	800c6c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c698:	f7fc fbb8 	bl	8008e0c <HAL_GetTick>
 800c69c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c69e:	e008      	b.n	800c6b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c6a0:	f7fc fbb4 	bl	8008e0c <HAL_GetTick>
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	693b      	ldr	r3, [r7, #16]
 800c6a8:	1ad3      	subs	r3, r2, r3
 800c6aa:	2b64      	cmp	r3, #100	; 0x64
 800c6ac:	d901      	bls.n	800c6b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c6ae:	2303      	movs	r3, #3
 800c6b0:	e294      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c6b2:	4b6c      	ldr	r3, [pc, #432]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d1f0      	bne.n	800c6a0 <HAL_RCC_OscConfig+0xe8>
 800c6be:	e000      	b.n	800c6c2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c6c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	f003 0302 	and.w	r3, r3, #2
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d075      	beq.n	800c7ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c6ce:	4b65      	ldr	r3, [pc, #404]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c6d0:	689b      	ldr	r3, [r3, #8]
 800c6d2:	f003 030c 	and.w	r3, r3, #12
 800c6d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c6d8:	4b62      	ldr	r3, [pc, #392]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c6da:	68db      	ldr	r3, [r3, #12]
 800c6dc:	f003 0303 	and.w	r3, r3, #3
 800c6e0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800c6e2:	69bb      	ldr	r3, [r7, #24]
 800c6e4:	2b0c      	cmp	r3, #12
 800c6e6:	d102      	bne.n	800c6ee <HAL_RCC_OscConfig+0x136>
 800c6e8:	697b      	ldr	r3, [r7, #20]
 800c6ea:	2b02      	cmp	r3, #2
 800c6ec:	d002      	beq.n	800c6f4 <HAL_RCC_OscConfig+0x13c>
 800c6ee:	69bb      	ldr	r3, [r7, #24]
 800c6f0:	2b04      	cmp	r3, #4
 800c6f2:	d11f      	bne.n	800c734 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c6f4:	4b5b      	ldr	r3, [pc, #364]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d005      	beq.n	800c70c <HAL_RCC_OscConfig+0x154>
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	68db      	ldr	r3, [r3, #12]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d101      	bne.n	800c70c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800c708:	2301      	movs	r3, #1
 800c70a:	e267      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c70c:	4b55      	ldr	r3, [pc, #340]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c70e:	685b      	ldr	r3, [r3, #4]
 800c710:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	691b      	ldr	r3, [r3, #16]
 800c718:	061b      	lsls	r3, r3, #24
 800c71a:	4952      	ldr	r1, [pc, #328]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c71c:	4313      	orrs	r3, r2
 800c71e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c720:	4b51      	ldr	r3, [pc, #324]	; (800c868 <HAL_RCC_OscConfig+0x2b0>)
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	4618      	mov	r0, r3
 800c726:	f7fc fb25 	bl	8008d74 <HAL_InitTick>
 800c72a:	4603      	mov	r3, r0
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d043      	beq.n	800c7b8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800c730:	2301      	movs	r3, #1
 800c732:	e253      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	68db      	ldr	r3, [r3, #12]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d023      	beq.n	800c784 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c73c:	4b49      	ldr	r3, [pc, #292]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	4a48      	ldr	r2, [pc, #288]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c742:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c746:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c748:	f7fc fb60 	bl	8008e0c <HAL_GetTick>
 800c74c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c74e:	e008      	b.n	800c762 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c750:	f7fc fb5c 	bl	8008e0c <HAL_GetTick>
 800c754:	4602      	mov	r2, r0
 800c756:	693b      	ldr	r3, [r7, #16]
 800c758:	1ad3      	subs	r3, r2, r3
 800c75a:	2b02      	cmp	r3, #2
 800c75c:	d901      	bls.n	800c762 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800c75e:	2303      	movs	r3, #3
 800c760:	e23c      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c762:	4b40      	ldr	r3, [pc, #256]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d0f0      	beq.n	800c750 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c76e:	4b3d      	ldr	r3, [pc, #244]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c770:	685b      	ldr	r3, [r3, #4]
 800c772:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	691b      	ldr	r3, [r3, #16]
 800c77a:	061b      	lsls	r3, r3, #24
 800c77c:	4939      	ldr	r1, [pc, #228]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c77e:	4313      	orrs	r3, r2
 800c780:	604b      	str	r3, [r1, #4]
 800c782:	e01a      	b.n	800c7ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c784:	4b37      	ldr	r3, [pc, #220]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	4a36      	ldr	r2, [pc, #216]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c78a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c78e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c790:	f7fc fb3c 	bl	8008e0c <HAL_GetTick>
 800c794:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c796:	e008      	b.n	800c7aa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c798:	f7fc fb38 	bl	8008e0c <HAL_GetTick>
 800c79c:	4602      	mov	r2, r0
 800c79e:	693b      	ldr	r3, [r7, #16]
 800c7a0:	1ad3      	subs	r3, r2, r3
 800c7a2:	2b02      	cmp	r3, #2
 800c7a4:	d901      	bls.n	800c7aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800c7a6:	2303      	movs	r3, #3
 800c7a8:	e218      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c7aa:	4b2e      	ldr	r3, [pc, #184]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d1f0      	bne.n	800c798 <HAL_RCC_OscConfig+0x1e0>
 800c7b6:	e000      	b.n	800c7ba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c7b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	f003 0308 	and.w	r3, r3, #8
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d03c      	beq.n	800c840 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	695b      	ldr	r3, [r3, #20]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d01c      	beq.n	800c808 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c7ce:	4b25      	ldr	r3, [pc, #148]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c7d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c7d4:	4a23      	ldr	r2, [pc, #140]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c7d6:	f043 0301 	orr.w	r3, r3, #1
 800c7da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c7de:	f7fc fb15 	bl	8008e0c <HAL_GetTick>
 800c7e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c7e4:	e008      	b.n	800c7f8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c7e6:	f7fc fb11 	bl	8008e0c <HAL_GetTick>
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	693b      	ldr	r3, [r7, #16]
 800c7ee:	1ad3      	subs	r3, r2, r3
 800c7f0:	2b02      	cmp	r3, #2
 800c7f2:	d901      	bls.n	800c7f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800c7f4:	2303      	movs	r3, #3
 800c7f6:	e1f1      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c7f8:	4b1a      	ldr	r3, [pc, #104]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c7fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c7fe:	f003 0302 	and.w	r3, r3, #2
 800c802:	2b00      	cmp	r3, #0
 800c804:	d0ef      	beq.n	800c7e6 <HAL_RCC_OscConfig+0x22e>
 800c806:	e01b      	b.n	800c840 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c808:	4b16      	ldr	r3, [pc, #88]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c80a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c80e:	4a15      	ldr	r2, [pc, #84]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c810:	f023 0301 	bic.w	r3, r3, #1
 800c814:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c818:	f7fc faf8 	bl	8008e0c <HAL_GetTick>
 800c81c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c81e:	e008      	b.n	800c832 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c820:	f7fc faf4 	bl	8008e0c <HAL_GetTick>
 800c824:	4602      	mov	r2, r0
 800c826:	693b      	ldr	r3, [r7, #16]
 800c828:	1ad3      	subs	r3, r2, r3
 800c82a:	2b02      	cmp	r3, #2
 800c82c:	d901      	bls.n	800c832 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800c82e:	2303      	movs	r3, #3
 800c830:	e1d4      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c832:	4b0c      	ldr	r3, [pc, #48]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c834:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c838:	f003 0302 	and.w	r3, r3, #2
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d1ef      	bne.n	800c820 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	f003 0304 	and.w	r3, r3, #4
 800c848:	2b00      	cmp	r3, #0
 800c84a:	f000 80ab 	beq.w	800c9a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c84e:	2300      	movs	r3, #0
 800c850:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c852:	4b04      	ldr	r3, [pc, #16]	; (800c864 <HAL_RCC_OscConfig+0x2ac>)
 800c854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d106      	bne.n	800c86c <HAL_RCC_OscConfig+0x2b4>
 800c85e:	2301      	movs	r3, #1
 800c860:	e005      	b.n	800c86e <HAL_RCC_OscConfig+0x2b6>
 800c862:	bf00      	nop
 800c864:	40021000 	.word	0x40021000
 800c868:	20000c34 	.word	0x20000c34
 800c86c:	2300      	movs	r3, #0
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d00d      	beq.n	800c88e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c872:	4baf      	ldr	r3, [pc, #700]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c876:	4aae      	ldr	r2, [pc, #696]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c87c:	6593      	str	r3, [r2, #88]	; 0x58
 800c87e:	4bac      	ldr	r3, [pc, #688]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c886:	60fb      	str	r3, [r7, #12]
 800c888:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800c88a:	2301      	movs	r3, #1
 800c88c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c88e:	4ba9      	ldr	r3, [pc, #676]	; (800cb34 <HAL_RCC_OscConfig+0x57c>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c896:	2b00      	cmp	r3, #0
 800c898:	d118      	bne.n	800c8cc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c89a:	4ba6      	ldr	r3, [pc, #664]	; (800cb34 <HAL_RCC_OscConfig+0x57c>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	4aa5      	ldr	r2, [pc, #660]	; (800cb34 <HAL_RCC_OscConfig+0x57c>)
 800c8a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c8a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c8a6:	f7fc fab1 	bl	8008e0c <HAL_GetTick>
 800c8aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c8ac:	e008      	b.n	800c8c0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c8ae:	f7fc faad 	bl	8008e0c <HAL_GetTick>
 800c8b2:	4602      	mov	r2, r0
 800c8b4:	693b      	ldr	r3, [r7, #16]
 800c8b6:	1ad3      	subs	r3, r2, r3
 800c8b8:	2b02      	cmp	r3, #2
 800c8ba:	d901      	bls.n	800c8c0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800c8bc:	2303      	movs	r3, #3
 800c8be:	e18d      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c8c0:	4b9c      	ldr	r3, [pc, #624]	; (800cb34 <HAL_RCC_OscConfig+0x57c>)
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d0f0      	beq.n	800c8ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	689b      	ldr	r3, [r3, #8]
 800c8d0:	2b01      	cmp	r3, #1
 800c8d2:	d108      	bne.n	800c8e6 <HAL_RCC_OscConfig+0x32e>
 800c8d4:	4b96      	ldr	r3, [pc, #600]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c8d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c8da:	4a95      	ldr	r2, [pc, #596]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c8dc:	f043 0301 	orr.w	r3, r3, #1
 800c8e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c8e4:	e024      	b.n	800c930 <HAL_RCC_OscConfig+0x378>
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	689b      	ldr	r3, [r3, #8]
 800c8ea:	2b05      	cmp	r3, #5
 800c8ec:	d110      	bne.n	800c910 <HAL_RCC_OscConfig+0x358>
 800c8ee:	4b90      	ldr	r3, [pc, #576]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c8f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c8f4:	4a8e      	ldr	r2, [pc, #568]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c8f6:	f043 0304 	orr.w	r3, r3, #4
 800c8fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c8fe:	4b8c      	ldr	r3, [pc, #560]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c904:	4a8a      	ldr	r2, [pc, #552]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c906:	f043 0301 	orr.w	r3, r3, #1
 800c90a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c90e:	e00f      	b.n	800c930 <HAL_RCC_OscConfig+0x378>
 800c910:	4b87      	ldr	r3, [pc, #540]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c916:	4a86      	ldr	r2, [pc, #536]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c918:	f023 0301 	bic.w	r3, r3, #1
 800c91c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c920:	4b83      	ldr	r3, [pc, #524]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c926:	4a82      	ldr	r2, [pc, #520]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c928:	f023 0304 	bic.w	r3, r3, #4
 800c92c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	689b      	ldr	r3, [r3, #8]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d016      	beq.n	800c966 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c938:	f7fc fa68 	bl	8008e0c <HAL_GetTick>
 800c93c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c93e:	e00a      	b.n	800c956 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c940:	f7fc fa64 	bl	8008e0c <HAL_GetTick>
 800c944:	4602      	mov	r2, r0
 800c946:	693b      	ldr	r3, [r7, #16]
 800c948:	1ad3      	subs	r3, r2, r3
 800c94a:	f241 3288 	movw	r2, #5000	; 0x1388
 800c94e:	4293      	cmp	r3, r2
 800c950:	d901      	bls.n	800c956 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800c952:	2303      	movs	r3, #3
 800c954:	e142      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c956:	4b76      	ldr	r3, [pc, #472]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c95c:	f003 0302 	and.w	r3, r3, #2
 800c960:	2b00      	cmp	r3, #0
 800c962:	d0ed      	beq.n	800c940 <HAL_RCC_OscConfig+0x388>
 800c964:	e015      	b.n	800c992 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c966:	f7fc fa51 	bl	8008e0c <HAL_GetTick>
 800c96a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c96c:	e00a      	b.n	800c984 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c96e:	f7fc fa4d 	bl	8008e0c <HAL_GetTick>
 800c972:	4602      	mov	r2, r0
 800c974:	693b      	ldr	r3, [r7, #16]
 800c976:	1ad3      	subs	r3, r2, r3
 800c978:	f241 3288 	movw	r2, #5000	; 0x1388
 800c97c:	4293      	cmp	r3, r2
 800c97e:	d901      	bls.n	800c984 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800c980:	2303      	movs	r3, #3
 800c982:	e12b      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c984:	4b6a      	ldr	r3, [pc, #424]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c986:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c98a:	f003 0302 	and.w	r3, r3, #2
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d1ed      	bne.n	800c96e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c992:	7ffb      	ldrb	r3, [r7, #31]
 800c994:	2b01      	cmp	r3, #1
 800c996:	d105      	bne.n	800c9a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c998:	4b65      	ldr	r3, [pc, #404]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c99a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c99c:	4a64      	ldr	r2, [pc, #400]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c99e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c9a2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	f003 0320 	and.w	r3, r3, #32
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d03c      	beq.n	800ca2a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	699b      	ldr	r3, [r3, #24]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d01c      	beq.n	800c9f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c9b8:	4b5d      	ldr	r3, [pc, #372]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c9ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c9be:	4a5c      	ldr	r2, [pc, #368]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c9c0:	f043 0301 	orr.w	r3, r3, #1
 800c9c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c9c8:	f7fc fa20 	bl	8008e0c <HAL_GetTick>
 800c9cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c9ce:	e008      	b.n	800c9e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c9d0:	f7fc fa1c 	bl	8008e0c <HAL_GetTick>
 800c9d4:	4602      	mov	r2, r0
 800c9d6:	693b      	ldr	r3, [r7, #16]
 800c9d8:	1ad3      	subs	r3, r2, r3
 800c9da:	2b02      	cmp	r3, #2
 800c9dc:	d901      	bls.n	800c9e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800c9de:	2303      	movs	r3, #3
 800c9e0:	e0fc      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c9e2:	4b53      	ldr	r3, [pc, #332]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c9e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c9e8:	f003 0302 	and.w	r3, r3, #2
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d0ef      	beq.n	800c9d0 <HAL_RCC_OscConfig+0x418>
 800c9f0:	e01b      	b.n	800ca2a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c9f2:	4b4f      	ldr	r3, [pc, #316]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c9f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c9f8:	4a4d      	ldr	r2, [pc, #308]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800c9fa:	f023 0301 	bic.w	r3, r3, #1
 800c9fe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca02:	f7fc fa03 	bl	8008e0c <HAL_GetTick>
 800ca06:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ca08:	e008      	b.n	800ca1c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ca0a:	f7fc f9ff 	bl	8008e0c <HAL_GetTick>
 800ca0e:	4602      	mov	r2, r0
 800ca10:	693b      	ldr	r3, [r7, #16]
 800ca12:	1ad3      	subs	r3, r2, r3
 800ca14:	2b02      	cmp	r3, #2
 800ca16:	d901      	bls.n	800ca1c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800ca18:	2303      	movs	r3, #3
 800ca1a:	e0df      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ca1c:	4b44      	ldr	r3, [pc, #272]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800ca1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ca22:	f003 0302 	and.w	r3, r3, #2
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d1ef      	bne.n	800ca0a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	69db      	ldr	r3, [r3, #28]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	f000 80d3 	beq.w	800cbda <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ca34:	4b3e      	ldr	r3, [pc, #248]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800ca36:	689b      	ldr	r3, [r3, #8]
 800ca38:	f003 030c 	and.w	r3, r3, #12
 800ca3c:	2b0c      	cmp	r3, #12
 800ca3e:	f000 808d 	beq.w	800cb5c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	69db      	ldr	r3, [r3, #28]
 800ca46:	2b02      	cmp	r3, #2
 800ca48:	d15a      	bne.n	800cb00 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ca4a:	4b39      	ldr	r3, [pc, #228]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	4a38      	ldr	r2, [pc, #224]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800ca50:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ca54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca56:	f7fc f9d9 	bl	8008e0c <HAL_GetTick>
 800ca5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ca5c:	e008      	b.n	800ca70 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ca5e:	f7fc f9d5 	bl	8008e0c <HAL_GetTick>
 800ca62:	4602      	mov	r2, r0
 800ca64:	693b      	ldr	r3, [r7, #16]
 800ca66:	1ad3      	subs	r3, r2, r3
 800ca68:	2b02      	cmp	r3, #2
 800ca6a:	d901      	bls.n	800ca70 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800ca6c:	2303      	movs	r3, #3
 800ca6e:	e0b5      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ca70:	4b2f      	ldr	r3, [pc, #188]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d1f0      	bne.n	800ca5e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ca7c:	4b2c      	ldr	r3, [pc, #176]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800ca7e:	68da      	ldr	r2, [r3, #12]
 800ca80:	4b2d      	ldr	r3, [pc, #180]	; (800cb38 <HAL_RCC_OscConfig+0x580>)
 800ca82:	4013      	ands	r3, r2
 800ca84:	687a      	ldr	r2, [r7, #4]
 800ca86:	6a11      	ldr	r1, [r2, #32]
 800ca88:	687a      	ldr	r2, [r7, #4]
 800ca8a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ca8c:	3a01      	subs	r2, #1
 800ca8e:	0112      	lsls	r2, r2, #4
 800ca90:	4311      	orrs	r1, r2
 800ca92:	687a      	ldr	r2, [r7, #4]
 800ca94:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800ca96:	0212      	lsls	r2, r2, #8
 800ca98:	4311      	orrs	r1, r2
 800ca9a:	687a      	ldr	r2, [r7, #4]
 800ca9c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ca9e:	0852      	lsrs	r2, r2, #1
 800caa0:	3a01      	subs	r2, #1
 800caa2:	0552      	lsls	r2, r2, #21
 800caa4:	4311      	orrs	r1, r2
 800caa6:	687a      	ldr	r2, [r7, #4]
 800caa8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800caaa:	0852      	lsrs	r2, r2, #1
 800caac:	3a01      	subs	r2, #1
 800caae:	0652      	lsls	r2, r2, #25
 800cab0:	4311      	orrs	r1, r2
 800cab2:	687a      	ldr	r2, [r7, #4]
 800cab4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800cab6:	06d2      	lsls	r2, r2, #27
 800cab8:	430a      	orrs	r2, r1
 800caba:	491d      	ldr	r1, [pc, #116]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cabc:	4313      	orrs	r3, r2
 800cabe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cac0:	4b1b      	ldr	r3, [pc, #108]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	4a1a      	ldr	r2, [pc, #104]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cac6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800caca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cacc:	4b18      	ldr	r3, [pc, #96]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cace:	68db      	ldr	r3, [r3, #12]
 800cad0:	4a17      	ldr	r2, [pc, #92]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cad2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cad6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cad8:	f7fc f998 	bl	8008e0c <HAL_GetTick>
 800cadc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cade:	e008      	b.n	800caf2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cae0:	f7fc f994 	bl	8008e0c <HAL_GetTick>
 800cae4:	4602      	mov	r2, r0
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	1ad3      	subs	r3, r2, r3
 800caea:	2b02      	cmp	r3, #2
 800caec:	d901      	bls.n	800caf2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800caee:	2303      	movs	r3, #3
 800caf0:	e074      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800caf2:	4b0f      	ldr	r3, [pc, #60]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d0f0      	beq.n	800cae0 <HAL_RCC_OscConfig+0x528>
 800cafe:	e06c      	b.n	800cbda <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cb00:	4b0b      	ldr	r3, [pc, #44]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	4a0a      	ldr	r2, [pc, #40]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cb06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cb0a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800cb0c:	4b08      	ldr	r3, [pc, #32]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cb0e:	68db      	ldr	r3, [r3, #12]
 800cb10:	4a07      	ldr	r2, [pc, #28]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cb12:	f023 0303 	bic.w	r3, r3, #3
 800cb16:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800cb18:	4b05      	ldr	r3, [pc, #20]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cb1a:	68db      	ldr	r3, [r3, #12]
 800cb1c:	4a04      	ldr	r2, [pc, #16]	; (800cb30 <HAL_RCC_OscConfig+0x578>)
 800cb1e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800cb22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cb26:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb28:	f7fc f970 	bl	8008e0c <HAL_GetTick>
 800cb2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cb2e:	e00e      	b.n	800cb4e <HAL_RCC_OscConfig+0x596>
 800cb30:	40021000 	.word	0x40021000
 800cb34:	40007000 	.word	0x40007000
 800cb38:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cb3c:	f7fc f966 	bl	8008e0c <HAL_GetTick>
 800cb40:	4602      	mov	r2, r0
 800cb42:	693b      	ldr	r3, [r7, #16]
 800cb44:	1ad3      	subs	r3, r2, r3
 800cb46:	2b02      	cmp	r3, #2
 800cb48:	d901      	bls.n	800cb4e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800cb4a:	2303      	movs	r3, #3
 800cb4c:	e046      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cb4e:	4b25      	ldr	r3, [pc, #148]	; (800cbe4 <HAL_RCC_OscConfig+0x62c>)
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d1f0      	bne.n	800cb3c <HAL_RCC_OscConfig+0x584>
 800cb5a:	e03e      	b.n	800cbda <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	69db      	ldr	r3, [r3, #28]
 800cb60:	2b01      	cmp	r3, #1
 800cb62:	d101      	bne.n	800cb68 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800cb64:	2301      	movs	r3, #1
 800cb66:	e039      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800cb68:	4b1e      	ldr	r3, [pc, #120]	; (800cbe4 <HAL_RCC_OscConfig+0x62c>)
 800cb6a:	68db      	ldr	r3, [r3, #12]
 800cb6c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cb6e:	697b      	ldr	r3, [r7, #20]
 800cb70:	f003 0203 	and.w	r2, r3, #3
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6a1b      	ldr	r3, [r3, #32]
 800cb78:	429a      	cmp	r2, r3
 800cb7a:	d12c      	bne.n	800cbd6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cb7c:	697b      	ldr	r3, [r7, #20]
 800cb7e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb86:	3b01      	subs	r3, #1
 800cb88:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d123      	bne.n	800cbd6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800cb8e:	697b      	ldr	r3, [r7, #20]
 800cb90:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb98:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cb9a:	429a      	cmp	r2, r3
 800cb9c:	d11b      	bne.n	800cbd6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cba8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800cbaa:	429a      	cmp	r2, r3
 800cbac:	d113      	bne.n	800cbd6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cbae:	697b      	ldr	r3, [r7, #20]
 800cbb0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbb8:	085b      	lsrs	r3, r3, #1
 800cbba:	3b01      	subs	r3, #1
 800cbbc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cbbe:	429a      	cmp	r2, r3
 800cbc0:	d109      	bne.n	800cbd6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800cbc2:	697b      	ldr	r3, [r7, #20]
 800cbc4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cbcc:	085b      	lsrs	r3, r3, #1
 800cbce:	3b01      	subs	r3, #1
 800cbd0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	d001      	beq.n	800cbda <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	e000      	b.n	800cbdc <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800cbda:	2300      	movs	r3, #0
}
 800cbdc:	4618      	mov	r0, r3
 800cbde:	3720      	adds	r7, #32
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}
 800cbe4:	40021000 	.word	0x40021000

0800cbe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b086      	sub	sp, #24
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
 800cbf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d101      	bne.n	800cc00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	e11e      	b.n	800ce3e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800cc00:	4b91      	ldr	r3, [pc, #580]	; (800ce48 <HAL_RCC_ClockConfig+0x260>)
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	f003 030f 	and.w	r3, r3, #15
 800cc08:	683a      	ldr	r2, [r7, #0]
 800cc0a:	429a      	cmp	r2, r3
 800cc0c:	d910      	bls.n	800cc30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cc0e:	4b8e      	ldr	r3, [pc, #568]	; (800ce48 <HAL_RCC_ClockConfig+0x260>)
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	f023 020f 	bic.w	r2, r3, #15
 800cc16:	498c      	ldr	r1, [pc, #560]	; (800ce48 <HAL_RCC_ClockConfig+0x260>)
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	4313      	orrs	r3, r2
 800cc1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cc1e:	4b8a      	ldr	r3, [pc, #552]	; (800ce48 <HAL_RCC_ClockConfig+0x260>)
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	f003 030f 	and.w	r3, r3, #15
 800cc26:	683a      	ldr	r2, [r7, #0]
 800cc28:	429a      	cmp	r2, r3
 800cc2a:	d001      	beq.n	800cc30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	e106      	b.n	800ce3e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	f003 0301 	and.w	r3, r3, #1
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d073      	beq.n	800cd24 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	685b      	ldr	r3, [r3, #4]
 800cc40:	2b03      	cmp	r3, #3
 800cc42:	d129      	bne.n	800cc98 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cc44:	4b81      	ldr	r3, [pc, #516]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d101      	bne.n	800cc54 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800cc50:	2301      	movs	r3, #1
 800cc52:	e0f4      	b.n	800ce3e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800cc54:	f000 f972 	bl	800cf3c <RCC_GetSysClockFreqFromPLLSource>
 800cc58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	4a7c      	ldr	r2, [pc, #496]	; (800ce50 <HAL_RCC_ClockConfig+0x268>)
 800cc5e:	4293      	cmp	r3, r2
 800cc60:	d93f      	bls.n	800cce2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cc62:	4b7a      	ldr	r3, [pc, #488]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cc64:	689b      	ldr	r3, [r3, #8]
 800cc66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d009      	beq.n	800cc82 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d033      	beq.n	800cce2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d12f      	bne.n	800cce2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800cc82:	4b72      	ldr	r3, [pc, #456]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cc84:	689b      	ldr	r3, [r3, #8]
 800cc86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cc8a:	4a70      	ldr	r2, [pc, #448]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cc8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cc90:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800cc92:	2380      	movs	r3, #128	; 0x80
 800cc94:	617b      	str	r3, [r7, #20]
 800cc96:	e024      	b.n	800cce2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	685b      	ldr	r3, [r3, #4]
 800cc9c:	2b02      	cmp	r3, #2
 800cc9e:	d107      	bne.n	800ccb0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cca0:	4b6a      	ldr	r3, [pc, #424]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d109      	bne.n	800ccc0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ccac:	2301      	movs	r3, #1
 800ccae:	e0c6      	b.n	800ce3e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ccb0:	4b66      	ldr	r3, [pc, #408]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d101      	bne.n	800ccc0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	e0be      	b.n	800ce3e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800ccc0:	f000 f8ce 	bl	800ce60 <HAL_RCC_GetSysClockFreq>
 800ccc4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	4a61      	ldr	r2, [pc, #388]	; (800ce50 <HAL_RCC_ClockConfig+0x268>)
 800ccca:	4293      	cmp	r3, r2
 800cccc:	d909      	bls.n	800cce2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ccce:	4b5f      	ldr	r3, [pc, #380]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800ccd0:	689b      	ldr	r3, [r3, #8]
 800ccd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ccd6:	4a5d      	ldr	r2, [pc, #372]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800ccd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccdc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800ccde:	2380      	movs	r3, #128	; 0x80
 800cce0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800cce2:	4b5a      	ldr	r3, [pc, #360]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cce4:	689b      	ldr	r3, [r3, #8]
 800cce6:	f023 0203 	bic.w	r2, r3, #3
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	685b      	ldr	r3, [r3, #4]
 800ccee:	4957      	ldr	r1, [pc, #348]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800ccf0:	4313      	orrs	r3, r2
 800ccf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ccf4:	f7fc f88a 	bl	8008e0c <HAL_GetTick>
 800ccf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ccfa:	e00a      	b.n	800cd12 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ccfc:	f7fc f886 	bl	8008e0c <HAL_GetTick>
 800cd00:	4602      	mov	r2, r0
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	1ad3      	subs	r3, r2, r3
 800cd06:	f241 3288 	movw	r2, #5000	; 0x1388
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	d901      	bls.n	800cd12 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800cd0e:	2303      	movs	r3, #3
 800cd10:	e095      	b.n	800ce3e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cd12:	4b4e      	ldr	r3, [pc, #312]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cd14:	689b      	ldr	r3, [r3, #8]
 800cd16:	f003 020c 	and.w	r2, r3, #12
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	685b      	ldr	r3, [r3, #4]
 800cd1e:	009b      	lsls	r3, r3, #2
 800cd20:	429a      	cmp	r2, r3
 800cd22:	d1eb      	bne.n	800ccfc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	f003 0302 	and.w	r3, r3, #2
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d023      	beq.n	800cd78 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	f003 0304 	and.w	r3, r3, #4
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d005      	beq.n	800cd48 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800cd3c:	4b43      	ldr	r3, [pc, #268]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cd3e:	689b      	ldr	r3, [r3, #8]
 800cd40:	4a42      	ldr	r2, [pc, #264]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cd42:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800cd46:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	f003 0308 	and.w	r3, r3, #8
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d007      	beq.n	800cd64 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800cd54:	4b3d      	ldr	r3, [pc, #244]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cd56:	689b      	ldr	r3, [r3, #8]
 800cd58:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800cd5c:	4a3b      	ldr	r2, [pc, #236]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cd5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800cd62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cd64:	4b39      	ldr	r3, [pc, #228]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cd66:	689b      	ldr	r3, [r3, #8]
 800cd68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	689b      	ldr	r3, [r3, #8]
 800cd70:	4936      	ldr	r1, [pc, #216]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cd72:	4313      	orrs	r3, r2
 800cd74:	608b      	str	r3, [r1, #8]
 800cd76:	e008      	b.n	800cd8a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800cd78:	697b      	ldr	r3, [r7, #20]
 800cd7a:	2b80      	cmp	r3, #128	; 0x80
 800cd7c:	d105      	bne.n	800cd8a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800cd7e:	4b33      	ldr	r3, [pc, #204]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cd80:	689b      	ldr	r3, [r3, #8]
 800cd82:	4a32      	ldr	r2, [pc, #200]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cd84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cd88:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800cd8a:	4b2f      	ldr	r3, [pc, #188]	; (800ce48 <HAL_RCC_ClockConfig+0x260>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	f003 030f 	and.w	r3, r3, #15
 800cd92:	683a      	ldr	r2, [r7, #0]
 800cd94:	429a      	cmp	r2, r3
 800cd96:	d21d      	bcs.n	800cdd4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cd98:	4b2b      	ldr	r3, [pc, #172]	; (800ce48 <HAL_RCC_ClockConfig+0x260>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f023 020f 	bic.w	r2, r3, #15
 800cda0:	4929      	ldr	r1, [pc, #164]	; (800ce48 <HAL_RCC_ClockConfig+0x260>)
 800cda2:	683b      	ldr	r3, [r7, #0]
 800cda4:	4313      	orrs	r3, r2
 800cda6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800cda8:	f7fc f830 	bl	8008e0c <HAL_GetTick>
 800cdac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cdae:	e00a      	b.n	800cdc6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cdb0:	f7fc f82c 	bl	8008e0c <HAL_GetTick>
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	1ad3      	subs	r3, r2, r3
 800cdba:	f241 3288 	movw	r2, #5000	; 0x1388
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d901      	bls.n	800cdc6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800cdc2:	2303      	movs	r3, #3
 800cdc4:	e03b      	b.n	800ce3e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cdc6:	4b20      	ldr	r3, [pc, #128]	; (800ce48 <HAL_RCC_ClockConfig+0x260>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f003 030f 	and.w	r3, r3, #15
 800cdce:	683a      	ldr	r2, [r7, #0]
 800cdd0:	429a      	cmp	r2, r3
 800cdd2:	d1ed      	bne.n	800cdb0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f003 0304 	and.w	r3, r3, #4
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d008      	beq.n	800cdf2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800cde0:	4b1a      	ldr	r3, [pc, #104]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cde2:	689b      	ldr	r3, [r3, #8]
 800cde4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	68db      	ldr	r3, [r3, #12]
 800cdec:	4917      	ldr	r1, [pc, #92]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800cdee:	4313      	orrs	r3, r2
 800cdf0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f003 0308 	and.w	r3, r3, #8
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d009      	beq.n	800ce12 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800cdfe:	4b13      	ldr	r3, [pc, #76]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800ce00:	689b      	ldr	r3, [r3, #8]
 800ce02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	691b      	ldr	r3, [r3, #16]
 800ce0a:	00db      	lsls	r3, r3, #3
 800ce0c:	490f      	ldr	r1, [pc, #60]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800ce0e:	4313      	orrs	r3, r2
 800ce10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ce12:	f000 f825 	bl	800ce60 <HAL_RCC_GetSysClockFreq>
 800ce16:	4601      	mov	r1, r0
 800ce18:	4b0c      	ldr	r3, [pc, #48]	; (800ce4c <HAL_RCC_ClockConfig+0x264>)
 800ce1a:	689b      	ldr	r3, [r3, #8]
 800ce1c:	091b      	lsrs	r3, r3, #4
 800ce1e:	f003 030f 	and.w	r3, r3, #15
 800ce22:	4a0c      	ldr	r2, [pc, #48]	; (800ce54 <HAL_RCC_ClockConfig+0x26c>)
 800ce24:	5cd3      	ldrb	r3, [r2, r3]
 800ce26:	f003 031f 	and.w	r3, r3, #31
 800ce2a:	fa21 f303 	lsr.w	r3, r1, r3
 800ce2e:	4a0a      	ldr	r2, [pc, #40]	; (800ce58 <HAL_RCC_ClockConfig+0x270>)
 800ce30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ce32:	4b0a      	ldr	r3, [pc, #40]	; (800ce5c <HAL_RCC_ClockConfig+0x274>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	4618      	mov	r0, r3
 800ce38:	f7fb ff9c 	bl	8008d74 <HAL_InitTick>
 800ce3c:	4603      	mov	r3, r0
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	3718      	adds	r7, #24
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}
 800ce46:	bf00      	nop
 800ce48:	40022000 	.word	0x40022000
 800ce4c:	40021000 	.word	0x40021000
 800ce50:	04c4b400 	.word	0x04c4b400
 800ce54:	0801650c 	.word	0x0801650c
 800ce58:	20000c30 	.word	0x20000c30
 800ce5c:	20000c34 	.word	0x20000c34

0800ce60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ce60:	b480      	push	{r7}
 800ce62:	b087      	sub	sp, #28
 800ce64:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800ce66:	4b2c      	ldr	r3, [pc, #176]	; (800cf18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ce68:	689b      	ldr	r3, [r3, #8]
 800ce6a:	f003 030c 	and.w	r3, r3, #12
 800ce6e:	2b04      	cmp	r3, #4
 800ce70:	d102      	bne.n	800ce78 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ce72:	4b2a      	ldr	r3, [pc, #168]	; (800cf1c <HAL_RCC_GetSysClockFreq+0xbc>)
 800ce74:	613b      	str	r3, [r7, #16]
 800ce76:	e047      	b.n	800cf08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800ce78:	4b27      	ldr	r3, [pc, #156]	; (800cf18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ce7a:	689b      	ldr	r3, [r3, #8]
 800ce7c:	f003 030c 	and.w	r3, r3, #12
 800ce80:	2b08      	cmp	r3, #8
 800ce82:	d102      	bne.n	800ce8a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ce84:	4b26      	ldr	r3, [pc, #152]	; (800cf20 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ce86:	613b      	str	r3, [r7, #16]
 800ce88:	e03e      	b.n	800cf08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800ce8a:	4b23      	ldr	r3, [pc, #140]	; (800cf18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ce8c:	689b      	ldr	r3, [r3, #8]
 800ce8e:	f003 030c 	and.w	r3, r3, #12
 800ce92:	2b0c      	cmp	r3, #12
 800ce94:	d136      	bne.n	800cf04 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ce96:	4b20      	ldr	r3, [pc, #128]	; (800cf18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ce98:	68db      	ldr	r3, [r3, #12]
 800ce9a:	f003 0303 	and.w	r3, r3, #3
 800ce9e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800cea0:	4b1d      	ldr	r3, [pc, #116]	; (800cf18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cea2:	68db      	ldr	r3, [r3, #12]
 800cea4:	091b      	lsrs	r3, r3, #4
 800cea6:	f003 030f 	and.w	r3, r3, #15
 800ceaa:	3301      	adds	r3, #1
 800ceac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	2b03      	cmp	r3, #3
 800ceb2:	d10c      	bne.n	800cece <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ceb4:	4a1a      	ldr	r2, [pc, #104]	; (800cf20 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ceb6:	68bb      	ldr	r3, [r7, #8]
 800ceb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800cebc:	4a16      	ldr	r2, [pc, #88]	; (800cf18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cebe:	68d2      	ldr	r2, [r2, #12]
 800cec0:	0a12      	lsrs	r2, r2, #8
 800cec2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cec6:	fb02 f303 	mul.w	r3, r2, r3
 800ceca:	617b      	str	r3, [r7, #20]
      break;
 800cecc:	e00c      	b.n	800cee8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cece:	4a13      	ldr	r2, [pc, #76]	; (800cf1c <HAL_RCC_GetSysClockFreq+0xbc>)
 800ced0:	68bb      	ldr	r3, [r7, #8]
 800ced2:	fbb2 f3f3 	udiv	r3, r2, r3
 800ced6:	4a10      	ldr	r2, [pc, #64]	; (800cf18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ced8:	68d2      	ldr	r2, [r2, #12]
 800ceda:	0a12      	lsrs	r2, r2, #8
 800cedc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cee0:	fb02 f303 	mul.w	r3, r2, r3
 800cee4:	617b      	str	r3, [r7, #20]
      break;
 800cee6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800cee8:	4b0b      	ldr	r3, [pc, #44]	; (800cf18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ceea:	68db      	ldr	r3, [r3, #12]
 800ceec:	0e5b      	lsrs	r3, r3, #25
 800ceee:	f003 0303 	and.w	r3, r3, #3
 800cef2:	3301      	adds	r3, #1
 800cef4:	005b      	lsls	r3, r3, #1
 800cef6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800cef8:	697a      	ldr	r2, [r7, #20]
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf00:	613b      	str	r3, [r7, #16]
 800cf02:	e001      	b.n	800cf08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800cf04:	2300      	movs	r3, #0
 800cf06:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800cf08:	693b      	ldr	r3, [r7, #16]
}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	371c      	adds	r7, #28
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf14:	4770      	bx	lr
 800cf16:	bf00      	nop
 800cf18:	40021000 	.word	0x40021000
 800cf1c:	00f42400 	.word	0x00f42400
 800cf20:	007a1200 	.word	0x007a1200

0800cf24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cf24:	b480      	push	{r7}
 800cf26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800cf28:	4b03      	ldr	r3, [pc, #12]	; (800cf38 <HAL_RCC_GetHCLKFreq+0x14>)
 800cf2a:	681b      	ldr	r3, [r3, #0]
}
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf34:	4770      	bx	lr
 800cf36:	bf00      	nop
 800cf38:	20000c30 	.word	0x20000c30

0800cf3c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800cf3c:	b480      	push	{r7}
 800cf3e:	b087      	sub	sp, #28
 800cf40:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800cf42:	4b1e      	ldr	r3, [pc, #120]	; (800cfbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800cf44:	68db      	ldr	r3, [r3, #12]
 800cf46:	f003 0303 	and.w	r3, r3, #3
 800cf4a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800cf4c:	4b1b      	ldr	r3, [pc, #108]	; (800cfbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800cf4e:	68db      	ldr	r3, [r3, #12]
 800cf50:	091b      	lsrs	r3, r3, #4
 800cf52:	f003 030f 	and.w	r3, r3, #15
 800cf56:	3301      	adds	r3, #1
 800cf58:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800cf5a:	693b      	ldr	r3, [r7, #16]
 800cf5c:	2b03      	cmp	r3, #3
 800cf5e:	d10c      	bne.n	800cf7a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cf60:	4a17      	ldr	r2, [pc, #92]	; (800cfc0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf68:	4a14      	ldr	r2, [pc, #80]	; (800cfbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800cf6a:	68d2      	ldr	r2, [r2, #12]
 800cf6c:	0a12      	lsrs	r2, r2, #8
 800cf6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cf72:	fb02 f303 	mul.w	r3, r2, r3
 800cf76:	617b      	str	r3, [r7, #20]
    break;
 800cf78:	e00c      	b.n	800cf94 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cf7a:	4a12      	ldr	r2, [pc, #72]	; (800cfc4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf82:	4a0e      	ldr	r2, [pc, #56]	; (800cfbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800cf84:	68d2      	ldr	r2, [r2, #12]
 800cf86:	0a12      	lsrs	r2, r2, #8
 800cf88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cf8c:	fb02 f303 	mul.w	r3, r2, r3
 800cf90:	617b      	str	r3, [r7, #20]
    break;
 800cf92:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800cf94:	4b09      	ldr	r3, [pc, #36]	; (800cfbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800cf96:	68db      	ldr	r3, [r3, #12]
 800cf98:	0e5b      	lsrs	r3, r3, #25
 800cf9a:	f003 0303 	and.w	r3, r3, #3
 800cf9e:	3301      	adds	r3, #1
 800cfa0:	005b      	lsls	r3, r3, #1
 800cfa2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800cfa4:	697a      	ldr	r2, [r7, #20]
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800cfae:	687b      	ldr	r3, [r7, #4]
}
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	371c      	adds	r7, #28
 800cfb4:	46bd      	mov	sp, r7
 800cfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfba:	4770      	bx	lr
 800cfbc:	40021000 	.word	0x40021000
 800cfc0:	007a1200 	.word	0x007a1200
 800cfc4:	00f42400 	.word	0x00f42400

0800cfc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b086      	sub	sp, #24
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	f000 8098 	beq.w	800d116 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cfea:	4b43      	ldr	r3, [pc, #268]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cfec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cfee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d10d      	bne.n	800d012 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cff6:	4b40      	ldr	r3, [pc, #256]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cffa:	4a3f      	ldr	r2, [pc, #252]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d000:	6593      	str	r3, [r2, #88]	; 0x58
 800d002:	4b3d      	ldr	r3, [pc, #244]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d00a:	60bb      	str	r3, [r7, #8]
 800d00c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d00e:	2301      	movs	r3, #1
 800d010:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d012:	4b3a      	ldr	r3, [pc, #232]	; (800d0fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	4a39      	ldr	r2, [pc, #228]	; (800d0fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d018:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d01c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d01e:	f7fb fef5 	bl	8008e0c <HAL_GetTick>
 800d022:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d024:	e009      	b.n	800d03a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d026:	f7fb fef1 	bl	8008e0c <HAL_GetTick>
 800d02a:	4602      	mov	r2, r0
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	1ad3      	subs	r3, r2, r3
 800d030:	2b02      	cmp	r3, #2
 800d032:	d902      	bls.n	800d03a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800d034:	2303      	movs	r3, #3
 800d036:	74fb      	strb	r3, [r7, #19]
        break;
 800d038:	e005      	b.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d03a:	4b30      	ldr	r3, [pc, #192]	; (800d0fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d042:	2b00      	cmp	r3, #0
 800d044:	d0ef      	beq.n	800d026 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800d046:	7cfb      	ldrb	r3, [r7, #19]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d159      	bne.n	800d100 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d04c:	4b2a      	ldr	r3, [pc, #168]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d04e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d052:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d056:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d058:	697b      	ldr	r3, [r7, #20]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d01e      	beq.n	800d09c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d062:	697a      	ldr	r2, [r7, #20]
 800d064:	429a      	cmp	r2, r3
 800d066:	d019      	beq.n	800d09c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d068:	4b23      	ldr	r3, [pc, #140]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d06a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d06e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d072:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d074:	4b20      	ldr	r3, [pc, #128]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d07a:	4a1f      	ldr	r2, [pc, #124]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d07c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d080:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d084:	4b1c      	ldr	r3, [pc, #112]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d08a:	4a1b      	ldr	r2, [pc, #108]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d08c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d090:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d094:	4a18      	ldr	r2, [pc, #96]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d096:	697b      	ldr	r3, [r7, #20]
 800d098:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d09c:	697b      	ldr	r3, [r7, #20]
 800d09e:	f003 0301 	and.w	r3, r3, #1
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d016      	beq.n	800d0d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d0a6:	f7fb feb1 	bl	8008e0c <HAL_GetTick>
 800d0aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d0ac:	e00b      	b.n	800d0c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d0ae:	f7fb fead 	bl	8008e0c <HAL_GetTick>
 800d0b2:	4602      	mov	r2, r0
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	1ad3      	subs	r3, r2, r3
 800d0b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	d902      	bls.n	800d0c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800d0c0:	2303      	movs	r3, #3
 800d0c2:	74fb      	strb	r3, [r7, #19]
            break;
 800d0c4:	e006      	b.n	800d0d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d0c6:	4b0c      	ldr	r3, [pc, #48]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d0c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d0cc:	f003 0302 	and.w	r3, r3, #2
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d0ec      	beq.n	800d0ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800d0d4:	7cfb      	ldrb	r3, [r7, #19]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d10b      	bne.n	800d0f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d0da:	4b07      	ldr	r3, [pc, #28]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d0dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d0e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d0e8:	4903      	ldr	r1, [pc, #12]	; (800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d0ea:	4313      	orrs	r3, r2
 800d0ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d0f0:	e008      	b.n	800d104 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d0f2:	7cfb      	ldrb	r3, [r7, #19]
 800d0f4:	74bb      	strb	r3, [r7, #18]
 800d0f6:	e005      	b.n	800d104 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d0f8:	40021000 	.word	0x40021000
 800d0fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d100:	7cfb      	ldrb	r3, [r7, #19]
 800d102:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d104:	7c7b      	ldrb	r3, [r7, #17]
 800d106:	2b01      	cmp	r3, #1
 800d108:	d105      	bne.n	800d116 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d10a:	4baf      	ldr	r3, [pc, #700]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d10c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d10e:	4aae      	ldr	r2, [pc, #696]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d110:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d114:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	f003 0301 	and.w	r3, r3, #1
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d00a      	beq.n	800d138 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d122:	4ba9      	ldr	r3, [pc, #676]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d128:	f023 0203 	bic.w	r2, r3, #3
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	685b      	ldr	r3, [r3, #4]
 800d130:	49a5      	ldr	r1, [pc, #660]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d132:	4313      	orrs	r3, r2
 800d134:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	f003 0302 	and.w	r3, r3, #2
 800d140:	2b00      	cmp	r3, #0
 800d142:	d00a      	beq.n	800d15a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d144:	4ba0      	ldr	r3, [pc, #640]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d14a:	f023 020c 	bic.w	r2, r3, #12
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	689b      	ldr	r3, [r3, #8]
 800d152:	499d      	ldr	r1, [pc, #628]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d154:	4313      	orrs	r3, r2
 800d156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	f003 0304 	and.w	r3, r3, #4
 800d162:	2b00      	cmp	r3, #0
 800d164:	d00a      	beq.n	800d17c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d166:	4b98      	ldr	r3, [pc, #608]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d16c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	68db      	ldr	r3, [r3, #12]
 800d174:	4994      	ldr	r1, [pc, #592]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d176:	4313      	orrs	r3, r2
 800d178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f003 0308 	and.w	r3, r3, #8
 800d184:	2b00      	cmp	r3, #0
 800d186:	d00a      	beq.n	800d19e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d188:	4b8f      	ldr	r3, [pc, #572]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d18a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d18e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	691b      	ldr	r3, [r3, #16]
 800d196:	498c      	ldr	r1, [pc, #560]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d198:	4313      	orrs	r3, r2
 800d19a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f003 0310 	and.w	r3, r3, #16
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d00a      	beq.n	800d1c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800d1aa:	4b87      	ldr	r3, [pc, #540]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d1ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d1b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	695b      	ldr	r3, [r3, #20]
 800d1b8:	4983      	ldr	r1, [pc, #524]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d1ba:	4313      	orrs	r3, r2
 800d1bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	f003 0320 	and.w	r3, r3, #32
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d00a      	beq.n	800d1e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d1cc:	4b7e      	ldr	r3, [pc, #504]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d1ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d1d2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	699b      	ldr	r3, [r3, #24]
 800d1da:	497b      	ldr	r1, [pc, #492]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d1dc:	4313      	orrs	r3, r2
 800d1de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d00a      	beq.n	800d204 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d1ee:	4b76      	ldr	r3, [pc, #472]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d1f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d1f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	69db      	ldr	r3, [r3, #28]
 800d1fc:	4972      	ldr	r1, [pc, #456]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d1fe:	4313      	orrs	r3, r2
 800d200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d00a      	beq.n	800d226 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d210:	4b6d      	ldr	r3, [pc, #436]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d216:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	6a1b      	ldr	r3, [r3, #32]
 800d21e:	496a      	ldr	r1, [pc, #424]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d220:	4313      	orrs	r3, r2
 800d222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d00a      	beq.n	800d248 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d232:	4b65      	ldr	r3, [pc, #404]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d238:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d240:	4961      	ldr	r1, [pc, #388]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d242:	4313      	orrs	r3, r2
 800d244:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d250:	2b00      	cmp	r3, #0
 800d252:	d00a      	beq.n	800d26a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d254:	4b5c      	ldr	r3, [pc, #368]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d256:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d25a:	f023 0203 	bic.w	r2, r3, #3
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d262:	4959      	ldr	r1, [pc, #356]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d264:	4313      	orrs	r3, r2
 800d266:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d272:	2b00      	cmp	r3, #0
 800d274:	d00a      	beq.n	800d28c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d276:	4b54      	ldr	r3, [pc, #336]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d27c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d284:	4950      	ldr	r1, [pc, #320]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d286:	4313      	orrs	r3, r2
 800d288:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d294:	2b00      	cmp	r3, #0
 800d296:	d015      	beq.n	800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d298:	4b4b      	ldr	r3, [pc, #300]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d29a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d29e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2a6:	4948      	ldr	r1, [pc, #288]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2a8:	4313      	orrs	r3, r2
 800d2aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d2b6:	d105      	bne.n	800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d2b8:	4b43      	ldr	r3, [pc, #268]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2ba:	68db      	ldr	r3, [r3, #12]
 800d2bc:	4a42      	ldr	r2, [pc, #264]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d2c2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d015      	beq.n	800d2fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800d2d0:	4b3d      	ldr	r3, [pc, #244]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2de:	493a      	ldr	r1, [pc, #232]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2e0:	4313      	orrs	r3, r2
 800d2e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d2ee:	d105      	bne.n	800d2fc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d2f0:	4b35      	ldr	r3, [pc, #212]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2f2:	68db      	ldr	r3, [r3, #12]
 800d2f4:	4a34      	ldr	r2, [pc, #208]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d2f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d2fa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d304:	2b00      	cmp	r3, #0
 800d306:	d015      	beq.n	800d334 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d308:	4b2f      	ldr	r3, [pc, #188]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d30a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d30e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d316:	492c      	ldr	r1, [pc, #176]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d318:	4313      	orrs	r3, r2
 800d31a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d322:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d326:	d105      	bne.n	800d334 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d328:	4b27      	ldr	r3, [pc, #156]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d32a:	68db      	ldr	r3, [r3, #12]
 800d32c:	4a26      	ldr	r2, [pc, #152]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d32e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d332:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d015      	beq.n	800d36c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d340:	4b21      	ldr	r3, [pc, #132]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d346:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d34e:	491e      	ldr	r1, [pc, #120]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d350:	4313      	orrs	r3, r2
 800d352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d35a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d35e:	d105      	bne.n	800d36c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d360:	4b19      	ldr	r3, [pc, #100]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d362:	68db      	ldr	r3, [r3, #12]
 800d364:	4a18      	ldr	r2, [pc, #96]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d366:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d36a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d374:	2b00      	cmp	r3, #0
 800d376:	d015      	beq.n	800d3a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d378:	4b13      	ldr	r3, [pc, #76]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d37a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d37e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d386:	4910      	ldr	r1, [pc, #64]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d388:	4313      	orrs	r3, r2
 800d38a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d392:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d396:	d105      	bne.n	800d3a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d398:	4b0b      	ldr	r3, [pc, #44]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d39a:	68db      	ldr	r3, [r3, #12]
 800d39c:	4a0a      	ldr	r2, [pc, #40]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d39e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d3a2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d018      	beq.n	800d3e2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800d3b0:	4b05      	ldr	r3, [pc, #20]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d3b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d3be:	4902      	ldr	r1, [pc, #8]	; (800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d3c0:	4313      	orrs	r3, r2
 800d3c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d3c6:	e001      	b.n	800d3cc <HAL_RCCEx_PeriphCLKConfig+0x404>
 800d3c8:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d3d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d3d4:	d105      	bne.n	800d3e2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d3d6:	4b21      	ldr	r3, [pc, #132]	; (800d45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d3d8:	68db      	ldr	r3, [r3, #12]
 800d3da:	4a20      	ldr	r2, [pc, #128]	; (800d45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d3dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d3e0:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d015      	beq.n	800d41a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800d3ee:	4b1b      	ldr	r3, [pc, #108]	; (800d45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d3f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3f4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d3fc:	4917      	ldr	r1, [pc, #92]	; (800d45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d3fe:	4313      	orrs	r3, r2
 800d400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d40c:	d105      	bne.n	800d41a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d40e:	4b13      	ldr	r3, [pc, #76]	; (800d45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d410:	68db      	ldr	r3, [r3, #12]
 800d412:	4a12      	ldr	r2, [pc, #72]	; (800d45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d418:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d422:	2b00      	cmp	r3, #0
 800d424:	d015      	beq.n	800d452 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800d426:	4b0d      	ldr	r3, [pc, #52]	; (800d45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d428:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d42c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d434:	4909      	ldr	r1, [pc, #36]	; (800d45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d436:	4313      	orrs	r3, r2
 800d438:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d440:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d444:	d105      	bne.n	800d452 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d446:	4b05      	ldr	r3, [pc, #20]	; (800d45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d448:	68db      	ldr	r3, [r3, #12]
 800d44a:	4a04      	ldr	r2, [pc, #16]	; (800d45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d44c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d450:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800d452:	7cbb      	ldrb	r3, [r7, #18]
}
 800d454:	4618      	mov	r0, r3
 800d456:	3718      	adds	r7, #24
 800d458:	46bd      	mov	sp, r7
 800d45a:	bd80      	pop	{r7, pc}
 800d45c:	40021000 	.word	0x40021000

0800d460 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d460:	b580      	push	{r7, lr}
 800d462:	b084      	sub	sp, #16
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d101      	bne.n	800d472 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d46e:	2301      	movs	r3, #1
 800d470:	e084      	b.n	800d57c <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	2200      	movs	r2, #0
 800d476:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d47e:	b2db      	uxtb	r3, r3
 800d480:	2b00      	cmp	r3, #0
 800d482:	d106      	bne.n	800d492 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	2200      	movs	r2, #0
 800d488:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d48c:	6878      	ldr	r0, [r7, #4]
 800d48e:	f7fa fda9 	bl	8007fe4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	2202      	movs	r2, #2
 800d496:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	681a      	ldr	r2, [r3, #0]
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d4a8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	68db      	ldr	r3, [r3, #12]
 800d4ae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d4b2:	d902      	bls.n	800d4ba <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	60fb      	str	r3, [r7, #12]
 800d4b8:	e002      	b.n	800d4c0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d4ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d4be:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	68db      	ldr	r3, [r3, #12]
 800d4c4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800d4c8:	d007      	beq.n	800d4da <HAL_SPI_Init+0x7a>
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	68db      	ldr	r3, [r3, #12]
 800d4ce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d4d2:	d002      	beq.n	800d4da <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d10b      	bne.n	800d4fa <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	68db      	ldr	r3, [r3, #12]
 800d4e6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d4ea:	d903      	bls.n	800d4f4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	2202      	movs	r2, #2
 800d4f0:	631a      	str	r2, [r3, #48]	; 0x30
 800d4f2:	e002      	b.n	800d4fa <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2201      	movs	r2, #1
 800d4f8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	685a      	ldr	r2, [r3, #4]
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	689b      	ldr	r3, [r3, #8]
 800d502:	431a      	orrs	r2, r3
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	691b      	ldr	r3, [r3, #16]
 800d508:	431a      	orrs	r2, r3
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	695b      	ldr	r3, [r3, #20]
 800d50e:	431a      	orrs	r2, r3
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	699b      	ldr	r3, [r3, #24]
 800d514:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d518:	431a      	orrs	r2, r3
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	69db      	ldr	r3, [r3, #28]
 800d51e:	431a      	orrs	r2, r3
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6a1b      	ldr	r3, [r3, #32]
 800d524:	ea42 0103 	orr.w	r1, r2, r3
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	430a      	orrs	r2, r1
 800d532:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	699b      	ldr	r3, [r3, #24]
 800d538:	0c1b      	lsrs	r3, r3, #16
 800d53a:	f003 0204 	and.w	r2, r3, #4
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d542:	431a      	orrs	r2, r3
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d548:	431a      	orrs	r2, r3
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	68db      	ldr	r3, [r3, #12]
 800d54e:	ea42 0103 	orr.w	r1, r2, r3
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	68fa      	ldr	r2, [r7, #12]
 800d558:	430a      	orrs	r2, r1
 800d55a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	69da      	ldr	r2, [r3, #28]
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d56a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	2200      	movs	r2, #0
 800d570:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2201      	movs	r2, #1
 800d576:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800d57a:	2300      	movs	r3, #0
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	3710      	adds	r7, #16
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}

0800d584 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b082      	sub	sp, #8
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d101      	bne.n	800d596 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d592:	2301      	movs	r3, #1
 800d594:	e049      	b.n	800d62a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d59c:	b2db      	uxtb	r3, r3
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d106      	bne.n	800d5b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	f7fb fa7c 	bl	8008aa8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	2202      	movs	r2, #2
 800d5b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681a      	ldr	r2, [r3, #0]
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	3304      	adds	r3, #4
 800d5c0:	4619      	mov	r1, r3
 800d5c2:	4610      	mov	r0, r2
 800d5c4:	f001 fb9e 	bl	800ed04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	2201      	movs	r2, #1
 800d5cc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2201      	movs	r2, #1
 800d5d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	2201      	movs	r2, #1
 800d5dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2201      	movs	r2, #1
 800d5e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	2201      	movs	r2, #1
 800d5fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	2201      	movs	r2, #1
 800d604:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	2201      	movs	r2, #1
 800d60c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2201      	movs	r2, #1
 800d614:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2201      	movs	r2, #1
 800d61c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	2201      	movs	r2, #1
 800d624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d628:	2300      	movs	r3, #0
}
 800d62a:	4618      	mov	r0, r3
 800d62c:	3708      	adds	r7, #8
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}
	...

0800d634 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d634:	b480      	push	{r7}
 800d636:	b085      	sub	sp, #20
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d642:	b2db      	uxtb	r3, r3
 800d644:	2b01      	cmp	r3, #1
 800d646:	d001      	beq.n	800d64c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d648:	2301      	movs	r3, #1
 800d64a:	e019      	b.n	800d680 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	2202      	movs	r2, #2
 800d650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	689a      	ldr	r2, [r3, #8]
 800d65a:	4b0c      	ldr	r3, [pc, #48]	; (800d68c <HAL_TIM_Base_Start+0x58>)
 800d65c:	4013      	ands	r3, r2
 800d65e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	2b06      	cmp	r3, #6
 800d664:	d00b      	beq.n	800d67e <HAL_TIM_Base_Start+0x4a>
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d66c:	d007      	beq.n	800d67e <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	681a      	ldr	r2, [r3, #0]
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f042 0201 	orr.w	r2, r2, #1
 800d67c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d67e:	2300      	movs	r3, #0
}
 800d680:	4618      	mov	r0, r3
 800d682:	3714      	adds	r7, #20
 800d684:	46bd      	mov	sp, r7
 800d686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68a:	4770      	bx	lr
 800d68c:	00010007 	.word	0x00010007

0800d690 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800d690:	b480      	push	{r7}
 800d692:	b083      	sub	sp, #12
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	6a1a      	ldr	r2, [r3, #32]
 800d69e:	f241 1311 	movw	r3, #4369	; 0x1111
 800d6a2:	4013      	ands	r3, r2
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d10f      	bne.n	800d6c8 <HAL_TIM_Base_Stop+0x38>
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	6a1a      	ldr	r2, [r3, #32]
 800d6ae:	f244 4344 	movw	r3, #17476	; 0x4444
 800d6b2:	4013      	ands	r3, r2
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d107      	bne.n	800d6c8 <HAL_TIM_Base_Stop+0x38>
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	681a      	ldr	r2, [r3, #0]
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	f022 0201 	bic.w	r2, r2, #1
 800d6c6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	2201      	movs	r2, #1
 800d6cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800d6d0:	2300      	movs	r3, #0
}
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	370c      	adds	r7, #12
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6dc:	4770      	bx	lr
	...

0800d6e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b085      	sub	sp, #20
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d6ee:	b2db      	uxtb	r3, r3
 800d6f0:	2b01      	cmp	r3, #1
 800d6f2:	d001      	beq.n	800d6f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	e021      	b.n	800d73c <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	2202      	movs	r2, #2
 800d6fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	68da      	ldr	r2, [r3, #12]
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	f042 0201 	orr.w	r2, r2, #1
 800d70e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	689a      	ldr	r2, [r3, #8]
 800d716:	4b0c      	ldr	r3, [pc, #48]	; (800d748 <HAL_TIM_Base_Start_IT+0x68>)
 800d718:	4013      	ands	r3, r2
 800d71a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	2b06      	cmp	r3, #6
 800d720:	d00b      	beq.n	800d73a <HAL_TIM_Base_Start_IT+0x5a>
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d728:	d007      	beq.n	800d73a <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	681a      	ldr	r2, [r3, #0]
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f042 0201 	orr.w	r2, r2, #1
 800d738:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d73a:	2300      	movs	r3, #0
}
 800d73c:	4618      	mov	r0, r3
 800d73e:	3714      	adds	r7, #20
 800d740:	46bd      	mov	sp, r7
 800d742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d746:	4770      	bx	lr
 800d748:	00010007 	.word	0x00010007

0800d74c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d74c:	b480      	push	{r7}
 800d74e:	b083      	sub	sp, #12
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	68da      	ldr	r2, [r3, #12]
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	f022 0201 	bic.w	r2, r2, #1
 800d762:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	6a1a      	ldr	r2, [r3, #32]
 800d76a:	f241 1311 	movw	r3, #4369	; 0x1111
 800d76e:	4013      	ands	r3, r2
 800d770:	2b00      	cmp	r3, #0
 800d772:	d10f      	bne.n	800d794 <HAL_TIM_Base_Stop_IT+0x48>
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	6a1a      	ldr	r2, [r3, #32]
 800d77a:	f244 4344 	movw	r3, #17476	; 0x4444
 800d77e:	4013      	ands	r3, r2
 800d780:	2b00      	cmp	r3, #0
 800d782:	d107      	bne.n	800d794 <HAL_TIM_Base_Stop_IT+0x48>
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	681a      	ldr	r2, [r3, #0]
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	f022 0201 	bic.w	r2, r2, #1
 800d792:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	2201      	movs	r2, #1
 800d798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800d79c:	2300      	movs	r3, #0
}
 800d79e:	4618      	mov	r0, r3
 800d7a0:	370c      	adds	r7, #12
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a8:	4770      	bx	lr

0800d7aa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d7aa:	b580      	push	{r7, lr}
 800d7ac:	b082      	sub	sp, #8
 800d7ae:	af00      	add	r7, sp, #0
 800d7b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d101      	bne.n	800d7bc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	e049      	b.n	800d850 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d7c2:	b2db      	uxtb	r3, r3
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d106      	bne.n	800d7d6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f000 f841 	bl	800d858 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	2202      	movs	r2, #2
 800d7da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681a      	ldr	r2, [r3, #0]
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	3304      	adds	r3, #4
 800d7e6:	4619      	mov	r1, r3
 800d7e8:	4610      	mov	r0, r2
 800d7ea:	f001 fa8b 	bl	800ed04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	2201      	movs	r2, #1
 800d7f2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	2201      	movs	r2, #1
 800d7fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	2201      	movs	r2, #1
 800d802:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2201      	movs	r2, #1
 800d80a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	2201      	movs	r2, #1
 800d812:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2201      	movs	r2, #1
 800d81a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	2201      	movs	r2, #1
 800d822:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	2201      	movs	r2, #1
 800d82a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	2201      	movs	r2, #1
 800d832:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2201      	movs	r2, #1
 800d83a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	2201      	movs	r2, #1
 800d842:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	2201      	movs	r2, #1
 800d84a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d84e:	2300      	movs	r3, #0
}
 800d850:	4618      	mov	r0, r3
 800d852:	3708      	adds	r7, #8
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}

0800d858 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d858:	b480      	push	{r7}
 800d85a:	b083      	sub	sp, #12
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d860:	bf00      	nop
 800d862:	370c      	adds	r7, #12
 800d864:	46bd      	mov	sp, r7
 800d866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86a:	4770      	bx	lr

0800d86c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b084      	sub	sp, #16
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
 800d874:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d109      	bne.n	800d890 <HAL_TIM_PWM_Start+0x24>
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d882:	b2db      	uxtb	r3, r3
 800d884:	2b01      	cmp	r3, #1
 800d886:	bf14      	ite	ne
 800d888:	2301      	movne	r3, #1
 800d88a:	2300      	moveq	r3, #0
 800d88c:	b2db      	uxtb	r3, r3
 800d88e:	e03c      	b.n	800d90a <HAL_TIM_PWM_Start+0x9e>
 800d890:	683b      	ldr	r3, [r7, #0]
 800d892:	2b04      	cmp	r3, #4
 800d894:	d109      	bne.n	800d8aa <HAL_TIM_PWM_Start+0x3e>
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d89c:	b2db      	uxtb	r3, r3
 800d89e:	2b01      	cmp	r3, #1
 800d8a0:	bf14      	ite	ne
 800d8a2:	2301      	movne	r3, #1
 800d8a4:	2300      	moveq	r3, #0
 800d8a6:	b2db      	uxtb	r3, r3
 800d8a8:	e02f      	b.n	800d90a <HAL_TIM_PWM_Start+0x9e>
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	2b08      	cmp	r3, #8
 800d8ae:	d109      	bne.n	800d8c4 <HAL_TIM_PWM_Start+0x58>
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d8b6:	b2db      	uxtb	r3, r3
 800d8b8:	2b01      	cmp	r3, #1
 800d8ba:	bf14      	ite	ne
 800d8bc:	2301      	movne	r3, #1
 800d8be:	2300      	moveq	r3, #0
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	e022      	b.n	800d90a <HAL_TIM_PWM_Start+0x9e>
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	2b0c      	cmp	r3, #12
 800d8c8:	d109      	bne.n	800d8de <HAL_TIM_PWM_Start+0x72>
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d8d0:	b2db      	uxtb	r3, r3
 800d8d2:	2b01      	cmp	r3, #1
 800d8d4:	bf14      	ite	ne
 800d8d6:	2301      	movne	r3, #1
 800d8d8:	2300      	moveq	r3, #0
 800d8da:	b2db      	uxtb	r3, r3
 800d8dc:	e015      	b.n	800d90a <HAL_TIM_PWM_Start+0x9e>
 800d8de:	683b      	ldr	r3, [r7, #0]
 800d8e0:	2b10      	cmp	r3, #16
 800d8e2:	d109      	bne.n	800d8f8 <HAL_TIM_PWM_Start+0x8c>
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d8ea:	b2db      	uxtb	r3, r3
 800d8ec:	2b01      	cmp	r3, #1
 800d8ee:	bf14      	ite	ne
 800d8f0:	2301      	movne	r3, #1
 800d8f2:	2300      	moveq	r3, #0
 800d8f4:	b2db      	uxtb	r3, r3
 800d8f6:	e008      	b.n	800d90a <HAL_TIM_PWM_Start+0x9e>
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800d8fe:	b2db      	uxtb	r3, r3
 800d900:	2b01      	cmp	r3, #1
 800d902:	bf14      	ite	ne
 800d904:	2301      	movne	r3, #1
 800d906:	2300      	moveq	r3, #0
 800d908:	b2db      	uxtb	r3, r3
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d001      	beq.n	800d912 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800d90e:	2301      	movs	r3, #1
 800d910:	e073      	b.n	800d9fa <HAL_TIM_PWM_Start+0x18e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d912:	683b      	ldr	r3, [r7, #0]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d104      	bne.n	800d922 <HAL_TIM_PWM_Start+0xb6>
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	2202      	movs	r2, #2
 800d91c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d920:	e023      	b.n	800d96a <HAL_TIM_PWM_Start+0xfe>
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	2b04      	cmp	r3, #4
 800d926:	d104      	bne.n	800d932 <HAL_TIM_PWM_Start+0xc6>
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	2202      	movs	r2, #2
 800d92c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d930:	e01b      	b.n	800d96a <HAL_TIM_PWM_Start+0xfe>
 800d932:	683b      	ldr	r3, [r7, #0]
 800d934:	2b08      	cmp	r3, #8
 800d936:	d104      	bne.n	800d942 <HAL_TIM_PWM_Start+0xd6>
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	2202      	movs	r2, #2
 800d93c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d940:	e013      	b.n	800d96a <HAL_TIM_PWM_Start+0xfe>
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	2b0c      	cmp	r3, #12
 800d946:	d104      	bne.n	800d952 <HAL_TIM_PWM_Start+0xe6>
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2202      	movs	r2, #2
 800d94c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d950:	e00b      	b.n	800d96a <HAL_TIM_PWM_Start+0xfe>
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	2b10      	cmp	r3, #16
 800d956:	d104      	bne.n	800d962 <HAL_TIM_PWM_Start+0xf6>
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	2202      	movs	r2, #2
 800d95c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d960:	e003      	b.n	800d96a <HAL_TIM_PWM_Start+0xfe>
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	2202      	movs	r2, #2
 800d966:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	2201      	movs	r2, #1
 800d970:	6839      	ldr	r1, [r7, #0]
 800d972:	4618      	mov	r0, r3
 800d974:	f002 f81a 	bl	800f9ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	4a21      	ldr	r2, [pc, #132]	; (800da04 <HAL_TIM_PWM_Start+0x198>)
 800d97e:	4293      	cmp	r3, r2
 800d980:	d018      	beq.n	800d9b4 <HAL_TIM_PWM_Start+0x148>
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	4a20      	ldr	r2, [pc, #128]	; (800da08 <HAL_TIM_PWM_Start+0x19c>)
 800d988:	4293      	cmp	r3, r2
 800d98a:	d013      	beq.n	800d9b4 <HAL_TIM_PWM_Start+0x148>
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	4a1e      	ldr	r2, [pc, #120]	; (800da0c <HAL_TIM_PWM_Start+0x1a0>)
 800d992:	4293      	cmp	r3, r2
 800d994:	d00e      	beq.n	800d9b4 <HAL_TIM_PWM_Start+0x148>
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	4a1d      	ldr	r2, [pc, #116]	; (800da10 <HAL_TIM_PWM_Start+0x1a4>)
 800d99c:	4293      	cmp	r3, r2
 800d99e:	d009      	beq.n	800d9b4 <HAL_TIM_PWM_Start+0x148>
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	4a1b      	ldr	r2, [pc, #108]	; (800da14 <HAL_TIM_PWM_Start+0x1a8>)
 800d9a6:	4293      	cmp	r3, r2
 800d9a8:	d004      	beq.n	800d9b4 <HAL_TIM_PWM_Start+0x148>
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	4a1a      	ldr	r2, [pc, #104]	; (800da18 <HAL_TIM_PWM_Start+0x1ac>)
 800d9b0:	4293      	cmp	r3, r2
 800d9b2:	d101      	bne.n	800d9b8 <HAL_TIM_PWM_Start+0x14c>
 800d9b4:	2301      	movs	r3, #1
 800d9b6:	e000      	b.n	800d9ba <HAL_TIM_PWM_Start+0x14e>
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d007      	beq.n	800d9ce <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d9cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	689a      	ldr	r2, [r3, #8]
 800d9d4:	4b11      	ldr	r3, [pc, #68]	; (800da1c <HAL_TIM_PWM_Start+0x1b0>)
 800d9d6:	4013      	ands	r3, r2
 800d9d8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	2b06      	cmp	r3, #6
 800d9de:	d00b      	beq.n	800d9f8 <HAL_TIM_PWM_Start+0x18c>
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d9e6:	d007      	beq.n	800d9f8 <HAL_TIM_PWM_Start+0x18c>
  {
    __HAL_TIM_ENABLE(htim);
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	681a      	ldr	r2, [r3, #0]
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	f042 0201 	orr.w	r2, r2, #1
 800d9f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d9f8:	2300      	movs	r3, #0
}
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	3710      	adds	r7, #16
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bd80      	pop	{r7, pc}
 800da02:	bf00      	nop
 800da04:	40012c00 	.word	0x40012c00
 800da08:	40013400 	.word	0x40013400
 800da0c:	40014000 	.word	0x40014000
 800da10:	40014400 	.word	0x40014400
 800da14:	40014800 	.word	0x40014800
 800da18:	40015000 	.word	0x40015000
 800da1c:	00010007 	.word	0x00010007

0800da20 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b082      	sub	sp, #8
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
 800da28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	2200      	movs	r2, #0
 800da30:	6839      	ldr	r1, [r7, #0]
 800da32:	4618      	mov	r0, r3
 800da34:	f001 ffba 	bl	800f9ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	4a40      	ldr	r2, [pc, #256]	; (800db40 <HAL_TIM_PWM_Stop+0x120>)
 800da3e:	4293      	cmp	r3, r2
 800da40:	d018      	beq.n	800da74 <HAL_TIM_PWM_Stop+0x54>
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	4a3f      	ldr	r2, [pc, #252]	; (800db44 <HAL_TIM_PWM_Stop+0x124>)
 800da48:	4293      	cmp	r3, r2
 800da4a:	d013      	beq.n	800da74 <HAL_TIM_PWM_Stop+0x54>
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	4a3d      	ldr	r2, [pc, #244]	; (800db48 <HAL_TIM_PWM_Stop+0x128>)
 800da52:	4293      	cmp	r3, r2
 800da54:	d00e      	beq.n	800da74 <HAL_TIM_PWM_Stop+0x54>
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	4a3c      	ldr	r2, [pc, #240]	; (800db4c <HAL_TIM_PWM_Stop+0x12c>)
 800da5c:	4293      	cmp	r3, r2
 800da5e:	d009      	beq.n	800da74 <HAL_TIM_PWM_Stop+0x54>
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	4a3a      	ldr	r2, [pc, #232]	; (800db50 <HAL_TIM_PWM_Stop+0x130>)
 800da66:	4293      	cmp	r3, r2
 800da68:	d004      	beq.n	800da74 <HAL_TIM_PWM_Stop+0x54>
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	4a39      	ldr	r2, [pc, #228]	; (800db54 <HAL_TIM_PWM_Stop+0x134>)
 800da70:	4293      	cmp	r3, r2
 800da72:	d101      	bne.n	800da78 <HAL_TIM_PWM_Stop+0x58>
 800da74:	2301      	movs	r3, #1
 800da76:	e000      	b.n	800da7a <HAL_TIM_PWM_Stop+0x5a>
 800da78:	2300      	movs	r3, #0
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d017      	beq.n	800daae <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	6a1a      	ldr	r2, [r3, #32]
 800da84:	f241 1311 	movw	r3, #4369	; 0x1111
 800da88:	4013      	ands	r3, r2
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d10f      	bne.n	800daae <HAL_TIM_PWM_Stop+0x8e>
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	6a1a      	ldr	r2, [r3, #32]
 800da94:	f244 4344 	movw	r3, #17476	; 0x4444
 800da98:	4013      	ands	r3, r2
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d107      	bne.n	800daae <HAL_TIM_PWM_Stop+0x8e>
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800daac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	6a1a      	ldr	r2, [r3, #32]
 800dab4:	f241 1311 	movw	r3, #4369	; 0x1111
 800dab8:	4013      	ands	r3, r2
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d10f      	bne.n	800dade <HAL_TIM_PWM_Stop+0xbe>
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	6a1a      	ldr	r2, [r3, #32]
 800dac4:	f244 4344 	movw	r3, #17476	; 0x4444
 800dac8:	4013      	ands	r3, r2
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d107      	bne.n	800dade <HAL_TIM_PWM_Stop+0xbe>
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	681a      	ldr	r2, [r3, #0]
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	f022 0201 	bic.w	r2, r2, #1
 800dadc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800dade:	683b      	ldr	r3, [r7, #0]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d104      	bne.n	800daee <HAL_TIM_PWM_Stop+0xce>
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	2201      	movs	r2, #1
 800dae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800daec:	e023      	b.n	800db36 <HAL_TIM_PWM_Stop+0x116>
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	2b04      	cmp	r3, #4
 800daf2:	d104      	bne.n	800dafe <HAL_TIM_PWM_Stop+0xde>
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	2201      	movs	r2, #1
 800daf8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dafc:	e01b      	b.n	800db36 <HAL_TIM_PWM_Stop+0x116>
 800dafe:	683b      	ldr	r3, [r7, #0]
 800db00:	2b08      	cmp	r3, #8
 800db02:	d104      	bne.n	800db0e <HAL_TIM_PWM_Stop+0xee>
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	2201      	movs	r2, #1
 800db08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800db0c:	e013      	b.n	800db36 <HAL_TIM_PWM_Stop+0x116>
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	2b0c      	cmp	r3, #12
 800db12:	d104      	bne.n	800db1e <HAL_TIM_PWM_Stop+0xfe>
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2201      	movs	r2, #1
 800db18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800db1c:	e00b      	b.n	800db36 <HAL_TIM_PWM_Stop+0x116>
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	2b10      	cmp	r3, #16
 800db22:	d104      	bne.n	800db2e <HAL_TIM_PWM_Stop+0x10e>
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	2201      	movs	r2, #1
 800db28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800db2c:	e003      	b.n	800db36 <HAL_TIM_PWM_Stop+0x116>
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	2201      	movs	r2, #1
 800db32:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800db36:	2300      	movs	r3, #0
}
 800db38:	4618      	mov	r0, r3
 800db3a:	3708      	adds	r7, #8
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bd80      	pop	{r7, pc}
 800db40:	40012c00 	.word	0x40012c00
 800db44:	40013400 	.word	0x40013400
 800db48:	40014000 	.word	0x40014000
 800db4c:	40014400 	.word	0x40014400
 800db50:	40014800 	.word	0x40014800
 800db54:	40015000 	.word	0x40015000

0800db58 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800db58:	b580      	push	{r7, lr}
 800db5a:	b082      	sub	sp, #8
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d101      	bne.n	800db6a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800db66:	2301      	movs	r3, #1
 800db68:	e049      	b.n	800dbfe <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800db70:	b2db      	uxtb	r3, r3
 800db72:	2b00      	cmp	r3, #0
 800db74:	d106      	bne.n	800db84 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	2200      	movs	r2, #0
 800db7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800db7e:	6878      	ldr	r0, [r7, #4]
 800db80:	f000 f841 	bl	800dc06 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2202      	movs	r2, #2
 800db88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681a      	ldr	r2, [r3, #0]
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	3304      	adds	r3, #4
 800db94:	4619      	mov	r1, r3
 800db96:	4610      	mov	r0, r2
 800db98:	f001 f8b4 	bl	800ed04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2201      	movs	r2, #1
 800dba0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	2201      	movs	r2, #1
 800dba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	2201      	movs	r2, #1
 800dbb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2201      	movs	r2, #1
 800dbb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2201      	movs	r2, #1
 800dbc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2201      	movs	r2, #1
 800dbc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2201      	movs	r2, #1
 800dbd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	2201      	movs	r2, #1
 800dbd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	2201      	movs	r2, #1
 800dbe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	2201      	movs	r2, #1
 800dbe8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	2201      	movs	r2, #1
 800dbf0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2201      	movs	r2, #1
 800dbf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800dbfc:	2300      	movs	r3, #0
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	3708      	adds	r7, #8
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}

0800dc06 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800dc06:	b480      	push	{r7}
 800dc08:	b083      	sub	sp, #12
 800dc0a:	af00      	add	r7, sp, #0
 800dc0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800dc0e:	bf00      	nop
 800dc10:	370c      	adds	r7, #12
 800dc12:	46bd      	mov	sp, r7
 800dc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc18:	4770      	bx	lr
	...

0800dc1c <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b086      	sub	sp, #24
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	60f8      	str	r0, [r7, #12]
 800dc24:	60b9      	str	r1, [r7, #8]
 800dc26:	607a      	str	r2, [r7, #4]
 800dc28:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800dc2a:	68bb      	ldr	r3, [r7, #8]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d104      	bne.n	800dc3a <HAL_TIM_IC_Start_DMA+0x1e>
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dc36:	b2db      	uxtb	r3, r3
 800dc38:	e023      	b.n	800dc82 <HAL_TIM_IC_Start_DMA+0x66>
 800dc3a:	68bb      	ldr	r3, [r7, #8]
 800dc3c:	2b04      	cmp	r3, #4
 800dc3e:	d104      	bne.n	800dc4a <HAL_TIM_IC_Start_DMA+0x2e>
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800dc46:	b2db      	uxtb	r3, r3
 800dc48:	e01b      	b.n	800dc82 <HAL_TIM_IC_Start_DMA+0x66>
 800dc4a:	68bb      	ldr	r3, [r7, #8]
 800dc4c:	2b08      	cmp	r3, #8
 800dc4e:	d104      	bne.n	800dc5a <HAL_TIM_IC_Start_DMA+0x3e>
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dc56:	b2db      	uxtb	r3, r3
 800dc58:	e013      	b.n	800dc82 <HAL_TIM_IC_Start_DMA+0x66>
 800dc5a:	68bb      	ldr	r3, [r7, #8]
 800dc5c:	2b0c      	cmp	r3, #12
 800dc5e:	d104      	bne.n	800dc6a <HAL_TIM_IC_Start_DMA+0x4e>
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dc66:	b2db      	uxtb	r3, r3
 800dc68:	e00b      	b.n	800dc82 <HAL_TIM_IC_Start_DMA+0x66>
 800dc6a:	68bb      	ldr	r3, [r7, #8]
 800dc6c:	2b10      	cmp	r3, #16
 800dc6e:	d104      	bne.n	800dc7a <HAL_TIM_IC_Start_DMA+0x5e>
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800dc76:	b2db      	uxtb	r3, r3
 800dc78:	e003      	b.n	800dc82 <HAL_TIM_IC_Start_DMA+0x66>
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800dc80:	b2db      	uxtb	r3, r3
 800dc82:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d104      	bne.n	800dc94 <HAL_TIM_IC_Start_DMA+0x78>
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dc90:	b2db      	uxtb	r3, r3
 800dc92:	e013      	b.n	800dcbc <HAL_TIM_IC_Start_DMA+0xa0>
 800dc94:	68bb      	ldr	r3, [r7, #8]
 800dc96:	2b04      	cmp	r3, #4
 800dc98:	d104      	bne.n	800dca4 <HAL_TIM_IC_Start_DMA+0x88>
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dca0:	b2db      	uxtb	r3, r3
 800dca2:	e00b      	b.n	800dcbc <HAL_TIM_IC_Start_DMA+0xa0>
 800dca4:	68bb      	ldr	r3, [r7, #8]
 800dca6:	2b08      	cmp	r3, #8
 800dca8:	d104      	bne.n	800dcb4 <HAL_TIM_IC_Start_DMA+0x98>
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800dcb0:	b2db      	uxtb	r3, r3
 800dcb2:	e003      	b.n	800dcbc <HAL_TIM_IC_Start_DMA+0xa0>
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800dcba:	b2db      	uxtb	r3, r3
 800dcbc:	75bb      	strb	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800dcbe:	7dfb      	ldrb	r3, [r7, #23]
 800dcc0:	2b02      	cmp	r3, #2
 800dcc2:	d002      	beq.n	800dcca <HAL_TIM_IC_Start_DMA+0xae>
   || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800dcc4:	7dbb      	ldrb	r3, [r7, #22]
 800dcc6:	2b02      	cmp	r3, #2
 800dcc8:	d101      	bne.n	800dcce <HAL_TIM_IC_Start_DMA+0xb2>
  {
    return HAL_BUSY;
 800dcca:	2302      	movs	r3, #2
 800dccc:	e128      	b.n	800df20 <HAL_TIM_IC_Start_DMA+0x304>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800dcce:	7dfb      	ldrb	r3, [r7, #23]
 800dcd0:	2b01      	cmp	r3, #1
 800dcd2:	d153      	bne.n	800dd7c <HAL_TIM_IC_Start_DMA+0x160>
        && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800dcd4:	7dbb      	ldrb	r3, [r7, #22]
 800dcd6:	2b01      	cmp	r3, #1
 800dcd8:	d150      	bne.n	800dd7c <HAL_TIM_IC_Start_DMA+0x160>
  {
    if ((pData == NULL) && (Length > 0U))
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d104      	bne.n	800dcea <HAL_TIM_IC_Start_DMA+0xce>
 800dce0:	887b      	ldrh	r3, [r7, #2]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d001      	beq.n	800dcea <HAL_TIM_IC_Start_DMA+0xce>
    {
      return HAL_ERROR;
 800dce6:	2301      	movs	r3, #1
 800dce8:	e11a      	b.n	800df20 <HAL_TIM_IC_Start_DMA+0x304>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dcea:	68bb      	ldr	r3, [r7, #8]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d104      	bne.n	800dcfa <HAL_TIM_IC_Start_DMA+0xde>
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	2202      	movs	r2, #2
 800dcf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dcf8:	e023      	b.n	800dd42 <HAL_TIM_IC_Start_DMA+0x126>
 800dcfa:	68bb      	ldr	r3, [r7, #8]
 800dcfc:	2b04      	cmp	r3, #4
 800dcfe:	d104      	bne.n	800dd0a <HAL_TIM_IC_Start_DMA+0xee>
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	2202      	movs	r2, #2
 800dd04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dd08:	e01b      	b.n	800dd42 <HAL_TIM_IC_Start_DMA+0x126>
 800dd0a:	68bb      	ldr	r3, [r7, #8]
 800dd0c:	2b08      	cmp	r3, #8
 800dd0e:	d104      	bne.n	800dd1a <HAL_TIM_IC_Start_DMA+0xfe>
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	2202      	movs	r2, #2
 800dd14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dd18:	e013      	b.n	800dd42 <HAL_TIM_IC_Start_DMA+0x126>
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	2b0c      	cmp	r3, #12
 800dd1e:	d104      	bne.n	800dd2a <HAL_TIM_IC_Start_DMA+0x10e>
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	2202      	movs	r2, #2
 800dd24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dd28:	e00b      	b.n	800dd42 <HAL_TIM_IC_Start_DMA+0x126>
 800dd2a:	68bb      	ldr	r3, [r7, #8]
 800dd2c:	2b10      	cmp	r3, #16
 800dd2e:	d104      	bne.n	800dd3a <HAL_TIM_IC_Start_DMA+0x11e>
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	2202      	movs	r2, #2
 800dd34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dd38:	e003      	b.n	800dd42 <HAL_TIM_IC_Start_DMA+0x126>
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	2202      	movs	r2, #2
 800dd3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d104      	bne.n	800dd52 <HAL_TIM_IC_Start_DMA+0x136>
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	2202      	movs	r2, #2
 800dd4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 800dd50:	e016      	b.n	800dd80 <HAL_TIM_IC_Start_DMA+0x164>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dd52:	68bb      	ldr	r3, [r7, #8]
 800dd54:	2b04      	cmp	r3, #4
 800dd56:	d104      	bne.n	800dd62 <HAL_TIM_IC_Start_DMA+0x146>
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	2202      	movs	r2, #2
 800dd5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 800dd60:	e00e      	b.n	800dd80 <HAL_TIM_IC_Start_DMA+0x164>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dd62:	68bb      	ldr	r3, [r7, #8]
 800dd64:	2b08      	cmp	r3, #8
 800dd66:	d104      	bne.n	800dd72 <HAL_TIM_IC_Start_DMA+0x156>
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	2202      	movs	r2, #2
 800dd6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    if ((pData == NULL) && (Length > 0U))
 800dd70:	e006      	b.n	800dd80 <HAL_TIM_IC_Start_DMA+0x164>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	2202      	movs	r2, #2
 800dd76:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    if ((pData == NULL) && (Length > 0U))
 800dd7a:	e001      	b.n	800dd80 <HAL_TIM_IC_Start_DMA+0x164>
    }
  }
  else
  {
    return HAL_ERROR;
 800dd7c:	2301      	movs	r3, #1
 800dd7e:	e0cf      	b.n	800df20 <HAL_TIM_IC_Start_DMA+0x304>
  }

  switch (Channel)
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	2b0c      	cmp	r3, #12
 800dd84:	f200 80ae 	bhi.w	800dee4 <HAL_TIM_IC_Start_DMA+0x2c8>
 800dd88:	a201      	add	r2, pc, #4	; (adr r2, 800dd90 <HAL_TIM_IC_Start_DMA+0x174>)
 800dd8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd8e:	bf00      	nop
 800dd90:	0800ddc5 	.word	0x0800ddc5
 800dd94:	0800dee5 	.word	0x0800dee5
 800dd98:	0800dee5 	.word	0x0800dee5
 800dd9c:	0800dee5 	.word	0x0800dee5
 800dda0:	0800de0d 	.word	0x0800de0d
 800dda4:	0800dee5 	.word	0x0800dee5
 800dda8:	0800dee5 	.word	0x0800dee5
 800ddac:	0800dee5 	.word	0x0800dee5
 800ddb0:	0800de55 	.word	0x0800de55
 800ddb4:	0800dee5 	.word	0x0800dee5
 800ddb8:	0800dee5 	.word	0x0800dee5
 800ddbc:	0800dee5 	.word	0x0800dee5
 800ddc0:	0800de9d 	.word	0x0800de9d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddc8:	4a57      	ldr	r2, [pc, #348]	; (800df28 <HAL_TIM_IC_Start_DMA+0x30c>)
 800ddca:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddd0:	4a56      	ldr	r2, [pc, #344]	; (800df2c <HAL_TIM_IC_Start_DMA+0x310>)
 800ddd2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddd8:	4a55      	ldr	r2, [pc, #340]	; (800df30 <HAL_TIM_IC_Start_DMA+0x314>)
 800ddda:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	3334      	adds	r3, #52	; 0x34
 800dde6:	4619      	mov	r1, r3
 800dde8:	687a      	ldr	r2, [r7, #4]
 800ddea:	887b      	ldrh	r3, [r7, #2]
 800ddec:	f7fd fe3a 	bl	800ba64 <HAL_DMA_Start_IT>
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d001      	beq.n	800ddfa <HAL_TIM_IC_Start_DMA+0x1de>
      {
        return HAL_ERROR;
 800ddf6:	2301      	movs	r3, #1
 800ddf8:	e092      	b.n	800df20 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	68da      	ldr	r2, [r3, #12]
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800de08:	60da      	str	r2, [r3, #12]
      break;
 800de0a:	e06c      	b.n	800dee6 <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de10:	4a45      	ldr	r2, [pc, #276]	; (800df28 <HAL_TIM_IC_Start_DMA+0x30c>)
 800de12:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de18:	4a44      	ldr	r2, [pc, #272]	; (800df2c <HAL_TIM_IC_Start_DMA+0x310>)
 800de1a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de20:	4a43      	ldr	r2, [pc, #268]	; (800df30 <HAL_TIM_IC_Start_DMA+0x314>)
 800de22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	3338      	adds	r3, #56	; 0x38
 800de2e:	4619      	mov	r1, r3
 800de30:	687a      	ldr	r2, [r7, #4]
 800de32:	887b      	ldrh	r3, [r7, #2]
 800de34:	f7fd fe16 	bl	800ba64 <HAL_DMA_Start_IT>
 800de38:	4603      	mov	r3, r0
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d001      	beq.n	800de42 <HAL_TIM_IC_Start_DMA+0x226>
      {
        return HAL_ERROR;
 800de3e:	2301      	movs	r3, #1
 800de40:	e06e      	b.n	800df20 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	68da      	ldr	r2, [r3, #12]
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800de50:	60da      	str	r2, [r3, #12]
      break;
 800de52:	e048      	b.n	800dee6 <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de58:	4a33      	ldr	r2, [pc, #204]	; (800df28 <HAL_TIM_IC_Start_DMA+0x30c>)
 800de5a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de60:	4a32      	ldr	r2, [pc, #200]	; (800df2c <HAL_TIM_IC_Start_DMA+0x310>)
 800de62:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de68:	4a31      	ldr	r2, [pc, #196]	; (800df30 <HAL_TIM_IC_Start_DMA+0x314>)
 800de6a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	333c      	adds	r3, #60	; 0x3c
 800de76:	4619      	mov	r1, r3
 800de78:	687a      	ldr	r2, [r7, #4]
 800de7a:	887b      	ldrh	r3, [r7, #2]
 800de7c:	f7fd fdf2 	bl	800ba64 <HAL_DMA_Start_IT>
 800de80:	4603      	mov	r3, r0
 800de82:	2b00      	cmp	r3, #0
 800de84:	d001      	beq.n	800de8a <HAL_TIM_IC_Start_DMA+0x26e>
      {
        return HAL_ERROR;
 800de86:	2301      	movs	r3, #1
 800de88:	e04a      	b.n	800df20 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	68da      	ldr	r2, [r3, #12]
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800de98:	60da      	str	r2, [r3, #12]
      break;
 800de9a:	e024      	b.n	800dee6 <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dea0:	4a21      	ldr	r2, [pc, #132]	; (800df28 <HAL_TIM_IC_Start_DMA+0x30c>)
 800dea2:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dea8:	4a20      	ldr	r2, [pc, #128]	; (800df2c <HAL_TIM_IC_Start_DMA+0x310>)
 800deaa:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800deb0:	4a1f      	ldr	r2, [pc, #124]	; (800df30 <HAL_TIM_IC_Start_DMA+0x314>)
 800deb2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	3340      	adds	r3, #64	; 0x40
 800debe:	4619      	mov	r1, r3
 800dec0:	687a      	ldr	r2, [r7, #4]
 800dec2:	887b      	ldrh	r3, [r7, #2]
 800dec4:	f7fd fdce 	bl	800ba64 <HAL_DMA_Start_IT>
 800dec8:	4603      	mov	r3, r0
 800deca:	2b00      	cmp	r3, #0
 800decc:	d001      	beq.n	800ded2 <HAL_TIM_IC_Start_DMA+0x2b6>
      {
        return HAL_ERROR;
 800dece:	2301      	movs	r3, #1
 800ded0:	e026      	b.n	800df20 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	68da      	ldr	r2, [r3, #12]
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800dee0:	60da      	str	r2, [r3, #12]
      break;
 800dee2:	e000      	b.n	800dee6 <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    default:
      break;
 800dee4:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	2201      	movs	r2, #1
 800deec:	68b9      	ldr	r1, [r7, #8]
 800deee:	4618      	mov	r0, r3
 800def0:	f001 fd5c 	bl	800f9ac <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	689a      	ldr	r2, [r3, #8]
 800defa:	4b0e      	ldr	r3, [pc, #56]	; (800df34 <HAL_TIM_IC_Start_DMA+0x318>)
 800defc:	4013      	ands	r3, r2
 800defe:	613b      	str	r3, [r7, #16]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800df00:	693b      	ldr	r3, [r7, #16]
 800df02:	2b06      	cmp	r3, #6
 800df04:	d00b      	beq.n	800df1e <HAL_TIM_IC_Start_DMA+0x302>
 800df06:	693b      	ldr	r3, [r7, #16]
 800df08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800df0c:	d007      	beq.n	800df1e <HAL_TIM_IC_Start_DMA+0x302>
  {
    __HAL_TIM_ENABLE(htim);
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	681a      	ldr	r2, [r3, #0]
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	f042 0201 	orr.w	r2, r2, #1
 800df1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800df1e:	2300      	movs	r3, #0
}
 800df20:	4618      	mov	r0, r3
 800df22:	3718      	adds	r7, #24
 800df24:	46bd      	mov	sp, r7
 800df26:	bd80      	pop	{r7, pc}
 800df28:	0800ebd3 	.word	0x0800ebd3
 800df2c:	0800ec9b 	.word	0x0800ec9b
 800df30:	0800eb41 	.word	0x0800eb41
 800df34:	00010007 	.word	0x00010007

0800df38 <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b082      	sub	sp, #8
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
 800df40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  switch (Channel)
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	2b0c      	cmp	r3, #12
 800df46:	d855      	bhi.n	800dff4 <HAL_TIM_IC_Stop_DMA+0xbc>
 800df48:	a201      	add	r2, pc, #4	; (adr r2, 800df50 <HAL_TIM_IC_Stop_DMA+0x18>)
 800df4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df4e:	bf00      	nop
 800df50:	0800df85 	.word	0x0800df85
 800df54:	0800dff5 	.word	0x0800dff5
 800df58:	0800dff5 	.word	0x0800dff5
 800df5c:	0800dff5 	.word	0x0800dff5
 800df60:	0800dfa1 	.word	0x0800dfa1
 800df64:	0800dff5 	.word	0x0800dff5
 800df68:	0800dff5 	.word	0x0800dff5
 800df6c:	0800dff5 	.word	0x0800dff5
 800df70:	0800dfbd 	.word	0x0800dfbd
 800df74:	0800dff5 	.word	0x0800dff5
 800df78:	0800dff5 	.word	0x0800dff5
 800df7c:	0800dff5 	.word	0x0800dff5
 800df80:	0800dfd9 	.word	0x0800dfd9
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	68da      	ldr	r2, [r3, #12]
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800df92:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df98:	4618      	mov	r0, r3
 800df9a:	f7fd fe37 	bl	800bc0c <HAL_DMA_Abort_IT>
      break;
 800df9e:	e02a      	b.n	800dff6 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	68da      	ldr	r2, [r3, #12]
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800dfae:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfb4:	4618      	mov	r0, r3
 800dfb6:	f7fd fe29 	bl	800bc0c <HAL_DMA_Abort_IT>
      break;
 800dfba:	e01c      	b.n	800dff6 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	68da      	ldr	r2, [r3, #12]
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dfca:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfd0:	4618      	mov	r0, r3
 800dfd2:	f7fd fe1b 	bl	800bc0c <HAL_DMA_Abort_IT>
      break;
 800dfd6:	e00e      	b.n	800dff6 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	68da      	ldr	r2, [r3, #12]
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dfe6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfec:	4618      	mov	r0, r3
 800dfee:	f7fd fe0d 	bl	800bc0c <HAL_DMA_Abort_IT>
      break;
 800dff2:	e000      	b.n	800dff6 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    default:
      break;
 800dff4:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	2200      	movs	r2, #0
 800dffc:	6839      	ldr	r1, [r7, #0]
 800dffe:	4618      	mov	r0, r3
 800e000:	f001 fcd4 	bl	800f9ac <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	6a1a      	ldr	r2, [r3, #32]
 800e00a:	f241 1311 	movw	r3, #4369	; 0x1111
 800e00e:	4013      	ands	r3, r2
 800e010:	2b00      	cmp	r3, #0
 800e012:	d10f      	bne.n	800e034 <HAL_TIM_IC_Stop_DMA+0xfc>
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	6a1a      	ldr	r2, [r3, #32]
 800e01a:	f244 4344 	movw	r3, #17476	; 0x4444
 800e01e:	4013      	ands	r3, r2
 800e020:	2b00      	cmp	r3, #0
 800e022:	d107      	bne.n	800e034 <HAL_TIM_IC_Stop_DMA+0xfc>
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	681a      	ldr	r2, [r3, #0]
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	f022 0201 	bic.w	r2, r2, #1
 800e032:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d104      	bne.n	800e044 <HAL_TIM_IC_Stop_DMA+0x10c>
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	2201      	movs	r2, #1
 800e03e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e042:	e023      	b.n	800e08c <HAL_TIM_IC_Stop_DMA+0x154>
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	2b04      	cmp	r3, #4
 800e048:	d104      	bne.n	800e054 <HAL_TIM_IC_Stop_DMA+0x11c>
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	2201      	movs	r2, #1
 800e04e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e052:	e01b      	b.n	800e08c <HAL_TIM_IC_Stop_DMA+0x154>
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	2b08      	cmp	r3, #8
 800e058:	d104      	bne.n	800e064 <HAL_TIM_IC_Stop_DMA+0x12c>
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	2201      	movs	r2, #1
 800e05e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e062:	e013      	b.n	800e08c <HAL_TIM_IC_Stop_DMA+0x154>
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	2b0c      	cmp	r3, #12
 800e068:	d104      	bne.n	800e074 <HAL_TIM_IC_Stop_DMA+0x13c>
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2201      	movs	r2, #1
 800e06e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e072:	e00b      	b.n	800e08c <HAL_TIM_IC_Stop_DMA+0x154>
 800e074:	683b      	ldr	r3, [r7, #0]
 800e076:	2b10      	cmp	r3, #16
 800e078:	d104      	bne.n	800e084 <HAL_TIM_IC_Stop_DMA+0x14c>
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	2201      	movs	r2, #1
 800e07e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e082:	e003      	b.n	800e08c <HAL_TIM_IC_Stop_DMA+0x154>
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	2201      	movs	r2, #1
 800e088:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d104      	bne.n	800e09c <HAL_TIM_IC_Stop_DMA+0x164>
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2201      	movs	r2, #1
 800e096:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e09a:	e013      	b.n	800e0c4 <HAL_TIM_IC_Stop_DMA+0x18c>
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	2b04      	cmp	r3, #4
 800e0a0:	d104      	bne.n	800e0ac <HAL_TIM_IC_Stop_DMA+0x174>
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	2201      	movs	r2, #1
 800e0a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e0aa:	e00b      	b.n	800e0c4 <HAL_TIM_IC_Stop_DMA+0x18c>
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	2b08      	cmp	r3, #8
 800e0b0:	d104      	bne.n	800e0bc <HAL_TIM_IC_Stop_DMA+0x184>
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	2201      	movs	r2, #1
 800e0b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e0ba:	e003      	b.n	800e0c4 <HAL_TIM_IC_Stop_DMA+0x18c>
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2201      	movs	r2, #1
 800e0c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 800e0c4:	2300      	movs	r3, #0
}
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	3708      	adds	r7, #8
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	bd80      	pop	{r7, pc}
 800e0ce:	bf00      	nop

0800e0d0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b086      	sub	sp, #24
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
 800e0d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d101      	bne.n	800e0e4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800e0e0:	2301      	movs	r3, #1
 800e0e2:	e097      	b.n	800e214 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e0ea:	b2db      	uxtb	r3, r3
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d106      	bne.n	800e0fe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	2200      	movs	r2, #0
 800e0f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800e0f8:	6878      	ldr	r0, [r7, #4]
 800e0fa:	f7fa fc81 	bl	8008a00 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	2202      	movs	r2, #2
 800e102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	689b      	ldr	r3, [r3, #8]
 800e10c:	687a      	ldr	r2, [r7, #4]
 800e10e:	6812      	ldr	r2, [r2, #0]
 800e110:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800e114:	f023 0307 	bic.w	r3, r3, #7
 800e118:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681a      	ldr	r2, [r3, #0]
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	3304      	adds	r3, #4
 800e122:	4619      	mov	r1, r3
 800e124:	4610      	mov	r0, r2
 800e126:	f000 fded 	bl	800ed04 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	689b      	ldr	r3, [r3, #8]
 800e130:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	699b      	ldr	r3, [r3, #24]
 800e138:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	6a1b      	ldr	r3, [r3, #32]
 800e140:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800e142:	683b      	ldr	r3, [r7, #0]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	697a      	ldr	r2, [r7, #20]
 800e148:	4313      	orrs	r3, r2
 800e14a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800e14c:	693b      	ldr	r3, [r7, #16]
 800e14e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e152:	f023 0303 	bic.w	r3, r3, #3
 800e156:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800e158:	683b      	ldr	r3, [r7, #0]
 800e15a:	689a      	ldr	r2, [r3, #8]
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	699b      	ldr	r3, [r3, #24]
 800e160:	021b      	lsls	r3, r3, #8
 800e162:	4313      	orrs	r3, r2
 800e164:	693a      	ldr	r2, [r7, #16]
 800e166:	4313      	orrs	r3, r2
 800e168:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800e16a:	693b      	ldr	r3, [r7, #16]
 800e16c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800e170:	f023 030c 	bic.w	r3, r3, #12
 800e174:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800e176:	693b      	ldr	r3, [r7, #16]
 800e178:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e17c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e180:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	68da      	ldr	r2, [r3, #12]
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	69db      	ldr	r3, [r3, #28]
 800e18a:	021b      	lsls	r3, r3, #8
 800e18c:	4313      	orrs	r3, r2
 800e18e:	693a      	ldr	r2, [r7, #16]
 800e190:	4313      	orrs	r3, r2
 800e192:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	691b      	ldr	r3, [r3, #16]
 800e198:	011a      	lsls	r2, r3, #4
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	6a1b      	ldr	r3, [r3, #32]
 800e19e:	031b      	lsls	r3, r3, #12
 800e1a0:	4313      	orrs	r3, r2
 800e1a2:	693a      	ldr	r2, [r7, #16]
 800e1a4:	4313      	orrs	r3, r2
 800e1a6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800e1ae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800e1b6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800e1b8:	683b      	ldr	r3, [r7, #0]
 800e1ba:	685a      	ldr	r2, [r3, #4]
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	695b      	ldr	r3, [r3, #20]
 800e1c0:	011b      	lsls	r3, r3, #4
 800e1c2:	4313      	orrs	r3, r2
 800e1c4:	68fa      	ldr	r2, [r7, #12]
 800e1c6:	4313      	orrs	r3, r2
 800e1c8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	697a      	ldr	r2, [r7, #20]
 800e1d0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	693a      	ldr	r2, [r7, #16]
 800e1d8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	68fa      	ldr	r2, [r7, #12]
 800e1e0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2201      	movs	r2, #1
 800e1e6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	2201      	movs	r2, #1
 800e1ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	2201      	movs	r2, #1
 800e1f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	2201      	movs	r2, #1
 800e1fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	2201      	movs	r2, #1
 800e206:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	2201      	movs	r2, #1
 800e20e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e212:	2300      	movs	r3, #0
}
 800e214:	4618      	mov	r0, r3
 800e216:	3718      	adds	r7, #24
 800e218:	46bd      	mov	sp, r7
 800e21a:	bd80      	pop	{r7, pc}

0800e21c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b082      	sub	sp, #8
 800e220:	af00      	add	r7, sp, #0
 800e222:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	691b      	ldr	r3, [r3, #16]
 800e22a:	f003 0302 	and.w	r3, r3, #2
 800e22e:	2b02      	cmp	r3, #2
 800e230:	d122      	bne.n	800e278 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	68db      	ldr	r3, [r3, #12]
 800e238:	f003 0302 	and.w	r3, r3, #2
 800e23c:	2b02      	cmp	r3, #2
 800e23e:	d11b      	bne.n	800e278 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	f06f 0202 	mvn.w	r2, #2
 800e248:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	2201      	movs	r2, #1
 800e24e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	699b      	ldr	r3, [r3, #24]
 800e256:	f003 0303 	and.w	r3, r3, #3
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d003      	beq.n	800e266 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f7f8 f8f0 	bl	8006444 <HAL_TIM_IC_CaptureCallback>
 800e264:	e005      	b.n	800e272 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e266:	6878      	ldr	r0, [r7, #4]
 800e268:	f000 fc38 	bl	800eadc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e26c:	6878      	ldr	r0, [r7, #4]
 800e26e:	f000 fc49 	bl	800eb04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	2200      	movs	r2, #0
 800e276:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	691b      	ldr	r3, [r3, #16]
 800e27e:	f003 0304 	and.w	r3, r3, #4
 800e282:	2b04      	cmp	r3, #4
 800e284:	d122      	bne.n	800e2cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	68db      	ldr	r3, [r3, #12]
 800e28c:	f003 0304 	and.w	r3, r3, #4
 800e290:	2b04      	cmp	r3, #4
 800e292:	d11b      	bne.n	800e2cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	f06f 0204 	mvn.w	r2, #4
 800e29c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	2202      	movs	r2, #2
 800e2a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	699b      	ldr	r3, [r3, #24]
 800e2aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d003      	beq.n	800e2ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e2b2:	6878      	ldr	r0, [r7, #4]
 800e2b4:	f7f8 f8c6 	bl	8006444 <HAL_TIM_IC_CaptureCallback>
 800e2b8:	e005      	b.n	800e2c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e2ba:	6878      	ldr	r0, [r7, #4]
 800e2bc:	f000 fc0e 	bl	800eadc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e2c0:	6878      	ldr	r0, [r7, #4]
 800e2c2:	f000 fc1f 	bl	800eb04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	691b      	ldr	r3, [r3, #16]
 800e2d2:	f003 0308 	and.w	r3, r3, #8
 800e2d6:	2b08      	cmp	r3, #8
 800e2d8:	d122      	bne.n	800e320 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	68db      	ldr	r3, [r3, #12]
 800e2e0:	f003 0308 	and.w	r3, r3, #8
 800e2e4:	2b08      	cmp	r3, #8
 800e2e6:	d11b      	bne.n	800e320 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	f06f 0208 	mvn.w	r2, #8
 800e2f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	2204      	movs	r2, #4
 800e2f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	69db      	ldr	r3, [r3, #28]
 800e2fe:	f003 0303 	and.w	r3, r3, #3
 800e302:	2b00      	cmp	r3, #0
 800e304:	d003      	beq.n	800e30e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e306:	6878      	ldr	r0, [r7, #4]
 800e308:	f7f8 f89c 	bl	8006444 <HAL_TIM_IC_CaptureCallback>
 800e30c:	e005      	b.n	800e31a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e30e:	6878      	ldr	r0, [r7, #4]
 800e310:	f000 fbe4 	bl	800eadc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e314:	6878      	ldr	r0, [r7, #4]
 800e316:	f000 fbf5 	bl	800eb04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	2200      	movs	r2, #0
 800e31e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	691b      	ldr	r3, [r3, #16]
 800e326:	f003 0310 	and.w	r3, r3, #16
 800e32a:	2b10      	cmp	r3, #16
 800e32c:	d122      	bne.n	800e374 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	68db      	ldr	r3, [r3, #12]
 800e334:	f003 0310 	and.w	r3, r3, #16
 800e338:	2b10      	cmp	r3, #16
 800e33a:	d11b      	bne.n	800e374 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	f06f 0210 	mvn.w	r2, #16
 800e344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	2208      	movs	r2, #8
 800e34a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	69db      	ldr	r3, [r3, #28]
 800e352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e356:	2b00      	cmp	r3, #0
 800e358:	d003      	beq.n	800e362 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e35a:	6878      	ldr	r0, [r7, #4]
 800e35c:	f7f8 f872 	bl	8006444 <HAL_TIM_IC_CaptureCallback>
 800e360:	e005      	b.n	800e36e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f000 fbba 	bl	800eadc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e368:	6878      	ldr	r0, [r7, #4]
 800e36a:	f000 fbcb 	bl	800eb04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	2200      	movs	r2, #0
 800e372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	691b      	ldr	r3, [r3, #16]
 800e37a:	f003 0301 	and.w	r3, r3, #1
 800e37e:	2b01      	cmp	r3, #1
 800e380:	d10e      	bne.n	800e3a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	68db      	ldr	r3, [r3, #12]
 800e388:	f003 0301 	and.w	r3, r3, #1
 800e38c:	2b01      	cmp	r3, #1
 800e38e:	d107      	bne.n	800e3a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	f06f 0201 	mvn.w	r2, #1
 800e398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f000 fb94 	bl	800eac8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	691b      	ldr	r3, [r3, #16]
 800e3a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3aa:	2b80      	cmp	r3, #128	; 0x80
 800e3ac:	d10e      	bne.n	800e3cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	68db      	ldr	r3, [r3, #12]
 800e3b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3b8:	2b80      	cmp	r3, #128	; 0x80
 800e3ba:	d107      	bne.n	800e3cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e3c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e3c6:	6878      	ldr	r0, [r7, #4]
 800e3c8:	f001 fc68 	bl	800fc9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	691b      	ldr	r3, [r3, #16]
 800e3d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e3d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e3da:	d10e      	bne.n	800e3fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	68db      	ldr	r3, [r3, #12]
 800e3e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3e6:	2b80      	cmp	r3, #128	; 0x80
 800e3e8:	d107      	bne.n	800e3fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800e3f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e3f4:	6878      	ldr	r0, [r7, #4]
 800e3f6:	f001 fc5b 	bl	800fcb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	691b      	ldr	r3, [r3, #16]
 800e400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e404:	2b40      	cmp	r3, #64	; 0x40
 800e406:	d10e      	bne.n	800e426 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	68db      	ldr	r3, [r3, #12]
 800e40e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e412:	2b40      	cmp	r3, #64	; 0x40
 800e414:	d107      	bne.n	800e426 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e41e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e420:	6878      	ldr	r0, [r7, #4]
 800e422:	f000 fb79 	bl	800eb18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	691b      	ldr	r3, [r3, #16]
 800e42c:	f003 0320 	and.w	r3, r3, #32
 800e430:	2b20      	cmp	r3, #32
 800e432:	d10e      	bne.n	800e452 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	68db      	ldr	r3, [r3, #12]
 800e43a:	f003 0320 	and.w	r3, r3, #32
 800e43e:	2b20      	cmp	r3, #32
 800e440:	d107      	bne.n	800e452 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	f06f 0220 	mvn.w	r2, #32
 800e44a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e44c:	6878      	ldr	r0, [r7, #4]
 800e44e:	f001 fc1b 	bl	800fc88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	691b      	ldr	r3, [r3, #16]
 800e458:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e45c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e460:	d10f      	bne.n	800e482 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	68db      	ldr	r3, [r3, #12]
 800e468:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e46c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e470:	d107      	bne.n	800e482 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800e47a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800e47c:	6878      	ldr	r0, [r7, #4]
 800e47e:	f001 fc21 	bl	800fcc4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	691b      	ldr	r3, [r3, #16]
 800e488:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e48c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e490:	d10f      	bne.n	800e4b2 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	68db      	ldr	r3, [r3, #12]
 800e498:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e49c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e4a0:	d107      	bne.n	800e4b2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800e4aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800e4ac:	6878      	ldr	r0, [r7, #4]
 800e4ae:	f001 fc13 	bl	800fcd8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	691b      	ldr	r3, [r3, #16]
 800e4b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e4bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e4c0:	d10f      	bne.n	800e4e2 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	68db      	ldr	r3, [r3, #12]
 800e4c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e4cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e4d0:	d107      	bne.n	800e4e2 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800e4da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f001 fc05 	bl	800fcec <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	691b      	ldr	r3, [r3, #16]
 800e4e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e4ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e4f0:	d10f      	bne.n	800e512 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	68db      	ldr	r3, [r3, #12]
 800e4f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e4fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e500:	d107      	bne.n	800e512 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800e50a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800e50c:	6878      	ldr	r0, [r7, #4]
 800e50e:	f001 fbf7 	bl	800fd00 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e512:	bf00      	nop
 800e514:	3708      	adds	r7, #8
 800e516:	46bd      	mov	sp, r7
 800e518:	bd80      	pop	{r7, pc}

0800e51a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800e51a:	b580      	push	{r7, lr}
 800e51c:	b084      	sub	sp, #16
 800e51e:	af00      	add	r7, sp, #0
 800e520:	60f8      	str	r0, [r7, #12]
 800e522:	60b9      	str	r1, [r7, #8]
 800e524:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e52c:	2b01      	cmp	r3, #1
 800e52e:	d101      	bne.n	800e534 <HAL_TIM_IC_ConfigChannel+0x1a>
 800e530:	2302      	movs	r3, #2
 800e532:	e082      	b.n	800e63a <HAL_TIM_IC_ConfigChannel+0x120>
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	2201      	movs	r2, #1
 800e538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d11b      	bne.n	800e57a <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	6818      	ldr	r0, [r3, #0]
 800e546:	68bb      	ldr	r3, [r7, #8]
 800e548:	6819      	ldr	r1, [r3, #0]
 800e54a:	68bb      	ldr	r3, [r7, #8]
 800e54c:	685a      	ldr	r2, [r3, #4]
 800e54e:	68bb      	ldr	r3, [r7, #8]
 800e550:	68db      	ldr	r3, [r3, #12]
 800e552:	f001 f865 	bl	800f620 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	699a      	ldr	r2, [r3, #24]
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	f022 020c 	bic.w	r2, r2, #12
 800e564:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	6999      	ldr	r1, [r3, #24]
 800e56c:	68bb      	ldr	r3, [r7, #8]
 800e56e:	689a      	ldr	r2, [r3, #8]
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	430a      	orrs	r2, r1
 800e576:	619a      	str	r2, [r3, #24]
 800e578:	e05a      	b.n	800e630 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	2b04      	cmp	r3, #4
 800e57e:	d11c      	bne.n	800e5ba <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	6818      	ldr	r0, [r3, #0]
 800e584:	68bb      	ldr	r3, [r7, #8]
 800e586:	6819      	ldr	r1, [r3, #0]
 800e588:	68bb      	ldr	r3, [r7, #8]
 800e58a:	685a      	ldr	r2, [r3, #4]
 800e58c:	68bb      	ldr	r3, [r7, #8]
 800e58e:	68db      	ldr	r3, [r3, #12]
 800e590:	f001 f8e9 	bl	800f766 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	699a      	ldr	r2, [r3, #24]
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800e5a2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	6999      	ldr	r1, [r3, #24]
 800e5aa:	68bb      	ldr	r3, [r7, #8]
 800e5ac:	689b      	ldr	r3, [r3, #8]
 800e5ae:	021a      	lsls	r2, r3, #8
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	430a      	orrs	r2, r1
 800e5b6:	619a      	str	r2, [r3, #24]
 800e5b8:	e03a      	b.n	800e630 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	2b08      	cmp	r3, #8
 800e5be:	d11b      	bne.n	800e5f8 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	6818      	ldr	r0, [r3, #0]
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	6819      	ldr	r1, [r3, #0]
 800e5c8:	68bb      	ldr	r3, [r7, #8]
 800e5ca:	685a      	ldr	r2, [r3, #4]
 800e5cc:	68bb      	ldr	r3, [r7, #8]
 800e5ce:	68db      	ldr	r3, [r3, #12]
 800e5d0:	f001 f936 	bl	800f840 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	69da      	ldr	r2, [r3, #28]
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	f022 020c 	bic.w	r2, r2, #12
 800e5e2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	69d9      	ldr	r1, [r3, #28]
 800e5ea:	68bb      	ldr	r3, [r7, #8]
 800e5ec:	689a      	ldr	r2, [r3, #8]
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	430a      	orrs	r2, r1
 800e5f4:	61da      	str	r2, [r3, #28]
 800e5f6:	e01b      	b.n	800e630 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	6818      	ldr	r0, [r3, #0]
 800e5fc:	68bb      	ldr	r3, [r7, #8]
 800e5fe:	6819      	ldr	r1, [r3, #0]
 800e600:	68bb      	ldr	r3, [r7, #8]
 800e602:	685a      	ldr	r2, [r3, #4]
 800e604:	68bb      	ldr	r3, [r7, #8]
 800e606:	68db      	ldr	r3, [r3, #12]
 800e608:	f001 f956 	bl	800f8b8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	69da      	ldr	r2, [r3, #28]
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800e61a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	69d9      	ldr	r1, [r3, #28]
 800e622:	68bb      	ldr	r3, [r7, #8]
 800e624:	689b      	ldr	r3, [r3, #8]
 800e626:	021a      	lsls	r2, r3, #8
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	430a      	orrs	r2, r1
 800e62e:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	2200      	movs	r2, #0
 800e634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e638:	2300      	movs	r3, #0
}
 800e63a:	4618      	mov	r0, r3
 800e63c:	3710      	adds	r7, #16
 800e63e:	46bd      	mov	sp, r7
 800e640:	bd80      	pop	{r7, pc}
	...

0800e644 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b084      	sub	sp, #16
 800e648:	af00      	add	r7, sp, #0
 800e64a:	60f8      	str	r0, [r7, #12]
 800e64c:	60b9      	str	r1, [r7, #8]
 800e64e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e656:	2b01      	cmp	r3, #1
 800e658:	d101      	bne.n	800e65e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800e65a:	2302      	movs	r3, #2
 800e65c:	e0fd      	b.n	800e85a <HAL_TIM_PWM_ConfigChannel+0x216>
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	2201      	movs	r2, #1
 800e662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	2b14      	cmp	r3, #20
 800e66a:	f200 80f0 	bhi.w	800e84e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800e66e:	a201      	add	r2, pc, #4	; (adr r2, 800e674 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800e670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e674:	0800e6c9 	.word	0x0800e6c9
 800e678:	0800e84f 	.word	0x0800e84f
 800e67c:	0800e84f 	.word	0x0800e84f
 800e680:	0800e84f 	.word	0x0800e84f
 800e684:	0800e709 	.word	0x0800e709
 800e688:	0800e84f 	.word	0x0800e84f
 800e68c:	0800e84f 	.word	0x0800e84f
 800e690:	0800e84f 	.word	0x0800e84f
 800e694:	0800e74b 	.word	0x0800e74b
 800e698:	0800e84f 	.word	0x0800e84f
 800e69c:	0800e84f 	.word	0x0800e84f
 800e6a0:	0800e84f 	.word	0x0800e84f
 800e6a4:	0800e78b 	.word	0x0800e78b
 800e6a8:	0800e84f 	.word	0x0800e84f
 800e6ac:	0800e84f 	.word	0x0800e84f
 800e6b0:	0800e84f 	.word	0x0800e84f
 800e6b4:	0800e7cd 	.word	0x0800e7cd
 800e6b8:	0800e84f 	.word	0x0800e84f
 800e6bc:	0800e84f 	.word	0x0800e84f
 800e6c0:	0800e84f 	.word	0x0800e84f
 800e6c4:	0800e80d 	.word	0x0800e80d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	68b9      	ldr	r1, [r7, #8]
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	f000 fbc0 	bl	800ee54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	699a      	ldr	r2, [r3, #24]
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	f042 0208 	orr.w	r2, r2, #8
 800e6e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	699a      	ldr	r2, [r3, #24]
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	f022 0204 	bic.w	r2, r2, #4
 800e6f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	6999      	ldr	r1, [r3, #24]
 800e6fa:	68bb      	ldr	r3, [r7, #8]
 800e6fc:	691a      	ldr	r2, [r3, #16]
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	430a      	orrs	r2, r1
 800e704:	619a      	str	r2, [r3, #24]
      break;
 800e706:	e0a3      	b.n	800e850 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	68b9      	ldr	r1, [r7, #8]
 800e70e:	4618      	mov	r0, r3
 800e710:	f000 fc3a 	bl	800ef88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	699a      	ldr	r2, [r3, #24]
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e722:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	699a      	ldr	r2, [r3, #24]
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e732:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	6999      	ldr	r1, [r3, #24]
 800e73a:	68bb      	ldr	r3, [r7, #8]
 800e73c:	691b      	ldr	r3, [r3, #16]
 800e73e:	021a      	lsls	r2, r3, #8
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	430a      	orrs	r2, r1
 800e746:	619a      	str	r2, [r3, #24]
      break;
 800e748:	e082      	b.n	800e850 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	68b9      	ldr	r1, [r7, #8]
 800e750:	4618      	mov	r0, r3
 800e752:	f000 fcad 	bl	800f0b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	69da      	ldr	r2, [r3, #28]
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	f042 0208 	orr.w	r2, r2, #8
 800e764:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	69da      	ldr	r2, [r3, #28]
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	f022 0204 	bic.w	r2, r2, #4
 800e774:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	69d9      	ldr	r1, [r3, #28]
 800e77c:	68bb      	ldr	r3, [r7, #8]
 800e77e:	691a      	ldr	r2, [r3, #16]
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	430a      	orrs	r2, r1
 800e786:	61da      	str	r2, [r3, #28]
      break;
 800e788:	e062      	b.n	800e850 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	68b9      	ldr	r1, [r7, #8]
 800e790:	4618      	mov	r0, r3
 800e792:	f000 fd1f 	bl	800f1d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	69da      	ldr	r2, [r3, #28]
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e7a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	69da      	ldr	r2, [r3, #28]
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e7b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	69d9      	ldr	r1, [r3, #28]
 800e7bc:	68bb      	ldr	r3, [r7, #8]
 800e7be:	691b      	ldr	r3, [r3, #16]
 800e7c0:	021a      	lsls	r2, r3, #8
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	430a      	orrs	r2, r1
 800e7c8:	61da      	str	r2, [r3, #28]
      break;
 800e7ca:	e041      	b.n	800e850 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	68b9      	ldr	r1, [r7, #8]
 800e7d2:	4618      	mov	r0, r3
 800e7d4:	f000 fd92 	bl	800f2fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	f042 0208 	orr.w	r2, r2, #8
 800e7e6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	f022 0204 	bic.w	r2, r2, #4
 800e7f6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800e7fe:	68bb      	ldr	r3, [r7, #8]
 800e800:	691a      	ldr	r2, [r3, #16]
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	430a      	orrs	r2, r1
 800e808:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800e80a:	e021      	b.n	800e850 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	68b9      	ldr	r1, [r7, #8]
 800e812:	4618      	mov	r0, r3
 800e814:	f000 fddc 	bl	800f3d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e826:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e836:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800e83e:	68bb      	ldr	r3, [r7, #8]
 800e840:	691b      	ldr	r3, [r3, #16]
 800e842:	021a      	lsls	r2, r3, #8
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	430a      	orrs	r2, r1
 800e84a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800e84c:	e000      	b.n	800e850 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800e84e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	2200      	movs	r2, #0
 800e854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e858:	2300      	movs	r3, #0
}
 800e85a:	4618      	mov	r0, r3
 800e85c:	3710      	adds	r7, #16
 800e85e:	46bd      	mov	sp, r7
 800e860:	bd80      	pop	{r7, pc}
 800e862:	bf00      	nop

0800e864 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e864:	b580      	push	{r7, lr}
 800e866:	b084      	sub	sp, #16
 800e868:	af00      	add	r7, sp, #0
 800e86a:	6078      	str	r0, [r7, #4]
 800e86c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e874:	2b01      	cmp	r3, #1
 800e876:	d101      	bne.n	800e87c <HAL_TIM_ConfigClockSource+0x18>
 800e878:	2302      	movs	r3, #2
 800e87a:	e0d2      	b.n	800ea22 <HAL_TIM_ConfigClockSource+0x1be>
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	2201      	movs	r2, #1
 800e880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	2202      	movs	r2, #2
 800e888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	689b      	ldr	r3, [r3, #8]
 800e892:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800e89a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e89e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e8a6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	68fa      	ldr	r2, [r7, #12]
 800e8ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e8b0:	683b      	ldr	r3, [r7, #0]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e8b8:	f000 80a9 	beq.w	800ea0e <HAL_TIM_ConfigClockSource+0x1aa>
 800e8bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e8c0:	d81a      	bhi.n	800e8f8 <HAL_TIM_ConfigClockSource+0x94>
 800e8c2:	2b30      	cmp	r3, #48	; 0x30
 800e8c4:	f000 809a 	beq.w	800e9fc <HAL_TIM_ConfigClockSource+0x198>
 800e8c8:	2b30      	cmp	r3, #48	; 0x30
 800e8ca:	d809      	bhi.n	800e8e0 <HAL_TIM_ConfigClockSource+0x7c>
 800e8cc:	2b10      	cmp	r3, #16
 800e8ce:	f000 8095 	beq.w	800e9fc <HAL_TIM_ConfigClockSource+0x198>
 800e8d2:	2b20      	cmp	r3, #32
 800e8d4:	f000 8092 	beq.w	800e9fc <HAL_TIM_ConfigClockSource+0x198>
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	f000 808f 	beq.w	800e9fc <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800e8de:	e097      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800e8e0:	2b50      	cmp	r3, #80	; 0x50
 800e8e2:	d05b      	beq.n	800e99c <HAL_TIM_ConfigClockSource+0x138>
 800e8e4:	2b50      	cmp	r3, #80	; 0x50
 800e8e6:	d802      	bhi.n	800e8ee <HAL_TIM_ConfigClockSource+0x8a>
 800e8e8:	2b40      	cmp	r3, #64	; 0x40
 800e8ea:	d077      	beq.n	800e9dc <HAL_TIM_ConfigClockSource+0x178>
      break;
 800e8ec:	e090      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800e8ee:	2b60      	cmp	r3, #96	; 0x60
 800e8f0:	d064      	beq.n	800e9bc <HAL_TIM_ConfigClockSource+0x158>
 800e8f2:	2b70      	cmp	r3, #112	; 0x70
 800e8f4:	d028      	beq.n	800e948 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800e8f6:	e08b      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800e8f8:	4a4c      	ldr	r2, [pc, #304]	; (800ea2c <HAL_TIM_ConfigClockSource+0x1c8>)
 800e8fa:	4293      	cmp	r3, r2
 800e8fc:	d07e      	beq.n	800e9fc <HAL_TIM_ConfigClockSource+0x198>
 800e8fe:	4a4b      	ldr	r2, [pc, #300]	; (800ea2c <HAL_TIM_ConfigClockSource+0x1c8>)
 800e900:	4293      	cmp	r3, r2
 800e902:	d810      	bhi.n	800e926 <HAL_TIM_ConfigClockSource+0xc2>
 800e904:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e908:	d078      	beq.n	800e9fc <HAL_TIM_ConfigClockSource+0x198>
 800e90a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e90e:	d803      	bhi.n	800e918 <HAL_TIM_ConfigClockSource+0xb4>
 800e910:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e914:	d02f      	beq.n	800e976 <HAL_TIM_ConfigClockSource+0x112>
      break;
 800e916:	e07b      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800e918:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800e91c:	d06e      	beq.n	800e9fc <HAL_TIM_ConfigClockSource+0x198>
 800e91e:	4a44      	ldr	r2, [pc, #272]	; (800ea30 <HAL_TIM_ConfigClockSource+0x1cc>)
 800e920:	4293      	cmp	r3, r2
 800e922:	d06b      	beq.n	800e9fc <HAL_TIM_ConfigClockSource+0x198>
      break;
 800e924:	e074      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800e926:	4a43      	ldr	r2, [pc, #268]	; (800ea34 <HAL_TIM_ConfigClockSource+0x1d0>)
 800e928:	4293      	cmp	r3, r2
 800e92a:	d067      	beq.n	800e9fc <HAL_TIM_ConfigClockSource+0x198>
 800e92c:	4a41      	ldr	r2, [pc, #260]	; (800ea34 <HAL_TIM_ConfigClockSource+0x1d0>)
 800e92e:	4293      	cmp	r3, r2
 800e930:	d803      	bhi.n	800e93a <HAL_TIM_ConfigClockSource+0xd6>
 800e932:	4a41      	ldr	r2, [pc, #260]	; (800ea38 <HAL_TIM_ConfigClockSource+0x1d4>)
 800e934:	4293      	cmp	r3, r2
 800e936:	d061      	beq.n	800e9fc <HAL_TIM_ConfigClockSource+0x198>
      break;
 800e938:	e06a      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800e93a:	4a40      	ldr	r2, [pc, #256]	; (800ea3c <HAL_TIM_ConfigClockSource+0x1d8>)
 800e93c:	4293      	cmp	r3, r2
 800e93e:	d05d      	beq.n	800e9fc <HAL_TIM_ConfigClockSource+0x198>
 800e940:	4a3f      	ldr	r2, [pc, #252]	; (800ea40 <HAL_TIM_ConfigClockSource+0x1dc>)
 800e942:	4293      	cmp	r3, r2
 800e944:	d05a      	beq.n	800e9fc <HAL_TIM_ConfigClockSource+0x198>
      break;
 800e946:	e063      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	6818      	ldr	r0, [r3, #0]
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	6899      	ldr	r1, [r3, #8]
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	685a      	ldr	r2, [r3, #4]
 800e954:	683b      	ldr	r3, [r7, #0]
 800e956:	68db      	ldr	r3, [r3, #12]
 800e958:	f001 f808 	bl	800f96c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	689b      	ldr	r3, [r3, #8]
 800e962:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800e96a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	68fa      	ldr	r2, [r7, #12]
 800e972:	609a      	str	r2, [r3, #8]
      break;
 800e974:	e04c      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	6818      	ldr	r0, [r3, #0]
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	6899      	ldr	r1, [r3, #8]
 800e97e:	683b      	ldr	r3, [r7, #0]
 800e980:	685a      	ldr	r2, [r3, #4]
 800e982:	683b      	ldr	r3, [r7, #0]
 800e984:	68db      	ldr	r3, [r3, #12]
 800e986:	f000 fff1 	bl	800f96c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	689a      	ldr	r2, [r3, #8]
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e998:	609a      	str	r2, [r3, #8]
      break;
 800e99a:	e039      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	6818      	ldr	r0, [r3, #0]
 800e9a0:	683b      	ldr	r3, [r7, #0]
 800e9a2:	6859      	ldr	r1, [r3, #4]
 800e9a4:	683b      	ldr	r3, [r7, #0]
 800e9a6:	68db      	ldr	r3, [r3, #12]
 800e9a8:	461a      	mov	r2, r3
 800e9aa:	f000 fead 	bl	800f708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	2150      	movs	r1, #80	; 0x50
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	f000 ffbc 	bl	800f932 <TIM_ITRx_SetConfig>
      break;
 800e9ba:	e029      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	6818      	ldr	r0, [r3, #0]
 800e9c0:	683b      	ldr	r3, [r7, #0]
 800e9c2:	6859      	ldr	r1, [r3, #4]
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	68db      	ldr	r3, [r3, #12]
 800e9c8:	461a      	mov	r2, r3
 800e9ca:	f000 ff09 	bl	800f7e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	2160      	movs	r1, #96	; 0x60
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	f000 ffac 	bl	800f932 <TIM_ITRx_SetConfig>
      break;
 800e9da:	e019      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	6818      	ldr	r0, [r3, #0]
 800e9e0:	683b      	ldr	r3, [r7, #0]
 800e9e2:	6859      	ldr	r1, [r3, #4]
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	68db      	ldr	r3, [r3, #12]
 800e9e8:	461a      	mov	r2, r3
 800e9ea:	f000 fe8d 	bl	800f708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	2140      	movs	r1, #64	; 0x40
 800e9f4:	4618      	mov	r0, r3
 800e9f6:	f000 ff9c 	bl	800f932 <TIM_ITRx_SetConfig>
      break;
 800e9fa:	e009      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681a      	ldr	r2, [r3, #0]
 800ea00:	683b      	ldr	r3, [r7, #0]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	4619      	mov	r1, r3
 800ea06:	4610      	mov	r0, r2
 800ea08:	f000 ff93 	bl	800f932 <TIM_ITRx_SetConfig>
      break;
 800ea0c:	e000      	b.n	800ea10 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800ea0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	2201      	movs	r2, #1
 800ea14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ea20:	2300      	movs	r3, #0
}
 800ea22:	4618      	mov	r0, r3
 800ea24:	3710      	adds	r7, #16
 800ea26:	46bd      	mov	sp, r7
 800ea28:	bd80      	pop	{r7, pc}
 800ea2a:	bf00      	nop
 800ea2c:	00100030 	.word	0x00100030
 800ea30:	00100020 	.word	0x00100020
 800ea34:	00100050 	.word	0x00100050
 800ea38:	00100040 	.word	0x00100040
 800ea3c:	00100060 	.word	0x00100060
 800ea40:	00100070 	.word	0x00100070

0800ea44 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b082      	sub	sp, #8
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
 800ea4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ea54:	2b01      	cmp	r3, #1
 800ea56:	d101      	bne.n	800ea5c <HAL_TIM_SlaveConfigSynchro+0x18>
 800ea58:	2302      	movs	r3, #2
 800ea5a:	e031      	b.n	800eac0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	2201      	movs	r2, #1
 800ea60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2202      	movs	r2, #2
 800ea68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800ea6c:	6839      	ldr	r1, [r7, #0]
 800ea6e:	6878      	ldr	r0, [r7, #4]
 800ea70:	f000 fd1a 	bl	800f4a8 <TIM_SlaveTimer_SetConfig>
 800ea74:	4603      	mov	r3, r0
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d009      	beq.n	800ea8e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	2201      	movs	r2, #1
 800ea7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	2200      	movs	r2, #0
 800ea86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800ea8a:	2301      	movs	r3, #1
 800ea8c:	e018      	b.n	800eac0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	68da      	ldr	r2, [r3, #12]
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ea9c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	68da      	ldr	r2, [r3, #12]
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800eaac:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2201      	movs	r2, #1
 800eab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2200      	movs	r2, #0
 800eaba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800eabe:	2300      	movs	r3, #0
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	3708      	adds	r7, #8
 800eac4:	46bd      	mov	sp, r7
 800eac6:	bd80      	pop	{r7, pc}

0800eac8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800eac8:	b480      	push	{r7}
 800eaca:	b083      	sub	sp, #12
 800eacc:	af00      	add	r7, sp, #0
 800eace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ead0:	bf00      	nop
 800ead2:	370c      	adds	r7, #12
 800ead4:	46bd      	mov	sp, r7
 800ead6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eada:	4770      	bx	lr

0800eadc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800eadc:	b480      	push	{r7}
 800eade:	b083      	sub	sp, #12
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800eae4:	bf00      	nop
 800eae6:	370c      	adds	r7, #12
 800eae8:	46bd      	mov	sp, r7
 800eaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaee:	4770      	bx	lr

0800eaf0 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800eaf0:	b480      	push	{r7}
 800eaf2:	b083      	sub	sp, #12
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800eaf8:	bf00      	nop
 800eafa:	370c      	adds	r7, #12
 800eafc:	46bd      	mov	sp, r7
 800eafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb02:	4770      	bx	lr

0800eb04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800eb04:	b480      	push	{r7}
 800eb06:	b083      	sub	sp, #12
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800eb0c:	bf00      	nop
 800eb0e:	370c      	adds	r7, #12
 800eb10:	46bd      	mov	sp, r7
 800eb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb16:	4770      	bx	lr

0800eb18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b083      	sub	sp, #12
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800eb20:	bf00      	nop
 800eb22:	370c      	adds	r7, #12
 800eb24:	46bd      	mov	sp, r7
 800eb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2a:	4770      	bx	lr

0800eb2c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800eb2c:	b480      	push	{r7}
 800eb2e:	b083      	sub	sp, #12
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800eb34:	bf00      	nop
 800eb36:	370c      	adds	r7, #12
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb3e:	4770      	bx	lr

0800eb40 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800eb40:	b580      	push	{r7, lr}
 800eb42:	b084      	sub	sp, #16
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb4c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb52:	687a      	ldr	r2, [r7, #4]
 800eb54:	429a      	cmp	r2, r3
 800eb56:	d107      	bne.n	800eb68 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	2201      	movs	r2, #1
 800eb5c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	2201      	movs	r2, #1
 800eb62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800eb66:	e02a      	b.n	800ebbe <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb6c:	687a      	ldr	r2, [r7, #4]
 800eb6e:	429a      	cmp	r2, r3
 800eb70:	d107      	bne.n	800eb82 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	2202      	movs	r2, #2
 800eb76:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	2201      	movs	r2, #1
 800eb7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800eb80:	e01d      	b.n	800ebbe <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb86:	687a      	ldr	r2, [r7, #4]
 800eb88:	429a      	cmp	r2, r3
 800eb8a:	d107      	bne.n	800eb9c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	2204      	movs	r2, #4
 800eb90:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	2201      	movs	r2, #1
 800eb96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800eb9a:	e010      	b.n	800ebbe <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eba0:	687a      	ldr	r2, [r7, #4]
 800eba2:	429a      	cmp	r2, r3
 800eba4:	d107      	bne.n	800ebb6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	2208      	movs	r2, #8
 800ebaa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	2201      	movs	r2, #1
 800ebb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ebb4:	e003      	b.n	800ebbe <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	2201      	movs	r2, #1
 800ebba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800ebbe:	68f8      	ldr	r0, [r7, #12]
 800ebc0:	f7ff ffb4 	bl	800eb2c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	771a      	strb	r2, [r3, #28]
}
 800ebca:	bf00      	nop
 800ebcc:	3710      	adds	r7, #16
 800ebce:	46bd      	mov	sp, r7
 800ebd0:	bd80      	pop	{r7, pc}

0800ebd2 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800ebd2:	b580      	push	{r7, lr}
 800ebd4:	b084      	sub	sp, #16
 800ebd6:	af00      	add	r7, sp, #0
 800ebd8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ebde:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebe4:	687a      	ldr	r2, [r7, #4]
 800ebe6:	429a      	cmp	r2, r3
 800ebe8:	d10f      	bne.n	800ec0a <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	2201      	movs	r2, #1
 800ebee:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	69db      	ldr	r3, [r3, #28]
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d146      	bne.n	800ec86 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	2201      	movs	r2, #1
 800ec04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ec08:	e03d      	b.n	800ec86 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec0e:	687a      	ldr	r2, [r7, #4]
 800ec10:	429a      	cmp	r2, r3
 800ec12:	d10f      	bne.n	800ec34 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	2202      	movs	r2, #2
 800ec18:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	69db      	ldr	r3, [r3, #28]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d131      	bne.n	800ec86 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	2201      	movs	r2, #1
 800ec26:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	2201      	movs	r2, #1
 800ec2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ec32:	e028      	b.n	800ec86 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec38:	687a      	ldr	r2, [r7, #4]
 800ec3a:	429a      	cmp	r2, r3
 800ec3c:	d10f      	bne.n	800ec5e <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	2204      	movs	r2, #4
 800ec42:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	69db      	ldr	r3, [r3, #28]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d11c      	bne.n	800ec86 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	2201      	movs	r2, #1
 800ec50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	2201      	movs	r2, #1
 800ec58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ec5c:	e013      	b.n	800ec86 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec62:	687a      	ldr	r2, [r7, #4]
 800ec64:	429a      	cmp	r2, r3
 800ec66:	d10e      	bne.n	800ec86 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	2208      	movs	r2, #8
 800ec6c:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	69db      	ldr	r3, [r3, #28]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d107      	bne.n	800ec86 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	2201      	movs	r2, #1
 800ec7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	2201      	movs	r2, #1
 800ec82:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800ec86:	68f8      	ldr	r0, [r7, #12]
 800ec88:	f7f7 fbdc 	bl	8006444 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	2200      	movs	r2, #0
 800ec90:	771a      	strb	r2, [r3, #28]
}
 800ec92:	bf00      	nop
 800ec94:	3710      	adds	r7, #16
 800ec96:	46bd      	mov	sp, r7
 800ec98:	bd80      	pop	{r7, pc}

0800ec9a <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ec9a:	b580      	push	{r7, lr}
 800ec9c:	b084      	sub	sp, #16
 800ec9e:	af00      	add	r7, sp, #0
 800eca0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eca6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecac:	687a      	ldr	r2, [r7, #4]
 800ecae:	429a      	cmp	r2, r3
 800ecb0:	d103      	bne.n	800ecba <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	2201      	movs	r2, #1
 800ecb6:	771a      	strb	r2, [r3, #28]
 800ecb8:	e019      	b.n	800ecee <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecbe:	687a      	ldr	r2, [r7, #4]
 800ecc0:	429a      	cmp	r2, r3
 800ecc2:	d103      	bne.n	800eccc <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	2202      	movs	r2, #2
 800ecc8:	771a      	strb	r2, [r3, #28]
 800ecca:	e010      	b.n	800ecee <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecd0:	687a      	ldr	r2, [r7, #4]
 800ecd2:	429a      	cmp	r2, r3
 800ecd4:	d103      	bne.n	800ecde <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	2204      	movs	r2, #4
 800ecda:	771a      	strb	r2, [r3, #28]
 800ecdc:	e007      	b.n	800ecee <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ecde:	68fb      	ldr	r3, [r7, #12]
 800ece0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ece2:	687a      	ldr	r2, [r7, #4]
 800ece4:	429a      	cmp	r2, r3
 800ece6:	d102      	bne.n	800ecee <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	2208      	movs	r2, #8
 800ecec:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800ecee:	68f8      	ldr	r0, [r7, #12]
 800ecf0:	f7ff fefe 	bl	800eaf0 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	2200      	movs	r2, #0
 800ecf8:	771a      	strb	r2, [r3, #28]
}
 800ecfa:	bf00      	nop
 800ecfc:	3710      	adds	r7, #16
 800ecfe:	46bd      	mov	sp, r7
 800ed00:	bd80      	pop	{r7, pc}
	...

0800ed04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ed04:	b480      	push	{r7}
 800ed06:	b085      	sub	sp, #20
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	6078      	str	r0, [r7, #4]
 800ed0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	4a46      	ldr	r2, [pc, #280]	; (800ee30 <TIM_Base_SetConfig+0x12c>)
 800ed18:	4293      	cmp	r3, r2
 800ed1a:	d017      	beq.n	800ed4c <TIM_Base_SetConfig+0x48>
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ed22:	d013      	beq.n	800ed4c <TIM_Base_SetConfig+0x48>
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	4a43      	ldr	r2, [pc, #268]	; (800ee34 <TIM_Base_SetConfig+0x130>)
 800ed28:	4293      	cmp	r3, r2
 800ed2a:	d00f      	beq.n	800ed4c <TIM_Base_SetConfig+0x48>
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	4a42      	ldr	r2, [pc, #264]	; (800ee38 <TIM_Base_SetConfig+0x134>)
 800ed30:	4293      	cmp	r3, r2
 800ed32:	d00b      	beq.n	800ed4c <TIM_Base_SetConfig+0x48>
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	4a41      	ldr	r2, [pc, #260]	; (800ee3c <TIM_Base_SetConfig+0x138>)
 800ed38:	4293      	cmp	r3, r2
 800ed3a:	d007      	beq.n	800ed4c <TIM_Base_SetConfig+0x48>
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	4a40      	ldr	r2, [pc, #256]	; (800ee40 <TIM_Base_SetConfig+0x13c>)
 800ed40:	4293      	cmp	r3, r2
 800ed42:	d003      	beq.n	800ed4c <TIM_Base_SetConfig+0x48>
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	4a3f      	ldr	r2, [pc, #252]	; (800ee44 <TIM_Base_SetConfig+0x140>)
 800ed48:	4293      	cmp	r3, r2
 800ed4a:	d108      	bne.n	800ed5e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ed52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ed54:	683b      	ldr	r3, [r7, #0]
 800ed56:	685b      	ldr	r3, [r3, #4]
 800ed58:	68fa      	ldr	r2, [r7, #12]
 800ed5a:	4313      	orrs	r3, r2
 800ed5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	4a33      	ldr	r2, [pc, #204]	; (800ee30 <TIM_Base_SetConfig+0x12c>)
 800ed62:	4293      	cmp	r3, r2
 800ed64:	d023      	beq.n	800edae <TIM_Base_SetConfig+0xaa>
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ed6c:	d01f      	beq.n	800edae <TIM_Base_SetConfig+0xaa>
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	4a30      	ldr	r2, [pc, #192]	; (800ee34 <TIM_Base_SetConfig+0x130>)
 800ed72:	4293      	cmp	r3, r2
 800ed74:	d01b      	beq.n	800edae <TIM_Base_SetConfig+0xaa>
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	4a2f      	ldr	r2, [pc, #188]	; (800ee38 <TIM_Base_SetConfig+0x134>)
 800ed7a:	4293      	cmp	r3, r2
 800ed7c:	d017      	beq.n	800edae <TIM_Base_SetConfig+0xaa>
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	4a2e      	ldr	r2, [pc, #184]	; (800ee3c <TIM_Base_SetConfig+0x138>)
 800ed82:	4293      	cmp	r3, r2
 800ed84:	d013      	beq.n	800edae <TIM_Base_SetConfig+0xaa>
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	4a2d      	ldr	r2, [pc, #180]	; (800ee40 <TIM_Base_SetConfig+0x13c>)
 800ed8a:	4293      	cmp	r3, r2
 800ed8c:	d00f      	beq.n	800edae <TIM_Base_SetConfig+0xaa>
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	4a2d      	ldr	r2, [pc, #180]	; (800ee48 <TIM_Base_SetConfig+0x144>)
 800ed92:	4293      	cmp	r3, r2
 800ed94:	d00b      	beq.n	800edae <TIM_Base_SetConfig+0xaa>
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	4a2c      	ldr	r2, [pc, #176]	; (800ee4c <TIM_Base_SetConfig+0x148>)
 800ed9a:	4293      	cmp	r3, r2
 800ed9c:	d007      	beq.n	800edae <TIM_Base_SetConfig+0xaa>
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	4a2b      	ldr	r2, [pc, #172]	; (800ee50 <TIM_Base_SetConfig+0x14c>)
 800eda2:	4293      	cmp	r3, r2
 800eda4:	d003      	beq.n	800edae <TIM_Base_SetConfig+0xaa>
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	4a26      	ldr	r2, [pc, #152]	; (800ee44 <TIM_Base_SetConfig+0x140>)
 800edaa:	4293      	cmp	r3, r2
 800edac:	d108      	bne.n	800edc0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800edb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800edb6:	683b      	ldr	r3, [r7, #0]
 800edb8:	68db      	ldr	r3, [r3, #12]
 800edba:	68fa      	ldr	r2, [r7, #12]
 800edbc:	4313      	orrs	r3, r2
 800edbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	695b      	ldr	r3, [r3, #20]
 800edca:	4313      	orrs	r3, r2
 800edcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	68fa      	ldr	r2, [r7, #12]
 800edd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	689a      	ldr	r2, [r3, #8]
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	681a      	ldr	r2, [r3, #0]
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	4a12      	ldr	r2, [pc, #72]	; (800ee30 <TIM_Base_SetConfig+0x12c>)
 800ede8:	4293      	cmp	r3, r2
 800edea:	d013      	beq.n	800ee14 <TIM_Base_SetConfig+0x110>
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	4a14      	ldr	r2, [pc, #80]	; (800ee40 <TIM_Base_SetConfig+0x13c>)
 800edf0:	4293      	cmp	r3, r2
 800edf2:	d00f      	beq.n	800ee14 <TIM_Base_SetConfig+0x110>
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	4a14      	ldr	r2, [pc, #80]	; (800ee48 <TIM_Base_SetConfig+0x144>)
 800edf8:	4293      	cmp	r3, r2
 800edfa:	d00b      	beq.n	800ee14 <TIM_Base_SetConfig+0x110>
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	4a13      	ldr	r2, [pc, #76]	; (800ee4c <TIM_Base_SetConfig+0x148>)
 800ee00:	4293      	cmp	r3, r2
 800ee02:	d007      	beq.n	800ee14 <TIM_Base_SetConfig+0x110>
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	4a12      	ldr	r2, [pc, #72]	; (800ee50 <TIM_Base_SetConfig+0x14c>)
 800ee08:	4293      	cmp	r3, r2
 800ee0a:	d003      	beq.n	800ee14 <TIM_Base_SetConfig+0x110>
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	4a0d      	ldr	r2, [pc, #52]	; (800ee44 <TIM_Base_SetConfig+0x140>)
 800ee10:	4293      	cmp	r3, r2
 800ee12:	d103      	bne.n	800ee1c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ee14:	683b      	ldr	r3, [r7, #0]
 800ee16:	691a      	ldr	r2, [r3, #16]
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	2201      	movs	r2, #1
 800ee20:	615a      	str	r2, [r3, #20]
}
 800ee22:	bf00      	nop
 800ee24:	3714      	adds	r7, #20
 800ee26:	46bd      	mov	sp, r7
 800ee28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee2c:	4770      	bx	lr
 800ee2e:	bf00      	nop
 800ee30:	40012c00 	.word	0x40012c00
 800ee34:	40000400 	.word	0x40000400
 800ee38:	40000800 	.word	0x40000800
 800ee3c:	40000c00 	.word	0x40000c00
 800ee40:	40013400 	.word	0x40013400
 800ee44:	40015000 	.word	0x40015000
 800ee48:	40014000 	.word	0x40014000
 800ee4c:	40014400 	.word	0x40014400
 800ee50:	40014800 	.word	0x40014800

0800ee54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ee54:	b480      	push	{r7}
 800ee56:	b087      	sub	sp, #28
 800ee58:	af00      	add	r7, sp, #0
 800ee5a:	6078      	str	r0, [r7, #4]
 800ee5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	6a1b      	ldr	r3, [r3, #32]
 800ee62:	f023 0201 	bic.w	r2, r3, #1
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	6a1b      	ldr	r3, [r3, #32]
 800ee6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	685b      	ldr	r3, [r3, #4]
 800ee74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	699b      	ldr	r3, [r3, #24]
 800ee7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ee82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ee86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	f023 0303 	bic.w	r3, r3, #3
 800ee8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	68fa      	ldr	r2, [r7, #12]
 800ee96:	4313      	orrs	r3, r2
 800ee98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ee9a:	697b      	ldr	r3, [r7, #20]
 800ee9c:	f023 0302 	bic.w	r3, r3, #2
 800eea0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800eea2:	683b      	ldr	r3, [r7, #0]
 800eea4:	689b      	ldr	r3, [r3, #8]
 800eea6:	697a      	ldr	r2, [r7, #20]
 800eea8:	4313      	orrs	r3, r2
 800eeaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	4a30      	ldr	r2, [pc, #192]	; (800ef70 <TIM_OC1_SetConfig+0x11c>)
 800eeb0:	4293      	cmp	r3, r2
 800eeb2:	d013      	beq.n	800eedc <TIM_OC1_SetConfig+0x88>
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	4a2f      	ldr	r2, [pc, #188]	; (800ef74 <TIM_OC1_SetConfig+0x120>)
 800eeb8:	4293      	cmp	r3, r2
 800eeba:	d00f      	beq.n	800eedc <TIM_OC1_SetConfig+0x88>
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	4a2e      	ldr	r2, [pc, #184]	; (800ef78 <TIM_OC1_SetConfig+0x124>)
 800eec0:	4293      	cmp	r3, r2
 800eec2:	d00b      	beq.n	800eedc <TIM_OC1_SetConfig+0x88>
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	4a2d      	ldr	r2, [pc, #180]	; (800ef7c <TIM_OC1_SetConfig+0x128>)
 800eec8:	4293      	cmp	r3, r2
 800eeca:	d007      	beq.n	800eedc <TIM_OC1_SetConfig+0x88>
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	4a2c      	ldr	r2, [pc, #176]	; (800ef80 <TIM_OC1_SetConfig+0x12c>)
 800eed0:	4293      	cmp	r3, r2
 800eed2:	d003      	beq.n	800eedc <TIM_OC1_SetConfig+0x88>
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	4a2b      	ldr	r2, [pc, #172]	; (800ef84 <TIM_OC1_SetConfig+0x130>)
 800eed8:	4293      	cmp	r3, r2
 800eeda:	d10c      	bne.n	800eef6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800eedc:	697b      	ldr	r3, [r7, #20]
 800eede:	f023 0308 	bic.w	r3, r3, #8
 800eee2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800eee4:	683b      	ldr	r3, [r7, #0]
 800eee6:	68db      	ldr	r3, [r3, #12]
 800eee8:	697a      	ldr	r2, [r7, #20]
 800eeea:	4313      	orrs	r3, r2
 800eeec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800eeee:	697b      	ldr	r3, [r7, #20]
 800eef0:	f023 0304 	bic.w	r3, r3, #4
 800eef4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	4a1d      	ldr	r2, [pc, #116]	; (800ef70 <TIM_OC1_SetConfig+0x11c>)
 800eefa:	4293      	cmp	r3, r2
 800eefc:	d013      	beq.n	800ef26 <TIM_OC1_SetConfig+0xd2>
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	4a1c      	ldr	r2, [pc, #112]	; (800ef74 <TIM_OC1_SetConfig+0x120>)
 800ef02:	4293      	cmp	r3, r2
 800ef04:	d00f      	beq.n	800ef26 <TIM_OC1_SetConfig+0xd2>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	4a1b      	ldr	r2, [pc, #108]	; (800ef78 <TIM_OC1_SetConfig+0x124>)
 800ef0a:	4293      	cmp	r3, r2
 800ef0c:	d00b      	beq.n	800ef26 <TIM_OC1_SetConfig+0xd2>
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	4a1a      	ldr	r2, [pc, #104]	; (800ef7c <TIM_OC1_SetConfig+0x128>)
 800ef12:	4293      	cmp	r3, r2
 800ef14:	d007      	beq.n	800ef26 <TIM_OC1_SetConfig+0xd2>
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	4a19      	ldr	r2, [pc, #100]	; (800ef80 <TIM_OC1_SetConfig+0x12c>)
 800ef1a:	4293      	cmp	r3, r2
 800ef1c:	d003      	beq.n	800ef26 <TIM_OC1_SetConfig+0xd2>
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	4a18      	ldr	r2, [pc, #96]	; (800ef84 <TIM_OC1_SetConfig+0x130>)
 800ef22:	4293      	cmp	r3, r2
 800ef24:	d111      	bne.n	800ef4a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ef26:	693b      	ldr	r3, [r7, #16]
 800ef28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ef2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ef2e:	693b      	ldr	r3, [r7, #16]
 800ef30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ef34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ef36:	683b      	ldr	r3, [r7, #0]
 800ef38:	695b      	ldr	r3, [r3, #20]
 800ef3a:	693a      	ldr	r2, [r7, #16]
 800ef3c:	4313      	orrs	r3, r2
 800ef3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ef40:	683b      	ldr	r3, [r7, #0]
 800ef42:	699b      	ldr	r3, [r3, #24]
 800ef44:	693a      	ldr	r2, [r7, #16]
 800ef46:	4313      	orrs	r3, r2
 800ef48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	693a      	ldr	r2, [r7, #16]
 800ef4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	68fa      	ldr	r2, [r7, #12]
 800ef54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	685a      	ldr	r2, [r3, #4]
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	697a      	ldr	r2, [r7, #20]
 800ef62:	621a      	str	r2, [r3, #32]
}
 800ef64:	bf00      	nop
 800ef66:	371c      	adds	r7, #28
 800ef68:	46bd      	mov	sp, r7
 800ef6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef6e:	4770      	bx	lr
 800ef70:	40012c00 	.word	0x40012c00
 800ef74:	40013400 	.word	0x40013400
 800ef78:	40014000 	.word	0x40014000
 800ef7c:	40014400 	.word	0x40014400
 800ef80:	40014800 	.word	0x40014800
 800ef84:	40015000 	.word	0x40015000

0800ef88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ef88:	b480      	push	{r7}
 800ef8a:	b087      	sub	sp, #28
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	6078      	str	r0, [r7, #4]
 800ef90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	6a1b      	ldr	r3, [r3, #32]
 800ef96:	f023 0210 	bic.w	r2, r3, #16
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	6a1b      	ldr	r3, [r3, #32]
 800efa2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	685b      	ldr	r3, [r3, #4]
 800efa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	699b      	ldr	r3, [r3, #24]
 800efae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800efb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800efba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800efc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800efc4:	683b      	ldr	r3, [r7, #0]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	021b      	lsls	r3, r3, #8
 800efca:	68fa      	ldr	r2, [r7, #12]
 800efcc:	4313      	orrs	r3, r2
 800efce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800efd0:	697b      	ldr	r3, [r7, #20]
 800efd2:	f023 0320 	bic.w	r3, r3, #32
 800efd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800efd8:	683b      	ldr	r3, [r7, #0]
 800efda:	689b      	ldr	r3, [r3, #8]
 800efdc:	011b      	lsls	r3, r3, #4
 800efde:	697a      	ldr	r2, [r7, #20]
 800efe0:	4313      	orrs	r3, r2
 800efe2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	4a2c      	ldr	r2, [pc, #176]	; (800f098 <TIM_OC2_SetConfig+0x110>)
 800efe8:	4293      	cmp	r3, r2
 800efea:	d007      	beq.n	800effc <TIM_OC2_SetConfig+0x74>
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	4a2b      	ldr	r2, [pc, #172]	; (800f09c <TIM_OC2_SetConfig+0x114>)
 800eff0:	4293      	cmp	r3, r2
 800eff2:	d003      	beq.n	800effc <TIM_OC2_SetConfig+0x74>
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	4a2a      	ldr	r2, [pc, #168]	; (800f0a0 <TIM_OC2_SetConfig+0x118>)
 800eff8:	4293      	cmp	r3, r2
 800effa:	d10d      	bne.n	800f018 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800effc:	697b      	ldr	r3, [r7, #20]
 800effe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f002:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f004:	683b      	ldr	r3, [r7, #0]
 800f006:	68db      	ldr	r3, [r3, #12]
 800f008:	011b      	lsls	r3, r3, #4
 800f00a:	697a      	ldr	r2, [r7, #20]
 800f00c:	4313      	orrs	r3, r2
 800f00e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f010:	697b      	ldr	r3, [r7, #20]
 800f012:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f016:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	4a1f      	ldr	r2, [pc, #124]	; (800f098 <TIM_OC2_SetConfig+0x110>)
 800f01c:	4293      	cmp	r3, r2
 800f01e:	d013      	beq.n	800f048 <TIM_OC2_SetConfig+0xc0>
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	4a1e      	ldr	r2, [pc, #120]	; (800f09c <TIM_OC2_SetConfig+0x114>)
 800f024:	4293      	cmp	r3, r2
 800f026:	d00f      	beq.n	800f048 <TIM_OC2_SetConfig+0xc0>
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	4a1e      	ldr	r2, [pc, #120]	; (800f0a4 <TIM_OC2_SetConfig+0x11c>)
 800f02c:	4293      	cmp	r3, r2
 800f02e:	d00b      	beq.n	800f048 <TIM_OC2_SetConfig+0xc0>
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	4a1d      	ldr	r2, [pc, #116]	; (800f0a8 <TIM_OC2_SetConfig+0x120>)
 800f034:	4293      	cmp	r3, r2
 800f036:	d007      	beq.n	800f048 <TIM_OC2_SetConfig+0xc0>
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	4a1c      	ldr	r2, [pc, #112]	; (800f0ac <TIM_OC2_SetConfig+0x124>)
 800f03c:	4293      	cmp	r3, r2
 800f03e:	d003      	beq.n	800f048 <TIM_OC2_SetConfig+0xc0>
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	4a17      	ldr	r2, [pc, #92]	; (800f0a0 <TIM_OC2_SetConfig+0x118>)
 800f044:	4293      	cmp	r3, r2
 800f046:	d113      	bne.n	800f070 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f048:	693b      	ldr	r3, [r7, #16]
 800f04a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f04e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f050:	693b      	ldr	r3, [r7, #16]
 800f052:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f056:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f058:	683b      	ldr	r3, [r7, #0]
 800f05a:	695b      	ldr	r3, [r3, #20]
 800f05c:	009b      	lsls	r3, r3, #2
 800f05e:	693a      	ldr	r2, [r7, #16]
 800f060:	4313      	orrs	r3, r2
 800f062:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	699b      	ldr	r3, [r3, #24]
 800f068:	009b      	lsls	r3, r3, #2
 800f06a:	693a      	ldr	r2, [r7, #16]
 800f06c:	4313      	orrs	r3, r2
 800f06e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	693a      	ldr	r2, [r7, #16]
 800f074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	68fa      	ldr	r2, [r7, #12]
 800f07a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	685a      	ldr	r2, [r3, #4]
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	697a      	ldr	r2, [r7, #20]
 800f088:	621a      	str	r2, [r3, #32]
}
 800f08a:	bf00      	nop
 800f08c:	371c      	adds	r7, #28
 800f08e:	46bd      	mov	sp, r7
 800f090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f094:	4770      	bx	lr
 800f096:	bf00      	nop
 800f098:	40012c00 	.word	0x40012c00
 800f09c:	40013400 	.word	0x40013400
 800f0a0:	40015000 	.word	0x40015000
 800f0a4:	40014000 	.word	0x40014000
 800f0a8:	40014400 	.word	0x40014400
 800f0ac:	40014800 	.word	0x40014800

0800f0b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f0b0:	b480      	push	{r7}
 800f0b2:	b087      	sub	sp, #28
 800f0b4:	af00      	add	r7, sp, #0
 800f0b6:	6078      	str	r0, [r7, #4]
 800f0b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	6a1b      	ldr	r3, [r3, #32]
 800f0be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	6a1b      	ldr	r3, [r3, #32]
 800f0ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	685b      	ldr	r3, [r3, #4]
 800f0d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	69db      	ldr	r3, [r3, #28]
 800f0d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f0de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f0e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	f023 0303 	bic.w	r3, r3, #3
 800f0ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	68fa      	ldr	r2, [r7, #12]
 800f0f2:	4313      	orrs	r3, r2
 800f0f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f0f6:	697b      	ldr	r3, [r7, #20]
 800f0f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f0fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f0fe:	683b      	ldr	r3, [r7, #0]
 800f100:	689b      	ldr	r3, [r3, #8]
 800f102:	021b      	lsls	r3, r3, #8
 800f104:	697a      	ldr	r2, [r7, #20]
 800f106:	4313      	orrs	r3, r2
 800f108:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	4a2b      	ldr	r2, [pc, #172]	; (800f1bc <TIM_OC3_SetConfig+0x10c>)
 800f10e:	4293      	cmp	r3, r2
 800f110:	d007      	beq.n	800f122 <TIM_OC3_SetConfig+0x72>
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	4a2a      	ldr	r2, [pc, #168]	; (800f1c0 <TIM_OC3_SetConfig+0x110>)
 800f116:	4293      	cmp	r3, r2
 800f118:	d003      	beq.n	800f122 <TIM_OC3_SetConfig+0x72>
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	4a29      	ldr	r2, [pc, #164]	; (800f1c4 <TIM_OC3_SetConfig+0x114>)
 800f11e:	4293      	cmp	r3, r2
 800f120:	d10d      	bne.n	800f13e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f122:	697b      	ldr	r3, [r7, #20]
 800f124:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f128:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f12a:	683b      	ldr	r3, [r7, #0]
 800f12c:	68db      	ldr	r3, [r3, #12]
 800f12e:	021b      	lsls	r3, r3, #8
 800f130:	697a      	ldr	r2, [r7, #20]
 800f132:	4313      	orrs	r3, r2
 800f134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f136:	697b      	ldr	r3, [r7, #20]
 800f138:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f13c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	4a1e      	ldr	r2, [pc, #120]	; (800f1bc <TIM_OC3_SetConfig+0x10c>)
 800f142:	4293      	cmp	r3, r2
 800f144:	d013      	beq.n	800f16e <TIM_OC3_SetConfig+0xbe>
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	4a1d      	ldr	r2, [pc, #116]	; (800f1c0 <TIM_OC3_SetConfig+0x110>)
 800f14a:	4293      	cmp	r3, r2
 800f14c:	d00f      	beq.n	800f16e <TIM_OC3_SetConfig+0xbe>
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	4a1d      	ldr	r2, [pc, #116]	; (800f1c8 <TIM_OC3_SetConfig+0x118>)
 800f152:	4293      	cmp	r3, r2
 800f154:	d00b      	beq.n	800f16e <TIM_OC3_SetConfig+0xbe>
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	4a1c      	ldr	r2, [pc, #112]	; (800f1cc <TIM_OC3_SetConfig+0x11c>)
 800f15a:	4293      	cmp	r3, r2
 800f15c:	d007      	beq.n	800f16e <TIM_OC3_SetConfig+0xbe>
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	4a1b      	ldr	r2, [pc, #108]	; (800f1d0 <TIM_OC3_SetConfig+0x120>)
 800f162:	4293      	cmp	r3, r2
 800f164:	d003      	beq.n	800f16e <TIM_OC3_SetConfig+0xbe>
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	4a16      	ldr	r2, [pc, #88]	; (800f1c4 <TIM_OC3_SetConfig+0x114>)
 800f16a:	4293      	cmp	r3, r2
 800f16c:	d113      	bne.n	800f196 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f16e:	693b      	ldr	r3, [r7, #16]
 800f170:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f176:	693b      	ldr	r3, [r7, #16]
 800f178:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f17c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f17e:	683b      	ldr	r3, [r7, #0]
 800f180:	695b      	ldr	r3, [r3, #20]
 800f182:	011b      	lsls	r3, r3, #4
 800f184:	693a      	ldr	r2, [r7, #16]
 800f186:	4313      	orrs	r3, r2
 800f188:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f18a:	683b      	ldr	r3, [r7, #0]
 800f18c:	699b      	ldr	r3, [r3, #24]
 800f18e:	011b      	lsls	r3, r3, #4
 800f190:	693a      	ldr	r2, [r7, #16]
 800f192:	4313      	orrs	r3, r2
 800f194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	693a      	ldr	r2, [r7, #16]
 800f19a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	68fa      	ldr	r2, [r7, #12]
 800f1a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f1a2:	683b      	ldr	r3, [r7, #0]
 800f1a4:	685a      	ldr	r2, [r3, #4]
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	697a      	ldr	r2, [r7, #20]
 800f1ae:	621a      	str	r2, [r3, #32]
}
 800f1b0:	bf00      	nop
 800f1b2:	371c      	adds	r7, #28
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ba:	4770      	bx	lr
 800f1bc:	40012c00 	.word	0x40012c00
 800f1c0:	40013400 	.word	0x40013400
 800f1c4:	40015000 	.word	0x40015000
 800f1c8:	40014000 	.word	0x40014000
 800f1cc:	40014400 	.word	0x40014400
 800f1d0:	40014800 	.word	0x40014800

0800f1d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f1d4:	b480      	push	{r7}
 800f1d6:	b087      	sub	sp, #28
 800f1d8:	af00      	add	r7, sp, #0
 800f1da:	6078      	str	r0, [r7, #4]
 800f1dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	6a1b      	ldr	r3, [r3, #32]
 800f1e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	6a1b      	ldr	r3, [r3, #32]
 800f1ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	685b      	ldr	r3, [r3, #4]
 800f1f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	69db      	ldr	r3, [r3, #28]
 800f1fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800f202:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f20e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f210:	683b      	ldr	r3, [r7, #0]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	021b      	lsls	r3, r3, #8
 800f216:	68fa      	ldr	r2, [r7, #12]
 800f218:	4313      	orrs	r3, r2
 800f21a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f21c:	697b      	ldr	r3, [r7, #20]
 800f21e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f222:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f224:	683b      	ldr	r3, [r7, #0]
 800f226:	689b      	ldr	r3, [r3, #8]
 800f228:	031b      	lsls	r3, r3, #12
 800f22a:	697a      	ldr	r2, [r7, #20]
 800f22c:	4313      	orrs	r3, r2
 800f22e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	4a2c      	ldr	r2, [pc, #176]	; (800f2e4 <TIM_OC4_SetConfig+0x110>)
 800f234:	4293      	cmp	r3, r2
 800f236:	d007      	beq.n	800f248 <TIM_OC4_SetConfig+0x74>
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	4a2b      	ldr	r2, [pc, #172]	; (800f2e8 <TIM_OC4_SetConfig+0x114>)
 800f23c:	4293      	cmp	r3, r2
 800f23e:	d003      	beq.n	800f248 <TIM_OC4_SetConfig+0x74>
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	4a2a      	ldr	r2, [pc, #168]	; (800f2ec <TIM_OC4_SetConfig+0x118>)
 800f244:	4293      	cmp	r3, r2
 800f246:	d10d      	bne.n	800f264 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800f248:	697b      	ldr	r3, [r7, #20]
 800f24a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800f24e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	68db      	ldr	r3, [r3, #12]
 800f254:	031b      	lsls	r3, r3, #12
 800f256:	697a      	ldr	r2, [r7, #20]
 800f258:	4313      	orrs	r3, r2
 800f25a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800f25c:	697b      	ldr	r3, [r7, #20]
 800f25e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f262:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	4a1f      	ldr	r2, [pc, #124]	; (800f2e4 <TIM_OC4_SetConfig+0x110>)
 800f268:	4293      	cmp	r3, r2
 800f26a:	d013      	beq.n	800f294 <TIM_OC4_SetConfig+0xc0>
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	4a1e      	ldr	r2, [pc, #120]	; (800f2e8 <TIM_OC4_SetConfig+0x114>)
 800f270:	4293      	cmp	r3, r2
 800f272:	d00f      	beq.n	800f294 <TIM_OC4_SetConfig+0xc0>
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	4a1e      	ldr	r2, [pc, #120]	; (800f2f0 <TIM_OC4_SetConfig+0x11c>)
 800f278:	4293      	cmp	r3, r2
 800f27a:	d00b      	beq.n	800f294 <TIM_OC4_SetConfig+0xc0>
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	4a1d      	ldr	r2, [pc, #116]	; (800f2f4 <TIM_OC4_SetConfig+0x120>)
 800f280:	4293      	cmp	r3, r2
 800f282:	d007      	beq.n	800f294 <TIM_OC4_SetConfig+0xc0>
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	4a1c      	ldr	r2, [pc, #112]	; (800f2f8 <TIM_OC4_SetConfig+0x124>)
 800f288:	4293      	cmp	r3, r2
 800f28a:	d003      	beq.n	800f294 <TIM_OC4_SetConfig+0xc0>
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	4a17      	ldr	r2, [pc, #92]	; (800f2ec <TIM_OC4_SetConfig+0x118>)
 800f290:	4293      	cmp	r3, r2
 800f292:	d113      	bne.n	800f2bc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f294:	693b      	ldr	r3, [r7, #16]
 800f296:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f29a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800f29c:	693b      	ldr	r3, [r7, #16]
 800f29e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800f2a2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f2a4:	683b      	ldr	r3, [r7, #0]
 800f2a6:	695b      	ldr	r3, [r3, #20]
 800f2a8:	019b      	lsls	r3, r3, #6
 800f2aa:	693a      	ldr	r2, [r7, #16]
 800f2ac:	4313      	orrs	r3, r2
 800f2ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800f2b0:	683b      	ldr	r3, [r7, #0]
 800f2b2:	699b      	ldr	r3, [r3, #24]
 800f2b4:	019b      	lsls	r3, r3, #6
 800f2b6:	693a      	ldr	r2, [r7, #16]
 800f2b8:	4313      	orrs	r3, r2
 800f2ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	693a      	ldr	r2, [r7, #16]
 800f2c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	68fa      	ldr	r2, [r7, #12]
 800f2c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	685a      	ldr	r2, [r3, #4]
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	697a      	ldr	r2, [r7, #20]
 800f2d4:	621a      	str	r2, [r3, #32]
}
 800f2d6:	bf00      	nop
 800f2d8:	371c      	adds	r7, #28
 800f2da:	46bd      	mov	sp, r7
 800f2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2e0:	4770      	bx	lr
 800f2e2:	bf00      	nop
 800f2e4:	40012c00 	.word	0x40012c00
 800f2e8:	40013400 	.word	0x40013400
 800f2ec:	40015000 	.word	0x40015000
 800f2f0:	40014000 	.word	0x40014000
 800f2f4:	40014400 	.word	0x40014400
 800f2f8:	40014800 	.word	0x40014800

0800f2fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800f2fc:	b480      	push	{r7}
 800f2fe:	b087      	sub	sp, #28
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
 800f304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	6a1b      	ldr	r3, [r3, #32]
 800f30a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	6a1b      	ldr	r3, [r3, #32]
 800f316:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	685b      	ldr	r3, [r3, #4]
 800f31c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f32a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f32e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f330:	683b      	ldr	r3, [r7, #0]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	68fa      	ldr	r2, [r7, #12]
 800f336:	4313      	orrs	r3, r2
 800f338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f33a:	693b      	ldr	r3, [r7, #16]
 800f33c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800f340:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f342:	683b      	ldr	r3, [r7, #0]
 800f344:	689b      	ldr	r3, [r3, #8]
 800f346:	041b      	lsls	r3, r3, #16
 800f348:	693a      	ldr	r2, [r7, #16]
 800f34a:	4313      	orrs	r3, r2
 800f34c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	4a19      	ldr	r2, [pc, #100]	; (800f3b8 <TIM_OC5_SetConfig+0xbc>)
 800f352:	4293      	cmp	r3, r2
 800f354:	d013      	beq.n	800f37e <TIM_OC5_SetConfig+0x82>
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	4a18      	ldr	r2, [pc, #96]	; (800f3bc <TIM_OC5_SetConfig+0xc0>)
 800f35a:	4293      	cmp	r3, r2
 800f35c:	d00f      	beq.n	800f37e <TIM_OC5_SetConfig+0x82>
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	4a17      	ldr	r2, [pc, #92]	; (800f3c0 <TIM_OC5_SetConfig+0xc4>)
 800f362:	4293      	cmp	r3, r2
 800f364:	d00b      	beq.n	800f37e <TIM_OC5_SetConfig+0x82>
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	4a16      	ldr	r2, [pc, #88]	; (800f3c4 <TIM_OC5_SetConfig+0xc8>)
 800f36a:	4293      	cmp	r3, r2
 800f36c:	d007      	beq.n	800f37e <TIM_OC5_SetConfig+0x82>
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	4a15      	ldr	r2, [pc, #84]	; (800f3c8 <TIM_OC5_SetConfig+0xcc>)
 800f372:	4293      	cmp	r3, r2
 800f374:	d003      	beq.n	800f37e <TIM_OC5_SetConfig+0x82>
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	4a14      	ldr	r2, [pc, #80]	; (800f3cc <TIM_OC5_SetConfig+0xd0>)
 800f37a:	4293      	cmp	r3, r2
 800f37c:	d109      	bne.n	800f392 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f37e:	697b      	ldr	r3, [r7, #20]
 800f380:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f384:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f386:	683b      	ldr	r3, [r7, #0]
 800f388:	695b      	ldr	r3, [r3, #20]
 800f38a:	021b      	lsls	r3, r3, #8
 800f38c:	697a      	ldr	r2, [r7, #20]
 800f38e:	4313      	orrs	r3, r2
 800f390:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	697a      	ldr	r2, [r7, #20]
 800f396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	68fa      	ldr	r2, [r7, #12]
 800f39c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	685a      	ldr	r2, [r3, #4]
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	693a      	ldr	r2, [r7, #16]
 800f3aa:	621a      	str	r2, [r3, #32]
}
 800f3ac:	bf00      	nop
 800f3ae:	371c      	adds	r7, #28
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b6:	4770      	bx	lr
 800f3b8:	40012c00 	.word	0x40012c00
 800f3bc:	40013400 	.word	0x40013400
 800f3c0:	40014000 	.word	0x40014000
 800f3c4:	40014400 	.word	0x40014400
 800f3c8:	40014800 	.word	0x40014800
 800f3cc:	40015000 	.word	0x40015000

0800f3d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800f3d0:	b480      	push	{r7}
 800f3d2:	b087      	sub	sp, #28
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
 800f3d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	6a1b      	ldr	r3, [r3, #32]
 800f3de:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	6a1b      	ldr	r3, [r3, #32]
 800f3ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	685b      	ldr	r3, [r3, #4]
 800f3f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f3f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800f3fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f402:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f404:	683b      	ldr	r3, [r7, #0]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	021b      	lsls	r3, r3, #8
 800f40a:	68fa      	ldr	r2, [r7, #12]
 800f40c:	4313      	orrs	r3, r2
 800f40e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f410:	693b      	ldr	r3, [r7, #16]
 800f412:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f416:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f418:	683b      	ldr	r3, [r7, #0]
 800f41a:	689b      	ldr	r3, [r3, #8]
 800f41c:	051b      	lsls	r3, r3, #20
 800f41e:	693a      	ldr	r2, [r7, #16]
 800f420:	4313      	orrs	r3, r2
 800f422:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	4a1a      	ldr	r2, [pc, #104]	; (800f490 <TIM_OC6_SetConfig+0xc0>)
 800f428:	4293      	cmp	r3, r2
 800f42a:	d013      	beq.n	800f454 <TIM_OC6_SetConfig+0x84>
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	4a19      	ldr	r2, [pc, #100]	; (800f494 <TIM_OC6_SetConfig+0xc4>)
 800f430:	4293      	cmp	r3, r2
 800f432:	d00f      	beq.n	800f454 <TIM_OC6_SetConfig+0x84>
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	4a18      	ldr	r2, [pc, #96]	; (800f498 <TIM_OC6_SetConfig+0xc8>)
 800f438:	4293      	cmp	r3, r2
 800f43a:	d00b      	beq.n	800f454 <TIM_OC6_SetConfig+0x84>
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	4a17      	ldr	r2, [pc, #92]	; (800f49c <TIM_OC6_SetConfig+0xcc>)
 800f440:	4293      	cmp	r3, r2
 800f442:	d007      	beq.n	800f454 <TIM_OC6_SetConfig+0x84>
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	4a16      	ldr	r2, [pc, #88]	; (800f4a0 <TIM_OC6_SetConfig+0xd0>)
 800f448:	4293      	cmp	r3, r2
 800f44a:	d003      	beq.n	800f454 <TIM_OC6_SetConfig+0x84>
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	4a15      	ldr	r2, [pc, #84]	; (800f4a4 <TIM_OC6_SetConfig+0xd4>)
 800f450:	4293      	cmp	r3, r2
 800f452:	d109      	bne.n	800f468 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f454:	697b      	ldr	r3, [r7, #20]
 800f456:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f45a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f45c:	683b      	ldr	r3, [r7, #0]
 800f45e:	695b      	ldr	r3, [r3, #20]
 800f460:	029b      	lsls	r3, r3, #10
 800f462:	697a      	ldr	r2, [r7, #20]
 800f464:	4313      	orrs	r3, r2
 800f466:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	697a      	ldr	r2, [r7, #20]
 800f46c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	68fa      	ldr	r2, [r7, #12]
 800f472:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f474:	683b      	ldr	r3, [r7, #0]
 800f476:	685a      	ldr	r2, [r3, #4]
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	693a      	ldr	r2, [r7, #16]
 800f480:	621a      	str	r2, [r3, #32]
}
 800f482:	bf00      	nop
 800f484:	371c      	adds	r7, #28
 800f486:	46bd      	mov	sp, r7
 800f488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f48c:	4770      	bx	lr
 800f48e:	bf00      	nop
 800f490:	40012c00 	.word	0x40012c00
 800f494:	40013400 	.word	0x40013400
 800f498:	40014000 	.word	0x40014000
 800f49c:	40014400 	.word	0x40014400
 800f4a0:	40014800 	.word	0x40014800
 800f4a4:	40015000 	.word	0x40015000

0800f4a8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800f4a8:	b580      	push	{r7, lr}
 800f4aa:	b086      	sub	sp, #24
 800f4ac:	af00      	add	r7, sp, #0
 800f4ae:	6078      	str	r0, [r7, #4]
 800f4b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	689b      	ldr	r3, [r3, #8]
 800f4b8:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f4ba:	697b      	ldr	r3, [r7, #20]
 800f4bc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800f4c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f4c4:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800f4c6:	683b      	ldr	r3, [r7, #0]
 800f4c8:	685b      	ldr	r3, [r3, #4]
 800f4ca:	697a      	ldr	r2, [r7, #20]
 800f4cc:	4313      	orrs	r3, r2
 800f4ce:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800f4d0:	697b      	ldr	r3, [r7, #20]
 800f4d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f4d6:	f023 0307 	bic.w	r3, r3, #7
 800f4da:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800f4dc:	683b      	ldr	r3, [r7, #0]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	697a      	ldr	r2, [r7, #20]
 800f4e2:	4313      	orrs	r3, r2
 800f4e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	697a      	ldr	r2, [r7, #20]
 800f4ec:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800f4ee:	683b      	ldr	r3, [r7, #0]
 800f4f0:	685b      	ldr	r3, [r3, #4]
 800f4f2:	2b70      	cmp	r3, #112	; 0x70
 800f4f4:	d034      	beq.n	800f560 <TIM_SlaveTimer_SetConfig+0xb8>
 800f4f6:	2b70      	cmp	r3, #112	; 0x70
 800f4f8:	d811      	bhi.n	800f51e <TIM_SlaveTimer_SetConfig+0x76>
 800f4fa:	2b30      	cmp	r3, #48	; 0x30
 800f4fc:	d07d      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
 800f4fe:	2b30      	cmp	r3, #48	; 0x30
 800f500:	d806      	bhi.n	800f510 <TIM_SlaveTimer_SetConfig+0x68>
 800f502:	2b10      	cmp	r3, #16
 800f504:	d079      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
 800f506:	2b20      	cmp	r3, #32
 800f508:	d077      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d075      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800f50e:	e075      	b.n	800f5fc <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f510:	2b50      	cmp	r3, #80	; 0x50
 800f512:	d05e      	beq.n	800f5d2 <TIM_SlaveTimer_SetConfig+0x12a>
 800f514:	2b60      	cmp	r3, #96	; 0x60
 800f516:	d066      	beq.n	800f5e6 <TIM_SlaveTimer_SetConfig+0x13e>
 800f518:	2b40      	cmp	r3, #64	; 0x40
 800f51a:	d02c      	beq.n	800f576 <TIM_SlaveTimer_SetConfig+0xce>
      break;
 800f51c:	e06e      	b.n	800f5fc <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f51e:	4a3a      	ldr	r2, [pc, #232]	; (800f608 <TIM_SlaveTimer_SetConfig+0x160>)
 800f520:	4293      	cmp	r3, r2
 800f522:	d06a      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
 800f524:	4a38      	ldr	r2, [pc, #224]	; (800f608 <TIM_SlaveTimer_SetConfig+0x160>)
 800f526:	4293      	cmp	r3, r2
 800f528:	d809      	bhi.n	800f53e <TIM_SlaveTimer_SetConfig+0x96>
 800f52a:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f52e:	d064      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
 800f530:	4a36      	ldr	r2, [pc, #216]	; (800f60c <TIM_SlaveTimer_SetConfig+0x164>)
 800f532:	4293      	cmp	r3, r2
 800f534:	d061      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
 800f536:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f53a:	d05e      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800f53c:	e05e      	b.n	800f5fc <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f53e:	4a34      	ldr	r2, [pc, #208]	; (800f610 <TIM_SlaveTimer_SetConfig+0x168>)
 800f540:	4293      	cmp	r3, r2
 800f542:	d05a      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
 800f544:	4a32      	ldr	r2, [pc, #200]	; (800f610 <TIM_SlaveTimer_SetConfig+0x168>)
 800f546:	4293      	cmp	r3, r2
 800f548:	d803      	bhi.n	800f552 <TIM_SlaveTimer_SetConfig+0xaa>
 800f54a:	4a32      	ldr	r2, [pc, #200]	; (800f614 <TIM_SlaveTimer_SetConfig+0x16c>)
 800f54c:	4293      	cmp	r3, r2
 800f54e:	d054      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800f550:	e054      	b.n	800f5fc <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f552:	4a31      	ldr	r2, [pc, #196]	; (800f618 <TIM_SlaveTimer_SetConfig+0x170>)
 800f554:	4293      	cmp	r3, r2
 800f556:	d050      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
 800f558:	4a30      	ldr	r2, [pc, #192]	; (800f61c <TIM_SlaveTimer_SetConfig+0x174>)
 800f55a:	4293      	cmp	r3, r2
 800f55c:	d04d      	beq.n	800f5fa <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800f55e:	e04d      	b.n	800f5fc <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	6818      	ldr	r0, [r3, #0]
 800f564:	683b      	ldr	r3, [r7, #0]
 800f566:	68d9      	ldr	r1, [r3, #12]
 800f568:	683b      	ldr	r3, [r7, #0]
 800f56a:	689a      	ldr	r2, [r3, #8]
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	691b      	ldr	r3, [r3, #16]
 800f570:	f000 f9fc 	bl	800f96c <TIM_ETR_SetConfig>
      break;
 800f574:	e042      	b.n	800f5fc <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	2b05      	cmp	r3, #5
 800f57c:	d004      	beq.n	800f588 <TIM_SlaveTimer_SetConfig+0xe0>
 800f57e:	683b      	ldr	r3, [r7, #0]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800f586:	d101      	bne.n	800f58c <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 800f588:	2301      	movs	r3, #1
 800f58a:	e038      	b.n	800f5fe <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	6a1b      	ldr	r3, [r3, #32]
 800f592:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	6a1a      	ldr	r2, [r3, #32]
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	f022 0201 	bic.w	r2, r2, #1
 800f5a2:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	699b      	ldr	r3, [r3, #24]
 800f5aa:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f5b2:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800f5b4:	683b      	ldr	r3, [r7, #0]
 800f5b6:	691b      	ldr	r3, [r3, #16]
 800f5b8:	011b      	lsls	r3, r3, #4
 800f5ba:	68fa      	ldr	r2, [r7, #12]
 800f5bc:	4313      	orrs	r3, r2
 800f5be:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	68fa      	ldr	r2, [r7, #12]
 800f5c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	693a      	ldr	r2, [r7, #16]
 800f5ce:	621a      	str	r2, [r3, #32]
      break;
 800f5d0:	e014      	b.n	800f5fc <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	6818      	ldr	r0, [r3, #0]
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	6899      	ldr	r1, [r3, #8]
 800f5da:	683b      	ldr	r3, [r7, #0]
 800f5dc:	691b      	ldr	r3, [r3, #16]
 800f5de:	461a      	mov	r2, r3
 800f5e0:	f000 f892 	bl	800f708 <TIM_TI1_ConfigInputStage>
      break;
 800f5e4:	e00a      	b.n	800f5fc <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	6818      	ldr	r0, [r3, #0]
 800f5ea:	683b      	ldr	r3, [r7, #0]
 800f5ec:	6899      	ldr	r1, [r3, #8]
 800f5ee:	683b      	ldr	r3, [r7, #0]
 800f5f0:	691b      	ldr	r3, [r3, #16]
 800f5f2:	461a      	mov	r2, r3
 800f5f4:	f000 f8f4 	bl	800f7e0 <TIM_TI2_ConfigInputStage>
      break;
 800f5f8:	e000      	b.n	800f5fc <TIM_SlaveTimer_SetConfig+0x154>
      break;
 800f5fa:	bf00      	nop
  }
  return HAL_OK;
 800f5fc:	2300      	movs	r3, #0
}
 800f5fe:	4618      	mov	r0, r3
 800f600:	3718      	adds	r7, #24
 800f602:	46bd      	mov	sp, r7
 800f604:	bd80      	pop	{r7, pc}
 800f606:	bf00      	nop
 800f608:	00100030 	.word	0x00100030
 800f60c:	00100020 	.word	0x00100020
 800f610:	00100050 	.word	0x00100050
 800f614:	00100040 	.word	0x00100040
 800f618:	00100060 	.word	0x00100060
 800f61c:	00100070 	.word	0x00100070

0800f620 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800f620:	b480      	push	{r7}
 800f622:	b087      	sub	sp, #28
 800f624:	af00      	add	r7, sp, #0
 800f626:	60f8      	str	r0, [r7, #12]
 800f628:	60b9      	str	r1, [r7, #8]
 800f62a:	607a      	str	r2, [r7, #4]
 800f62c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	6a1b      	ldr	r3, [r3, #32]
 800f632:	f023 0201 	bic.w	r2, r3, #1
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	699b      	ldr	r3, [r3, #24]
 800f63e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	6a1b      	ldr	r3, [r3, #32]
 800f644:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	4a28      	ldr	r2, [pc, #160]	; (800f6ec <TIM_TI1_SetConfig+0xcc>)
 800f64a:	4293      	cmp	r3, r2
 800f64c:	d01b      	beq.n	800f686 <TIM_TI1_SetConfig+0x66>
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f654:	d017      	beq.n	800f686 <TIM_TI1_SetConfig+0x66>
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	4a25      	ldr	r2, [pc, #148]	; (800f6f0 <TIM_TI1_SetConfig+0xd0>)
 800f65a:	4293      	cmp	r3, r2
 800f65c:	d013      	beq.n	800f686 <TIM_TI1_SetConfig+0x66>
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	4a24      	ldr	r2, [pc, #144]	; (800f6f4 <TIM_TI1_SetConfig+0xd4>)
 800f662:	4293      	cmp	r3, r2
 800f664:	d00f      	beq.n	800f686 <TIM_TI1_SetConfig+0x66>
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	4a23      	ldr	r2, [pc, #140]	; (800f6f8 <TIM_TI1_SetConfig+0xd8>)
 800f66a:	4293      	cmp	r3, r2
 800f66c:	d00b      	beq.n	800f686 <TIM_TI1_SetConfig+0x66>
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	4a22      	ldr	r2, [pc, #136]	; (800f6fc <TIM_TI1_SetConfig+0xdc>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d007      	beq.n	800f686 <TIM_TI1_SetConfig+0x66>
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	4a21      	ldr	r2, [pc, #132]	; (800f700 <TIM_TI1_SetConfig+0xe0>)
 800f67a:	4293      	cmp	r3, r2
 800f67c:	d003      	beq.n	800f686 <TIM_TI1_SetConfig+0x66>
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	4a20      	ldr	r2, [pc, #128]	; (800f704 <TIM_TI1_SetConfig+0xe4>)
 800f682:	4293      	cmp	r3, r2
 800f684:	d101      	bne.n	800f68a <TIM_TI1_SetConfig+0x6a>
 800f686:	2301      	movs	r3, #1
 800f688:	e000      	b.n	800f68c <TIM_TI1_SetConfig+0x6c>
 800f68a:	2300      	movs	r3, #0
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d008      	beq.n	800f6a2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800f690:	697b      	ldr	r3, [r7, #20]
 800f692:	f023 0303 	bic.w	r3, r3, #3
 800f696:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800f698:	697a      	ldr	r2, [r7, #20]
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	4313      	orrs	r3, r2
 800f69e:	617b      	str	r3, [r7, #20]
 800f6a0:	e003      	b.n	800f6aa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800f6a2:	697b      	ldr	r3, [r7, #20]
 800f6a4:	f043 0301 	orr.w	r3, r3, #1
 800f6a8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f6aa:	697b      	ldr	r3, [r7, #20]
 800f6ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f6b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800f6b2:	683b      	ldr	r3, [r7, #0]
 800f6b4:	011b      	lsls	r3, r3, #4
 800f6b6:	b2db      	uxtb	r3, r3
 800f6b8:	697a      	ldr	r2, [r7, #20]
 800f6ba:	4313      	orrs	r3, r2
 800f6bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f6be:	693b      	ldr	r3, [r7, #16]
 800f6c0:	f023 030a 	bic.w	r3, r3, #10
 800f6c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800f6c6:	68bb      	ldr	r3, [r7, #8]
 800f6c8:	f003 030a 	and.w	r3, r3, #10
 800f6cc:	693a      	ldr	r2, [r7, #16]
 800f6ce:	4313      	orrs	r3, r2
 800f6d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	697a      	ldr	r2, [r7, #20]
 800f6d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	693a      	ldr	r2, [r7, #16]
 800f6dc:	621a      	str	r2, [r3, #32]
}
 800f6de:	bf00      	nop
 800f6e0:	371c      	adds	r7, #28
 800f6e2:	46bd      	mov	sp, r7
 800f6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6e8:	4770      	bx	lr
 800f6ea:	bf00      	nop
 800f6ec:	40012c00 	.word	0x40012c00
 800f6f0:	40000400 	.word	0x40000400
 800f6f4:	40000800 	.word	0x40000800
 800f6f8:	40000c00 	.word	0x40000c00
 800f6fc:	40013400 	.word	0x40013400
 800f700:	40014000 	.word	0x40014000
 800f704:	40015000 	.word	0x40015000

0800f708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f708:	b480      	push	{r7}
 800f70a:	b087      	sub	sp, #28
 800f70c:	af00      	add	r7, sp, #0
 800f70e:	60f8      	str	r0, [r7, #12]
 800f710:	60b9      	str	r1, [r7, #8]
 800f712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	6a1b      	ldr	r3, [r3, #32]
 800f718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	6a1b      	ldr	r3, [r3, #32]
 800f71e:	f023 0201 	bic.w	r2, r3, #1
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	699b      	ldr	r3, [r3, #24]
 800f72a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f72c:	693b      	ldr	r3, [r7, #16]
 800f72e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	011b      	lsls	r3, r3, #4
 800f738:	693a      	ldr	r2, [r7, #16]
 800f73a:	4313      	orrs	r3, r2
 800f73c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f73e:	697b      	ldr	r3, [r7, #20]
 800f740:	f023 030a 	bic.w	r3, r3, #10
 800f744:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f746:	697a      	ldr	r2, [r7, #20]
 800f748:	68bb      	ldr	r3, [r7, #8]
 800f74a:	4313      	orrs	r3, r2
 800f74c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	693a      	ldr	r2, [r7, #16]
 800f752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	697a      	ldr	r2, [r7, #20]
 800f758:	621a      	str	r2, [r3, #32]
}
 800f75a:	bf00      	nop
 800f75c:	371c      	adds	r7, #28
 800f75e:	46bd      	mov	sp, r7
 800f760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f764:	4770      	bx	lr

0800f766 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800f766:	b480      	push	{r7}
 800f768:	b087      	sub	sp, #28
 800f76a:	af00      	add	r7, sp, #0
 800f76c:	60f8      	str	r0, [r7, #12]
 800f76e:	60b9      	str	r1, [r7, #8]
 800f770:	607a      	str	r2, [r7, #4]
 800f772:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	6a1b      	ldr	r3, [r3, #32]
 800f778:	f023 0210 	bic.w	r2, r3, #16
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	699b      	ldr	r3, [r3, #24]
 800f784:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	6a1b      	ldr	r3, [r3, #32]
 800f78a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800f78c:	697b      	ldr	r3, [r7, #20]
 800f78e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f792:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	021b      	lsls	r3, r3, #8
 800f798:	697a      	ldr	r2, [r7, #20]
 800f79a:	4313      	orrs	r3, r2
 800f79c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f79e:	697b      	ldr	r3, [r7, #20]
 800f7a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f7a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	031b      	lsls	r3, r3, #12
 800f7aa:	b29b      	uxth	r3, r3
 800f7ac:	697a      	ldr	r2, [r7, #20]
 800f7ae:	4313      	orrs	r3, r2
 800f7b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f7b8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800f7ba:	68bb      	ldr	r3, [r7, #8]
 800f7bc:	011b      	lsls	r3, r3, #4
 800f7be:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800f7c2:	693a      	ldr	r2, [r7, #16]
 800f7c4:	4313      	orrs	r3, r2
 800f7c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	697a      	ldr	r2, [r7, #20]
 800f7cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	693a      	ldr	r2, [r7, #16]
 800f7d2:	621a      	str	r2, [r3, #32]
}
 800f7d4:	bf00      	nop
 800f7d6:	371c      	adds	r7, #28
 800f7d8:	46bd      	mov	sp, r7
 800f7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7de:	4770      	bx	lr

0800f7e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f7e0:	b480      	push	{r7}
 800f7e2:	b087      	sub	sp, #28
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	60f8      	str	r0, [r7, #12]
 800f7e8:	60b9      	str	r1, [r7, #8]
 800f7ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	6a1b      	ldr	r3, [r3, #32]
 800f7f0:	f023 0210 	bic.w	r2, r3, #16
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	699b      	ldr	r3, [r3, #24]
 800f7fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	6a1b      	ldr	r3, [r3, #32]
 800f802:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f804:	697b      	ldr	r3, [r7, #20]
 800f806:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f80a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	031b      	lsls	r3, r3, #12
 800f810:	697a      	ldr	r2, [r7, #20]
 800f812:	4313      	orrs	r3, r2
 800f814:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f816:	693b      	ldr	r3, [r7, #16]
 800f818:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f81c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f81e:	68bb      	ldr	r3, [r7, #8]
 800f820:	011b      	lsls	r3, r3, #4
 800f822:	693a      	ldr	r2, [r7, #16]
 800f824:	4313      	orrs	r3, r2
 800f826:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f828:	68fb      	ldr	r3, [r7, #12]
 800f82a:	697a      	ldr	r2, [r7, #20]
 800f82c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	693a      	ldr	r2, [r7, #16]
 800f832:	621a      	str	r2, [r3, #32]
}
 800f834:	bf00      	nop
 800f836:	371c      	adds	r7, #28
 800f838:	46bd      	mov	sp, r7
 800f83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f83e:	4770      	bx	lr

0800f840 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800f840:	b480      	push	{r7}
 800f842:	b087      	sub	sp, #28
 800f844:	af00      	add	r7, sp, #0
 800f846:	60f8      	str	r0, [r7, #12]
 800f848:	60b9      	str	r1, [r7, #8]
 800f84a:	607a      	str	r2, [r7, #4]
 800f84c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	6a1b      	ldr	r3, [r3, #32]
 800f852:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	69db      	ldr	r3, [r3, #28]
 800f85e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	6a1b      	ldr	r3, [r3, #32]
 800f864:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800f866:	697b      	ldr	r3, [r7, #20]
 800f868:	f023 0303 	bic.w	r3, r3, #3
 800f86c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800f86e:	697a      	ldr	r2, [r7, #20]
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	4313      	orrs	r3, r2
 800f874:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800f876:	697b      	ldr	r3, [r7, #20]
 800f878:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f87c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800f87e:	683b      	ldr	r3, [r7, #0]
 800f880:	011b      	lsls	r3, r3, #4
 800f882:	b2db      	uxtb	r3, r3
 800f884:	697a      	ldr	r2, [r7, #20]
 800f886:	4313      	orrs	r3, r2
 800f888:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800f88a:	693b      	ldr	r3, [r7, #16]
 800f88c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800f890:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800f892:	68bb      	ldr	r3, [r7, #8]
 800f894:	021b      	lsls	r3, r3, #8
 800f896:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800f89a:	693a      	ldr	r2, [r7, #16]
 800f89c:	4313      	orrs	r3, r2
 800f89e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	697a      	ldr	r2, [r7, #20]
 800f8a4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800f8a6:	68fb      	ldr	r3, [r7, #12]
 800f8a8:	693a      	ldr	r2, [r7, #16]
 800f8aa:	621a      	str	r2, [r3, #32]
}
 800f8ac:	bf00      	nop
 800f8ae:	371c      	adds	r7, #28
 800f8b0:	46bd      	mov	sp, r7
 800f8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b6:	4770      	bx	lr

0800f8b8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800f8b8:	b480      	push	{r7}
 800f8ba:	b087      	sub	sp, #28
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	60f8      	str	r0, [r7, #12]
 800f8c0:	60b9      	str	r1, [r7, #8]
 800f8c2:	607a      	str	r2, [r7, #4]
 800f8c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	6a1b      	ldr	r3, [r3, #32]
 800f8ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	69db      	ldr	r3, [r3, #28]
 800f8d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	6a1b      	ldr	r3, [r3, #32]
 800f8dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800f8de:	697b      	ldr	r3, [r7, #20]
 800f8e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f8e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	021b      	lsls	r3, r3, #8
 800f8ea:	697a      	ldr	r2, [r7, #20]
 800f8ec:	4313      	orrs	r3, r2
 800f8ee:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800f8f0:	697b      	ldr	r3, [r7, #20]
 800f8f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f8f6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800f8f8:	683b      	ldr	r3, [r7, #0]
 800f8fa:	031b      	lsls	r3, r3, #12
 800f8fc:	b29b      	uxth	r3, r3
 800f8fe:	697a      	ldr	r2, [r7, #20]
 800f900:	4313      	orrs	r3, r2
 800f902:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800f904:	693b      	ldr	r3, [r7, #16]
 800f906:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800f90a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800f90c:	68bb      	ldr	r3, [r7, #8]
 800f90e:	031b      	lsls	r3, r3, #12
 800f910:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800f914:	693a      	ldr	r2, [r7, #16]
 800f916:	4313      	orrs	r3, r2
 800f918:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	697a      	ldr	r2, [r7, #20]
 800f91e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	693a      	ldr	r2, [r7, #16]
 800f924:	621a      	str	r2, [r3, #32]
}
 800f926:	bf00      	nop
 800f928:	371c      	adds	r7, #28
 800f92a:	46bd      	mov	sp, r7
 800f92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f930:	4770      	bx	lr

0800f932 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f932:	b480      	push	{r7}
 800f934:	b085      	sub	sp, #20
 800f936:	af00      	add	r7, sp, #0
 800f938:	6078      	str	r0, [r7, #4]
 800f93a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	689b      	ldr	r3, [r3, #8]
 800f940:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800f948:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f94c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f94e:	683a      	ldr	r2, [r7, #0]
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	4313      	orrs	r3, r2
 800f954:	f043 0307 	orr.w	r3, r3, #7
 800f958:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	68fa      	ldr	r2, [r7, #12]
 800f95e:	609a      	str	r2, [r3, #8]
}
 800f960:	bf00      	nop
 800f962:	3714      	adds	r7, #20
 800f964:	46bd      	mov	sp, r7
 800f966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96a:	4770      	bx	lr

0800f96c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f96c:	b480      	push	{r7}
 800f96e:	b087      	sub	sp, #28
 800f970:	af00      	add	r7, sp, #0
 800f972:	60f8      	str	r0, [r7, #12]
 800f974:	60b9      	str	r1, [r7, #8]
 800f976:	607a      	str	r2, [r7, #4]
 800f978:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	689b      	ldr	r3, [r3, #8]
 800f97e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f980:	697b      	ldr	r3, [r7, #20]
 800f982:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f986:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f988:	683b      	ldr	r3, [r7, #0]
 800f98a:	021a      	lsls	r2, r3, #8
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	431a      	orrs	r2, r3
 800f990:	68bb      	ldr	r3, [r7, #8]
 800f992:	4313      	orrs	r3, r2
 800f994:	697a      	ldr	r2, [r7, #20]
 800f996:	4313      	orrs	r3, r2
 800f998:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	697a      	ldr	r2, [r7, #20]
 800f99e:	609a      	str	r2, [r3, #8]
}
 800f9a0:	bf00      	nop
 800f9a2:	371c      	adds	r7, #28
 800f9a4:	46bd      	mov	sp, r7
 800f9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9aa:	4770      	bx	lr

0800f9ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f9ac:	b480      	push	{r7}
 800f9ae:	b087      	sub	sp, #28
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	60f8      	str	r0, [r7, #12]
 800f9b4:	60b9      	str	r1, [r7, #8]
 800f9b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f9b8:	68bb      	ldr	r3, [r7, #8]
 800f9ba:	f003 031f 	and.w	r3, r3, #31
 800f9be:	2201      	movs	r2, #1
 800f9c0:	fa02 f303 	lsl.w	r3, r2, r3
 800f9c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	6a1a      	ldr	r2, [r3, #32]
 800f9ca:	697b      	ldr	r3, [r7, #20]
 800f9cc:	43db      	mvns	r3, r3
 800f9ce:	401a      	ands	r2, r3
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	6a1a      	ldr	r2, [r3, #32]
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	f003 031f 	and.w	r3, r3, #31
 800f9de:	6879      	ldr	r1, [r7, #4]
 800f9e0:	fa01 f303 	lsl.w	r3, r1, r3
 800f9e4:	431a      	orrs	r2, r3
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	621a      	str	r2, [r3, #32]
}
 800f9ea:	bf00      	nop
 800f9ec:	371c      	adds	r7, #28
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f4:	4770      	bx	lr
	...

0800f9f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f9f8:	b480      	push	{r7}
 800f9fa:	b085      	sub	sp, #20
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	6078      	str	r0, [r7, #4]
 800fa00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fa08:	2b01      	cmp	r3, #1
 800fa0a:	d101      	bne.n	800fa10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fa0c:	2302      	movs	r3, #2
 800fa0e:	e074      	b.n	800fafa <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	2201      	movs	r2, #1
 800fa14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	2202      	movs	r2, #2
 800fa1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	685b      	ldr	r3, [r3, #4]
 800fa26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	689b      	ldr	r3, [r3, #8]
 800fa2e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	4a34      	ldr	r2, [pc, #208]	; (800fb08 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fa36:	4293      	cmp	r3, r2
 800fa38:	d009      	beq.n	800fa4e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	4a33      	ldr	r2, [pc, #204]	; (800fb0c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fa40:	4293      	cmp	r3, r2
 800fa42:	d004      	beq.n	800fa4e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	4a31      	ldr	r2, [pc, #196]	; (800fb10 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fa4a:	4293      	cmp	r3, r2
 800fa4c:	d108      	bne.n	800fa60 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800fa54:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fa56:	683b      	ldr	r3, [r7, #0]
 800fa58:	685b      	ldr	r3, [r3, #4]
 800fa5a:	68fa      	ldr	r2, [r7, #12]
 800fa5c:	4313      	orrs	r3, r2
 800fa5e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800fa66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	68fa      	ldr	r2, [r7, #12]
 800fa72:	4313      	orrs	r3, r2
 800fa74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	68fa      	ldr	r2, [r7, #12]
 800fa7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	4a21      	ldr	r2, [pc, #132]	; (800fb08 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fa84:	4293      	cmp	r3, r2
 800fa86:	d022      	beq.n	800face <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fa90:	d01d      	beq.n	800face <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	4a1f      	ldr	r2, [pc, #124]	; (800fb14 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800fa98:	4293      	cmp	r3, r2
 800fa9a:	d018      	beq.n	800face <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	4a1d      	ldr	r2, [pc, #116]	; (800fb18 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800faa2:	4293      	cmp	r3, r2
 800faa4:	d013      	beq.n	800face <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	4a1c      	ldr	r2, [pc, #112]	; (800fb1c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800faac:	4293      	cmp	r3, r2
 800faae:	d00e      	beq.n	800face <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	4a15      	ldr	r2, [pc, #84]	; (800fb0c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fab6:	4293      	cmp	r3, r2
 800fab8:	d009      	beq.n	800face <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	4a18      	ldr	r2, [pc, #96]	; (800fb20 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800fac0:	4293      	cmp	r3, r2
 800fac2:	d004      	beq.n	800face <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	4a11      	ldr	r2, [pc, #68]	; (800fb10 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800faca:	4293      	cmp	r3, r2
 800facc:	d10c      	bne.n	800fae8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800face:	68bb      	ldr	r3, [r7, #8]
 800fad0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fad4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fad6:	683b      	ldr	r3, [r7, #0]
 800fad8:	689b      	ldr	r3, [r3, #8]
 800fada:	68ba      	ldr	r2, [r7, #8]
 800fadc:	4313      	orrs	r3, r2
 800fade:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	68ba      	ldr	r2, [r7, #8]
 800fae6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	2201      	movs	r2, #1
 800faec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	2200      	movs	r2, #0
 800faf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800faf8:	2300      	movs	r3, #0
}
 800fafa:	4618      	mov	r0, r3
 800fafc:	3714      	adds	r7, #20
 800fafe:	46bd      	mov	sp, r7
 800fb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb04:	4770      	bx	lr
 800fb06:	bf00      	nop
 800fb08:	40012c00 	.word	0x40012c00
 800fb0c:	40013400 	.word	0x40013400
 800fb10:	40015000 	.word	0x40015000
 800fb14:	40000400 	.word	0x40000400
 800fb18:	40000800 	.word	0x40000800
 800fb1c:	40000c00 	.word	0x40000c00
 800fb20:	40014000 	.word	0x40014000

0800fb24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fb24:	b480      	push	{r7}
 800fb26:	b085      	sub	sp, #20
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	6078      	str	r0, [r7, #4]
 800fb2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fb2e:	2300      	movs	r3, #0
 800fb30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fb38:	2b01      	cmp	r3, #1
 800fb3a:	d101      	bne.n	800fb40 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fb3c:	2302      	movs	r3, #2
 800fb3e:	e096      	b.n	800fc6e <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	2201      	movs	r2, #1
 800fb44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800fb4e:	683b      	ldr	r3, [r7, #0]
 800fb50:	68db      	ldr	r3, [r3, #12]
 800fb52:	4313      	orrs	r3, r2
 800fb54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fb5c:	683b      	ldr	r3, [r7, #0]
 800fb5e:	689b      	ldr	r3, [r3, #8]
 800fb60:	4313      	orrs	r3, r2
 800fb62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fb6a:	683b      	ldr	r3, [r7, #0]
 800fb6c:	685b      	ldr	r3, [r3, #4]
 800fb6e:	4313      	orrs	r3, r2
 800fb70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	4313      	orrs	r3, r2
 800fb7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fb86:	683b      	ldr	r3, [r7, #0]
 800fb88:	691b      	ldr	r3, [r3, #16]
 800fb8a:	4313      	orrs	r3, r2
 800fb8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800fb94:	683b      	ldr	r3, [r7, #0]
 800fb96:	695b      	ldr	r3, [r3, #20]
 800fb98:	4313      	orrs	r3, r2
 800fb9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800fba2:	683b      	ldr	r3, [r7, #0]
 800fba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fba6:	4313      	orrs	r3, r2
 800fba8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800fbb0:	683b      	ldr	r3, [r7, #0]
 800fbb2:	699b      	ldr	r3, [r3, #24]
 800fbb4:	041b      	lsls	r3, r3, #16
 800fbb6:	4313      	orrs	r3, r2
 800fbb8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	4a2f      	ldr	r2, [pc, #188]	; (800fc7c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800fbc0:	4293      	cmp	r3, r2
 800fbc2:	d009      	beq.n	800fbd8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	4a2d      	ldr	r2, [pc, #180]	; (800fc80 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800fbca:	4293      	cmp	r3, r2
 800fbcc:	d004      	beq.n	800fbd8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	4a2c      	ldr	r2, [pc, #176]	; (800fc84 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800fbd4:	4293      	cmp	r3, r2
 800fbd6:	d106      	bne.n	800fbe6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800fbde:	683b      	ldr	r3, [r7, #0]
 800fbe0:	69db      	ldr	r3, [r3, #28]
 800fbe2:	4313      	orrs	r3, r2
 800fbe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	4a24      	ldr	r2, [pc, #144]	; (800fc7c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800fbec:	4293      	cmp	r3, r2
 800fbee:	d009      	beq.n	800fc04 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	4a22      	ldr	r2, [pc, #136]	; (800fc80 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800fbf6:	4293      	cmp	r3, r2
 800fbf8:	d004      	beq.n	800fc04 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	4a21      	ldr	r2, [pc, #132]	; (800fc84 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800fc00:	4293      	cmp	r3, r2
 800fc02:	d12b      	bne.n	800fc5c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc0e:	051b      	lsls	r3, r3, #20
 800fc10:	4313      	orrs	r3, r2
 800fc12:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800fc1a:	683b      	ldr	r3, [r7, #0]
 800fc1c:	6a1b      	ldr	r3, [r3, #32]
 800fc1e:	4313      	orrs	r3, r2
 800fc20:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800fc28:	683b      	ldr	r3, [r7, #0]
 800fc2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc2c:	4313      	orrs	r3, r2
 800fc2e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	4a11      	ldr	r2, [pc, #68]	; (800fc7c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800fc36:	4293      	cmp	r3, r2
 800fc38:	d009      	beq.n	800fc4e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	4a10      	ldr	r2, [pc, #64]	; (800fc80 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800fc40:	4293      	cmp	r3, r2
 800fc42:	d004      	beq.n	800fc4e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	4a0e      	ldr	r2, [pc, #56]	; (800fc84 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800fc4a:	4293      	cmp	r3, r2
 800fc4c:	d106      	bne.n	800fc5c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800fc54:	683b      	ldr	r3, [r7, #0]
 800fc56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc58:	4313      	orrs	r3, r2
 800fc5a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	68fa      	ldr	r2, [r7, #12]
 800fc62:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	2200      	movs	r2, #0
 800fc68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fc6c:	2300      	movs	r3, #0
}
 800fc6e:	4618      	mov	r0, r3
 800fc70:	3714      	adds	r7, #20
 800fc72:	46bd      	mov	sp, r7
 800fc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc78:	4770      	bx	lr
 800fc7a:	bf00      	nop
 800fc7c:	40012c00 	.word	0x40012c00
 800fc80:	40013400 	.word	0x40013400
 800fc84:	40015000 	.word	0x40015000

0800fc88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fc88:	b480      	push	{r7}
 800fc8a:	b083      	sub	sp, #12
 800fc8c:	af00      	add	r7, sp, #0
 800fc8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fc90:	bf00      	nop
 800fc92:	370c      	adds	r7, #12
 800fc94:	46bd      	mov	sp, r7
 800fc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc9a:	4770      	bx	lr

0800fc9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fc9c:	b480      	push	{r7}
 800fc9e:	b083      	sub	sp, #12
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fca4:	bf00      	nop
 800fca6:	370c      	adds	r7, #12
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcae:	4770      	bx	lr

0800fcb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fcb0:	b480      	push	{r7}
 800fcb2:	b083      	sub	sp, #12
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fcb8:	bf00      	nop
 800fcba:	370c      	adds	r7, #12
 800fcbc:	46bd      	mov	sp, r7
 800fcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc2:	4770      	bx	lr

0800fcc4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800fcc4:	b480      	push	{r7}
 800fcc6:	b083      	sub	sp, #12
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800fccc:	bf00      	nop
 800fcce:	370c      	adds	r7, #12
 800fcd0:	46bd      	mov	sp, r7
 800fcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd6:	4770      	bx	lr

0800fcd8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800fcd8:	b480      	push	{r7}
 800fcda:	b083      	sub	sp, #12
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800fce0:	bf00      	nop
 800fce2:	370c      	adds	r7, #12
 800fce4:	46bd      	mov	sp, r7
 800fce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcea:	4770      	bx	lr

0800fcec <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800fcec:	b480      	push	{r7}
 800fcee:	b083      	sub	sp, #12
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800fcf4:	bf00      	nop
 800fcf6:	370c      	adds	r7, #12
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcfe:	4770      	bx	lr

0800fd00 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800fd00:	b480      	push	{r7}
 800fd02:	b083      	sub	sp, #12
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800fd08:	bf00      	nop
 800fd0a:	370c      	adds	r7, #12
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd12:	4770      	bx	lr

0800fd14 <LL_EXTI_EnableIT_0_31>:
{
 800fd14:	b480      	push	{r7}
 800fd16:	b083      	sub	sp, #12
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800fd1c:	4b05      	ldr	r3, [pc, #20]	; (800fd34 <LL_EXTI_EnableIT_0_31+0x20>)
 800fd1e:	681a      	ldr	r2, [r3, #0]
 800fd20:	4904      	ldr	r1, [pc, #16]	; (800fd34 <LL_EXTI_EnableIT_0_31+0x20>)
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	4313      	orrs	r3, r2
 800fd26:	600b      	str	r3, [r1, #0]
}
 800fd28:	bf00      	nop
 800fd2a:	370c      	adds	r7, #12
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd32:	4770      	bx	lr
 800fd34:	40010400 	.word	0x40010400

0800fd38 <LL_EXTI_EnableIT_32_63>:
{
 800fd38:	b480      	push	{r7}
 800fd3a:	b083      	sub	sp, #12
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800fd40:	4b05      	ldr	r3, [pc, #20]	; (800fd58 <LL_EXTI_EnableIT_32_63+0x20>)
 800fd42:	6a1a      	ldr	r2, [r3, #32]
 800fd44:	4904      	ldr	r1, [pc, #16]	; (800fd58 <LL_EXTI_EnableIT_32_63+0x20>)
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	4313      	orrs	r3, r2
 800fd4a:	620b      	str	r3, [r1, #32]
}
 800fd4c:	bf00      	nop
 800fd4e:	370c      	adds	r7, #12
 800fd50:	46bd      	mov	sp, r7
 800fd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd56:	4770      	bx	lr
 800fd58:	40010400 	.word	0x40010400

0800fd5c <LL_EXTI_DisableIT_0_31>:
{
 800fd5c:	b480      	push	{r7}
 800fd5e:	b083      	sub	sp, #12
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800fd64:	4b06      	ldr	r3, [pc, #24]	; (800fd80 <LL_EXTI_DisableIT_0_31+0x24>)
 800fd66:	681a      	ldr	r2, [r3, #0]
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	43db      	mvns	r3, r3
 800fd6c:	4904      	ldr	r1, [pc, #16]	; (800fd80 <LL_EXTI_DisableIT_0_31+0x24>)
 800fd6e:	4013      	ands	r3, r2
 800fd70:	600b      	str	r3, [r1, #0]
}
 800fd72:	bf00      	nop
 800fd74:	370c      	adds	r7, #12
 800fd76:	46bd      	mov	sp, r7
 800fd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd7c:	4770      	bx	lr
 800fd7e:	bf00      	nop
 800fd80:	40010400 	.word	0x40010400

0800fd84 <LL_EXTI_DisableIT_32_63>:
{
 800fd84:	b480      	push	{r7}
 800fd86:	b083      	sub	sp, #12
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800fd8c:	4b06      	ldr	r3, [pc, #24]	; (800fda8 <LL_EXTI_DisableIT_32_63+0x24>)
 800fd8e:	6a1a      	ldr	r2, [r3, #32]
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	43db      	mvns	r3, r3
 800fd94:	4904      	ldr	r1, [pc, #16]	; (800fda8 <LL_EXTI_DisableIT_32_63+0x24>)
 800fd96:	4013      	ands	r3, r2
 800fd98:	620b      	str	r3, [r1, #32]
}
 800fd9a:	bf00      	nop
 800fd9c:	370c      	adds	r7, #12
 800fd9e:	46bd      	mov	sp, r7
 800fda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda4:	4770      	bx	lr
 800fda6:	bf00      	nop
 800fda8:	40010400 	.word	0x40010400

0800fdac <LL_EXTI_EnableEvent_0_31>:
{
 800fdac:	b480      	push	{r7}
 800fdae:	b083      	sub	sp, #12
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800fdb4:	4b05      	ldr	r3, [pc, #20]	; (800fdcc <LL_EXTI_EnableEvent_0_31+0x20>)
 800fdb6:	685a      	ldr	r2, [r3, #4]
 800fdb8:	4904      	ldr	r1, [pc, #16]	; (800fdcc <LL_EXTI_EnableEvent_0_31+0x20>)
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	4313      	orrs	r3, r2
 800fdbe:	604b      	str	r3, [r1, #4]
}
 800fdc0:	bf00      	nop
 800fdc2:	370c      	adds	r7, #12
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdca:	4770      	bx	lr
 800fdcc:	40010400 	.word	0x40010400

0800fdd0 <LL_EXTI_EnableEvent_32_63>:
{
 800fdd0:	b480      	push	{r7}
 800fdd2:	b083      	sub	sp, #12
 800fdd4:	af00      	add	r7, sp, #0
 800fdd6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800fdd8:	4b05      	ldr	r3, [pc, #20]	; (800fdf0 <LL_EXTI_EnableEvent_32_63+0x20>)
 800fdda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fddc:	4904      	ldr	r1, [pc, #16]	; (800fdf0 <LL_EXTI_EnableEvent_32_63+0x20>)
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	4313      	orrs	r3, r2
 800fde2:	624b      	str	r3, [r1, #36]	; 0x24
}
 800fde4:	bf00      	nop
 800fde6:	370c      	adds	r7, #12
 800fde8:	46bd      	mov	sp, r7
 800fdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdee:	4770      	bx	lr
 800fdf0:	40010400 	.word	0x40010400

0800fdf4 <LL_EXTI_DisableEvent_0_31>:
{
 800fdf4:	b480      	push	{r7}
 800fdf6:	b083      	sub	sp, #12
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800fdfc:	4b06      	ldr	r3, [pc, #24]	; (800fe18 <LL_EXTI_DisableEvent_0_31+0x24>)
 800fdfe:	685a      	ldr	r2, [r3, #4]
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	43db      	mvns	r3, r3
 800fe04:	4904      	ldr	r1, [pc, #16]	; (800fe18 <LL_EXTI_DisableEvent_0_31+0x24>)
 800fe06:	4013      	ands	r3, r2
 800fe08:	604b      	str	r3, [r1, #4]
}
 800fe0a:	bf00      	nop
 800fe0c:	370c      	adds	r7, #12
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe14:	4770      	bx	lr
 800fe16:	bf00      	nop
 800fe18:	40010400 	.word	0x40010400

0800fe1c <LL_EXTI_DisableEvent_32_63>:
{
 800fe1c:	b480      	push	{r7}
 800fe1e:	b083      	sub	sp, #12
 800fe20:	af00      	add	r7, sp, #0
 800fe22:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800fe24:	4b06      	ldr	r3, [pc, #24]	; (800fe40 <LL_EXTI_DisableEvent_32_63+0x24>)
 800fe26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	43db      	mvns	r3, r3
 800fe2c:	4904      	ldr	r1, [pc, #16]	; (800fe40 <LL_EXTI_DisableEvent_32_63+0x24>)
 800fe2e:	4013      	ands	r3, r2
 800fe30:	624b      	str	r3, [r1, #36]	; 0x24
}
 800fe32:	bf00      	nop
 800fe34:	370c      	adds	r7, #12
 800fe36:	46bd      	mov	sp, r7
 800fe38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe3c:	4770      	bx	lr
 800fe3e:	bf00      	nop
 800fe40:	40010400 	.word	0x40010400

0800fe44 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800fe44:	b480      	push	{r7}
 800fe46:	b083      	sub	sp, #12
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800fe4c:	4b05      	ldr	r3, [pc, #20]	; (800fe64 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800fe4e:	689a      	ldr	r2, [r3, #8]
 800fe50:	4904      	ldr	r1, [pc, #16]	; (800fe64 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	4313      	orrs	r3, r2
 800fe56:	608b      	str	r3, [r1, #8]
}
 800fe58:	bf00      	nop
 800fe5a:	370c      	adds	r7, #12
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe62:	4770      	bx	lr
 800fe64:	40010400 	.word	0x40010400

0800fe68 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800fe68:	b480      	push	{r7}
 800fe6a:	b083      	sub	sp, #12
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800fe70:	4b05      	ldr	r3, [pc, #20]	; (800fe88 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800fe72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fe74:	4904      	ldr	r1, [pc, #16]	; (800fe88 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	4313      	orrs	r3, r2
 800fe7a:	628b      	str	r3, [r1, #40]	; 0x28
}
 800fe7c:	bf00      	nop
 800fe7e:	370c      	adds	r7, #12
 800fe80:	46bd      	mov	sp, r7
 800fe82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe86:	4770      	bx	lr
 800fe88:	40010400 	.word	0x40010400

0800fe8c <LL_EXTI_DisableRisingTrig_0_31>:
{
 800fe8c:	b480      	push	{r7}
 800fe8e:	b083      	sub	sp, #12
 800fe90:	af00      	add	r7, sp, #0
 800fe92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800fe94:	4b06      	ldr	r3, [pc, #24]	; (800feb0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800fe96:	689a      	ldr	r2, [r3, #8]
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	43db      	mvns	r3, r3
 800fe9c:	4904      	ldr	r1, [pc, #16]	; (800feb0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800fe9e:	4013      	ands	r3, r2
 800fea0:	608b      	str	r3, [r1, #8]
}
 800fea2:	bf00      	nop
 800fea4:	370c      	adds	r7, #12
 800fea6:	46bd      	mov	sp, r7
 800fea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feac:	4770      	bx	lr
 800feae:	bf00      	nop
 800feb0:	40010400 	.word	0x40010400

0800feb4 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800feb4:	b480      	push	{r7}
 800feb6:	b083      	sub	sp, #12
 800feb8:	af00      	add	r7, sp, #0
 800feba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800febc:	4b06      	ldr	r3, [pc, #24]	; (800fed8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800febe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	43db      	mvns	r3, r3
 800fec4:	4904      	ldr	r1, [pc, #16]	; (800fed8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800fec6:	4013      	ands	r3, r2
 800fec8:	628b      	str	r3, [r1, #40]	; 0x28
}
 800feca:	bf00      	nop
 800fecc:	370c      	adds	r7, #12
 800fece:	46bd      	mov	sp, r7
 800fed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed4:	4770      	bx	lr
 800fed6:	bf00      	nop
 800fed8:	40010400 	.word	0x40010400

0800fedc <LL_EXTI_EnableFallingTrig_0_31>:
{
 800fedc:	b480      	push	{r7}
 800fede:	b083      	sub	sp, #12
 800fee0:	af00      	add	r7, sp, #0
 800fee2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800fee4:	4b05      	ldr	r3, [pc, #20]	; (800fefc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800fee6:	68da      	ldr	r2, [r3, #12]
 800fee8:	4904      	ldr	r1, [pc, #16]	; (800fefc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	4313      	orrs	r3, r2
 800feee:	60cb      	str	r3, [r1, #12]
}
 800fef0:	bf00      	nop
 800fef2:	370c      	adds	r7, #12
 800fef4:	46bd      	mov	sp, r7
 800fef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fefa:	4770      	bx	lr
 800fefc:	40010400 	.word	0x40010400

0800ff00 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800ff00:	b480      	push	{r7}
 800ff02:	b083      	sub	sp, #12
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800ff08:	4b05      	ldr	r3, [pc, #20]	; (800ff20 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800ff0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff0c:	4904      	ldr	r1, [pc, #16]	; (800ff20 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	4313      	orrs	r3, r2
 800ff12:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800ff14:	bf00      	nop
 800ff16:	370c      	adds	r7, #12
 800ff18:	46bd      	mov	sp, r7
 800ff1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1e:	4770      	bx	lr
 800ff20:	40010400 	.word	0x40010400

0800ff24 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800ff24:	b480      	push	{r7}
 800ff26:	b083      	sub	sp, #12
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800ff2c:	4b06      	ldr	r3, [pc, #24]	; (800ff48 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800ff2e:	68da      	ldr	r2, [r3, #12]
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	43db      	mvns	r3, r3
 800ff34:	4904      	ldr	r1, [pc, #16]	; (800ff48 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800ff36:	4013      	ands	r3, r2
 800ff38:	60cb      	str	r3, [r1, #12]
}
 800ff3a:	bf00      	nop
 800ff3c:	370c      	adds	r7, #12
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff44:	4770      	bx	lr
 800ff46:	bf00      	nop
 800ff48:	40010400 	.word	0x40010400

0800ff4c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800ff4c:	b480      	push	{r7}
 800ff4e:	b083      	sub	sp, #12
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800ff54:	4b06      	ldr	r3, [pc, #24]	; (800ff70 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800ff56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	43db      	mvns	r3, r3
 800ff5c:	4904      	ldr	r1, [pc, #16]	; (800ff70 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800ff5e:	4013      	ands	r3, r2
 800ff60:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800ff62:	bf00      	nop
 800ff64:	370c      	adds	r7, #12
 800ff66:	46bd      	mov	sp, r7
 800ff68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6c:	4770      	bx	lr
 800ff6e:	bf00      	nop
 800ff70:	40010400 	.word	0x40010400

0800ff74 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800ff74:	b580      	push	{r7, lr}
 800ff76:	b084      	sub	sp, #16
 800ff78:	af00      	add	r7, sp, #0
 800ff7a:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	7a1b      	ldrb	r3, [r3, #8]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	f000 80c8 	beq.w	801011a <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d05d      	beq.n	801004e <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	7a5b      	ldrb	r3, [r3, #9]
 800ff96:	2b01      	cmp	r3, #1
 800ff98:	d00e      	beq.n	800ffb8 <LL_EXTI_Init+0x44>
 800ff9a:	2b02      	cmp	r3, #2
 800ff9c:	d017      	beq.n	800ffce <LL_EXTI_Init+0x5a>
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d120      	bne.n	800ffe4 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	f7ff ff24 	bl	800fdf4 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	f7ff feaf 	bl	800fd14 <LL_EXTI_EnableIT_0_31>
          break;
 800ffb6:	e018      	b.n	800ffea <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	4618      	mov	r0, r3
 800ffbe:	f7ff fecd 	bl	800fd5c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	4618      	mov	r0, r3
 800ffc8:	f7ff fef0 	bl	800fdac <LL_EXTI_EnableEvent_0_31>
          break;
 800ffcc:	e00d      	b.n	800ffea <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	4618      	mov	r0, r3
 800ffd4:	f7ff fe9e 	bl	800fd14 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	681b      	ldr	r3, [r3, #0]
 800ffdc:	4618      	mov	r0, r3
 800ffde:	f7ff fee5 	bl	800fdac <LL_EXTI_EnableEvent_0_31>
          break;
 800ffe2:	e002      	b.n	800ffea <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800ffe4:	2301      	movs	r3, #1
 800ffe6:	60fb      	str	r3, [r7, #12]
          break;
 800ffe8:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	7a9b      	ldrb	r3, [r3, #10]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d02d      	beq.n	801004e <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	7a9b      	ldrb	r3, [r3, #10]
 800fff6:	2b02      	cmp	r3, #2
 800fff8:	d00e      	beq.n	8010018 <LL_EXTI_Init+0xa4>
 800fffa:	2b03      	cmp	r3, #3
 800fffc:	d017      	beq.n	801002e <LL_EXTI_Init+0xba>
 800fffe:	2b01      	cmp	r3, #1
 8010000:	d120      	bne.n	8010044 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	4618      	mov	r0, r3
 8010008:	f7ff ff8c 	bl	800ff24 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	4618      	mov	r0, r3
 8010012:	f7ff ff17 	bl	800fe44 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8010016:	e01b      	b.n	8010050 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	4618      	mov	r0, r3
 801001e:	f7ff ff35 	bl	800fe8c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	4618      	mov	r0, r3
 8010028:	f7ff ff58 	bl	800fedc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 801002c:	e010      	b.n	8010050 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	4618      	mov	r0, r3
 8010034:	f7ff ff06 	bl	800fe44 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	4618      	mov	r0, r3
 801003e:	f7ff ff4d 	bl	800fedc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8010042:	e005      	b.n	8010050 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	f043 0302 	orr.w	r3, r3, #2
 801004a:	60fb      	str	r3, [r7, #12]
            break;
 801004c:	e000      	b.n	8010050 <LL_EXTI_Init+0xdc>
        }
      }
 801004e:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	685b      	ldr	r3, [r3, #4]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d075      	beq.n	8010144 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	7a5b      	ldrb	r3, [r3, #9]
 801005c:	2b01      	cmp	r3, #1
 801005e:	d00e      	beq.n	801007e <LL_EXTI_Init+0x10a>
 8010060:	2b02      	cmp	r3, #2
 8010062:	d017      	beq.n	8010094 <LL_EXTI_Init+0x120>
 8010064:	2b00      	cmp	r3, #0
 8010066:	d120      	bne.n	80100aa <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	685b      	ldr	r3, [r3, #4]
 801006c:	4618      	mov	r0, r3
 801006e:	f7ff fed5 	bl	800fe1c <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	685b      	ldr	r3, [r3, #4]
 8010076:	4618      	mov	r0, r3
 8010078:	f7ff fe5e 	bl	800fd38 <LL_EXTI_EnableIT_32_63>
          break;
 801007c:	e01a      	b.n	80100b4 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	685b      	ldr	r3, [r3, #4]
 8010082:	4618      	mov	r0, r3
 8010084:	f7ff fe7e 	bl	800fd84 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	685b      	ldr	r3, [r3, #4]
 801008c:	4618      	mov	r0, r3
 801008e:	f7ff fe9f 	bl	800fdd0 <LL_EXTI_EnableEvent_32_63>
          break;
 8010092:	e00f      	b.n	80100b4 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	685b      	ldr	r3, [r3, #4]
 8010098:	4618      	mov	r0, r3
 801009a:	f7ff fe4d 	bl	800fd38 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	685b      	ldr	r3, [r3, #4]
 80100a2:	4618      	mov	r0, r3
 80100a4:	f7ff fe94 	bl	800fdd0 <LL_EXTI_EnableEvent_32_63>
          break;
 80100a8:	e004      	b.n	80100b4 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	f043 0304 	orr.w	r3, r3, #4
 80100b0:	60fb      	str	r3, [r7, #12]
          break;
 80100b2:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	7a9b      	ldrb	r3, [r3, #10]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d043      	beq.n	8010144 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	7a9b      	ldrb	r3, [r3, #10]
 80100c0:	2b02      	cmp	r3, #2
 80100c2:	d00e      	beq.n	80100e2 <LL_EXTI_Init+0x16e>
 80100c4:	2b03      	cmp	r3, #3
 80100c6:	d017      	beq.n	80100f8 <LL_EXTI_Init+0x184>
 80100c8:	2b01      	cmp	r3, #1
 80100ca:	d120      	bne.n	801010e <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	685b      	ldr	r3, [r3, #4]
 80100d0:	4618      	mov	r0, r3
 80100d2:	f7ff ff3b 	bl	800ff4c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	685b      	ldr	r3, [r3, #4]
 80100da:	4618      	mov	r0, r3
 80100dc:	f7ff fec4 	bl	800fe68 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 80100e0:	e031      	b.n	8010146 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	685b      	ldr	r3, [r3, #4]
 80100e6:	4618      	mov	r0, r3
 80100e8:	f7ff fee4 	bl	800feb4 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	685b      	ldr	r3, [r3, #4]
 80100f0:	4618      	mov	r0, r3
 80100f2:	f7ff ff05 	bl	800ff00 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80100f6:	e026      	b.n	8010146 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	685b      	ldr	r3, [r3, #4]
 80100fc:	4618      	mov	r0, r3
 80100fe:	f7ff feb3 	bl	800fe68 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	685b      	ldr	r3, [r3, #4]
 8010106:	4618      	mov	r0, r3
 8010108:	f7ff fefa 	bl	800ff00 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 801010c:	e01b      	b.n	8010146 <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	f043 0305 	orr.w	r3, r3, #5
 8010114:	60fb      	str	r3, [r7, #12]
            break;
 8010116:	bf00      	nop
 8010118:	e015      	b.n	8010146 <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	4618      	mov	r0, r3
 8010120:	f7ff fe1c 	bl	800fd5c <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	4618      	mov	r0, r3
 801012a:	f7ff fe63 	bl	800fdf4 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	685b      	ldr	r3, [r3, #4]
 8010132:	4618      	mov	r0, r3
 8010134:	f7ff fe26 	bl	800fd84 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	685b      	ldr	r3, [r3, #4]
 801013c:	4618      	mov	r0, r3
 801013e:	f7ff fe6d 	bl	800fe1c <LL_EXTI_DisableEvent_32_63>
 8010142:	e000      	b.n	8010146 <LL_EXTI_Init+0x1d2>
      }
 8010144:	bf00      	nop
  }

  return status;
 8010146:	68fb      	ldr	r3, [r7, #12]
}
 8010148:	4618      	mov	r0, r3
 801014a:	3710      	adds	r7, #16
 801014c:	46bd      	mov	sp, r7
 801014e:	bd80      	pop	{r7, pc}

08010150 <LL_GPIO_SetPinMode>:
{
 8010150:	b480      	push	{r7}
 8010152:	b089      	sub	sp, #36	; 0x24
 8010154:	af00      	add	r7, sp, #0
 8010156:	60f8      	str	r0, [r7, #12]
 8010158:	60b9      	str	r1, [r7, #8]
 801015a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	681a      	ldr	r2, [r3, #0]
 8010160:	68bb      	ldr	r3, [r7, #8]
 8010162:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010164:	697b      	ldr	r3, [r7, #20]
 8010166:	fa93 f3a3 	rbit	r3, r3
 801016a:	613b      	str	r3, [r7, #16]
  return result;
 801016c:	693b      	ldr	r3, [r7, #16]
 801016e:	fab3 f383 	clz	r3, r3
 8010172:	b2db      	uxtb	r3, r3
 8010174:	005b      	lsls	r3, r3, #1
 8010176:	2103      	movs	r1, #3
 8010178:	fa01 f303 	lsl.w	r3, r1, r3
 801017c:	43db      	mvns	r3, r3
 801017e:	401a      	ands	r2, r3
 8010180:	68bb      	ldr	r3, [r7, #8]
 8010182:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010184:	69fb      	ldr	r3, [r7, #28]
 8010186:	fa93 f3a3 	rbit	r3, r3
 801018a:	61bb      	str	r3, [r7, #24]
  return result;
 801018c:	69bb      	ldr	r3, [r7, #24]
 801018e:	fab3 f383 	clz	r3, r3
 8010192:	b2db      	uxtb	r3, r3
 8010194:	005b      	lsls	r3, r3, #1
 8010196:	6879      	ldr	r1, [r7, #4]
 8010198:	fa01 f303 	lsl.w	r3, r1, r3
 801019c:	431a      	orrs	r2, r3
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	601a      	str	r2, [r3, #0]
}
 80101a2:	bf00      	nop
 80101a4:	3724      	adds	r7, #36	; 0x24
 80101a6:	46bd      	mov	sp, r7
 80101a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ac:	4770      	bx	lr

080101ae <LL_GPIO_SetPinOutputType>:
{
 80101ae:	b480      	push	{r7}
 80101b0:	b085      	sub	sp, #20
 80101b2:	af00      	add	r7, sp, #0
 80101b4:	60f8      	str	r0, [r7, #12]
 80101b6:	60b9      	str	r1, [r7, #8]
 80101b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	685a      	ldr	r2, [r3, #4]
 80101be:	68bb      	ldr	r3, [r7, #8]
 80101c0:	43db      	mvns	r3, r3
 80101c2:	401a      	ands	r2, r3
 80101c4:	68bb      	ldr	r3, [r7, #8]
 80101c6:	6879      	ldr	r1, [r7, #4]
 80101c8:	fb01 f303 	mul.w	r3, r1, r3
 80101cc:	431a      	orrs	r2, r3
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	605a      	str	r2, [r3, #4]
}
 80101d2:	bf00      	nop
 80101d4:	3714      	adds	r7, #20
 80101d6:	46bd      	mov	sp, r7
 80101d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101dc:	4770      	bx	lr

080101de <LL_GPIO_SetPinSpeed>:
{
 80101de:	b480      	push	{r7}
 80101e0:	b089      	sub	sp, #36	; 0x24
 80101e2:	af00      	add	r7, sp, #0
 80101e4:	60f8      	str	r0, [r7, #12]
 80101e6:	60b9      	str	r1, [r7, #8]
 80101e8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	689a      	ldr	r2, [r3, #8]
 80101ee:	68bb      	ldr	r3, [r7, #8]
 80101f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80101f2:	697b      	ldr	r3, [r7, #20]
 80101f4:	fa93 f3a3 	rbit	r3, r3
 80101f8:	613b      	str	r3, [r7, #16]
  return result;
 80101fa:	693b      	ldr	r3, [r7, #16]
 80101fc:	fab3 f383 	clz	r3, r3
 8010200:	b2db      	uxtb	r3, r3
 8010202:	005b      	lsls	r3, r3, #1
 8010204:	2103      	movs	r1, #3
 8010206:	fa01 f303 	lsl.w	r3, r1, r3
 801020a:	43db      	mvns	r3, r3
 801020c:	401a      	ands	r2, r3
 801020e:	68bb      	ldr	r3, [r7, #8]
 8010210:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010212:	69fb      	ldr	r3, [r7, #28]
 8010214:	fa93 f3a3 	rbit	r3, r3
 8010218:	61bb      	str	r3, [r7, #24]
  return result;
 801021a:	69bb      	ldr	r3, [r7, #24]
 801021c:	fab3 f383 	clz	r3, r3
 8010220:	b2db      	uxtb	r3, r3
 8010222:	005b      	lsls	r3, r3, #1
 8010224:	6879      	ldr	r1, [r7, #4]
 8010226:	fa01 f303 	lsl.w	r3, r1, r3
 801022a:	431a      	orrs	r2, r3
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	609a      	str	r2, [r3, #8]
}
 8010230:	bf00      	nop
 8010232:	3724      	adds	r7, #36	; 0x24
 8010234:	46bd      	mov	sp, r7
 8010236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801023a:	4770      	bx	lr

0801023c <LL_GPIO_SetPinPull>:
{
 801023c:	b480      	push	{r7}
 801023e:	b089      	sub	sp, #36	; 0x24
 8010240:	af00      	add	r7, sp, #0
 8010242:	60f8      	str	r0, [r7, #12]
 8010244:	60b9      	str	r1, [r7, #8]
 8010246:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	68da      	ldr	r2, [r3, #12]
 801024c:	68bb      	ldr	r3, [r7, #8]
 801024e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010250:	697b      	ldr	r3, [r7, #20]
 8010252:	fa93 f3a3 	rbit	r3, r3
 8010256:	613b      	str	r3, [r7, #16]
  return result;
 8010258:	693b      	ldr	r3, [r7, #16]
 801025a:	fab3 f383 	clz	r3, r3
 801025e:	b2db      	uxtb	r3, r3
 8010260:	005b      	lsls	r3, r3, #1
 8010262:	2103      	movs	r1, #3
 8010264:	fa01 f303 	lsl.w	r3, r1, r3
 8010268:	43db      	mvns	r3, r3
 801026a:	401a      	ands	r2, r3
 801026c:	68bb      	ldr	r3, [r7, #8]
 801026e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010270:	69fb      	ldr	r3, [r7, #28]
 8010272:	fa93 f3a3 	rbit	r3, r3
 8010276:	61bb      	str	r3, [r7, #24]
  return result;
 8010278:	69bb      	ldr	r3, [r7, #24]
 801027a:	fab3 f383 	clz	r3, r3
 801027e:	b2db      	uxtb	r3, r3
 8010280:	005b      	lsls	r3, r3, #1
 8010282:	6879      	ldr	r1, [r7, #4]
 8010284:	fa01 f303 	lsl.w	r3, r1, r3
 8010288:	431a      	orrs	r2, r3
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	60da      	str	r2, [r3, #12]
}
 801028e:	bf00      	nop
 8010290:	3724      	adds	r7, #36	; 0x24
 8010292:	46bd      	mov	sp, r7
 8010294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010298:	4770      	bx	lr

0801029a <LL_GPIO_SetAFPin_0_7>:
{
 801029a:	b480      	push	{r7}
 801029c:	b089      	sub	sp, #36	; 0x24
 801029e:	af00      	add	r7, sp, #0
 80102a0:	60f8      	str	r0, [r7, #12]
 80102a2:	60b9      	str	r1, [r7, #8]
 80102a4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	6a1a      	ldr	r2, [r3, #32]
 80102aa:	68bb      	ldr	r3, [r7, #8]
 80102ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80102ae:	697b      	ldr	r3, [r7, #20]
 80102b0:	fa93 f3a3 	rbit	r3, r3
 80102b4:	613b      	str	r3, [r7, #16]
  return result;
 80102b6:	693b      	ldr	r3, [r7, #16]
 80102b8:	fab3 f383 	clz	r3, r3
 80102bc:	b2db      	uxtb	r3, r3
 80102be:	009b      	lsls	r3, r3, #2
 80102c0:	210f      	movs	r1, #15
 80102c2:	fa01 f303 	lsl.w	r3, r1, r3
 80102c6:	43db      	mvns	r3, r3
 80102c8:	401a      	ands	r2, r3
 80102ca:	68bb      	ldr	r3, [r7, #8]
 80102cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80102ce:	69fb      	ldr	r3, [r7, #28]
 80102d0:	fa93 f3a3 	rbit	r3, r3
 80102d4:	61bb      	str	r3, [r7, #24]
  return result;
 80102d6:	69bb      	ldr	r3, [r7, #24]
 80102d8:	fab3 f383 	clz	r3, r3
 80102dc:	b2db      	uxtb	r3, r3
 80102de:	009b      	lsls	r3, r3, #2
 80102e0:	6879      	ldr	r1, [r7, #4]
 80102e2:	fa01 f303 	lsl.w	r3, r1, r3
 80102e6:	431a      	orrs	r2, r3
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	621a      	str	r2, [r3, #32]
}
 80102ec:	bf00      	nop
 80102ee:	3724      	adds	r7, #36	; 0x24
 80102f0:	46bd      	mov	sp, r7
 80102f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f6:	4770      	bx	lr

080102f8 <LL_GPIO_SetAFPin_8_15>:
{
 80102f8:	b480      	push	{r7}
 80102fa:	b089      	sub	sp, #36	; 0x24
 80102fc:	af00      	add	r7, sp, #0
 80102fe:	60f8      	str	r0, [r7, #12]
 8010300:	60b9      	str	r1, [r7, #8]
 8010302:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010308:	68bb      	ldr	r3, [r7, #8]
 801030a:	0a1b      	lsrs	r3, r3, #8
 801030c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801030e:	697b      	ldr	r3, [r7, #20]
 8010310:	fa93 f3a3 	rbit	r3, r3
 8010314:	613b      	str	r3, [r7, #16]
  return result;
 8010316:	693b      	ldr	r3, [r7, #16]
 8010318:	fab3 f383 	clz	r3, r3
 801031c:	b2db      	uxtb	r3, r3
 801031e:	009b      	lsls	r3, r3, #2
 8010320:	210f      	movs	r1, #15
 8010322:	fa01 f303 	lsl.w	r3, r1, r3
 8010326:	43db      	mvns	r3, r3
 8010328:	401a      	ands	r2, r3
 801032a:	68bb      	ldr	r3, [r7, #8]
 801032c:	0a1b      	lsrs	r3, r3, #8
 801032e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010330:	69fb      	ldr	r3, [r7, #28]
 8010332:	fa93 f3a3 	rbit	r3, r3
 8010336:	61bb      	str	r3, [r7, #24]
  return result;
 8010338:	69bb      	ldr	r3, [r7, #24]
 801033a:	fab3 f383 	clz	r3, r3
 801033e:	b2db      	uxtb	r3, r3
 8010340:	009b      	lsls	r3, r3, #2
 8010342:	6879      	ldr	r1, [r7, #4]
 8010344:	fa01 f303 	lsl.w	r3, r1, r3
 8010348:	431a      	orrs	r2, r3
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	625a      	str	r2, [r3, #36]	; 0x24
}
 801034e:	bf00      	nop
 8010350:	3724      	adds	r7, #36	; 0x24
 8010352:	46bd      	mov	sp, r7
 8010354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010358:	4770      	bx	lr

0801035a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 801035a:	b580      	push	{r7, lr}
 801035c:	b086      	sub	sp, #24
 801035e:	af00      	add	r7, sp, #0
 8010360:	6078      	str	r0, [r7, #4]
 8010362:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8010364:	683b      	ldr	r3, [r7, #0]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	fa93 f3a3 	rbit	r3, r3
 8010370:	60bb      	str	r3, [r7, #8]
  return result;
 8010372:	68bb      	ldr	r3, [r7, #8]
 8010374:	fab3 f383 	clz	r3, r3
 8010378:	b2db      	uxtb	r3, r3
 801037a:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 801037c:	e040      	b.n	8010400 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 801037e:	683b      	ldr	r3, [r7, #0]
 8010380:	681a      	ldr	r2, [r3, #0]
 8010382:	2101      	movs	r1, #1
 8010384:	697b      	ldr	r3, [r7, #20]
 8010386:	fa01 f303 	lsl.w	r3, r1, r3
 801038a:	4013      	ands	r3, r2
 801038c:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 801038e:	693b      	ldr	r3, [r7, #16]
 8010390:	2b00      	cmp	r3, #0
 8010392:	d032      	beq.n	80103fa <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8010394:	683b      	ldr	r3, [r7, #0]
 8010396:	685b      	ldr	r3, [r3, #4]
 8010398:	461a      	mov	r2, r3
 801039a:	6939      	ldr	r1, [r7, #16]
 801039c:	6878      	ldr	r0, [r7, #4]
 801039e:	f7ff fed7 	bl	8010150 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80103a2:	683b      	ldr	r3, [r7, #0]
 80103a4:	685b      	ldr	r3, [r3, #4]
 80103a6:	2b01      	cmp	r3, #1
 80103a8:	d003      	beq.n	80103b2 <LL_GPIO_Init+0x58>
 80103aa:	683b      	ldr	r3, [r7, #0]
 80103ac:	685b      	ldr	r3, [r3, #4]
 80103ae:	2b02      	cmp	r3, #2
 80103b0:	d106      	bne.n	80103c0 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80103b2:	683b      	ldr	r3, [r7, #0]
 80103b4:	689b      	ldr	r3, [r3, #8]
 80103b6:	461a      	mov	r2, r3
 80103b8:	6939      	ldr	r1, [r7, #16]
 80103ba:	6878      	ldr	r0, [r7, #4]
 80103bc:	f7ff ff0f 	bl	80101de <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80103c0:	683b      	ldr	r3, [r7, #0]
 80103c2:	691b      	ldr	r3, [r3, #16]
 80103c4:	461a      	mov	r2, r3
 80103c6:	6939      	ldr	r1, [r7, #16]
 80103c8:	6878      	ldr	r0, [r7, #4]
 80103ca:	f7ff ff37 	bl	801023c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	2b02      	cmp	r3, #2
 80103d4:	d111      	bne.n	80103fa <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80103d6:	693b      	ldr	r3, [r7, #16]
 80103d8:	2bff      	cmp	r3, #255	; 0xff
 80103da:	d807      	bhi.n	80103ec <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80103dc:	683b      	ldr	r3, [r7, #0]
 80103de:	695b      	ldr	r3, [r3, #20]
 80103e0:	461a      	mov	r2, r3
 80103e2:	6939      	ldr	r1, [r7, #16]
 80103e4:	6878      	ldr	r0, [r7, #4]
 80103e6:	f7ff ff58 	bl	801029a <LL_GPIO_SetAFPin_0_7>
 80103ea:	e006      	b.n	80103fa <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80103ec:	683b      	ldr	r3, [r7, #0]
 80103ee:	695b      	ldr	r3, [r3, #20]
 80103f0:	461a      	mov	r2, r3
 80103f2:	6939      	ldr	r1, [r7, #16]
 80103f4:	6878      	ldr	r0, [r7, #4]
 80103f6:	f7ff ff7f 	bl	80102f8 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 80103fa:	697b      	ldr	r3, [r7, #20]
 80103fc:	3301      	adds	r3, #1
 80103fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8010400:	683b      	ldr	r3, [r7, #0]
 8010402:	681a      	ldr	r2, [r3, #0]
 8010404:	697b      	ldr	r3, [r7, #20]
 8010406:	fa22 f303 	lsr.w	r3, r2, r3
 801040a:	2b00      	cmp	r3, #0
 801040c:	d1b7      	bne.n	801037e <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 801040e:	683b      	ldr	r3, [r7, #0]
 8010410:	685b      	ldr	r3, [r3, #4]
 8010412:	2b01      	cmp	r3, #1
 8010414:	d003      	beq.n	801041e <LL_GPIO_Init+0xc4>
 8010416:	683b      	ldr	r3, [r7, #0]
 8010418:	685b      	ldr	r3, [r3, #4]
 801041a:	2b02      	cmp	r3, #2
 801041c:	d107      	bne.n	801042e <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 801041e:	683b      	ldr	r3, [r7, #0]
 8010420:	6819      	ldr	r1, [r3, #0]
 8010422:	683b      	ldr	r3, [r7, #0]
 8010424:	68db      	ldr	r3, [r3, #12]
 8010426:	461a      	mov	r2, r3
 8010428:	6878      	ldr	r0, [r7, #4]
 801042a:	f7ff fec0 	bl	80101ae <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 801042e:	2300      	movs	r3, #0
}
 8010430:	4618      	mov	r0, r3
 8010432:	3718      	adds	r7, #24
 8010434:	46bd      	mov	sp, r7
 8010436:	bd80      	pop	{r7, pc}

08010438 <ILI9341_Draw_Wave>:

 extern uint16_t BURST_MAX_SIZE;


void ILI9341_Draw_Wave(uint16_t x, uint16_t y, uint8_t weight, uint16_t colour, uint8_t scale, uint32_t* data_table, uint16_t data_table_size)
{
 8010438:	b590      	push	{r4, r7, lr}
 801043a:	b085      	sub	sp, #20
 801043c:	af00      	add	r7, sp, #0
 801043e:	4604      	mov	r4, r0
 8010440:	4608      	mov	r0, r1
 8010442:	4611      	mov	r1, r2
 8010444:	461a      	mov	r2, r3
 8010446:	4623      	mov	r3, r4
 8010448:	80fb      	strh	r3, [r7, #6]
 801044a:	4603      	mov	r3, r0
 801044c:	80bb      	strh	r3, [r7, #4]
 801044e:	460b      	mov	r3, r1
 8010450:	70fb      	strb	r3, [r7, #3]
 8010452:	4613      	mov	r3, r2
 8010454:	803b      	strh	r3, [r7, #0]
	for(int w = 0; w < weight; w++ )
 8010456:	2300      	movs	r3, #0
 8010458:	60fb      	str	r3, [r7, #12]
 801045a:	e026      	b.n	80104aa <ILI9341_Draw_Wave+0x72>
	{
		for(int i = 0; i < data_table_size; i++)
 801045c:	2300      	movs	r3, #0
 801045e:	60bb      	str	r3, [r7, #8]
 8010460:	e01c      	b.n	801049c <ILI9341_Draw_Wave+0x64>
		{
			ILI9341_Draw_Pixel(	x + i,	(y + data_table[i] / scale) + w, colour);
 8010462:	68bb      	ldr	r3, [r7, #8]
 8010464:	b29a      	uxth	r2, r3
 8010466:	88fb      	ldrh	r3, [r7, #6]
 8010468:	4413      	add	r3, r2
 801046a:	b298      	uxth	r0, r3
 801046c:	68bb      	ldr	r3, [r7, #8]
 801046e:	009b      	lsls	r3, r3, #2
 8010470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010472:	4413      	add	r3, r2
 8010474:	681a      	ldr	r2, [r3, #0]
 8010476:	f897 3020 	ldrb.w	r3, [r7, #32]
 801047a:	fbb2 f3f3 	udiv	r3, r2, r3
 801047e:	b29a      	uxth	r2, r3
 8010480:	88bb      	ldrh	r3, [r7, #4]
 8010482:	4413      	add	r3, r2
 8010484:	b29a      	uxth	r2, r3
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	b29b      	uxth	r3, r3
 801048a:	4413      	add	r3, r2
 801048c:	b29b      	uxth	r3, r3
 801048e:	883a      	ldrh	r2, [r7, #0]
 8010490:	4619      	mov	r1, r3
 8010492:	f000 fc1f 	bl	8010cd4 <ILI9341_Draw_Pixel>
		for(int i = 0; i < data_table_size; i++)
 8010496:	68bb      	ldr	r3, [r7, #8]
 8010498:	3301      	adds	r3, #1
 801049a:	60bb      	str	r3, [r7, #8]
 801049c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801049e:	68ba      	ldr	r2, [r7, #8]
 80104a0:	429a      	cmp	r2, r3
 80104a2:	dbde      	blt.n	8010462 <ILI9341_Draw_Wave+0x2a>
	for(int w = 0; w < weight; w++ )
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	3301      	adds	r3, #1
 80104a8:	60fb      	str	r3, [r7, #12]
 80104aa:	78fb      	ldrb	r3, [r7, #3]
 80104ac:	68fa      	ldr	r2, [r7, #12]
 80104ae:	429a      	cmp	r2, r3
 80104b0:	dbd4      	blt.n	801045c <ILI9341_Draw_Wave+0x24>

		}
	}

}
 80104b2:	bf00      	nop
 80104b4:	3714      	adds	r7, #20
 80104b6:	46bd      	mov	sp, r7
 80104b8:	bd90      	pop	{r4, r7, pc}

080104ba <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 *
 */
void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint16_t border_colour)
{
 80104ba:	b590      	push	{r4, r7, lr}
 80104bc:	b087      	sub	sp, #28
 80104be:	af02      	add	r7, sp, #8
 80104c0:	4604      	mov	r4, r0
 80104c2:	4608      	mov	r0, r1
 80104c4:	4611      	mov	r1, r2
 80104c6:	461a      	mov	r2, r3
 80104c8:	4623      	mov	r3, r4
 80104ca:	80fb      	strh	r3, [r7, #6]
 80104cc:	4603      	mov	r3, r0
 80104ce:	80bb      	strh	r3, [r7, #4]
 80104d0:	460b      	mov	r3, r1
 80104d2:	807b      	strh	r3, [r7, #2]
 80104d4:	4613      	mov	r3, r2
 80104d6:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 80104d8:	2300      	movs	r3, #0
 80104da:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 80104dc:	7bfa      	ldrb	r2, [r7, #15]
 80104de:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80104e2:	429a      	cmp	r2, r3
 80104e4:	d939      	bls.n	801055a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa0>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 80104e6:	88ba      	ldrh	r2, [r7, #4]
 80104e8:	7bfb      	ldrb	r3, [r7, #15]
 80104ea:	441a      	add	r2, r3
 80104ec:	88b9      	ldrh	r1, [r7, #4]
 80104ee:	883b      	ldrh	r3, [r7, #0]
 80104f0:	4419      	add	r1, r3
 80104f2:	7bfb      	ldrb	r3, [r7, #15]
 80104f4:	1acb      	subs	r3, r1, r3
 80104f6:	429a      	cmp	r2, r3
 80104f8:	f000 8089 	beq.w	801060e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
 80104fc:	88fa      	ldrh	r2, [r7, #6]
 80104fe:	7bfb      	ldrb	r3, [r7, #15]
 8010500:	441a      	add	r2, r3
 8010502:	88f9      	ldrh	r1, [r7, #6]
 8010504:	887b      	ldrh	r3, [r7, #2]
 8010506:	4419      	add	r1, r3
 8010508:	7bfb      	ldrb	r3, [r7, #15]
 801050a:	1acb      	subs	r3, r1, r3
 801050c:	429a      	cmp	r2, r3
 801050e:	d07e      	beq.n	801060e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 8010510:	7bfb      	ldrb	r3, [r7, #15]
 8010512:	b29a      	uxth	r2, r3
 8010514:	88fb      	ldrh	r3, [r7, #6]
 8010516:	4413      	add	r3, r2
 8010518:	b298      	uxth	r0, r3
 801051a:	7bfb      	ldrb	r3, [r7, #15]
 801051c:	b29a      	uxth	r2, r3
 801051e:	88bb      	ldrh	r3, [r7, #4]
 8010520:	4413      	add	r3, r2
 8010522:	b299      	uxth	r1, r3
 8010524:	7bfb      	ldrb	r3, [r7, #15]
 8010526:	b29b      	uxth	r3, r3
 8010528:	005b      	lsls	r3, r3, #1
 801052a:	b29b      	uxth	r3, r3
 801052c:	887a      	ldrh	r2, [r7, #2]
 801052e:	1ad3      	subs	r3, r2, r3
 8010530:	b29b      	uxth	r3, r3
 8010532:	3301      	adds	r3, #1
 8010534:	b29c      	uxth	r4, r3
 8010536:	7bfb      	ldrb	r3, [r7, #15]
 8010538:	b29b      	uxth	r3, r3
 801053a:	005b      	lsls	r3, r3, #1
 801053c:	b29b      	uxth	r3, r3
 801053e:	883a      	ldrh	r2, [r7, #0]
 8010540:	1ad3      	subs	r3, r2, r3
 8010542:	b29b      	uxth	r3, r3
 8010544:	3301      	adds	r3, #1
 8010546:	b29a      	uxth	r2, r3
 8010548:	2304      	movs	r3, #4
 801054a:	9301      	str	r3, [sp, #4]
 801054c:	8c3b      	ldrh	r3, [r7, #32]
 801054e:	9300      	str	r3, [sp, #0]
 8010550:	4613      	mov	r3, r2
 8010552:	4622      	mov	r2, r4
 8010554:	f000 fd18 	bl	8010f88 <ILI9341_Draw_Rectangle>
				goto finish;
 8010558:	e05a      	b.n	8010610 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x156>
			}
		}

		// Horizontal line - Top
		ILI9341_Draw_Horizontal_Line(	x + b,
 801055a:	7bfb      	ldrb	r3, [r7, #15]
 801055c:	b29a      	uxth	r2, r3
 801055e:	88fb      	ldrh	r3, [r7, #6]
 8010560:	4413      	add	r3, r2
 8010562:	b298      	uxth	r0, r3
 8010564:	7bfb      	ldrb	r3, [r7, #15]
 8010566:	b29a      	uxth	r2, r3
 8010568:	88bb      	ldrh	r3, [r7, #4]
 801056a:	4413      	add	r3, r2
 801056c:	b299      	uxth	r1, r3
										y + b,
										(w - b)+1,
 801056e:	7bfb      	ldrb	r3, [r7, #15]
 8010570:	b29b      	uxth	r3, r3
 8010572:	887a      	ldrh	r2, [r7, #2]
 8010574:	1ad3      	subs	r3, r2, r3
 8010576:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 8010578:	3301      	adds	r3, #1
 801057a:	b29a      	uxth	r2, r3
 801057c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801057e:	f000 fa6b 	bl	8010a58 <ILI9341_Draw_Horizontal_Line>
										border_colour);
		// Horizontal line - Bottom
		ILI9341_Draw_Horizontal_Line(	x + b,
 8010582:	7bfb      	ldrb	r3, [r7, #15]
 8010584:	b29a      	uxth	r2, r3
 8010586:	88fb      	ldrh	r3, [r7, #6]
 8010588:	4413      	add	r3, r2
 801058a:	b298      	uxth	r0, r3
										(y + h) - b,
 801058c:	88ba      	ldrh	r2, [r7, #4]
 801058e:	883b      	ldrh	r3, [r7, #0]
 8010590:	4413      	add	r3, r2
 8010592:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 8010594:	7bfb      	ldrb	r3, [r7, #15]
 8010596:	b29b      	uxth	r3, r3
 8010598:	1ad3      	subs	r3, r2, r3
 801059a:	b299      	uxth	r1, r3
										(w - b)+1,
 801059c:	7bfb      	ldrb	r3, [r7, #15]
 801059e:	b29b      	uxth	r3, r3
 80105a0:	887a      	ldrh	r2, [r7, #2]
 80105a2:	1ad3      	subs	r3, r2, r3
 80105a4:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 80105a6:	3301      	adds	r3, #1
 80105a8:	b29a      	uxth	r2, r3
 80105aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80105ac:	f000 fa54 	bl	8010a58 <ILI9341_Draw_Horizontal_Line>
										border_colour);


		// Vertical line - left
		ILI9341_Draw_Vertical_Line(		x + b,
 80105b0:	7bfb      	ldrb	r3, [r7, #15]
 80105b2:	b29a      	uxth	r2, r3
 80105b4:	88fb      	ldrh	r3, [r7, #6]
 80105b6:	4413      	add	r3, r2
 80105b8:	b298      	uxth	r0, r3
 80105ba:	7bfb      	ldrb	r3, [r7, #15]
 80105bc:	b29a      	uxth	r2, r3
 80105be:	88bb      	ldrh	r3, [r7, #4]
 80105c0:	4413      	add	r3, r2
 80105c2:	b299      	uxth	r1, r3
 80105c4:	7bfb      	ldrb	r3, [r7, #15]
 80105c6:	b29b      	uxth	r3, r3
 80105c8:	005b      	lsls	r3, r3, #1
 80105ca:	b29b      	uxth	r3, r3
 80105cc:	883a      	ldrh	r2, [r7, #0]
 80105ce:	1ad3      	subs	r3, r2, r3
 80105d0:	b29a      	uxth	r2, r3
 80105d2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80105d4:	f000 faa4 	bl	8010b20 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);
		// Vertical line - right
		ILI9341_Draw_Vertical_Line(		((x + w)) - (b),
 80105d8:	88fa      	ldrh	r2, [r7, #6]
 80105da:	887b      	ldrh	r3, [r7, #2]
 80105dc:	4413      	add	r3, r2
 80105de:	b29a      	uxth	r2, r3
 80105e0:	7bfb      	ldrb	r3, [r7, #15]
 80105e2:	b29b      	uxth	r3, r3
 80105e4:	1ad3      	subs	r3, r2, r3
 80105e6:	b298      	uxth	r0, r3
 80105e8:	7bfb      	ldrb	r3, [r7, #15]
 80105ea:	b29a      	uxth	r2, r3
 80105ec:	88bb      	ldrh	r3, [r7, #4]
 80105ee:	4413      	add	r3, r2
 80105f0:	b299      	uxth	r1, r3
 80105f2:	7bfb      	ldrb	r3, [r7, #15]
 80105f4:	b29b      	uxth	r3, r3
 80105f6:	005b      	lsls	r3, r3, #1
 80105f8:	b29b      	uxth	r3, r3
 80105fa:	883a      	ldrh	r2, [r7, #0]
 80105fc:	1ad3      	subs	r3, r2, r3
 80105fe:	b29a      	uxth	r2, r3
 8010600:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010602:	f000 fa8d 	bl	8010b20 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 8010606:	7bfb      	ldrb	r3, [r7, #15]
 8010608:	3301      	adds	r3, #1
 801060a:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 801060c:	e766      	b.n	80104dc <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 801060e:	bf00      	nop
	// done
	return;
 8010610:	bf00      	nop
}
 8010612:	3714      	adds	r7, #20
 8010614:	46bd      	mov	sp, r7
 8010616:	bd90      	pop	{r4, r7, pc}

08010618 <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 8010618:	b590      	push	{r4, r7, lr}
 801061a:	b089      	sub	sp, #36	; 0x24
 801061c:	af02      	add	r7, sp, #8
 801061e:	4604      	mov	r4, r0
 8010620:	4608      	mov	r0, r1
 8010622:	4611      	mov	r1, r2
 8010624:	461a      	mov	r2, r3
 8010626:	4623      	mov	r3, r4
 8010628:	71fb      	strb	r3, [r7, #7]
 801062a:	4603      	mov	r3, r0
 801062c:	80bb      	strh	r3, [r7, #4]
 801062e:	460b      	mov	r3, r1
 8010630:	807b      	strh	r3, [r7, #2]
 8010632:	4613      	mov	r3, r2
 8010634:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 8010636:	79fb      	ldrb	r3, [r7, #7]
 8010638:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 801063a:	7dfb      	ldrb	r3, [r7, #23]
 801063c:	2b1f      	cmp	r3, #31
 801063e:	d802      	bhi.n	8010646 <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 8010640:	2300      	movs	r3, #0
 8010642:	71fb      	strb	r3, [r7, #7]
 8010644:	e002      	b.n	801064c <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 8010646:	7dfb      	ldrb	r3, [r7, #23]
 8010648:	3b20      	subs	r3, #32
 801064a:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 801064c:	2300      	movs	r3, #0
 801064e:	753b      	strb	r3, [r7, #20]
 8010650:	e012      	b.n	8010678 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 8010652:	7dfa      	ldrb	r2, [r7, #23]
 8010654:	7d38      	ldrb	r0, [r7, #20]
 8010656:	7d39      	ldrb	r1, [r7, #20]
 8010658:	4c48      	ldr	r4, [pc, #288]	; (801077c <ILI9341_Draw_Char+0x164>)
 801065a:	4613      	mov	r3, r2
 801065c:	005b      	lsls	r3, r3, #1
 801065e:	4413      	add	r3, r2
 8010660:	005b      	lsls	r3, r3, #1
 8010662:	4423      	add	r3, r4
 8010664:	4403      	add	r3, r0
 8010666:	781a      	ldrb	r2, [r3, #0]
 8010668:	f107 0318 	add.w	r3, r7, #24
 801066c:	440b      	add	r3, r1
 801066e:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8010672:	7d3b      	ldrb	r3, [r7, #20]
 8010674:	3301      	adds	r3, #1
 8010676:	753b      	strb	r3, [r7, #20]
 8010678:	7d3b      	ldrb	r3, [r7, #20]
 801067a:	2b05      	cmp	r3, #5
 801067c:	d9e9      	bls.n	8010652 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 801067e:	2300      	movs	r3, #0
 8010680:	757b      	strb	r3, [r7, #21]
 8010682:	e074      	b.n	801076e <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 8010684:	2300      	movs	r3, #0
 8010686:	75bb      	strb	r3, [r7, #22]
 8010688:	e06b      	b.n	8010762 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 801068a:	7d7b      	ldrb	r3, [r7, #21]
 801068c:	f107 0218 	add.w	r2, r7, #24
 8010690:	4413      	add	r3, r2
 8010692:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8010696:	461a      	mov	r2, r3
 8010698:	7dbb      	ldrb	r3, [r7, #22]
 801069a:	fa42 f303 	asr.w	r3, r2, r3
 801069e:	f003 0301 	and.w	r3, r3, #1
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d02d      	beq.n	8010702 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 80106a6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80106a8:	2b01      	cmp	r3, #1
 80106aa:	d10e      	bne.n	80106ca <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 80106ac:	7d7b      	ldrb	r3, [r7, #21]
 80106ae:	b29a      	uxth	r2, r3
 80106b0:	88bb      	ldrh	r3, [r7, #4]
 80106b2:	4413      	add	r3, r2
 80106b4:	b298      	uxth	r0, r3
 80106b6:	7dbb      	ldrb	r3, [r7, #22]
 80106b8:	b29a      	uxth	r2, r3
 80106ba:	887b      	ldrh	r3, [r7, #2]
 80106bc:	4413      	add	r3, r2
 80106be:	b29b      	uxth	r3, r3
 80106c0:	883a      	ldrh	r2, [r7, #0]
 80106c2:	4619      	mov	r1, r3
 80106c4:	f000 fb06 	bl	8010cd4 <ILI9341_Draw_Pixel>
 80106c8:	e048      	b.n	801075c <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 80106ca:	7d7b      	ldrb	r3, [r7, #21]
 80106cc:	b29b      	uxth	r3, r3
 80106ce:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80106d0:	fb12 f303 	smulbb	r3, r2, r3
 80106d4:	b29a      	uxth	r2, r3
 80106d6:	88bb      	ldrh	r3, [r7, #4]
 80106d8:	4413      	add	r3, r2
 80106da:	b298      	uxth	r0, r3
 80106dc:	7dbb      	ldrb	r3, [r7, #22]
 80106de:	b29b      	uxth	r3, r3
 80106e0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80106e2:	fb12 f303 	smulbb	r3, r2, r3
 80106e6:	b29a      	uxth	r2, r3
 80106e8:	887b      	ldrh	r3, [r7, #2]
 80106ea:	4413      	add	r3, r2
 80106ec:	b299      	uxth	r1, r3
 80106ee:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 80106f0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80106f2:	2301      	movs	r3, #1
 80106f4:	9301      	str	r3, [sp, #4]
 80106f6:	883b      	ldrh	r3, [r7, #0]
 80106f8:	9300      	str	r3, [sp, #0]
 80106fa:	4623      	mov	r3, r4
 80106fc:	f000 fc44 	bl	8010f88 <ILI9341_Draw_Rectangle>
 8010700:	e02c      	b.n	801075c <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 8010702:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010704:	2b01      	cmp	r3, #1
 8010706:	d10e      	bne.n	8010726 <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 8010708:	7d7b      	ldrb	r3, [r7, #21]
 801070a:	b29a      	uxth	r2, r3
 801070c:	88bb      	ldrh	r3, [r7, #4]
 801070e:	4413      	add	r3, r2
 8010710:	b298      	uxth	r0, r3
 8010712:	7dbb      	ldrb	r3, [r7, #22]
 8010714:	b29a      	uxth	r2, r3
 8010716:	887b      	ldrh	r3, [r7, #2]
 8010718:	4413      	add	r3, r2
 801071a:	b29b      	uxth	r3, r3
 801071c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 801071e:	4619      	mov	r1, r3
 8010720:	f000 fad8 	bl	8010cd4 <ILI9341_Draw_Pixel>
 8010724:	e01a      	b.n	801075c <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 8010726:	7d7b      	ldrb	r3, [r7, #21]
 8010728:	b29b      	uxth	r3, r3
 801072a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801072c:	fb12 f303 	smulbb	r3, r2, r3
 8010730:	b29a      	uxth	r2, r3
 8010732:	88bb      	ldrh	r3, [r7, #4]
 8010734:	4413      	add	r3, r2
 8010736:	b298      	uxth	r0, r3
 8010738:	7dbb      	ldrb	r3, [r7, #22]
 801073a:	b29b      	uxth	r3, r3
 801073c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801073e:	fb12 f303 	smulbb	r3, r2, r3
 8010742:	b29a      	uxth	r2, r3
 8010744:	887b      	ldrh	r3, [r7, #2]
 8010746:	4413      	add	r3, r2
 8010748:	b299      	uxth	r1, r3
 801074a:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 801074c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801074e:	2301      	movs	r3, #1
 8010750:	9301      	str	r3, [sp, #4]
 8010752:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010754:	9300      	str	r3, [sp, #0]
 8010756:	4623      	mov	r3, r4
 8010758:	f000 fc16 	bl	8010f88 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 801075c:	7dbb      	ldrb	r3, [r7, #22]
 801075e:	3301      	adds	r3, #1
 8010760:	75bb      	strb	r3, [r7, #22]
 8010762:	7dbb      	ldrb	r3, [r7, #22]
 8010764:	2b07      	cmp	r3, #7
 8010766:	d990      	bls.n	801068a <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 8010768:	7d7b      	ldrb	r3, [r7, #21]
 801076a:	3301      	adds	r3, #1
 801076c:	757b      	strb	r3, [r7, #21]
 801076e:	7d7b      	ldrb	r3, [r7, #21]
 8010770:	2b05      	cmp	r3, #5
 8010772:	d987      	bls.n	8010684 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 8010774:	bf00      	nop
 8010776:	371c      	adds	r7, #28
 8010778:	46bd      	mov	sp, r7
 801077a:	bd90      	pop	{r4, r7, pc}
 801077c:	0801651c 	.word	0x0801651c

08010780 <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 8010780:	b590      	push	{r4, r7, lr}
 8010782:	b087      	sub	sp, #28
 8010784:	af02      	add	r7, sp, #8
 8010786:	60f8      	str	r0, [r7, #12]
 8010788:	4608      	mov	r0, r1
 801078a:	4611      	mov	r1, r2
 801078c:	461a      	mov	r2, r3
 801078e:	4603      	mov	r3, r0
 8010790:	817b      	strh	r3, [r7, #10]
 8010792:	460b      	mov	r3, r1
 8010794:	813b      	strh	r3, [r7, #8]
 8010796:	4613      	mov	r3, r2
 8010798:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 801079a:	897b      	ldrh	r3, [r7, #10]
 801079c:	3b01      	subs	r3, #1
 801079e:	b298      	uxth	r0, r3
 80107a0:	8c3b      	ldrh	r3, [r7, #32]
 80107a2:	00db      	lsls	r3, r3, #3
 80107a4:	b29a      	uxth	r2, r3
 80107a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80107a8:	8939      	ldrh	r1, [r7, #8]
 80107aa:	f000 f9b9 	bl	8010b20 <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 80107ae:	897b      	ldrh	r3, [r7, #10]
 80107b0:	3b02      	subs	r3, #2
 80107b2:	b298      	uxth	r0, r3
 80107b4:	8c3b      	ldrh	r3, [r7, #32]
 80107b6:	00db      	lsls	r3, r3, #3
 80107b8:	b29a      	uxth	r2, r3
 80107ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80107bc:	8939      	ldrh	r1, [r7, #8]
 80107be:	f000 f9af 	bl	8010b20 <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 80107c2:	e016      	b.n	80107f2 <ILI9341_Draw_Text+0x72>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	1c5a      	adds	r2, r3, #1
 80107c8:	60fa      	str	r2, [r7, #12]
 80107ca:	7818      	ldrb	r0, [r3, #0]
 80107cc:	88fc      	ldrh	r4, [r7, #6]
 80107ce:	893a      	ldrh	r2, [r7, #8]
 80107d0:	8979      	ldrh	r1, [r7, #10]
 80107d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80107d4:	9301      	str	r3, [sp, #4]
 80107d6:	8c3b      	ldrh	r3, [r7, #32]
 80107d8:	9300      	str	r3, [sp, #0]
 80107da:	4623      	mov	r3, r4
 80107dc:	f7ff ff1c 	bl	8010618 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 80107e0:	8c3b      	ldrh	r3, [r7, #32]
 80107e2:	461a      	mov	r2, r3
 80107e4:	0052      	lsls	r2, r2, #1
 80107e6:	4413      	add	r3, r2
 80107e8:	005b      	lsls	r3, r3, #1
 80107ea:	b29a      	uxth	r2, r3
 80107ec:	897b      	ldrh	r3, [r7, #10]
 80107ee:	4413      	add	r3, r2
 80107f0:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	781b      	ldrb	r3, [r3, #0]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d1e4      	bne.n	80107c4 <ILI9341_Draw_Text+0x44>
    }


}
 80107fa:	bf00      	nop
 80107fc:	3714      	adds	r7, #20
 80107fe:	46bd      	mov	sp, r7
 8010800:	bd90      	pop	{r4, r7, pc}

08010802 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 8010802:	b580      	push	{r7, lr}
 8010804:	af00      	add	r7, sp, #0

	_LCD_Enable();
 8010806:	f000 fca3 	bl	8011150 <_LCD_Enable>
	ILI9341_SPI_Init();
 801080a:	f000 f907 	bl	8010a1c <ILI9341_SPI_Init>
	_LCD_Reset();
 801080e:	f000 fcaf 	bl	8011170 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 8010812:	2001      	movs	r0, #1
 8010814:	f000 fd7a 	bl	801130c <_LCD_SendCommand>
	HAL_Delay(2000);
 8010818:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801081c:	f7f8 fb02 	bl	8008e24 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 8010820:	20cb      	movs	r0, #203	; 0xcb
 8010822:	f000 fd73 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x39);
 8010826:	2039      	movs	r0, #57	; 0x39
 8010828:	f000 fda2 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x2C);
 801082c:	202c      	movs	r0, #44	; 0x2c
 801082e:	f000 fd9f 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x00);
 8010832:	2000      	movs	r0, #0
 8010834:	f000 fd9c 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x34);
 8010838:	2034      	movs	r0, #52	; 0x34
 801083a:	f000 fd99 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x02);
 801083e:	2002      	movs	r0, #2
 8010840:	f000 fd96 	bl	8011370 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 8010844:	20cf      	movs	r0, #207	; 0xcf
 8010846:	f000 fd61 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 801084a:	2000      	movs	r0, #0
 801084c:	f000 fd90 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0xC1);
 8010850:	20c1      	movs	r0, #193	; 0xc1
 8010852:	f000 fd8d 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x30);
 8010856:	2030      	movs	r0, #48	; 0x30
 8010858:	f000 fd8a 	bl	8011370 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 801085c:	20e8      	movs	r0, #232	; 0xe8
 801085e:	f000 fd55 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x85);
 8010862:	2085      	movs	r0, #133	; 0x85
 8010864:	f000 fd84 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x00);
 8010868:	2000      	movs	r0, #0
 801086a:	f000 fd81 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x78);
 801086e:	2078      	movs	r0, #120	; 0x78
 8010870:	f000 fd7e 	bl	8011370 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 8010874:	20ea      	movs	r0, #234	; 0xea
 8010876:	f000 fd49 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 801087a:	2000      	movs	r0, #0
 801087c:	f000 fd78 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x00);
 8010880:	2000      	movs	r0, #0
 8010882:	f000 fd75 	bl	8011370 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 8010886:	20ed      	movs	r0, #237	; 0xed
 8010888:	f000 fd40 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x64);
 801088c:	2064      	movs	r0, #100	; 0x64
 801088e:	f000 fd6f 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x03);
 8010892:	2003      	movs	r0, #3
 8010894:	f000 fd6c 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x12);
 8010898:	2012      	movs	r0, #18
 801089a:	f000 fd69 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x81);
 801089e:	2081      	movs	r0, #129	; 0x81
 80108a0:	f000 fd66 	bl	8011370 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 80108a4:	20f7      	movs	r0, #247	; 0xf7
 80108a6:	f000 fd31 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x20);
 80108aa:	2020      	movs	r0, #32
 80108ac:	f000 fd60 	bl	8011370 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 80108b0:	20c0      	movs	r0, #192	; 0xc0
 80108b2:	f000 fd2b 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x23);
 80108b6:	2023      	movs	r0, #35	; 0x23
 80108b8:	f000 fd5a 	bl	8011370 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 80108bc:	20c1      	movs	r0, #193	; 0xc1
 80108be:	f000 fd25 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x10);
 80108c2:	2010      	movs	r0, #16
 80108c4:	f000 fd54 	bl	8011370 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 80108c8:	20c5      	movs	r0, #197	; 0xc5
 80108ca:	f000 fd1f 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 80108ce:	203e      	movs	r0, #62	; 0x3e
 80108d0:	f000 fd4e 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x28);
 80108d4:	2028      	movs	r0, #40	; 0x28
 80108d6:	f000 fd4b 	bl	8011370 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 80108da:	20c7      	movs	r0, #199	; 0xc7
 80108dc:	f000 fd16 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x86);
 80108e0:	2086      	movs	r0, #134	; 0x86
 80108e2:	f000 fd45 	bl	8011370 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 80108e6:	2036      	movs	r0, #54	; 0x36
 80108e8:	f000 fd10 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x48);
 80108ec:	2048      	movs	r0, #72	; 0x48
 80108ee:	f000 fd3f 	bl	8011370 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 80108f2:	203a      	movs	r0, #58	; 0x3a
 80108f4:	f000 fd0a 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x55);
 80108f8:	2055      	movs	r0, #85	; 0x55
 80108fa:	f000 fd39 	bl	8011370 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 80108fe:	20b1      	movs	r0, #177	; 0xb1
 8010900:	f000 fd04 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8010904:	2000      	movs	r0, #0
 8010906:	f000 fd33 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x18);
 801090a:	2018      	movs	r0, #24
 801090c:	f000 fd30 	bl	8011370 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 8010910:	20b6      	movs	r0, #182	; 0xb6
 8010912:	f000 fcfb 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x08);
 8010916:	2008      	movs	r0, #8
 8010918:	f000 fd2a 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x82);
 801091c:	2082      	movs	r0, #130	; 0x82
 801091e:	f000 fd27 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x27);
 8010922:	2027      	movs	r0, #39	; 0x27
 8010924:	f000 fd24 	bl	8011370 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 8010928:	20f2      	movs	r0, #242	; 0xf2
 801092a:	f000 fcef 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 801092e:	2000      	movs	r0, #0
 8010930:	f000 fd1e 	bl	8011370 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 8010934:	2026      	movs	r0, #38	; 0x26
 8010936:	f000 fce9 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x01);
 801093a:	2001      	movs	r0, #1
 801093c:	f000 fd18 	bl	8011370 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 8010940:	20e0      	movs	r0, #224	; 0xe0
 8010942:	f000 fce3 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 8010946:	200f      	movs	r0, #15
 8010948:	f000 fd12 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x31);
 801094c:	2031      	movs	r0, #49	; 0x31
 801094e:	f000 fd0f 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x2B);
 8010952:	202b      	movs	r0, #43	; 0x2b
 8010954:	f000 fd0c 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x0C);
 8010958:	200c      	movs	r0, #12
 801095a:	f000 fd09 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x0E);
 801095e:	200e      	movs	r0, #14
 8010960:	f000 fd06 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x08);
 8010964:	2008      	movs	r0, #8
 8010966:	f000 fd03 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x4E);
 801096a:	204e      	movs	r0, #78	; 0x4e
 801096c:	f000 fd00 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0xF1);
 8010970:	20f1      	movs	r0, #241	; 0xf1
 8010972:	f000 fcfd 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x37);
 8010976:	2037      	movs	r0, #55	; 0x37
 8010978:	f000 fcfa 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x07);
 801097c:	2007      	movs	r0, #7
 801097e:	f000 fcf7 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x10);
 8010982:	2010      	movs	r0, #16
 8010984:	f000 fcf4 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x03);
 8010988:	2003      	movs	r0, #3
 801098a:	f000 fcf1 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x0E);
 801098e:	200e      	movs	r0, #14
 8010990:	f000 fcee 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x09);
 8010994:	2009      	movs	r0, #9
 8010996:	f000 fceb 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x00);
 801099a:	2000      	movs	r0, #0
 801099c:	f000 fce8 	bl	8011370 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 80109a0:	20e1      	movs	r0, #225	; 0xe1
 80109a2:	f000 fcb3 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 80109a6:	2000      	movs	r0, #0
 80109a8:	f000 fce2 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x0E);
 80109ac:	200e      	movs	r0, #14
 80109ae:	f000 fcdf 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x14);
 80109b2:	2014      	movs	r0, #20
 80109b4:	f000 fcdc 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x03);
 80109b8:	2003      	movs	r0, #3
 80109ba:	f000 fcd9 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x11);
 80109be:	2011      	movs	r0, #17
 80109c0:	f000 fcd6 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x07);
 80109c4:	2007      	movs	r0, #7
 80109c6:	f000 fcd3 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x31);
 80109ca:	2031      	movs	r0, #49	; 0x31
 80109cc:	f000 fcd0 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0xC1);
 80109d0:	20c1      	movs	r0, #193	; 0xc1
 80109d2:	f000 fccd 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x48);
 80109d6:	2048      	movs	r0, #72	; 0x48
 80109d8:	f000 fcca 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x08);
 80109dc:	2008      	movs	r0, #8
 80109de:	f000 fcc7 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x0F);
 80109e2:	200f      	movs	r0, #15
 80109e4:	f000 fcc4 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x0C);
 80109e8:	200c      	movs	r0, #12
 80109ea:	f000 fcc1 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x31);
 80109ee:	2031      	movs	r0, #49	; 0x31
 80109f0:	f000 fcbe 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x36);
 80109f4:	2036      	movs	r0, #54	; 0x36
 80109f6:	f000 fcbb 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(0x0F);
 80109fa:	200f      	movs	r0, #15
 80109fc:	f000 fcb8 	bl	8011370 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 8010a00:	2011      	movs	r0, #17
 8010a02:	f000 fc83 	bl	801130c <_LCD_SendCommand>
	HAL_Delay(240);
 8010a06:	20f0      	movs	r0, #240	; 0xf0
 8010a08:	f7f8 fa0c 	bl	8008e24 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 8010a0c:	2029      	movs	r0, #41	; 0x29
 8010a0e:	f000 fc7d 	bl	801130c <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8010a12:	2000      	movs	r0, #0
 8010a14:	f000 fb4e 	bl	80110b4 <ILI9341_Set_Rotation>
}
 8010a18:	bf00      	nop
 8010a1a:	bd80      	pop	{r7, pc}

08010a1c <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 8010a1c:	b480      	push	{r7}
 8010a1e:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8010a20:	4b0b      	ldr	r3, [pc, #44]	; (8010a50 <ILI9341_SPI_Init+0x34>)
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010a28:	2b40      	cmp	r3, #64	; 0x40
 8010a2a:	d005      	beq.n	8010a38 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 8010a2c:	4b08      	ldr	r3, [pc, #32]	; (8010a50 <ILI9341_SPI_Init+0x34>)
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	4a07      	ldr	r2, [pc, #28]	; (8010a50 <ILI9341_SPI_Init+0x34>)
 8010a32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010a36:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010a38:	4b06      	ldr	r3, [pc, #24]	; (8010a54 <ILI9341_SPI_Init+0x38>)
 8010a3a:	695b      	ldr	r3, [r3, #20]
 8010a3c:	4a05      	ldr	r2, [pc, #20]	; (8010a54 <ILI9341_SPI_Init+0x38>)
 8010a3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010a42:	6153      	str	r3, [r2, #20]
}
 8010a44:	bf00      	nop
 8010a46:	46bd      	mov	sp, r7
 8010a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a4c:	4770      	bx	lr
 8010a4e:	bf00      	nop
 8010a50:	40003c00 	.word	0x40003c00
 8010a54:	48000400 	.word	0x48000400

08010a58 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 8010a58:	b590      	push	{r4, r7, lr}
 8010a5a:	b087      	sub	sp, #28
 8010a5c:	af02      	add	r7, sp, #8
 8010a5e:	4604      	mov	r4, r0
 8010a60:	4608      	mov	r0, r1
 8010a62:	4611      	mov	r1, r2
 8010a64:	461a      	mov	r2, r3
 8010a66:	4623      	mov	r3, r4
 8010a68:	80fb      	strh	r3, [r7, #6]
 8010a6a:	4603      	mov	r3, r0
 8010a6c:	80bb      	strh	r3, [r7, #4]
 8010a6e:	460b      	mov	r3, r1
 8010a70:	807b      	strh	r3, [r7, #2]
 8010a72:	4613      	mov	r3, r2
 8010a74:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8010a76:	4b28      	ldr	r3, [pc, #160]	; (8010b18 <ILI9341_Draw_Horizontal_Line+0xc0>)
 8010a78:	881b      	ldrh	r3, [r3, #0]
 8010a7a:	b29b      	uxth	r3, r3
 8010a7c:	88fa      	ldrh	r2, [r7, #6]
 8010a7e:	429a      	cmp	r2, r3
 8010a80:	d246      	bcs.n	8010b10 <ILI9341_Draw_Horizontal_Line+0xb8>
 8010a82:	4b26      	ldr	r3, [pc, #152]	; (8010b1c <ILI9341_Draw_Horizontal_Line+0xc4>)
 8010a84:	881b      	ldrh	r3, [r3, #0]
 8010a86:	b29b      	uxth	r3, r3
 8010a88:	88ba      	ldrh	r2, [r7, #4]
 8010a8a:	429a      	cmp	r2, r3
 8010a8c:	d240      	bcs.n	8010b10 <ILI9341_Draw_Horizontal_Line+0xb8>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 8010a8e:	88fa      	ldrh	r2, [r7, #6]
 8010a90:	887b      	ldrh	r3, [r7, #2]
 8010a92:	4413      	add	r3, r2
 8010a94:	3b01      	subs	r3, #1
 8010a96:	4a20      	ldr	r2, [pc, #128]	; (8010b18 <ILI9341_Draw_Horizontal_Line+0xc0>)
 8010a98:	8812      	ldrh	r2, [r2, #0]
 8010a9a:	b292      	uxth	r2, r2
 8010a9c:	4293      	cmp	r3, r2
 8010a9e:	db05      	blt.n	8010aac <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 8010aa0:	4b1d      	ldr	r3, [pc, #116]	; (8010b18 <ILI9341_Draw_Horizontal_Line+0xc0>)
 8010aa2:	881b      	ldrh	r3, [r3, #0]
 8010aa4:	b29a      	uxth	r2, r3
 8010aa6:	88fb      	ldrh	r3, [r7, #6]
 8010aa8:	1ad3      	subs	r3, r2, r3
 8010aaa:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 8010aac:	88fa      	ldrh	r2, [r7, #6]
 8010aae:	887b      	ldrh	r3, [r7, #2]
 8010ab0:	4413      	add	r3, r2
 8010ab2:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 8010ab4:	3b01      	subs	r3, #1
 8010ab6:	b29a      	uxth	r2, r3
 8010ab8:	88bb      	ldrh	r3, [r7, #4]
 8010aba:	88b9      	ldrh	r1, [r7, #4]
 8010abc:	88f8      	ldrh	r0, [r7, #6]
 8010abe:	f000 f893 	bl	8010be8 <ILI9341_Set_Frame>
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.


	uint8_t truncated = 0;
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	73fb      	strb	r3, [r7, #15]

	if((width & 1) && (width > 1))		// don't round down to zero!
 8010ac6:	887b      	ldrh	r3, [r7, #2]
 8010ac8:	f003 0301 	and.w	r3, r3, #1
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d009      	beq.n	8010ae4 <ILI9341_Draw_Horizontal_Line+0x8c>
 8010ad0:	887b      	ldrh	r3, [r7, #2]
 8010ad2:	2b01      	cmp	r3, #1
 8010ad4:	d906      	bls.n	8010ae4 <ILI9341_Draw_Horizontal_Line+0x8c>
	{
		truncated = 1;
 8010ad6:	2301      	movs	r3, #1
 8010ad8:	73fb      	strb	r3, [r7, #15]
		width = ((width >> 1) * 2);
 8010ada:	887b      	ldrh	r3, [r7, #2]
 8010adc:	085b      	lsrs	r3, r3, #1
 8010ade:	b29b      	uxth	r3, r3
 8010ae0:	005b      	lsls	r3, r3, #1
 8010ae2:	807b      	strh	r3, [r7, #2]
	}
	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 8010ae4:	887c      	ldrh	r4, [r7, #2]
 8010ae6:	883a      	ldrh	r2, [r7, #0]
 8010ae8:	88b9      	ldrh	r1, [r7, #4]
 8010aea:	88f8      	ldrh	r0, [r7, #6]
 8010aec:	2303      	movs	r3, #3
 8010aee:	9300      	str	r3, [sp, #0]
 8010af0:	4623      	mov	r3, r4
 8010af2:	f000 fb5b 	bl	80111ac <_LCD_Write_Frame>
	//
//TODO
	// add the truncated pixel now
	if(truncated)
 8010af6:	7bfb      	ldrb	r3, [r7, #15]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d00a      	beq.n	8010b12 <ILI9341_Draw_Horizontal_Line+0xba>
	{
		ILI9341_Draw_Pixel(	(xpos + width),
 8010afc:	88fa      	ldrh	r2, [r7, #6]
 8010afe:	887b      	ldrh	r3, [r7, #2]
 8010b00:	4413      	add	r3, r2
 8010b02:	b29b      	uxth	r3, r3
 8010b04:	883a      	ldrh	r2, [r7, #0]
 8010b06:	88b9      	ldrh	r1, [r7, #4]
 8010b08:	4618      	mov	r0, r3
 8010b0a:	f000 f8e3 	bl	8010cd4 <ILI9341_Draw_Pixel>
 8010b0e:	e000      	b.n	8010b12 <ILI9341_Draw_Horizontal_Line+0xba>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8010b10:	bf00      	nop
							(ypos),
							colour);
	}


}
 8010b12:	3714      	adds	r7, #20
 8010b14:	46bd      	mov	sp, r7
 8010b16:	bd90      	pop	{r4, r7, pc}
 8010b18:	20000c3e 	.word	0x20000c3e
 8010b1c:	20000c3c 	.word	0x20000c3c

08010b20 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 8010b20:	b590      	push	{r4, r7, lr}
 8010b22:	b087      	sub	sp, #28
 8010b24:	af02      	add	r7, sp, #8
 8010b26:	4604      	mov	r4, r0
 8010b28:	4608      	mov	r0, r1
 8010b2a:	4611      	mov	r1, r2
 8010b2c:	461a      	mov	r2, r3
 8010b2e:	4623      	mov	r3, r4
 8010b30:	80fb      	strh	r3, [r7, #6]
 8010b32:	4603      	mov	r3, r0
 8010b34:	80bb      	strh	r3, [r7, #4]
 8010b36:	460b      	mov	r3, r1
 8010b38:	807b      	strh	r3, [r7, #2]
 8010b3a:	4613      	mov	r3, r2
 8010b3c:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 8010b3e:	4b28      	ldr	r3, [pc, #160]	; (8010be0 <ILI9341_Draw_Vertical_Line+0xc0>)
 8010b40:	881b      	ldrh	r3, [r3, #0]
 8010b42:	b29b      	uxth	r3, r3
 8010b44:	88fa      	ldrh	r2, [r7, #6]
 8010b46:	429a      	cmp	r2, r3
 8010b48:	d246      	bcs.n	8010bd8 <ILI9341_Draw_Vertical_Line+0xb8>
 8010b4a:	4b26      	ldr	r3, [pc, #152]	; (8010be4 <ILI9341_Draw_Vertical_Line+0xc4>)
 8010b4c:	881b      	ldrh	r3, [r3, #0]
 8010b4e:	b29b      	uxth	r3, r3
 8010b50:	88ba      	ldrh	r2, [r7, #4]
 8010b52:	429a      	cmp	r2, r3
 8010b54:	d240      	bcs.n	8010bd8 <ILI9341_Draw_Vertical_Line+0xb8>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 8010b56:	88ba      	ldrh	r2, [r7, #4]
 8010b58:	887b      	ldrh	r3, [r7, #2]
 8010b5a:	4413      	add	r3, r2
 8010b5c:	3b01      	subs	r3, #1
 8010b5e:	4a21      	ldr	r2, [pc, #132]	; (8010be4 <ILI9341_Draw_Vertical_Line+0xc4>)
 8010b60:	8812      	ldrh	r2, [r2, #0]
 8010b62:	b292      	uxth	r2, r2
 8010b64:	4293      	cmp	r3, r2
 8010b66:	db05      	blt.n	8010b74 <ILI9341_Draw_Vertical_Line+0x54>
	{
		height= LCD_HEIGHT - ypos;
 8010b68:	4b1e      	ldr	r3, [pc, #120]	; (8010be4 <ILI9341_Draw_Vertical_Line+0xc4>)
 8010b6a:	881b      	ldrh	r3, [r3, #0]
 8010b6c:	b29a      	uxth	r2, r3
 8010b6e:	88bb      	ldrh	r3, [r7, #4]
 8010b70:	1ad3      	subs	r3, r2, r3
 8010b72:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 8010b74:	88ba      	ldrh	r2, [r7, #4]
 8010b76:	887b      	ldrh	r3, [r7, #2]
 8010b78:	4413      	add	r3, r2
 8010b7a:	b29b      	uxth	r3, r3
 8010b7c:	3b01      	subs	r3, #1
 8010b7e:	b29b      	uxth	r3, r3
 8010b80:	88fa      	ldrh	r2, [r7, #6]
 8010b82:	88b9      	ldrh	r1, [r7, #4]
 8010b84:	88f8      	ldrh	r0, [r7, #6]
 8010b86:	f000 f82f 	bl	8010be8 <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	73fb      	strb	r3, [r7, #15]

	if((height & 1) && (height > 1))		// don't round down to zero!
 8010b8e:	887b      	ldrh	r3, [r7, #2]
 8010b90:	f003 0301 	and.w	r3, r3, #1
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	d009      	beq.n	8010bac <ILI9341_Draw_Vertical_Line+0x8c>
 8010b98:	887b      	ldrh	r3, [r7, #2]
 8010b9a:	2b01      	cmp	r3, #1
 8010b9c:	d906      	bls.n	8010bac <ILI9341_Draw_Vertical_Line+0x8c>
	{
		truncated = 1;
 8010b9e:	2301      	movs	r3, #1
 8010ba0:	73fb      	strb	r3, [r7, #15]
		height = ((height >> 1) * 2);
 8010ba2:	887b      	ldrh	r3, [r7, #2]
 8010ba4:	085b      	lsrs	r3, r3, #1
 8010ba6:	b29b      	uxth	r3, r3
 8010ba8:	005b      	lsls	r3, r3, #1
 8010baa:	807b      	strh	r3, [r7, #2]
//TODO


	//

	if(truncated)
 8010bac:	7bfb      	ldrb	r3, [r7, #15]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d008      	beq.n	8010bc4 <ILI9341_Draw_Vertical_Line+0xa4>
	{
		ILI9341_Draw_Pixel(	(xpos),
 8010bb2:	88ba      	ldrh	r2, [r7, #4]
 8010bb4:	887b      	ldrh	r3, [r7, #2]
 8010bb6:	4413      	add	r3, r2
 8010bb8:	b299      	uxth	r1, r3
 8010bba:	883a      	ldrh	r2, [r7, #0]
 8010bbc:	88fb      	ldrh	r3, [r7, #6]
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	f000 f888 	bl	8010cd4 <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 8010bc4:	887c      	ldrh	r4, [r7, #2]
 8010bc6:	883a      	ldrh	r2, [r7, #0]
 8010bc8:	88b9      	ldrh	r1, [r7, #4]
 8010bca:	88f8      	ldrh	r0, [r7, #6]
 8010bcc:	2303      	movs	r3, #3
 8010bce:	9300      	str	r3, [sp, #0]
 8010bd0:	4623      	mov	r3, r4
 8010bd2:	f000 faeb 	bl	80111ac <_LCD_Write_Frame>
 8010bd6:	e000      	b.n	8010bda <ILI9341_Draw_Vertical_Line+0xba>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 8010bd8:	bf00      	nop
}
 8010bda:	3714      	adds	r7, #20
 8010bdc:	46bd      	mov	sp, r7
 8010bde:	bd90      	pop	{r4, r7, pc}
 8010be0:	20000c3e 	.word	0x20000c3e
 8010be4:	20000c3c 	.word	0x20000c3c

08010be8 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 8010be8:	b590      	push	{r4, r7, lr}
 8010bea:	b083      	sub	sp, #12
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	4604      	mov	r4, r0
 8010bf0:	4608      	mov	r0, r1
 8010bf2:	4611      	mov	r1, r2
 8010bf4:	461a      	mov	r2, r3
 8010bf6:	4623      	mov	r3, r4
 8010bf8:	80fb      	strh	r3, [r7, #6]
 8010bfa:	4603      	mov	r3, r0
 8010bfc:	80bb      	strh	r3, [r7, #4]
 8010bfe:	460b      	mov	r3, r1
 8010c00:	807b      	strh	r3, [r7, #2]
 8010c02:	4613      	mov	r3, r2
 8010c04:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 8010c06:	202a      	movs	r0, #42	; 0x2a
 8010c08:	f000 fb80 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 8010c0c:	88fb      	ldrh	r3, [r7, #6]
 8010c0e:	0a1b      	lsrs	r3, r3, #8
 8010c10:	b29b      	uxth	r3, r3
 8010c12:	b2db      	uxtb	r3, r3
 8010c14:	4618      	mov	r0, r3
 8010c16:	f000 fbab 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(sc);
 8010c1a:	88fb      	ldrh	r3, [r7, #6]
 8010c1c:	b2db      	uxtb	r3, r3
 8010c1e:	4618      	mov	r0, r3
 8010c20:	f000 fba6 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 8010c24:	887b      	ldrh	r3, [r7, #2]
 8010c26:	0a1b      	lsrs	r3, r3, #8
 8010c28:	b29b      	uxth	r3, r3
 8010c2a:	b2db      	uxtb	r3, r3
 8010c2c:	4618      	mov	r0, r3
 8010c2e:	f000 fb9f 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(ec);
 8010c32:	887b      	ldrh	r3, [r7, #2]
 8010c34:	b2db      	uxtb	r3, r3
 8010c36:	4618      	mov	r0, r3
 8010c38:	f000 fb9a 	bl	8011370 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 8010c3c:	202b      	movs	r0, #43	; 0x2b
 8010c3e:	f000 fb65 	bl	801130c <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 8010c42:	88bb      	ldrh	r3, [r7, #4]
 8010c44:	0a1b      	lsrs	r3, r3, #8
 8010c46:	b29b      	uxth	r3, r3
 8010c48:	b2db      	uxtb	r3, r3
 8010c4a:	4618      	mov	r0, r3
 8010c4c:	f000 fb90 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(sp);
 8010c50:	88bb      	ldrh	r3, [r7, #4]
 8010c52:	b2db      	uxtb	r3, r3
 8010c54:	4618      	mov	r0, r3
 8010c56:	f000 fb8b 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 8010c5a:	883b      	ldrh	r3, [r7, #0]
 8010c5c:	0a1b      	lsrs	r3, r3, #8
 8010c5e:	b29b      	uxth	r3, r3
 8010c60:	b2db      	uxtb	r3, r3
 8010c62:	4618      	mov	r0, r3
 8010c64:	f000 fb84 	bl	8011370 <_LCD_SendData>
	_LCD_SendData(ep);
 8010c68:	883b      	ldrh	r3, [r7, #0]
 8010c6a:	b2db      	uxtb	r3, r3
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	f000 fb7f 	bl	8011370 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 8010c72:	202c      	movs	r0, #44	; 0x2c
 8010c74:	f000 fb4a 	bl	801130c <_LCD_SendCommand>
}
 8010c78:	bf00      	nop
 8010c7a:	370c      	adds	r7, #12
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	bd90      	pop	{r4, r7, pc}

08010c80 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 8010c80:	b580      	push	{r7, lr}
 8010c82:	b084      	sub	sp, #16
 8010c84:	af02      	add	r7, sp, #8
 8010c86:	4603      	mov	r3, r0
 8010c88:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 8010c8a:	4b10      	ldr	r3, [pc, #64]	; (8010ccc <ILI9341_Fill_Screen+0x4c>)
 8010c8c:	881b      	ldrh	r3, [r3, #0]
 8010c8e:	b29a      	uxth	r2, r3
 8010c90:	4b0f      	ldr	r3, [pc, #60]	; (8010cd0 <ILI9341_Fill_Screen+0x50>)
 8010c92:	881b      	ldrh	r3, [r3, #0]
 8010c94:	b29b      	uxth	r3, r3
 8010c96:	2100      	movs	r1, #0
 8010c98:	2000      	movs	r0, #0
 8010c9a:	f7ff ffa5 	bl	8010be8 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 8010c9e:	4b0b      	ldr	r3, [pc, #44]	; (8010ccc <ILI9341_Fill_Screen+0x4c>)
 8010ca0:	881b      	ldrh	r3, [r3, #0]
 8010ca2:	b29b      	uxth	r3, r3
 8010ca4:	461a      	mov	r2, r3
 8010ca6:	4b0a      	ldr	r3, [pc, #40]	; (8010cd0 <ILI9341_Fill_Screen+0x50>)
 8010ca8:	881b      	ldrh	r3, [r3, #0]
 8010caa:	b29b      	uxth	r3, r3
 8010cac:	fb03 f302 	mul.w	r3, r3, r2
 8010cb0:	4619      	mov	r1, r3
 8010cb2:	88fa      	ldrh	r2, [r7, #6]
 8010cb4:	2304      	movs	r3, #4
 8010cb6:	9300      	str	r3, [sp, #0]
 8010cb8:	460b      	mov	r3, r1
 8010cba:	2100      	movs	r1, #0
 8010cbc:	2000      	movs	r0, #0
 8010cbe:	f000 fa75 	bl	80111ac <_LCD_Write_Frame>
}
 8010cc2:	bf00      	nop
 8010cc4:	3708      	adds	r7, #8
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	bd80      	pop	{r7, pc}
 8010cca:	bf00      	nop
 8010ccc:	20000c3e 	.word	0x20000c3e
 8010cd0:	20000c3c 	.word	0x20000c3c

08010cd4 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 8010cd4:	b580      	push	{r7, lr}
 8010cd6:	b08e      	sub	sp, #56	; 0x38
 8010cd8:	af00      	add	r7, sp, #0
 8010cda:	4603      	mov	r3, r0
 8010cdc:	80fb      	strh	r3, [r7, #6]
 8010cde:	460b      	mov	r3, r1
 8010ce0:	80bb      	strh	r3, [r7, #4]
 8010ce2:	4613      	mov	r3, r2
 8010ce4:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8010ce6:	4b98      	ldr	r3, [pc, #608]	; (8010f48 <ILI9341_Draw_Pixel+0x274>)
 8010ce8:	881b      	ldrh	r3, [r3, #0]
 8010cea:	b29b      	uxth	r3, r3
 8010cec:	88fa      	ldrh	r2, [r7, #6]
 8010cee:	429a      	cmp	r2, r3
 8010cf0:	f080 8143 	bcs.w	8010f7a <ILI9341_Draw_Pixel+0x2a6>
 8010cf4:	4b95      	ldr	r3, [pc, #596]	; (8010f4c <ILI9341_Draw_Pixel+0x278>)
 8010cf6:	881b      	ldrh	r3, [r3, #0]
 8010cf8:	b29b      	uxth	r3, r3
 8010cfa:	88ba      	ldrh	r2, [r7, #4]
 8010cfc:	429a      	cmp	r2, r3
 8010cfe:	f080 813c 	bcs.w	8010f7a <ILI9341_Draw_Pixel+0x2a6>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8010d02:	4b93      	ldr	r3, [pc, #588]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d04:	695b      	ldr	r3, [r3, #20]
 8010d06:	4a92      	ldr	r2, [pc, #584]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010d0c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010d0e:	4b90      	ldr	r3, [pc, #576]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d10:	695b      	ldr	r3, [r3, #20]
 8010d12:	4a8f      	ldr	r2, [pc, #572]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010d18:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2A, 0, 10);
 8010d1a:	220a      	movs	r2, #10
 8010d1c:	2100      	movs	r1, #0
 8010d1e:	202a      	movs	r0, #42	; 0x2a
 8010d20:	f000 fb58 	bl	80113d4 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010d24:	2300      	movs	r3, #0
 8010d26:	637b      	str	r3, [r7, #52]	; 0x34
 8010d28:	e008      	b.n	8010d3c <ILI9341_Draw_Pixel+0x68>
 8010d2a:	4b89      	ldr	r3, [pc, #548]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d2c:	695b      	ldr	r3, [r3, #20]
 8010d2e:	4a88      	ldr	r2, [pc, #544]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010d34:	6153      	str	r3, [r2, #20]
 8010d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d38:	3301      	adds	r3, #1
 8010d3a:	637b      	str	r3, [r7, #52]	; 0x34
 8010d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d3e:	2b02      	cmp	r3, #2
 8010d40:	ddf3      	ble.n	8010d2a <ILI9341_Draw_Pixel+0x56>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8010d42:	4b83      	ldr	r3, [pc, #524]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d44:	695b      	ldr	r3, [r3, #20]
 8010d46:	4a82      	ldr	r2, [pc, #520]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d4c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010d4e:	4b80      	ldr	r3, [pc, #512]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d50:	695b      	ldr	r3, [r3, #20]
 8010d52:	4a7f      	ldr	r2, [pc, #508]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010d58:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010d5a:	4b7d      	ldr	r3, [pc, #500]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d5c:	695b      	ldr	r3, [r3, #20]
 8010d5e:	4a7c      	ldr	r2, [pc, #496]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010d60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010d64:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 8010d66:	88fb      	ldrh	r3, [r7, #6]
 8010d68:	0a1b      	lsrs	r3, r3, #8
 8010d6a:	b29b      	uxth	r3, r3
 8010d6c:	b2db      	uxtb	r3, r3
 8010d6e:	753b      	strb	r3, [r7, #20]
 8010d70:	88fb      	ldrh	r3, [r7, #6]
 8010d72:	b2db      	uxtb	r3, r3
 8010d74:	757b      	strb	r3, [r7, #21]
 8010d76:	88fb      	ldrh	r3, [r7, #6]
 8010d78:	3301      	adds	r3, #1
 8010d7a:	121b      	asrs	r3, r3, #8
 8010d7c:	b2db      	uxtb	r3, r3
 8010d7e:	75bb      	strb	r3, [r7, #22]
 8010d80:	88fb      	ldrh	r3, [r7, #6]
 8010d82:	b2db      	uxtb	r3, r3
 8010d84:	3301      	adds	r3, #1
 8010d86:	b2db      	uxtb	r3, r3
 8010d88:	75fb      	strb	r3, [r7, #23]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 8010d8a:	f107 0014 	add.w	r0, r7, #20
 8010d8e:	230a      	movs	r3, #10
 8010d90:	2200      	movs	r2, #0
 8010d92:	2104      	movs	r1, #4
 8010d94:	f000 fb50 	bl	8011438 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010d98:	2300      	movs	r3, #0
 8010d9a:	633b      	str	r3, [r7, #48]	; 0x30
 8010d9c:	e008      	b.n	8010db0 <ILI9341_Draw_Pixel+0xdc>
 8010d9e:	4b6c      	ldr	r3, [pc, #432]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010da0:	695b      	ldr	r3, [r3, #20]
 8010da2:	4a6b      	ldr	r2, [pc, #428]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010da4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010da8:	6153      	str	r3, [r2, #20]
 8010daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dac:	3301      	adds	r3, #1
 8010dae:	633b      	str	r3, [r7, #48]	; 0x30
 8010db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010db2:	2b02      	cmp	r3, #2
 8010db4:	ddf3      	ble.n	8010d9e <ILI9341_Draw_Pixel+0xca>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010db6:	4b66      	ldr	r3, [pc, #408]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010db8:	695b      	ldr	r3, [r3, #20]
 8010dba:	4a65      	ldr	r2, [pc, #404]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010dbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010dc0:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8010dc2:	4b63      	ldr	r3, [pc, #396]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010dc4:	695b      	ldr	r3, [r3, #20]
 8010dc6:	4a62      	ldr	r2, [pc, #392]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010dc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010dcc:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010dce:	4b60      	ldr	r3, [pc, #384]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010dd0:	695b      	ldr	r3, [r3, #20]
 8010dd2:	4a5f      	ldr	r2, [pc, #380]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010dd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010dd8:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2B, 0, 10);
 8010dda:	220a      	movs	r2, #10
 8010ddc:	2100      	movs	r1, #0
 8010dde:	202b      	movs	r0, #43	; 0x2b
 8010de0:	f000 faf8 	bl	80113d4 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010de4:	2300      	movs	r3, #0
 8010de6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010de8:	e008      	b.n	8010dfc <ILI9341_Draw_Pixel+0x128>
 8010dea:	4b59      	ldr	r3, [pc, #356]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010dec:	695b      	ldr	r3, [r3, #20]
 8010dee:	4a58      	ldr	r2, [pc, #352]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010df0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010df4:	6153      	str	r3, [r2, #20]
 8010df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010df8:	3301      	adds	r3, #1
 8010dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dfe:	2b02      	cmp	r3, #2
 8010e00:	ddf3      	ble.n	8010dea <ILI9341_Draw_Pixel+0x116>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8010e02:	4b53      	ldr	r3, [pc, #332]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e04:	695b      	ldr	r3, [r3, #20]
 8010e06:	4a52      	ldr	r2, [pc, #328]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010e0c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010e0e:	4b50      	ldr	r3, [pc, #320]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e10:	695b      	ldr	r3, [r3, #20]
 8010e12:	4a4f      	ldr	r2, [pc, #316]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e18:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010e1a:	4b4d      	ldr	r3, [pc, #308]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e1c:	695b      	ldr	r3, [r3, #20]
 8010e1e:	4a4c      	ldr	r2, [pc, #304]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010e24:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 8010e26:	88bb      	ldrh	r3, [r7, #4]
 8010e28:	0a1b      	lsrs	r3, r3, #8
 8010e2a:	b29b      	uxth	r3, r3
 8010e2c:	b2db      	uxtb	r3, r3
 8010e2e:	743b      	strb	r3, [r7, #16]
 8010e30:	88bb      	ldrh	r3, [r7, #4]
 8010e32:	b2db      	uxtb	r3, r3
 8010e34:	747b      	strb	r3, [r7, #17]
 8010e36:	88bb      	ldrh	r3, [r7, #4]
 8010e38:	3301      	adds	r3, #1
 8010e3a:	121b      	asrs	r3, r3, #8
 8010e3c:	b2db      	uxtb	r3, r3
 8010e3e:	74bb      	strb	r3, [r7, #18]
 8010e40:	88bb      	ldrh	r3, [r7, #4]
 8010e42:	b2db      	uxtb	r3, r3
 8010e44:	3301      	adds	r3, #1
 8010e46:	b2db      	uxtb	r3, r3
 8010e48:	74fb      	strb	r3, [r7, #19]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 8010e4a:	f107 0010 	add.w	r0, r7, #16
 8010e4e:	230a      	movs	r3, #10
 8010e50:	2200      	movs	r2, #0
 8010e52:	2104      	movs	r1, #4
 8010e54:	f000 faf0 	bl	8011438 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010e58:	2300      	movs	r3, #0
 8010e5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8010e5c:	e008      	b.n	8010e70 <ILI9341_Draw_Pixel+0x19c>
 8010e5e:	4b3c      	ldr	r3, [pc, #240]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e60:	695b      	ldr	r3, [r3, #20]
 8010e62:	4a3b      	ldr	r2, [pc, #236]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010e68:	6153      	str	r3, [r2, #20]
 8010e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e6c:	3301      	adds	r3, #1
 8010e6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8010e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e72:	2b02      	cmp	r3, #2
 8010e74:	ddf3      	ble.n	8010e5e <ILI9341_Draw_Pixel+0x18a>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010e76:	4b36      	ldr	r3, [pc, #216]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e78:	695b      	ldr	r3, [r3, #20]
 8010e7a:	4a35      	ldr	r2, [pc, #212]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e80:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8010e82:	4b33      	ldr	r3, [pc, #204]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e84:	695b      	ldr	r3, [r3, #20]
 8010e86:	4a32      	ldr	r2, [pc, #200]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010e8c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010e8e:	4b30      	ldr	r3, [pc, #192]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e90:	695b      	ldr	r3, [r3, #20]
 8010e92:	4a2f      	ldr	r2, [pc, #188]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010e94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010e98:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2C, 0, 10);
 8010e9a:	220a      	movs	r2, #10
 8010e9c:	2100      	movs	r1, #0
 8010e9e:	202c      	movs	r0, #44	; 0x2c
 8010ea0:	f000 fa98 	bl	80113d4 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010ea4:	2300      	movs	r3, #0
 8010ea6:	627b      	str	r3, [r7, #36]	; 0x24
 8010ea8:	e008      	b.n	8010ebc <ILI9341_Draw_Pixel+0x1e8>
 8010eaa:	4b29      	ldr	r3, [pc, #164]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010eac:	695b      	ldr	r3, [r3, #20]
 8010eae:	4a28      	ldr	r2, [pc, #160]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010eb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010eb4:	6153      	str	r3, [r2, #20]
 8010eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010eb8:	3301      	adds	r3, #1
 8010eba:	627b      	str	r3, [r7, #36]	; 0x24
 8010ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ebe:	2b02      	cmp	r3, #2
 8010ec0:	ddf3      	ble.n	8010eaa <ILI9341_Draw_Pixel+0x1d6>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8010ec2:	4b23      	ldr	r3, [pc, #140]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010ec4:	695b      	ldr	r3, [r3, #20]
 8010ec6:	4a22      	ldr	r2, [pc, #136]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ecc:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010ece:	4b20      	ldr	r3, [pc, #128]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010ed0:	695b      	ldr	r3, [r3, #20]
 8010ed2:	4a1f      	ldr	r2, [pc, #124]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010ed4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ed8:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010eda:	4b1d      	ldr	r3, [pc, #116]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010edc:	695b      	ldr	r3, [r3, #20]
 8010ede:	4a1c      	ldr	r2, [pc, #112]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010ee0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010ee4:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 8010ee6:	887b      	ldrh	r3, [r7, #2]
 8010ee8:	0a1b      	lsrs	r3, r3, #8
 8010eea:	b29b      	uxth	r3, r3
 8010eec:	b2db      	uxtb	r3, r3
 8010eee:	733b      	strb	r3, [r7, #12]
 8010ef0:	887b      	ldrh	r3, [r7, #2]
 8010ef2:	b2db      	uxtb	r3, r3
 8010ef4:	737b      	strb	r3, [r7, #13]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 8010ef6:	f107 000c 	add.w	r0, r7, #12
 8010efa:	2301      	movs	r3, #1
 8010efc:	2200      	movs	r2, #0
 8010efe:	2102      	movs	r1, #2
 8010f00:	f000 fa9a 	bl	8011438 <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010f04:	2300      	movs	r3, #0
 8010f06:	623b      	str	r3, [r7, #32]
 8010f08:	e008      	b.n	8010f1c <ILI9341_Draw_Pixel+0x248>
 8010f0a:	4b11      	ldr	r3, [pc, #68]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010f0c:	695b      	ldr	r3, [r3, #20]
 8010f0e:	4a10      	ldr	r2, [pc, #64]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010f10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010f14:	6153      	str	r3, [r2, #20]
 8010f16:	6a3b      	ldr	r3, [r7, #32]
 8010f18:	3301      	adds	r3, #1
 8010f1a:	623b      	str	r3, [r7, #32]
 8010f1c:	6a3b      	ldr	r3, [r7, #32]
 8010f1e:	2b02      	cmp	r3, #2
 8010f20:	ddf3      	ble.n	8010f0a <ILI9341_Draw_Pixel+0x236>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010f22:	2300      	movs	r3, #0
 8010f24:	61fb      	str	r3, [r7, #28]
 8010f26:	e008      	b.n	8010f3a <ILI9341_Draw_Pixel+0x266>
 8010f28:	4b09      	ldr	r3, [pc, #36]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010f2a:	695b      	ldr	r3, [r3, #20]
 8010f2c:	4a08      	ldr	r2, [pc, #32]	; (8010f50 <ILI9341_Draw_Pixel+0x27c>)
 8010f2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010f32:	6153      	str	r3, [r2, #20]
 8010f34:	69fb      	ldr	r3, [r7, #28]
 8010f36:	3301      	adds	r3, #1
 8010f38:	61fb      	str	r3, [r7, #28]
 8010f3a:	69fb      	ldr	r3, [r7, #28]
 8010f3c:	2b02      	cmp	r3, #2
 8010f3e:	ddf3      	ble.n	8010f28 <ILI9341_Draw_Pixel+0x254>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010f40:	2300      	movs	r3, #0
 8010f42:	61bb      	str	r3, [r7, #24]
 8010f44:	e00f      	b.n	8010f66 <ILI9341_Draw_Pixel+0x292>
 8010f46:	bf00      	nop
 8010f48:	20000c3e 	.word	0x20000c3e
 8010f4c:	20000c3c 	.word	0x20000c3c
 8010f50:	48000400 	.word	0x48000400
 8010f54:	4b0b      	ldr	r3, [pc, #44]	; (8010f84 <ILI9341_Draw_Pixel+0x2b0>)
 8010f56:	695b      	ldr	r3, [r3, #20]
 8010f58:	4a0a      	ldr	r2, [pc, #40]	; (8010f84 <ILI9341_Draw_Pixel+0x2b0>)
 8010f5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010f5e:	6153      	str	r3, [r2, #20]
 8010f60:	69bb      	ldr	r3, [r7, #24]
 8010f62:	3301      	adds	r3, #1
 8010f64:	61bb      	str	r3, [r7, #24]
 8010f66:	69bb      	ldr	r3, [r7, #24]
 8010f68:	2b02      	cmp	r3, #2
 8010f6a:	ddf3      	ble.n	8010f54 <ILI9341_Draw_Pixel+0x280>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010f6c:	4b05      	ldr	r3, [pc, #20]	; (8010f84 <ILI9341_Draw_Pixel+0x2b0>)
 8010f6e:	695b      	ldr	r3, [r3, #20]
 8010f70:	4a04      	ldr	r2, [pc, #16]	; (8010f84 <ILI9341_Draw_Pixel+0x2b0>)
 8010f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f76:	6153      	str	r3, [r2, #20]
 8010f78:	e000      	b.n	8010f7c <ILI9341_Draw_Pixel+0x2a8>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8010f7a:	bf00      	nop


}
 8010f7c:	3738      	adds	r7, #56	; 0x38
 8010f7e:	46bd      	mov	sp, r7
 8010f80:	bd80      	pop	{r7, pc}
 8010f82:	bf00      	nop
 8010f84:	48000400 	.word	0x48000400

08010f88 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 8010f88:	b590      	push	{r4, r7, lr}
 8010f8a:	b087      	sub	sp, #28
 8010f8c:	af02      	add	r7, sp, #8
 8010f8e:	4604      	mov	r4, r0
 8010f90:	4608      	mov	r0, r1
 8010f92:	4611      	mov	r1, r2
 8010f94:	461a      	mov	r2, r3
 8010f96:	4623      	mov	r3, r4
 8010f98:	80fb      	strh	r3, [r7, #6]
 8010f9a:	4603      	mov	r3, r0
 8010f9c:	80bb      	strh	r3, [r7, #4]
 8010f9e:	460b      	mov	r3, r1
 8010fa0:	807b      	strh	r3, [r7, #2]
 8010fa2:	4613      	mov	r3, r2
 8010fa4:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8010fa6:	4b41      	ldr	r3, [pc, #260]	; (80110ac <ILI9341_Draw_Rectangle+0x124>)
 8010fa8:	881b      	ldrh	r3, [r3, #0]
 8010faa:	b29b      	uxth	r3, r3
 8010fac:	88fa      	ldrh	r2, [r7, #6]
 8010fae:	429a      	cmp	r2, r3
 8010fb0:	d278      	bcs.n	80110a4 <ILI9341_Draw_Rectangle+0x11c>
 8010fb2:	4b3f      	ldr	r3, [pc, #252]	; (80110b0 <ILI9341_Draw_Rectangle+0x128>)
 8010fb4:	881b      	ldrh	r3, [r3, #0]
 8010fb6:	b29b      	uxth	r3, r3
 8010fb8:	88ba      	ldrh	r2, [r7, #4]
 8010fba:	429a      	cmp	r2, r3
 8010fbc:	d272      	bcs.n	80110a4 <ILI9341_Draw_Rectangle+0x11c>
	if((xpos+width-1)>=LCD_WIDTH)
 8010fbe:	88fa      	ldrh	r2, [r7, #6]
 8010fc0:	887b      	ldrh	r3, [r7, #2]
 8010fc2:	4413      	add	r3, r2
 8010fc4:	3b01      	subs	r3, #1
 8010fc6:	4a39      	ldr	r2, [pc, #228]	; (80110ac <ILI9341_Draw_Rectangle+0x124>)
 8010fc8:	8812      	ldrh	r2, [r2, #0]
 8010fca:	b292      	uxth	r2, r2
 8010fcc:	4293      	cmp	r3, r2
 8010fce:	db05      	blt.n	8010fdc <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 8010fd0:	4b36      	ldr	r3, [pc, #216]	; (80110ac <ILI9341_Draw_Rectangle+0x124>)
 8010fd2:	881b      	ldrh	r3, [r3, #0]
 8010fd4:	b29a      	uxth	r2, r3
 8010fd6:	88fb      	ldrh	r3, [r7, #6]
 8010fd8:	1ad3      	subs	r3, r2, r3
 8010fda:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 8010fdc:	88ba      	ldrh	r2, [r7, #4]
 8010fde:	883b      	ldrh	r3, [r7, #0]
 8010fe0:	4413      	add	r3, r2
 8010fe2:	3b01      	subs	r3, #1
 8010fe4:	4a32      	ldr	r2, [pc, #200]	; (80110b0 <ILI9341_Draw_Rectangle+0x128>)
 8010fe6:	8812      	ldrh	r2, [r2, #0]
 8010fe8:	b292      	uxth	r2, r2
 8010fea:	4293      	cmp	r3, r2
 8010fec:	db05      	blt.n	8010ffa <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 8010fee:	4b30      	ldr	r3, [pc, #192]	; (80110b0 <ILI9341_Draw_Rectangle+0x128>)
 8010ff0:	881b      	ldrh	r3, [r3, #0]
 8010ff2:	b29a      	uxth	r2, r3
 8010ff4:	88bb      	ldrh	r3, [r7, #4]
 8010ff6:	1ad3      	subs	r3, r2, r3
 8010ff8:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 8010ffa:	88fa      	ldrh	r2, [r7, #6]
 8010ffc:	887b      	ldrh	r3, [r7, #2]
 8010ffe:	4413      	add	r3, r2
 8011000:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 8011002:	3b01      	subs	r3, #1
 8011004:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 8011006:	88ba      	ldrh	r2, [r7, #4]
 8011008:	883b      	ldrh	r3, [r7, #0]
 801100a:	4413      	add	r3, r2
 801100c:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 801100e:	3b01      	subs	r3, #1
 8011010:	b29b      	uxth	r3, r3
 8011012:	88b9      	ldrh	r1, [r7, #4]
 8011014:	88f8      	ldrh	r0, [r7, #6]
 8011016:	4622      	mov	r2, r4
 8011018:	f7ff fde6 	bl	8010be8 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 801101c:	883a      	ldrh	r2, [r7, #0]
 801101e:	887b      	ldrh	r3, [r7, #2]
 8011020:	fb12 f303 	smulbb	r3, r2, r3
 8011024:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 8011026:	2300      	movs	r3, #0
 8011028:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 801102a:	89fb      	ldrh	r3, [r7, #14]
 801102c:	f003 0301 	and.w	r3, r3, #1
 8011030:	2b00      	cmp	r3, #0
 8011032:	d009      	beq.n	8011048 <ILI9341_Draw_Rectangle+0xc0>
 8011034:	89fb      	ldrh	r3, [r7, #14]
 8011036:	2b01      	cmp	r3, #1
 8011038:	d906      	bls.n	8011048 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 801103a:	2301      	movs	r3, #1
 801103c:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 801103e:	89fb      	ldrh	r3, [r7, #14]
 8011040:	085b      	lsrs	r3, r3, #1
 8011042:	b29b      	uxth	r3, r3
 8011044:	005b      	lsls	r3, r3, #1
 8011046:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 8011048:	89fc      	ldrh	r4, [r7, #14]
 801104a:	8c3a      	ldrh	r2, [r7, #32]
 801104c:	88b9      	ldrh	r1, [r7, #4]
 801104e:	88f8      	ldrh	r0, [r7, #6]
 8011050:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8011054:	9300      	str	r3, [sp, #0]
 8011056:	4623      	mov	r3, r4
 8011058:	f000 f8a8 	bl	80111ac <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 801105c:	7b7b      	ldrb	r3, [r7, #13]
 801105e:	2b00      	cmp	r3, #0
 8011060:	d021      	beq.n	80110a6 <ILI9341_Draw_Rectangle+0x11e>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 8011062:	88fa      	ldrh	r2, [r7, #6]
 8011064:	887b      	ldrh	r3, [r7, #2]
 8011066:	4413      	add	r3, r2
 8011068:	b29b      	uxth	r3, r3
 801106a:	3b02      	subs	r3, #2
 801106c:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 801106e:	88ba      	ldrh	r2, [r7, #4]
 8011070:	883b      	ldrh	r3, [r7, #0]
 8011072:	4413      	add	r3, r2
 8011074:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 8011076:	3b01      	subs	r3, #1
 8011078:	b29b      	uxth	r3, r3
 801107a:	8c3a      	ldrh	r2, [r7, #32]
 801107c:	4619      	mov	r1, r3
 801107e:	f7ff fe29 	bl	8010cd4 <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 8011082:	88fa      	ldrh	r2, [r7, #6]
 8011084:	887b      	ldrh	r3, [r7, #2]
 8011086:	4413      	add	r3, r2
 8011088:	b29b      	uxth	r3, r3
 801108a:	3b01      	subs	r3, #1
 801108c:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 801108e:	88ba      	ldrh	r2, [r7, #4]
 8011090:	883b      	ldrh	r3, [r7, #0]
 8011092:	4413      	add	r3, r2
 8011094:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 8011096:	3b01      	subs	r3, #1
 8011098:	b29b      	uxth	r3, r3
 801109a:	8c3a      	ldrh	r2, [r7, #32]
 801109c:	4619      	mov	r1, r3
 801109e:	f7ff fe19 	bl	8010cd4 <ILI9341_Draw_Pixel>
 80110a2:	e000      	b.n	80110a6 <ILI9341_Draw_Rectangle+0x11e>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 80110a4:	bf00      	nop
							colour);
	}
}
 80110a6:	3714      	adds	r7, #20
 80110a8:	46bd      	mov	sp, r7
 80110aa:	bd90      	pop	{r4, r7, pc}
 80110ac:	20000c3e 	.word	0x20000c3e
 80110b0:	20000c3c 	.word	0x20000c3c

080110b4 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 80110b4:	b580      	push	{r7, lr}
 80110b6:	b084      	sub	sp, #16
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	4603      	mov	r3, r0
 80110bc:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 80110be:	79fb      	ldrb	r3, [r7, #7]
 80110c0:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 80110c2:	2036      	movs	r0, #54	; 0x36
 80110c4:	f000 f922 	bl	801130c <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 80110c8:	7bfb      	ldrb	r3, [r7, #15]
 80110ca:	2b03      	cmp	r3, #3
 80110cc:	d836      	bhi.n	801113c <ILI9341_Set_Rotation+0x88>
 80110ce:	a201      	add	r2, pc, #4	; (adr r2, 80110d4 <ILI9341_Set_Rotation+0x20>)
 80110d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110d4:	080110e5 	.word	0x080110e5
 80110d8:	080110fb 	.word	0x080110fb
 80110dc:	08011111 	.word	0x08011111
 80110e0:	08011127 	.word	0x08011127
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 80110e4:	2048      	movs	r0, #72	; 0x48
 80110e6:	f000 f943 	bl	8011370 <_LCD_SendData>
			LCD_WIDTH = 240;
 80110ea:	4b17      	ldr	r3, [pc, #92]	; (8011148 <ILI9341_Set_Rotation+0x94>)
 80110ec:	22f0      	movs	r2, #240	; 0xf0
 80110ee:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80110f0:	4b16      	ldr	r3, [pc, #88]	; (801114c <ILI9341_Set_Rotation+0x98>)
 80110f2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80110f6:	801a      	strh	r2, [r3, #0]
			break;
 80110f8:	e021      	b.n	801113e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 80110fa:	2028      	movs	r0, #40	; 0x28
 80110fc:	f000 f938 	bl	8011370 <_LCD_SendData>
			LCD_WIDTH  = 320;
 8011100:	4b11      	ldr	r3, [pc, #68]	; (8011148 <ILI9341_Set_Rotation+0x94>)
 8011102:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8011106:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8011108:	4b10      	ldr	r3, [pc, #64]	; (801114c <ILI9341_Set_Rotation+0x98>)
 801110a:	22f0      	movs	r2, #240	; 0xf0
 801110c:	801a      	strh	r2, [r3, #0]
			break;
 801110e:	e016      	b.n	801113e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 8011110:	2088      	movs	r0, #136	; 0x88
 8011112:	f000 f92d 	bl	8011370 <_LCD_SendData>
			LCD_WIDTH  = 240;
 8011116:	4b0c      	ldr	r3, [pc, #48]	; (8011148 <ILI9341_Set_Rotation+0x94>)
 8011118:	22f0      	movs	r2, #240	; 0xf0
 801111a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 801111c:	4b0b      	ldr	r3, [pc, #44]	; (801114c <ILI9341_Set_Rotation+0x98>)
 801111e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8011122:	801a      	strh	r2, [r3, #0]
			break;
 8011124:	e00b      	b.n	801113e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 8011126:	20e8      	movs	r0, #232	; 0xe8
 8011128:	f000 f922 	bl	8011370 <_LCD_SendData>
			LCD_WIDTH  = 320;
 801112c:	4b06      	ldr	r3, [pc, #24]	; (8011148 <ILI9341_Set_Rotation+0x94>)
 801112e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8011132:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8011134:	4b05      	ldr	r3, [pc, #20]	; (801114c <ILI9341_Set_Rotation+0x98>)
 8011136:	22f0      	movs	r2, #240	; 0xf0
 8011138:	801a      	strh	r2, [r3, #0]
			break;
 801113a:	e000      	b.n	801113e <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 801113c:	bf00      	nop
	}
}
 801113e:	bf00      	nop
 8011140:	3710      	adds	r7, #16
 8011142:	46bd      	mov	sp, r7
 8011144:	bd80      	pop	{r7, pc}
 8011146:	bf00      	nop
 8011148:	20000c3e 	.word	0x20000c3e
 801114c:	20000c3c 	.word	0x20000c3c

08011150 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 8011150:	b480      	push	{r7}
 8011152:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8011154:	4b05      	ldr	r3, [pc, #20]	; (801116c <_LCD_Enable+0x1c>)
 8011156:	695b      	ldr	r3, [r3, #20]
 8011158:	4a04      	ldr	r2, [pc, #16]	; (801116c <_LCD_Enable+0x1c>)
 801115a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801115e:	6153      	str	r3, [r2, #20]
}
 8011160:	bf00      	nop
 8011162:	46bd      	mov	sp, r7
 8011164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011168:	4770      	bx	lr
 801116a:	bf00      	nop
 801116c:	48000400 	.word	0x48000400

08011170 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 8011170:	b580      	push	{r7, lr}
 8011172:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 8011174:	4b0c      	ldr	r3, [pc, #48]	; (80111a8 <_LCD_Reset+0x38>)
 8011176:	695b      	ldr	r3, [r3, #20]
 8011178:	4a0b      	ldr	r2, [pc, #44]	; (80111a8 <_LCD_Reset+0x38>)
 801117a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801117e:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 8011180:	20c8      	movs	r0, #200	; 0xc8
 8011182:	f7f7 fe4f 	bl	8008e24 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011186:	4b08      	ldr	r3, [pc, #32]	; (80111a8 <_LCD_Reset+0x38>)
 8011188:	695b      	ldr	r3, [r3, #20]
 801118a:	4a07      	ldr	r2, [pc, #28]	; (80111a8 <_LCD_Reset+0x38>)
 801118c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011190:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 8011192:	20c8      	movs	r0, #200	; 0xc8
 8011194:	f7f7 fe46 	bl	8008e24 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8011198:	4b03      	ldr	r3, [pc, #12]	; (80111a8 <_LCD_Reset+0x38>)
 801119a:	695b      	ldr	r3, [r3, #20]
 801119c:	4a02      	ldr	r2, [pc, #8]	; (80111a8 <_LCD_Reset+0x38>)
 801119e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80111a2:	6153      	str	r3, [r2, #20]
}
 80111a4:	bf00      	nop
 80111a6:	bd80      	pop	{r7, pc}
 80111a8:	48000400 	.word	0x48000400

080111ac <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 80111ac:	b5b0      	push	{r4, r5, r7, lr}
 80111ae:	b08e      	sub	sp, #56	; 0x38
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	607b      	str	r3, [r7, #4]
 80111b4:	4603      	mov	r3, r0
 80111b6:	81fb      	strh	r3, [r7, #14]
 80111b8:	460b      	mov	r3, r1
 80111ba:	81bb      	strh	r3, [r7, #12]
 80111bc:	4613      	mov	r3, r2
 80111be:	817b      	strh	r3, [r7, #10]
 80111c0:	466b      	mov	r3, sp
 80111c2:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 80111c4:	2300      	movs	r3, #0
 80111c6:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	005b      	lsls	r3, r3, #1
 80111cc:	4a4d      	ldr	r2, [pc, #308]	; (8011304 <_LCD_Write_Frame+0x158>)
 80111ce:	8812      	ldrh	r2, [r2, #0]
 80111d0:	4293      	cmp	r3, r2
 80111d2:	d202      	bcs.n	80111da <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80111d8:	e002      	b.n	80111e0 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 80111da:	4b4a      	ldr	r3, [pc, #296]	; (8011304 <_LCD_Write_Frame+0x158>)
 80111dc:	881b      	ldrh	r3, [r3, #0]
 80111de:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 80111e0:	897b      	ldrh	r3, [r7, #10]
 80111e2:	0a1b      	lsrs	r3, r3, #8
 80111e4:	b29b      	uxth	r3, r3
 80111e6:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 80111e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80111ea:	4603      	mov	r3, r0
 80111ec:	3b01      	subs	r3, #1
 80111ee:	61bb      	str	r3, [r7, #24]
 80111f0:	4601      	mov	r1, r0
 80111f2:	f04f 0200 	mov.w	r2, #0
 80111f6:	f04f 0300 	mov.w	r3, #0
 80111fa:	f04f 0400 	mov.w	r4, #0
 80111fe:	00d4      	lsls	r4, r2, #3
 8011200:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8011204:	00cb      	lsls	r3, r1, #3
 8011206:	4601      	mov	r1, r0
 8011208:	f04f 0200 	mov.w	r2, #0
 801120c:	f04f 0300 	mov.w	r3, #0
 8011210:	f04f 0400 	mov.w	r4, #0
 8011214:	00d4      	lsls	r4, r2, #3
 8011216:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 801121a:	00cb      	lsls	r3, r1, #3
 801121c:	1dc3      	adds	r3, r0, #7
 801121e:	08db      	lsrs	r3, r3, #3
 8011220:	00db      	lsls	r3, r3, #3
 8011222:	ebad 0d03 	sub.w	sp, sp, r3
 8011226:	466b      	mov	r3, sp
 8011228:	3300      	adds	r3, #0
 801122a:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 801122c:	2300      	movs	r3, #0
 801122e:	633b      	str	r3, [r7, #48]	; 0x30
 8011230:	e00d      	b.n	801124e <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 8011232:	697a      	ldr	r2, [r7, #20]
 8011234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011236:	4413      	add	r3, r2
 8011238:	7ffa      	ldrb	r2, [r7, #31]
 801123a:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 801123c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801123e:	3301      	adds	r3, #1
 8011240:	897a      	ldrh	r2, [r7, #10]
 8011242:	b2d1      	uxtb	r1, r2
 8011244:	697a      	ldr	r2, [r7, #20]
 8011246:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 8011248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801124a:	3302      	adds	r3, #2
 801124c:	633b      	str	r3, [r7, #48]	; 0x30
 801124e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011252:	429a      	cmp	r2, r3
 8011254:	d3ed      	bcc.n	8011232 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	005b      	lsls	r3, r3, #1
 801125a:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 801125c:	2301      	movs	r3, #1
 801125e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 8011260:	2300      	movs	r3, #0
 8011262:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	2b00      	cmp	r3, #0
 8011268:	d00d      	beq.n	8011286 <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 801126a:	693a      	ldr	r2, [r7, #16]
 801126c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801126e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011272:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 8011274:	693b      	ldr	r3, [r7, #16]
 8011276:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011278:	fbb3 f2f2 	udiv	r2, r3, r2
 801127c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801127e:	fb01 f202 	mul.w	r2, r1, r2
 8011282:	1a9b      	subs	r3, r3, r2
 8011284:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8011286:	4b20      	ldr	r3, [pc, #128]	; (8011308 <_LCD_Write_Frame+0x15c>)
 8011288:	695b      	ldr	r3, [r3, #20]
 801128a:	4a1f      	ldr	r2, [pc, #124]	; (8011308 <_LCD_Write_Frame+0x15c>)
 801128c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011290:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011292:	4b1d      	ldr	r3, [pc, #116]	; (8011308 <_LCD_Write_Frame+0x15c>)
 8011294:	695b      	ldr	r3, [r3, #20]
 8011296:	4a1c      	ldr	r2, [pc, #112]	; (8011308 <_LCD_Write_Frame+0x15c>)
 8011298:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801129c:	6153      	str	r3, [r2, #20]
//TODO
	if(Sending_in_Block != 0)
 801129e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d00f      	beq.n	80112c4 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80112a4:	2300      	movs	r3, #0
 80112a6:	627b      	str	r3, [r7, #36]	; 0x24
 80112a8:	e008      	b.n	80112bc <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 80112aa:	6978      	ldr	r0, [r7, #20]
 80112ac:	230a      	movs	r3, #10
 80112ae:	2200      	movs	r2, #0
 80112b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80112b2:	f000 f8c1 	bl	8011438 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80112b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112b8:	3301      	adds	r3, #1
 80112ba:	627b      	str	r3, [r7, #36]	; 0x24
 80112bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80112be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80112c0:	429a      	cmp	r2, r3
 80112c2:	d3f2      	bcc.n	80112aa <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 80112c4:	6978      	ldr	r0, [r7, #20]
 80112c6:	230a      	movs	r3, #10
 80112c8:	2200      	movs	r2, #0
 80112ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80112cc:	f000 f8b4 	bl	8011438 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80112d0:	2300      	movs	r3, #0
 80112d2:	623b      	str	r3, [r7, #32]
 80112d4:	e008      	b.n	80112e8 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80112d6:	4b0c      	ldr	r3, [pc, #48]	; (8011308 <_LCD_Write_Frame+0x15c>)
 80112d8:	695b      	ldr	r3, [r3, #20]
 80112da:	4a0b      	ldr	r2, [pc, #44]	; (8011308 <_LCD_Write_Frame+0x15c>)
 80112dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80112e0:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80112e2:	6a3b      	ldr	r3, [r7, #32]
 80112e4:	3301      	adds	r3, #1
 80112e6:	623b      	str	r3, [r7, #32]
 80112e8:	6a3b      	ldr	r3, [r7, #32]
 80112ea:	2b02      	cmp	r3, #2
 80112ec:	ddf3      	ble.n	80112d6 <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80112ee:	4b06      	ldr	r3, [pc, #24]	; (8011308 <_LCD_Write_Frame+0x15c>)
 80112f0:	695b      	ldr	r3, [r3, #20]
 80112f2:	4a05      	ldr	r2, [pc, #20]	; (8011308 <_LCD_Write_Frame+0x15c>)
 80112f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80112f8:	6153      	str	r3, [r2, #20]
 80112fa:	46ad      	mov	sp, r5

}
 80112fc:	bf00      	nop
 80112fe:	3738      	adds	r7, #56	; 0x38
 8011300:	46bd      	mov	sp, r7
 8011302:	bdb0      	pop	{r4, r5, r7, pc}
 8011304:	20000c40 	.word	0x20000c40
 8011308:	48000400 	.word	0x48000400

0801130c <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 801130c:	b580      	push	{r7, lr}
 801130e:	b084      	sub	sp, #16
 8011310:	af00      	add	r7, sp, #0
 8011312:	4603      	mov	r3, r0
 8011314:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011316:	4b15      	ldr	r3, [pc, #84]	; (801136c <_LCD_SendCommand+0x60>)
 8011318:	695b      	ldr	r3, [r3, #20]
 801131a:	4a14      	ldr	r2, [pc, #80]	; (801136c <_LCD_SendCommand+0x60>)
 801131c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011320:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8011322:	4b12      	ldr	r3, [pc, #72]	; (801136c <_LCD_SendCommand+0x60>)
 8011324:	695b      	ldr	r3, [r3, #20]
 8011326:	4a11      	ldr	r2, [pc, #68]	; (801136c <_LCD_SendCommand+0x60>)
 8011328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801132c:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 801132e:	79fb      	ldrb	r3, [r7, #7]
 8011330:	2200      	movs	r2, #0
 8011332:	2100      	movs	r1, #0
 8011334:	4618      	mov	r0, r3
 8011336:	f000 f84d 	bl	80113d4 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 801133a:	2300      	movs	r3, #0
 801133c:	60fb      	str	r3, [r7, #12]
 801133e:	e008      	b.n	8011352 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011340:	4b0a      	ldr	r3, [pc, #40]	; (801136c <_LCD_SendCommand+0x60>)
 8011342:	695b      	ldr	r3, [r3, #20]
 8011344:	4a09      	ldr	r2, [pc, #36]	; (801136c <_LCD_SendCommand+0x60>)
 8011346:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801134a:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 801134c:	68fb      	ldr	r3, [r7, #12]
 801134e:	3301      	adds	r3, #1
 8011350:	60fb      	str	r3, [r7, #12]
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	2b02      	cmp	r3, #2
 8011356:	ddf3      	ble.n	8011340 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8011358:	4b04      	ldr	r3, [pc, #16]	; (801136c <_LCD_SendCommand+0x60>)
 801135a:	695b      	ldr	r3, [r3, #20]
 801135c:	4a03      	ldr	r2, [pc, #12]	; (801136c <_LCD_SendCommand+0x60>)
 801135e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011362:	6153      	str	r3, [r2, #20]
}
 8011364:	bf00      	nop
 8011366:	3710      	adds	r7, #16
 8011368:	46bd      	mov	sp, r7
 801136a:	bd80      	pop	{r7, pc}
 801136c:	48000400 	.word	0x48000400

08011370 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 8011370:	b580      	push	{r7, lr}
 8011372:	b084      	sub	sp, #16
 8011374:	af00      	add	r7, sp, #0
 8011376:	4603      	mov	r3, r0
 8011378:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 801137a:	4b15      	ldr	r3, [pc, #84]	; (80113d0 <_LCD_SendData+0x60>)
 801137c:	695b      	ldr	r3, [r3, #20]
 801137e:	4a14      	ldr	r2, [pc, #80]	; (80113d0 <_LCD_SendData+0x60>)
 8011380:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011384:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011386:	4b12      	ldr	r3, [pc, #72]	; (80113d0 <_LCD_SendData+0x60>)
 8011388:	695b      	ldr	r3, [r3, #20]
 801138a:	4a11      	ldr	r2, [pc, #68]	; (80113d0 <_LCD_SendData+0x60>)
 801138c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011390:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 8011392:	79fb      	ldrb	r3, [r7, #7]
 8011394:	2200      	movs	r2, #0
 8011396:	2100      	movs	r1, #0
 8011398:	4618      	mov	r0, r3
 801139a:	f000 f81b 	bl	80113d4 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 801139e:	2300      	movs	r3, #0
 80113a0:	60fb      	str	r3, [r7, #12]
 80113a2:	e008      	b.n	80113b6 <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80113a4:	4b0a      	ldr	r3, [pc, #40]	; (80113d0 <_LCD_SendData+0x60>)
 80113a6:	695b      	ldr	r3, [r3, #20]
 80113a8:	4a09      	ldr	r2, [pc, #36]	; (80113d0 <_LCD_SendData+0x60>)
 80113aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80113ae:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	3301      	adds	r3, #1
 80113b4:	60fb      	str	r3, [r7, #12]
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	2b02      	cmp	r3, #2
 80113ba:	ddf3      	ble.n	80113a4 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80113bc:	4b04      	ldr	r3, [pc, #16]	; (80113d0 <_LCD_SendData+0x60>)
 80113be:	695b      	ldr	r3, [r3, #20]
 80113c0:	4a03      	ldr	r2, [pc, #12]	; (80113d0 <_LCD_SendData+0x60>)
 80113c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80113c6:	6153      	str	r3, [r2, #20]
}
 80113c8:	bf00      	nop
 80113ca:	3710      	adds	r7, #16
 80113cc:	46bd      	mov	sp, r7
 80113ce:	bd80      	pop	{r7, pc}
 80113d0:	48000400 	.word	0x48000400

080113d4 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 80113d4:	b480      	push	{r7}
 80113d6:	b085      	sub	sp, #20
 80113d8:	af00      	add	r7, sp, #0
 80113da:	4603      	mov	r3, r0
 80113dc:	71fb      	strb	r3, [r7, #7]
 80113de:	460b      	mov	r3, r1
 80113e0:	71bb      	strb	r3, [r7, #6]
 80113e2:	4613      	mov	r3, r2
 80113e4:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 80113e6:	2300      	movs	r3, #0
 80113e8:	60fb      	str	r3, [r7, #12]
 80113ea:	e003      	b.n	80113f4 <_SPI_SendByte+0x20>
   		asm("nop");
 80113ec:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	3301      	adds	r3, #1
 80113f2:	60fb      	str	r3, [r7, #12]
 80113f4:	79bb      	ldrb	r3, [r7, #6]
 80113f6:	68fa      	ldr	r2, [r7, #12]
 80113f8:	429a      	cmp	r2, r3
 80113fa:	dbf7      	blt.n	80113ec <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 80113fc:	4b0c      	ldr	r3, [pc, #48]	; (8011430 <_SPI_SendByte+0x5c>)
 80113fe:	689b      	ldr	r3, [r3, #8]
 8011400:	f003 0302 	and.w	r3, r3, #2
 8011404:	2b02      	cmp	r3, #2
 8011406:	d102      	bne.n	801140e <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 8011408:	4a0a      	ldr	r2, [pc, #40]	; (8011434 <_SPI_SendByte+0x60>)
 801140a:	79fb      	ldrb	r3, [r7, #7]
 801140c:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 801140e:	2300      	movs	r3, #0
 8011410:	60bb      	str	r3, [r7, #8]
 8011412:	e003      	b.n	801141c <_SPI_SendByte+0x48>
   		asm("nop");
 8011414:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 8011416:	68bb      	ldr	r3, [r7, #8]
 8011418:	3301      	adds	r3, #1
 801141a:	60bb      	str	r3, [r7, #8]
 801141c:	797b      	ldrb	r3, [r7, #5]
 801141e:	68ba      	ldr	r2, [r7, #8]
 8011420:	429a      	cmp	r2, r3
 8011422:	dbf7      	blt.n	8011414 <_SPI_SendByte+0x40>

#endif

}
 8011424:	bf00      	nop
 8011426:	3714      	adds	r7, #20
 8011428:	46bd      	mov	sp, r7
 801142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801142e:	4770      	bx	lr
 8011430:	40003c00 	.word	0x40003c00
 8011434:	40003c0c 	.word	0x40003c0c

08011438 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 8011438:	b480      	push	{r7}
 801143a:	b089      	sub	sp, #36	; 0x24
 801143c:	af00      	add	r7, sp, #0
 801143e:	60f8      	str	r0, [r7, #12]
 8011440:	60b9      	str	r1, [r7, #8]
 8011442:	4611      	mov	r1, r2
 8011444:	461a      	mov	r2, r3
 8011446:	460b      	mov	r3, r1
 8011448:	71fb      	strb	r3, [r7, #7]
 801144a:	4613      	mov	r3, r2
 801144c:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 801144e:	2300      	movs	r3, #0
 8011450:	61fb      	str	r3, [r7, #28]
 8011452:	e003      	b.n	801145c <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 8011454:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 8011456:	69fb      	ldr	r3, [r7, #28]
 8011458:	3301      	adds	r3, #1
 801145a:	61fb      	str	r3, [r7, #28]
 801145c:	79fb      	ldrb	r3, [r7, #7]
 801145e:	69fa      	ldr	r2, [r7, #28]
 8011460:	429a      	cmp	r2, r3
 8011462:	dbf7      	blt.n	8011454 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 8011468:	e01d      	b.n	80114a6 <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 801146a:	4b1c      	ldr	r3, [pc, #112]	; (80114dc <_SPI_SendByteMultiByte+0xa4>)
 801146c:	689b      	ldr	r3, [r3, #8]
 801146e:	f003 0302 	and.w	r3, r3, #2
 8011472:	2b02      	cmp	r3, #2
 8011474:	d117      	bne.n	80114a6 <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 8011476:	68bb      	ldr	r3, [r7, #8]
 8011478:	2b01      	cmp	r3, #1
 801147a:	d90a      	bls.n	8011492 <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 801147c:	69bb      	ldr	r3, [r7, #24]
 801147e:	881a      	ldrh	r2, [r3, #0]
 8011480:	4b16      	ldr	r3, [pc, #88]	; (80114dc <_SPI_SendByteMultiByte+0xa4>)
 8011482:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 8011484:	69bb      	ldr	r3, [r7, #24]
 8011486:	3302      	adds	r3, #2
 8011488:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 801148a:	68bb      	ldr	r3, [r7, #8]
 801148c:	3b02      	subs	r3, #2
 801148e:	60bb      	str	r3, [r7, #8]
 8011490:	e009      	b.n	80114a6 <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 8011492:	4a13      	ldr	r2, [pc, #76]	; (80114e0 <_SPI_SendByteMultiByte+0xa8>)
 8011494:	69bb      	ldr	r3, [r7, #24]
 8011496:	781b      	ldrb	r3, [r3, #0]
 8011498:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 801149a:	69bb      	ldr	r3, [r7, #24]
 801149c:	3301      	adds	r3, #1
 801149e:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 80114a0:	68bb      	ldr	r3, [r7, #8]
 80114a2:	3b01      	subs	r3, #1
 80114a4:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 80114a6:	68bb      	ldr	r3, [r7, #8]
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d1de      	bne.n	801146a <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 80114ac:	4b0b      	ldr	r3, [pc, #44]	; (80114dc <_SPI_SendByteMultiByte+0xa4>)
 80114ae:	689b      	ldr	r3, [r3, #8]
 80114b0:	4a0a      	ldr	r2, [pc, #40]	; (80114dc <_SPI_SendByteMultiByte+0xa4>)
 80114b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80114b6:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 80114b8:	2300      	movs	r3, #0
 80114ba:	617b      	str	r3, [r7, #20]
 80114bc:	e003      	b.n	80114c6 <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 80114be:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 80114c0:	697b      	ldr	r3, [r7, #20]
 80114c2:	3301      	adds	r3, #1
 80114c4:	617b      	str	r3, [r7, #20]
 80114c6:	79bb      	ldrb	r3, [r7, #6]
 80114c8:	697a      	ldr	r2, [r7, #20]
 80114ca:	429a      	cmp	r2, r3
 80114cc:	dbf7      	blt.n	80114be <_SPI_SendByteMultiByte+0x86>

#endif

}
 80114ce:	bf00      	nop
 80114d0:	3724      	adds	r7, #36	; 0x24
 80114d2:	46bd      	mov	sp, r7
 80114d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d8:	4770      	bx	lr
 80114da:	bf00      	nop
 80114dc:	40003c00 	.word	0x40003c00
 80114e0:	40003c0c 	.word	0x40003c0c

080114e4 <__errno>:
 80114e4:	4b01      	ldr	r3, [pc, #4]	; (80114ec <__errno+0x8>)
 80114e6:	6818      	ldr	r0, [r3, #0]
 80114e8:	4770      	bx	lr
 80114ea:	bf00      	nop
 80114ec:	20001c34 	.word	0x20001c34

080114f0 <__libc_init_array>:
 80114f0:	b570      	push	{r4, r5, r6, lr}
 80114f2:	4e0d      	ldr	r6, [pc, #52]	; (8011528 <__libc_init_array+0x38>)
 80114f4:	4c0d      	ldr	r4, [pc, #52]	; (801152c <__libc_init_array+0x3c>)
 80114f6:	1ba4      	subs	r4, r4, r6
 80114f8:	10a4      	asrs	r4, r4, #2
 80114fa:	2500      	movs	r5, #0
 80114fc:	42a5      	cmp	r5, r4
 80114fe:	d109      	bne.n	8011514 <__libc_init_array+0x24>
 8011500:	4e0b      	ldr	r6, [pc, #44]	; (8011530 <__libc_init_array+0x40>)
 8011502:	4c0c      	ldr	r4, [pc, #48]	; (8011534 <__libc_init_array+0x44>)
 8011504:	f004 f89e 	bl	8015644 <_init>
 8011508:	1ba4      	subs	r4, r4, r6
 801150a:	10a4      	asrs	r4, r4, #2
 801150c:	2500      	movs	r5, #0
 801150e:	42a5      	cmp	r5, r4
 8011510:	d105      	bne.n	801151e <__libc_init_array+0x2e>
 8011512:	bd70      	pop	{r4, r5, r6, pc}
 8011514:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011518:	4798      	blx	r3
 801151a:	3501      	adds	r5, #1
 801151c:	e7ee      	b.n	80114fc <__libc_init_array+0xc>
 801151e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011522:	4798      	blx	r3
 8011524:	3501      	adds	r5, #1
 8011526:	e7f2      	b.n	801150e <__libc_init_array+0x1e>
 8011528:	08016a68 	.word	0x08016a68
 801152c:	08016a68 	.word	0x08016a68
 8011530:	08016a68 	.word	0x08016a68
 8011534:	08016a6c 	.word	0x08016a6c

08011538 <memset>:
 8011538:	4402      	add	r2, r0
 801153a:	4603      	mov	r3, r0
 801153c:	4293      	cmp	r3, r2
 801153e:	d100      	bne.n	8011542 <memset+0xa>
 8011540:	4770      	bx	lr
 8011542:	f803 1b01 	strb.w	r1, [r3], #1
 8011546:	e7f9      	b.n	801153c <memset+0x4>

08011548 <__cvt>:
 8011548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801154c:	ec55 4b10 	vmov	r4, r5, d0
 8011550:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8011552:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011556:	2d00      	cmp	r5, #0
 8011558:	460e      	mov	r6, r1
 801155a:	4691      	mov	r9, r2
 801155c:	4619      	mov	r1, r3
 801155e:	bfb8      	it	lt
 8011560:	4622      	movlt	r2, r4
 8011562:	462b      	mov	r3, r5
 8011564:	f027 0720 	bic.w	r7, r7, #32
 8011568:	bfbb      	ittet	lt
 801156a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801156e:	461d      	movlt	r5, r3
 8011570:	2300      	movge	r3, #0
 8011572:	232d      	movlt	r3, #45	; 0x2d
 8011574:	bfb8      	it	lt
 8011576:	4614      	movlt	r4, r2
 8011578:	2f46      	cmp	r7, #70	; 0x46
 801157a:	700b      	strb	r3, [r1, #0]
 801157c:	d004      	beq.n	8011588 <__cvt+0x40>
 801157e:	2f45      	cmp	r7, #69	; 0x45
 8011580:	d100      	bne.n	8011584 <__cvt+0x3c>
 8011582:	3601      	adds	r6, #1
 8011584:	2102      	movs	r1, #2
 8011586:	e000      	b.n	801158a <__cvt+0x42>
 8011588:	2103      	movs	r1, #3
 801158a:	ab03      	add	r3, sp, #12
 801158c:	9301      	str	r3, [sp, #4]
 801158e:	ab02      	add	r3, sp, #8
 8011590:	9300      	str	r3, [sp, #0]
 8011592:	4632      	mov	r2, r6
 8011594:	4653      	mov	r3, sl
 8011596:	ec45 4b10 	vmov	d0, r4, r5
 801159a:	f000 fe3d 	bl	8012218 <_dtoa_r>
 801159e:	2f47      	cmp	r7, #71	; 0x47
 80115a0:	4680      	mov	r8, r0
 80115a2:	d102      	bne.n	80115aa <__cvt+0x62>
 80115a4:	f019 0f01 	tst.w	r9, #1
 80115a8:	d026      	beq.n	80115f8 <__cvt+0xb0>
 80115aa:	2f46      	cmp	r7, #70	; 0x46
 80115ac:	eb08 0906 	add.w	r9, r8, r6
 80115b0:	d111      	bne.n	80115d6 <__cvt+0x8e>
 80115b2:	f898 3000 	ldrb.w	r3, [r8]
 80115b6:	2b30      	cmp	r3, #48	; 0x30
 80115b8:	d10a      	bne.n	80115d0 <__cvt+0x88>
 80115ba:	2200      	movs	r2, #0
 80115bc:	2300      	movs	r3, #0
 80115be:	4620      	mov	r0, r4
 80115c0:	4629      	mov	r1, r5
 80115c2:	f7ef faa9 	bl	8000b18 <__aeabi_dcmpeq>
 80115c6:	b918      	cbnz	r0, 80115d0 <__cvt+0x88>
 80115c8:	f1c6 0601 	rsb	r6, r6, #1
 80115cc:	f8ca 6000 	str.w	r6, [sl]
 80115d0:	f8da 3000 	ldr.w	r3, [sl]
 80115d4:	4499      	add	r9, r3
 80115d6:	2200      	movs	r2, #0
 80115d8:	2300      	movs	r3, #0
 80115da:	4620      	mov	r0, r4
 80115dc:	4629      	mov	r1, r5
 80115de:	f7ef fa9b 	bl	8000b18 <__aeabi_dcmpeq>
 80115e2:	b938      	cbnz	r0, 80115f4 <__cvt+0xac>
 80115e4:	2230      	movs	r2, #48	; 0x30
 80115e6:	9b03      	ldr	r3, [sp, #12]
 80115e8:	454b      	cmp	r3, r9
 80115ea:	d205      	bcs.n	80115f8 <__cvt+0xb0>
 80115ec:	1c59      	adds	r1, r3, #1
 80115ee:	9103      	str	r1, [sp, #12]
 80115f0:	701a      	strb	r2, [r3, #0]
 80115f2:	e7f8      	b.n	80115e6 <__cvt+0x9e>
 80115f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80115f8:	9b03      	ldr	r3, [sp, #12]
 80115fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80115fc:	eba3 0308 	sub.w	r3, r3, r8
 8011600:	4640      	mov	r0, r8
 8011602:	6013      	str	r3, [r2, #0]
 8011604:	b004      	add	sp, #16
 8011606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801160a <__exponent>:
 801160a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801160c:	2900      	cmp	r1, #0
 801160e:	4604      	mov	r4, r0
 8011610:	bfba      	itte	lt
 8011612:	4249      	neglt	r1, r1
 8011614:	232d      	movlt	r3, #45	; 0x2d
 8011616:	232b      	movge	r3, #43	; 0x2b
 8011618:	2909      	cmp	r1, #9
 801161a:	f804 2b02 	strb.w	r2, [r4], #2
 801161e:	7043      	strb	r3, [r0, #1]
 8011620:	dd20      	ble.n	8011664 <__exponent+0x5a>
 8011622:	f10d 0307 	add.w	r3, sp, #7
 8011626:	461f      	mov	r7, r3
 8011628:	260a      	movs	r6, #10
 801162a:	fb91 f5f6 	sdiv	r5, r1, r6
 801162e:	fb06 1115 	mls	r1, r6, r5, r1
 8011632:	3130      	adds	r1, #48	; 0x30
 8011634:	2d09      	cmp	r5, #9
 8011636:	f803 1c01 	strb.w	r1, [r3, #-1]
 801163a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 801163e:	4629      	mov	r1, r5
 8011640:	dc09      	bgt.n	8011656 <__exponent+0x4c>
 8011642:	3130      	adds	r1, #48	; 0x30
 8011644:	3b02      	subs	r3, #2
 8011646:	f802 1c01 	strb.w	r1, [r2, #-1]
 801164a:	42bb      	cmp	r3, r7
 801164c:	4622      	mov	r2, r4
 801164e:	d304      	bcc.n	801165a <__exponent+0x50>
 8011650:	1a10      	subs	r0, r2, r0
 8011652:	b003      	add	sp, #12
 8011654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011656:	4613      	mov	r3, r2
 8011658:	e7e7      	b.n	801162a <__exponent+0x20>
 801165a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801165e:	f804 2b01 	strb.w	r2, [r4], #1
 8011662:	e7f2      	b.n	801164a <__exponent+0x40>
 8011664:	2330      	movs	r3, #48	; 0x30
 8011666:	4419      	add	r1, r3
 8011668:	7083      	strb	r3, [r0, #2]
 801166a:	1d02      	adds	r2, r0, #4
 801166c:	70c1      	strb	r1, [r0, #3]
 801166e:	e7ef      	b.n	8011650 <__exponent+0x46>

08011670 <_printf_float>:
 8011670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011674:	b08d      	sub	sp, #52	; 0x34
 8011676:	460c      	mov	r4, r1
 8011678:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801167c:	4616      	mov	r6, r2
 801167e:	461f      	mov	r7, r3
 8011680:	4605      	mov	r5, r0
 8011682:	f001 fcfb 	bl	801307c <_localeconv_r>
 8011686:	6803      	ldr	r3, [r0, #0]
 8011688:	9304      	str	r3, [sp, #16]
 801168a:	4618      	mov	r0, r3
 801168c:	f7ee fdc8 	bl	8000220 <strlen>
 8011690:	2300      	movs	r3, #0
 8011692:	930a      	str	r3, [sp, #40]	; 0x28
 8011694:	f8d8 3000 	ldr.w	r3, [r8]
 8011698:	9005      	str	r0, [sp, #20]
 801169a:	3307      	adds	r3, #7
 801169c:	f023 0307 	bic.w	r3, r3, #7
 80116a0:	f103 0208 	add.w	r2, r3, #8
 80116a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80116a8:	f8d4 b000 	ldr.w	fp, [r4]
 80116ac:	f8c8 2000 	str.w	r2, [r8]
 80116b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116b4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80116b8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80116bc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80116c0:	9307      	str	r3, [sp, #28]
 80116c2:	f8cd 8018 	str.w	r8, [sp, #24]
 80116c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80116ca:	4ba7      	ldr	r3, [pc, #668]	; (8011968 <_printf_float+0x2f8>)
 80116cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80116d0:	f7ef fa54 	bl	8000b7c <__aeabi_dcmpun>
 80116d4:	bb70      	cbnz	r0, 8011734 <_printf_float+0xc4>
 80116d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80116da:	4ba3      	ldr	r3, [pc, #652]	; (8011968 <_printf_float+0x2f8>)
 80116dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80116e0:	f7ef fa2e 	bl	8000b40 <__aeabi_dcmple>
 80116e4:	bb30      	cbnz	r0, 8011734 <_printf_float+0xc4>
 80116e6:	2200      	movs	r2, #0
 80116e8:	2300      	movs	r3, #0
 80116ea:	4640      	mov	r0, r8
 80116ec:	4649      	mov	r1, r9
 80116ee:	f7ef fa1d 	bl	8000b2c <__aeabi_dcmplt>
 80116f2:	b110      	cbz	r0, 80116fa <_printf_float+0x8a>
 80116f4:	232d      	movs	r3, #45	; 0x2d
 80116f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80116fa:	4a9c      	ldr	r2, [pc, #624]	; (801196c <_printf_float+0x2fc>)
 80116fc:	4b9c      	ldr	r3, [pc, #624]	; (8011970 <_printf_float+0x300>)
 80116fe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8011702:	bf8c      	ite	hi
 8011704:	4690      	movhi	r8, r2
 8011706:	4698      	movls	r8, r3
 8011708:	2303      	movs	r3, #3
 801170a:	f02b 0204 	bic.w	r2, fp, #4
 801170e:	6123      	str	r3, [r4, #16]
 8011710:	6022      	str	r2, [r4, #0]
 8011712:	f04f 0900 	mov.w	r9, #0
 8011716:	9700      	str	r7, [sp, #0]
 8011718:	4633      	mov	r3, r6
 801171a:	aa0b      	add	r2, sp, #44	; 0x2c
 801171c:	4621      	mov	r1, r4
 801171e:	4628      	mov	r0, r5
 8011720:	f000 f9e6 	bl	8011af0 <_printf_common>
 8011724:	3001      	adds	r0, #1
 8011726:	f040 808d 	bne.w	8011844 <_printf_float+0x1d4>
 801172a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801172e:	b00d      	add	sp, #52	; 0x34
 8011730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011734:	4642      	mov	r2, r8
 8011736:	464b      	mov	r3, r9
 8011738:	4640      	mov	r0, r8
 801173a:	4649      	mov	r1, r9
 801173c:	f7ef fa1e 	bl	8000b7c <__aeabi_dcmpun>
 8011740:	b110      	cbz	r0, 8011748 <_printf_float+0xd8>
 8011742:	4a8c      	ldr	r2, [pc, #560]	; (8011974 <_printf_float+0x304>)
 8011744:	4b8c      	ldr	r3, [pc, #560]	; (8011978 <_printf_float+0x308>)
 8011746:	e7da      	b.n	80116fe <_printf_float+0x8e>
 8011748:	6861      	ldr	r1, [r4, #4]
 801174a:	1c4b      	adds	r3, r1, #1
 801174c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8011750:	a80a      	add	r0, sp, #40	; 0x28
 8011752:	d13e      	bne.n	80117d2 <_printf_float+0x162>
 8011754:	2306      	movs	r3, #6
 8011756:	6063      	str	r3, [r4, #4]
 8011758:	2300      	movs	r3, #0
 801175a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801175e:	ab09      	add	r3, sp, #36	; 0x24
 8011760:	9300      	str	r3, [sp, #0]
 8011762:	ec49 8b10 	vmov	d0, r8, r9
 8011766:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801176a:	6022      	str	r2, [r4, #0]
 801176c:	f8cd a004 	str.w	sl, [sp, #4]
 8011770:	6861      	ldr	r1, [r4, #4]
 8011772:	4628      	mov	r0, r5
 8011774:	f7ff fee8 	bl	8011548 <__cvt>
 8011778:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 801177c:	2b47      	cmp	r3, #71	; 0x47
 801177e:	4680      	mov	r8, r0
 8011780:	d109      	bne.n	8011796 <_printf_float+0x126>
 8011782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011784:	1cd8      	adds	r0, r3, #3
 8011786:	db02      	blt.n	801178e <_printf_float+0x11e>
 8011788:	6862      	ldr	r2, [r4, #4]
 801178a:	4293      	cmp	r3, r2
 801178c:	dd47      	ble.n	801181e <_printf_float+0x1ae>
 801178e:	f1aa 0a02 	sub.w	sl, sl, #2
 8011792:	fa5f fa8a 	uxtb.w	sl, sl
 8011796:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801179a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801179c:	d824      	bhi.n	80117e8 <_printf_float+0x178>
 801179e:	3901      	subs	r1, #1
 80117a0:	4652      	mov	r2, sl
 80117a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80117a6:	9109      	str	r1, [sp, #36]	; 0x24
 80117a8:	f7ff ff2f 	bl	801160a <__exponent>
 80117ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80117ae:	1813      	adds	r3, r2, r0
 80117b0:	2a01      	cmp	r2, #1
 80117b2:	4681      	mov	r9, r0
 80117b4:	6123      	str	r3, [r4, #16]
 80117b6:	dc02      	bgt.n	80117be <_printf_float+0x14e>
 80117b8:	6822      	ldr	r2, [r4, #0]
 80117ba:	07d1      	lsls	r1, r2, #31
 80117bc:	d501      	bpl.n	80117c2 <_printf_float+0x152>
 80117be:	3301      	adds	r3, #1
 80117c0:	6123      	str	r3, [r4, #16]
 80117c2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d0a5      	beq.n	8011716 <_printf_float+0xa6>
 80117ca:	232d      	movs	r3, #45	; 0x2d
 80117cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80117d0:	e7a1      	b.n	8011716 <_printf_float+0xa6>
 80117d2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80117d6:	f000 8177 	beq.w	8011ac8 <_printf_float+0x458>
 80117da:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80117de:	d1bb      	bne.n	8011758 <_printf_float+0xe8>
 80117e0:	2900      	cmp	r1, #0
 80117e2:	d1b9      	bne.n	8011758 <_printf_float+0xe8>
 80117e4:	2301      	movs	r3, #1
 80117e6:	e7b6      	b.n	8011756 <_printf_float+0xe6>
 80117e8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80117ec:	d119      	bne.n	8011822 <_printf_float+0x1b2>
 80117ee:	2900      	cmp	r1, #0
 80117f0:	6863      	ldr	r3, [r4, #4]
 80117f2:	dd0c      	ble.n	801180e <_printf_float+0x19e>
 80117f4:	6121      	str	r1, [r4, #16]
 80117f6:	b913      	cbnz	r3, 80117fe <_printf_float+0x18e>
 80117f8:	6822      	ldr	r2, [r4, #0]
 80117fa:	07d2      	lsls	r2, r2, #31
 80117fc:	d502      	bpl.n	8011804 <_printf_float+0x194>
 80117fe:	3301      	adds	r3, #1
 8011800:	440b      	add	r3, r1
 8011802:	6123      	str	r3, [r4, #16]
 8011804:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011806:	65a3      	str	r3, [r4, #88]	; 0x58
 8011808:	f04f 0900 	mov.w	r9, #0
 801180c:	e7d9      	b.n	80117c2 <_printf_float+0x152>
 801180e:	b913      	cbnz	r3, 8011816 <_printf_float+0x1a6>
 8011810:	6822      	ldr	r2, [r4, #0]
 8011812:	07d0      	lsls	r0, r2, #31
 8011814:	d501      	bpl.n	801181a <_printf_float+0x1aa>
 8011816:	3302      	adds	r3, #2
 8011818:	e7f3      	b.n	8011802 <_printf_float+0x192>
 801181a:	2301      	movs	r3, #1
 801181c:	e7f1      	b.n	8011802 <_printf_float+0x192>
 801181e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8011822:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011826:	4293      	cmp	r3, r2
 8011828:	db05      	blt.n	8011836 <_printf_float+0x1c6>
 801182a:	6822      	ldr	r2, [r4, #0]
 801182c:	6123      	str	r3, [r4, #16]
 801182e:	07d1      	lsls	r1, r2, #31
 8011830:	d5e8      	bpl.n	8011804 <_printf_float+0x194>
 8011832:	3301      	adds	r3, #1
 8011834:	e7e5      	b.n	8011802 <_printf_float+0x192>
 8011836:	2b00      	cmp	r3, #0
 8011838:	bfd4      	ite	le
 801183a:	f1c3 0302 	rsble	r3, r3, #2
 801183e:	2301      	movgt	r3, #1
 8011840:	4413      	add	r3, r2
 8011842:	e7de      	b.n	8011802 <_printf_float+0x192>
 8011844:	6823      	ldr	r3, [r4, #0]
 8011846:	055a      	lsls	r2, r3, #21
 8011848:	d407      	bmi.n	801185a <_printf_float+0x1ea>
 801184a:	6923      	ldr	r3, [r4, #16]
 801184c:	4642      	mov	r2, r8
 801184e:	4631      	mov	r1, r6
 8011850:	4628      	mov	r0, r5
 8011852:	47b8      	blx	r7
 8011854:	3001      	adds	r0, #1
 8011856:	d12b      	bne.n	80118b0 <_printf_float+0x240>
 8011858:	e767      	b.n	801172a <_printf_float+0xba>
 801185a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801185e:	f240 80dc 	bls.w	8011a1a <_printf_float+0x3aa>
 8011862:	2200      	movs	r2, #0
 8011864:	2300      	movs	r3, #0
 8011866:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801186a:	f7ef f955 	bl	8000b18 <__aeabi_dcmpeq>
 801186e:	2800      	cmp	r0, #0
 8011870:	d033      	beq.n	80118da <_printf_float+0x26a>
 8011872:	2301      	movs	r3, #1
 8011874:	4a41      	ldr	r2, [pc, #260]	; (801197c <_printf_float+0x30c>)
 8011876:	4631      	mov	r1, r6
 8011878:	4628      	mov	r0, r5
 801187a:	47b8      	blx	r7
 801187c:	3001      	adds	r0, #1
 801187e:	f43f af54 	beq.w	801172a <_printf_float+0xba>
 8011882:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011886:	429a      	cmp	r2, r3
 8011888:	db02      	blt.n	8011890 <_printf_float+0x220>
 801188a:	6823      	ldr	r3, [r4, #0]
 801188c:	07d8      	lsls	r0, r3, #31
 801188e:	d50f      	bpl.n	80118b0 <_printf_float+0x240>
 8011890:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011894:	4631      	mov	r1, r6
 8011896:	4628      	mov	r0, r5
 8011898:	47b8      	blx	r7
 801189a:	3001      	adds	r0, #1
 801189c:	f43f af45 	beq.w	801172a <_printf_float+0xba>
 80118a0:	f04f 0800 	mov.w	r8, #0
 80118a4:	f104 091a 	add.w	r9, r4, #26
 80118a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118aa:	3b01      	subs	r3, #1
 80118ac:	4543      	cmp	r3, r8
 80118ae:	dc09      	bgt.n	80118c4 <_printf_float+0x254>
 80118b0:	6823      	ldr	r3, [r4, #0]
 80118b2:	079b      	lsls	r3, r3, #30
 80118b4:	f100 8103 	bmi.w	8011abe <_printf_float+0x44e>
 80118b8:	68e0      	ldr	r0, [r4, #12]
 80118ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80118bc:	4298      	cmp	r0, r3
 80118be:	bfb8      	it	lt
 80118c0:	4618      	movlt	r0, r3
 80118c2:	e734      	b.n	801172e <_printf_float+0xbe>
 80118c4:	2301      	movs	r3, #1
 80118c6:	464a      	mov	r2, r9
 80118c8:	4631      	mov	r1, r6
 80118ca:	4628      	mov	r0, r5
 80118cc:	47b8      	blx	r7
 80118ce:	3001      	adds	r0, #1
 80118d0:	f43f af2b 	beq.w	801172a <_printf_float+0xba>
 80118d4:	f108 0801 	add.w	r8, r8, #1
 80118d8:	e7e6      	b.n	80118a8 <_printf_float+0x238>
 80118da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118dc:	2b00      	cmp	r3, #0
 80118de:	dc2b      	bgt.n	8011938 <_printf_float+0x2c8>
 80118e0:	2301      	movs	r3, #1
 80118e2:	4a26      	ldr	r2, [pc, #152]	; (801197c <_printf_float+0x30c>)
 80118e4:	4631      	mov	r1, r6
 80118e6:	4628      	mov	r0, r5
 80118e8:	47b8      	blx	r7
 80118ea:	3001      	adds	r0, #1
 80118ec:	f43f af1d 	beq.w	801172a <_printf_float+0xba>
 80118f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118f2:	b923      	cbnz	r3, 80118fe <_printf_float+0x28e>
 80118f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118f6:	b913      	cbnz	r3, 80118fe <_printf_float+0x28e>
 80118f8:	6823      	ldr	r3, [r4, #0]
 80118fa:	07d9      	lsls	r1, r3, #31
 80118fc:	d5d8      	bpl.n	80118b0 <_printf_float+0x240>
 80118fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011902:	4631      	mov	r1, r6
 8011904:	4628      	mov	r0, r5
 8011906:	47b8      	blx	r7
 8011908:	3001      	adds	r0, #1
 801190a:	f43f af0e 	beq.w	801172a <_printf_float+0xba>
 801190e:	f04f 0900 	mov.w	r9, #0
 8011912:	f104 0a1a 	add.w	sl, r4, #26
 8011916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011918:	425b      	negs	r3, r3
 801191a:	454b      	cmp	r3, r9
 801191c:	dc01      	bgt.n	8011922 <_printf_float+0x2b2>
 801191e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011920:	e794      	b.n	801184c <_printf_float+0x1dc>
 8011922:	2301      	movs	r3, #1
 8011924:	4652      	mov	r2, sl
 8011926:	4631      	mov	r1, r6
 8011928:	4628      	mov	r0, r5
 801192a:	47b8      	blx	r7
 801192c:	3001      	adds	r0, #1
 801192e:	f43f aefc 	beq.w	801172a <_printf_float+0xba>
 8011932:	f109 0901 	add.w	r9, r9, #1
 8011936:	e7ee      	b.n	8011916 <_printf_float+0x2a6>
 8011938:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801193a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801193c:	429a      	cmp	r2, r3
 801193e:	bfa8      	it	ge
 8011940:	461a      	movge	r2, r3
 8011942:	2a00      	cmp	r2, #0
 8011944:	4691      	mov	r9, r2
 8011946:	dd07      	ble.n	8011958 <_printf_float+0x2e8>
 8011948:	4613      	mov	r3, r2
 801194a:	4631      	mov	r1, r6
 801194c:	4642      	mov	r2, r8
 801194e:	4628      	mov	r0, r5
 8011950:	47b8      	blx	r7
 8011952:	3001      	adds	r0, #1
 8011954:	f43f aee9 	beq.w	801172a <_printf_float+0xba>
 8011958:	f104 031a 	add.w	r3, r4, #26
 801195c:	f04f 0b00 	mov.w	fp, #0
 8011960:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011964:	9306      	str	r3, [sp, #24]
 8011966:	e015      	b.n	8011994 <_printf_float+0x324>
 8011968:	7fefffff 	.word	0x7fefffff
 801196c:	08016764 	.word	0x08016764
 8011970:	08016760 	.word	0x08016760
 8011974:	0801676c 	.word	0x0801676c
 8011978:	08016768 	.word	0x08016768
 801197c:	08016a1c 	.word	0x08016a1c
 8011980:	2301      	movs	r3, #1
 8011982:	9a06      	ldr	r2, [sp, #24]
 8011984:	4631      	mov	r1, r6
 8011986:	4628      	mov	r0, r5
 8011988:	47b8      	blx	r7
 801198a:	3001      	adds	r0, #1
 801198c:	f43f aecd 	beq.w	801172a <_printf_float+0xba>
 8011990:	f10b 0b01 	add.w	fp, fp, #1
 8011994:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8011998:	ebaa 0309 	sub.w	r3, sl, r9
 801199c:	455b      	cmp	r3, fp
 801199e:	dcef      	bgt.n	8011980 <_printf_float+0x310>
 80119a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80119a4:	429a      	cmp	r2, r3
 80119a6:	44d0      	add	r8, sl
 80119a8:	db15      	blt.n	80119d6 <_printf_float+0x366>
 80119aa:	6823      	ldr	r3, [r4, #0]
 80119ac:	07da      	lsls	r2, r3, #31
 80119ae:	d412      	bmi.n	80119d6 <_printf_float+0x366>
 80119b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80119b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80119b4:	eba3 020a 	sub.w	r2, r3, sl
 80119b8:	eba3 0a01 	sub.w	sl, r3, r1
 80119bc:	4592      	cmp	sl, r2
 80119be:	bfa8      	it	ge
 80119c0:	4692      	movge	sl, r2
 80119c2:	f1ba 0f00 	cmp.w	sl, #0
 80119c6:	dc0e      	bgt.n	80119e6 <_printf_float+0x376>
 80119c8:	f04f 0800 	mov.w	r8, #0
 80119cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80119d0:	f104 091a 	add.w	r9, r4, #26
 80119d4:	e019      	b.n	8011a0a <_printf_float+0x39a>
 80119d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80119da:	4631      	mov	r1, r6
 80119dc:	4628      	mov	r0, r5
 80119de:	47b8      	blx	r7
 80119e0:	3001      	adds	r0, #1
 80119e2:	d1e5      	bne.n	80119b0 <_printf_float+0x340>
 80119e4:	e6a1      	b.n	801172a <_printf_float+0xba>
 80119e6:	4653      	mov	r3, sl
 80119e8:	4642      	mov	r2, r8
 80119ea:	4631      	mov	r1, r6
 80119ec:	4628      	mov	r0, r5
 80119ee:	47b8      	blx	r7
 80119f0:	3001      	adds	r0, #1
 80119f2:	d1e9      	bne.n	80119c8 <_printf_float+0x358>
 80119f4:	e699      	b.n	801172a <_printf_float+0xba>
 80119f6:	2301      	movs	r3, #1
 80119f8:	464a      	mov	r2, r9
 80119fa:	4631      	mov	r1, r6
 80119fc:	4628      	mov	r0, r5
 80119fe:	47b8      	blx	r7
 8011a00:	3001      	adds	r0, #1
 8011a02:	f43f ae92 	beq.w	801172a <_printf_float+0xba>
 8011a06:	f108 0801 	add.w	r8, r8, #1
 8011a0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011a0e:	1a9b      	subs	r3, r3, r2
 8011a10:	eba3 030a 	sub.w	r3, r3, sl
 8011a14:	4543      	cmp	r3, r8
 8011a16:	dcee      	bgt.n	80119f6 <_printf_float+0x386>
 8011a18:	e74a      	b.n	80118b0 <_printf_float+0x240>
 8011a1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011a1c:	2a01      	cmp	r2, #1
 8011a1e:	dc01      	bgt.n	8011a24 <_printf_float+0x3b4>
 8011a20:	07db      	lsls	r3, r3, #31
 8011a22:	d53a      	bpl.n	8011a9a <_printf_float+0x42a>
 8011a24:	2301      	movs	r3, #1
 8011a26:	4642      	mov	r2, r8
 8011a28:	4631      	mov	r1, r6
 8011a2a:	4628      	mov	r0, r5
 8011a2c:	47b8      	blx	r7
 8011a2e:	3001      	adds	r0, #1
 8011a30:	f43f ae7b 	beq.w	801172a <_printf_float+0xba>
 8011a34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011a38:	4631      	mov	r1, r6
 8011a3a:	4628      	mov	r0, r5
 8011a3c:	47b8      	blx	r7
 8011a3e:	3001      	adds	r0, #1
 8011a40:	f108 0801 	add.w	r8, r8, #1
 8011a44:	f43f ae71 	beq.w	801172a <_printf_float+0xba>
 8011a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a4a:	2200      	movs	r2, #0
 8011a4c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8011a50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011a54:	2300      	movs	r3, #0
 8011a56:	f7ef f85f 	bl	8000b18 <__aeabi_dcmpeq>
 8011a5a:	b9c8      	cbnz	r0, 8011a90 <_printf_float+0x420>
 8011a5c:	4653      	mov	r3, sl
 8011a5e:	4642      	mov	r2, r8
 8011a60:	4631      	mov	r1, r6
 8011a62:	4628      	mov	r0, r5
 8011a64:	47b8      	blx	r7
 8011a66:	3001      	adds	r0, #1
 8011a68:	d10e      	bne.n	8011a88 <_printf_float+0x418>
 8011a6a:	e65e      	b.n	801172a <_printf_float+0xba>
 8011a6c:	2301      	movs	r3, #1
 8011a6e:	4652      	mov	r2, sl
 8011a70:	4631      	mov	r1, r6
 8011a72:	4628      	mov	r0, r5
 8011a74:	47b8      	blx	r7
 8011a76:	3001      	adds	r0, #1
 8011a78:	f43f ae57 	beq.w	801172a <_printf_float+0xba>
 8011a7c:	f108 0801 	add.w	r8, r8, #1
 8011a80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a82:	3b01      	subs	r3, #1
 8011a84:	4543      	cmp	r3, r8
 8011a86:	dcf1      	bgt.n	8011a6c <_printf_float+0x3fc>
 8011a88:	464b      	mov	r3, r9
 8011a8a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011a8e:	e6de      	b.n	801184e <_printf_float+0x1de>
 8011a90:	f04f 0800 	mov.w	r8, #0
 8011a94:	f104 0a1a 	add.w	sl, r4, #26
 8011a98:	e7f2      	b.n	8011a80 <_printf_float+0x410>
 8011a9a:	2301      	movs	r3, #1
 8011a9c:	e7df      	b.n	8011a5e <_printf_float+0x3ee>
 8011a9e:	2301      	movs	r3, #1
 8011aa0:	464a      	mov	r2, r9
 8011aa2:	4631      	mov	r1, r6
 8011aa4:	4628      	mov	r0, r5
 8011aa6:	47b8      	blx	r7
 8011aa8:	3001      	adds	r0, #1
 8011aaa:	f43f ae3e 	beq.w	801172a <_printf_float+0xba>
 8011aae:	f108 0801 	add.w	r8, r8, #1
 8011ab2:	68e3      	ldr	r3, [r4, #12]
 8011ab4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011ab6:	1a9b      	subs	r3, r3, r2
 8011ab8:	4543      	cmp	r3, r8
 8011aba:	dcf0      	bgt.n	8011a9e <_printf_float+0x42e>
 8011abc:	e6fc      	b.n	80118b8 <_printf_float+0x248>
 8011abe:	f04f 0800 	mov.w	r8, #0
 8011ac2:	f104 0919 	add.w	r9, r4, #25
 8011ac6:	e7f4      	b.n	8011ab2 <_printf_float+0x442>
 8011ac8:	2900      	cmp	r1, #0
 8011aca:	f43f ae8b 	beq.w	80117e4 <_printf_float+0x174>
 8011ace:	2300      	movs	r3, #0
 8011ad0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011ad4:	ab09      	add	r3, sp, #36	; 0x24
 8011ad6:	9300      	str	r3, [sp, #0]
 8011ad8:	ec49 8b10 	vmov	d0, r8, r9
 8011adc:	6022      	str	r2, [r4, #0]
 8011ade:	f8cd a004 	str.w	sl, [sp, #4]
 8011ae2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011ae6:	4628      	mov	r0, r5
 8011ae8:	f7ff fd2e 	bl	8011548 <__cvt>
 8011aec:	4680      	mov	r8, r0
 8011aee:	e648      	b.n	8011782 <_printf_float+0x112>

08011af0 <_printf_common>:
 8011af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011af4:	4691      	mov	r9, r2
 8011af6:	461f      	mov	r7, r3
 8011af8:	688a      	ldr	r2, [r1, #8]
 8011afa:	690b      	ldr	r3, [r1, #16]
 8011afc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011b00:	4293      	cmp	r3, r2
 8011b02:	bfb8      	it	lt
 8011b04:	4613      	movlt	r3, r2
 8011b06:	f8c9 3000 	str.w	r3, [r9]
 8011b0a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011b0e:	4606      	mov	r6, r0
 8011b10:	460c      	mov	r4, r1
 8011b12:	b112      	cbz	r2, 8011b1a <_printf_common+0x2a>
 8011b14:	3301      	adds	r3, #1
 8011b16:	f8c9 3000 	str.w	r3, [r9]
 8011b1a:	6823      	ldr	r3, [r4, #0]
 8011b1c:	0699      	lsls	r1, r3, #26
 8011b1e:	bf42      	ittt	mi
 8011b20:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011b24:	3302      	addmi	r3, #2
 8011b26:	f8c9 3000 	strmi.w	r3, [r9]
 8011b2a:	6825      	ldr	r5, [r4, #0]
 8011b2c:	f015 0506 	ands.w	r5, r5, #6
 8011b30:	d107      	bne.n	8011b42 <_printf_common+0x52>
 8011b32:	f104 0a19 	add.w	sl, r4, #25
 8011b36:	68e3      	ldr	r3, [r4, #12]
 8011b38:	f8d9 2000 	ldr.w	r2, [r9]
 8011b3c:	1a9b      	subs	r3, r3, r2
 8011b3e:	42ab      	cmp	r3, r5
 8011b40:	dc28      	bgt.n	8011b94 <_printf_common+0xa4>
 8011b42:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011b46:	6822      	ldr	r2, [r4, #0]
 8011b48:	3300      	adds	r3, #0
 8011b4a:	bf18      	it	ne
 8011b4c:	2301      	movne	r3, #1
 8011b4e:	0692      	lsls	r2, r2, #26
 8011b50:	d42d      	bmi.n	8011bae <_printf_common+0xbe>
 8011b52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011b56:	4639      	mov	r1, r7
 8011b58:	4630      	mov	r0, r6
 8011b5a:	47c0      	blx	r8
 8011b5c:	3001      	adds	r0, #1
 8011b5e:	d020      	beq.n	8011ba2 <_printf_common+0xb2>
 8011b60:	6823      	ldr	r3, [r4, #0]
 8011b62:	68e5      	ldr	r5, [r4, #12]
 8011b64:	f8d9 2000 	ldr.w	r2, [r9]
 8011b68:	f003 0306 	and.w	r3, r3, #6
 8011b6c:	2b04      	cmp	r3, #4
 8011b6e:	bf08      	it	eq
 8011b70:	1aad      	subeq	r5, r5, r2
 8011b72:	68a3      	ldr	r3, [r4, #8]
 8011b74:	6922      	ldr	r2, [r4, #16]
 8011b76:	bf0c      	ite	eq
 8011b78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011b7c:	2500      	movne	r5, #0
 8011b7e:	4293      	cmp	r3, r2
 8011b80:	bfc4      	itt	gt
 8011b82:	1a9b      	subgt	r3, r3, r2
 8011b84:	18ed      	addgt	r5, r5, r3
 8011b86:	f04f 0900 	mov.w	r9, #0
 8011b8a:	341a      	adds	r4, #26
 8011b8c:	454d      	cmp	r5, r9
 8011b8e:	d11a      	bne.n	8011bc6 <_printf_common+0xd6>
 8011b90:	2000      	movs	r0, #0
 8011b92:	e008      	b.n	8011ba6 <_printf_common+0xb6>
 8011b94:	2301      	movs	r3, #1
 8011b96:	4652      	mov	r2, sl
 8011b98:	4639      	mov	r1, r7
 8011b9a:	4630      	mov	r0, r6
 8011b9c:	47c0      	blx	r8
 8011b9e:	3001      	adds	r0, #1
 8011ba0:	d103      	bne.n	8011baa <_printf_common+0xba>
 8011ba2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011baa:	3501      	adds	r5, #1
 8011bac:	e7c3      	b.n	8011b36 <_printf_common+0x46>
 8011bae:	18e1      	adds	r1, r4, r3
 8011bb0:	1c5a      	adds	r2, r3, #1
 8011bb2:	2030      	movs	r0, #48	; 0x30
 8011bb4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011bb8:	4422      	add	r2, r4
 8011bba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011bbe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011bc2:	3302      	adds	r3, #2
 8011bc4:	e7c5      	b.n	8011b52 <_printf_common+0x62>
 8011bc6:	2301      	movs	r3, #1
 8011bc8:	4622      	mov	r2, r4
 8011bca:	4639      	mov	r1, r7
 8011bcc:	4630      	mov	r0, r6
 8011bce:	47c0      	blx	r8
 8011bd0:	3001      	adds	r0, #1
 8011bd2:	d0e6      	beq.n	8011ba2 <_printf_common+0xb2>
 8011bd4:	f109 0901 	add.w	r9, r9, #1
 8011bd8:	e7d8      	b.n	8011b8c <_printf_common+0x9c>
	...

08011bdc <_printf_i>:
 8011bdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011be0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011be4:	460c      	mov	r4, r1
 8011be6:	7e09      	ldrb	r1, [r1, #24]
 8011be8:	b085      	sub	sp, #20
 8011bea:	296e      	cmp	r1, #110	; 0x6e
 8011bec:	4617      	mov	r7, r2
 8011bee:	4606      	mov	r6, r0
 8011bf0:	4698      	mov	r8, r3
 8011bf2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011bf4:	f000 80b3 	beq.w	8011d5e <_printf_i+0x182>
 8011bf8:	d822      	bhi.n	8011c40 <_printf_i+0x64>
 8011bfa:	2963      	cmp	r1, #99	; 0x63
 8011bfc:	d036      	beq.n	8011c6c <_printf_i+0x90>
 8011bfe:	d80a      	bhi.n	8011c16 <_printf_i+0x3a>
 8011c00:	2900      	cmp	r1, #0
 8011c02:	f000 80b9 	beq.w	8011d78 <_printf_i+0x19c>
 8011c06:	2958      	cmp	r1, #88	; 0x58
 8011c08:	f000 8083 	beq.w	8011d12 <_printf_i+0x136>
 8011c0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011c10:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011c14:	e032      	b.n	8011c7c <_printf_i+0xa0>
 8011c16:	2964      	cmp	r1, #100	; 0x64
 8011c18:	d001      	beq.n	8011c1e <_printf_i+0x42>
 8011c1a:	2969      	cmp	r1, #105	; 0x69
 8011c1c:	d1f6      	bne.n	8011c0c <_printf_i+0x30>
 8011c1e:	6820      	ldr	r0, [r4, #0]
 8011c20:	6813      	ldr	r3, [r2, #0]
 8011c22:	0605      	lsls	r5, r0, #24
 8011c24:	f103 0104 	add.w	r1, r3, #4
 8011c28:	d52a      	bpl.n	8011c80 <_printf_i+0xa4>
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	6011      	str	r1, [r2, #0]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	da03      	bge.n	8011c3a <_printf_i+0x5e>
 8011c32:	222d      	movs	r2, #45	; 0x2d
 8011c34:	425b      	negs	r3, r3
 8011c36:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011c3a:	486f      	ldr	r0, [pc, #444]	; (8011df8 <_printf_i+0x21c>)
 8011c3c:	220a      	movs	r2, #10
 8011c3e:	e039      	b.n	8011cb4 <_printf_i+0xd8>
 8011c40:	2973      	cmp	r1, #115	; 0x73
 8011c42:	f000 809d 	beq.w	8011d80 <_printf_i+0x1a4>
 8011c46:	d808      	bhi.n	8011c5a <_printf_i+0x7e>
 8011c48:	296f      	cmp	r1, #111	; 0x6f
 8011c4a:	d020      	beq.n	8011c8e <_printf_i+0xb2>
 8011c4c:	2970      	cmp	r1, #112	; 0x70
 8011c4e:	d1dd      	bne.n	8011c0c <_printf_i+0x30>
 8011c50:	6823      	ldr	r3, [r4, #0]
 8011c52:	f043 0320 	orr.w	r3, r3, #32
 8011c56:	6023      	str	r3, [r4, #0]
 8011c58:	e003      	b.n	8011c62 <_printf_i+0x86>
 8011c5a:	2975      	cmp	r1, #117	; 0x75
 8011c5c:	d017      	beq.n	8011c8e <_printf_i+0xb2>
 8011c5e:	2978      	cmp	r1, #120	; 0x78
 8011c60:	d1d4      	bne.n	8011c0c <_printf_i+0x30>
 8011c62:	2378      	movs	r3, #120	; 0x78
 8011c64:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011c68:	4864      	ldr	r0, [pc, #400]	; (8011dfc <_printf_i+0x220>)
 8011c6a:	e055      	b.n	8011d18 <_printf_i+0x13c>
 8011c6c:	6813      	ldr	r3, [r2, #0]
 8011c6e:	1d19      	adds	r1, r3, #4
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	6011      	str	r1, [r2, #0]
 8011c74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011c78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011c7c:	2301      	movs	r3, #1
 8011c7e:	e08c      	b.n	8011d9a <_printf_i+0x1be>
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	6011      	str	r1, [r2, #0]
 8011c84:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011c88:	bf18      	it	ne
 8011c8a:	b21b      	sxthne	r3, r3
 8011c8c:	e7cf      	b.n	8011c2e <_printf_i+0x52>
 8011c8e:	6813      	ldr	r3, [r2, #0]
 8011c90:	6825      	ldr	r5, [r4, #0]
 8011c92:	1d18      	adds	r0, r3, #4
 8011c94:	6010      	str	r0, [r2, #0]
 8011c96:	0628      	lsls	r0, r5, #24
 8011c98:	d501      	bpl.n	8011c9e <_printf_i+0xc2>
 8011c9a:	681b      	ldr	r3, [r3, #0]
 8011c9c:	e002      	b.n	8011ca4 <_printf_i+0xc8>
 8011c9e:	0668      	lsls	r0, r5, #25
 8011ca0:	d5fb      	bpl.n	8011c9a <_printf_i+0xbe>
 8011ca2:	881b      	ldrh	r3, [r3, #0]
 8011ca4:	4854      	ldr	r0, [pc, #336]	; (8011df8 <_printf_i+0x21c>)
 8011ca6:	296f      	cmp	r1, #111	; 0x6f
 8011ca8:	bf14      	ite	ne
 8011caa:	220a      	movne	r2, #10
 8011cac:	2208      	moveq	r2, #8
 8011cae:	2100      	movs	r1, #0
 8011cb0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011cb4:	6865      	ldr	r5, [r4, #4]
 8011cb6:	60a5      	str	r5, [r4, #8]
 8011cb8:	2d00      	cmp	r5, #0
 8011cba:	f2c0 8095 	blt.w	8011de8 <_printf_i+0x20c>
 8011cbe:	6821      	ldr	r1, [r4, #0]
 8011cc0:	f021 0104 	bic.w	r1, r1, #4
 8011cc4:	6021      	str	r1, [r4, #0]
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d13d      	bne.n	8011d46 <_printf_i+0x16a>
 8011cca:	2d00      	cmp	r5, #0
 8011ccc:	f040 808e 	bne.w	8011dec <_printf_i+0x210>
 8011cd0:	4665      	mov	r5, ip
 8011cd2:	2a08      	cmp	r2, #8
 8011cd4:	d10b      	bne.n	8011cee <_printf_i+0x112>
 8011cd6:	6823      	ldr	r3, [r4, #0]
 8011cd8:	07db      	lsls	r3, r3, #31
 8011cda:	d508      	bpl.n	8011cee <_printf_i+0x112>
 8011cdc:	6923      	ldr	r3, [r4, #16]
 8011cde:	6862      	ldr	r2, [r4, #4]
 8011ce0:	429a      	cmp	r2, r3
 8011ce2:	bfde      	ittt	le
 8011ce4:	2330      	movle	r3, #48	; 0x30
 8011ce6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011cea:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8011cee:	ebac 0305 	sub.w	r3, ip, r5
 8011cf2:	6123      	str	r3, [r4, #16]
 8011cf4:	f8cd 8000 	str.w	r8, [sp]
 8011cf8:	463b      	mov	r3, r7
 8011cfa:	aa03      	add	r2, sp, #12
 8011cfc:	4621      	mov	r1, r4
 8011cfe:	4630      	mov	r0, r6
 8011d00:	f7ff fef6 	bl	8011af0 <_printf_common>
 8011d04:	3001      	adds	r0, #1
 8011d06:	d14d      	bne.n	8011da4 <_printf_i+0x1c8>
 8011d08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011d0c:	b005      	add	sp, #20
 8011d0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d12:	4839      	ldr	r0, [pc, #228]	; (8011df8 <_printf_i+0x21c>)
 8011d14:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011d18:	6813      	ldr	r3, [r2, #0]
 8011d1a:	6821      	ldr	r1, [r4, #0]
 8011d1c:	1d1d      	adds	r5, r3, #4
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	6015      	str	r5, [r2, #0]
 8011d22:	060a      	lsls	r2, r1, #24
 8011d24:	d50b      	bpl.n	8011d3e <_printf_i+0x162>
 8011d26:	07ca      	lsls	r2, r1, #31
 8011d28:	bf44      	itt	mi
 8011d2a:	f041 0120 	orrmi.w	r1, r1, #32
 8011d2e:	6021      	strmi	r1, [r4, #0]
 8011d30:	b91b      	cbnz	r3, 8011d3a <_printf_i+0x15e>
 8011d32:	6822      	ldr	r2, [r4, #0]
 8011d34:	f022 0220 	bic.w	r2, r2, #32
 8011d38:	6022      	str	r2, [r4, #0]
 8011d3a:	2210      	movs	r2, #16
 8011d3c:	e7b7      	b.n	8011cae <_printf_i+0xd2>
 8011d3e:	064d      	lsls	r5, r1, #25
 8011d40:	bf48      	it	mi
 8011d42:	b29b      	uxthmi	r3, r3
 8011d44:	e7ef      	b.n	8011d26 <_printf_i+0x14a>
 8011d46:	4665      	mov	r5, ip
 8011d48:	fbb3 f1f2 	udiv	r1, r3, r2
 8011d4c:	fb02 3311 	mls	r3, r2, r1, r3
 8011d50:	5cc3      	ldrb	r3, [r0, r3]
 8011d52:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011d56:	460b      	mov	r3, r1
 8011d58:	2900      	cmp	r1, #0
 8011d5a:	d1f5      	bne.n	8011d48 <_printf_i+0x16c>
 8011d5c:	e7b9      	b.n	8011cd2 <_printf_i+0xf6>
 8011d5e:	6813      	ldr	r3, [r2, #0]
 8011d60:	6825      	ldr	r5, [r4, #0]
 8011d62:	6961      	ldr	r1, [r4, #20]
 8011d64:	1d18      	adds	r0, r3, #4
 8011d66:	6010      	str	r0, [r2, #0]
 8011d68:	0628      	lsls	r0, r5, #24
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	d501      	bpl.n	8011d72 <_printf_i+0x196>
 8011d6e:	6019      	str	r1, [r3, #0]
 8011d70:	e002      	b.n	8011d78 <_printf_i+0x19c>
 8011d72:	066a      	lsls	r2, r5, #25
 8011d74:	d5fb      	bpl.n	8011d6e <_printf_i+0x192>
 8011d76:	8019      	strh	r1, [r3, #0]
 8011d78:	2300      	movs	r3, #0
 8011d7a:	6123      	str	r3, [r4, #16]
 8011d7c:	4665      	mov	r5, ip
 8011d7e:	e7b9      	b.n	8011cf4 <_printf_i+0x118>
 8011d80:	6813      	ldr	r3, [r2, #0]
 8011d82:	1d19      	adds	r1, r3, #4
 8011d84:	6011      	str	r1, [r2, #0]
 8011d86:	681d      	ldr	r5, [r3, #0]
 8011d88:	6862      	ldr	r2, [r4, #4]
 8011d8a:	2100      	movs	r1, #0
 8011d8c:	4628      	mov	r0, r5
 8011d8e:	f7ee fa4f 	bl	8000230 <memchr>
 8011d92:	b108      	cbz	r0, 8011d98 <_printf_i+0x1bc>
 8011d94:	1b40      	subs	r0, r0, r5
 8011d96:	6060      	str	r0, [r4, #4]
 8011d98:	6863      	ldr	r3, [r4, #4]
 8011d9a:	6123      	str	r3, [r4, #16]
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011da2:	e7a7      	b.n	8011cf4 <_printf_i+0x118>
 8011da4:	6923      	ldr	r3, [r4, #16]
 8011da6:	462a      	mov	r2, r5
 8011da8:	4639      	mov	r1, r7
 8011daa:	4630      	mov	r0, r6
 8011dac:	47c0      	blx	r8
 8011dae:	3001      	adds	r0, #1
 8011db0:	d0aa      	beq.n	8011d08 <_printf_i+0x12c>
 8011db2:	6823      	ldr	r3, [r4, #0]
 8011db4:	079b      	lsls	r3, r3, #30
 8011db6:	d413      	bmi.n	8011de0 <_printf_i+0x204>
 8011db8:	68e0      	ldr	r0, [r4, #12]
 8011dba:	9b03      	ldr	r3, [sp, #12]
 8011dbc:	4298      	cmp	r0, r3
 8011dbe:	bfb8      	it	lt
 8011dc0:	4618      	movlt	r0, r3
 8011dc2:	e7a3      	b.n	8011d0c <_printf_i+0x130>
 8011dc4:	2301      	movs	r3, #1
 8011dc6:	464a      	mov	r2, r9
 8011dc8:	4639      	mov	r1, r7
 8011dca:	4630      	mov	r0, r6
 8011dcc:	47c0      	blx	r8
 8011dce:	3001      	adds	r0, #1
 8011dd0:	d09a      	beq.n	8011d08 <_printf_i+0x12c>
 8011dd2:	3501      	adds	r5, #1
 8011dd4:	68e3      	ldr	r3, [r4, #12]
 8011dd6:	9a03      	ldr	r2, [sp, #12]
 8011dd8:	1a9b      	subs	r3, r3, r2
 8011dda:	42ab      	cmp	r3, r5
 8011ddc:	dcf2      	bgt.n	8011dc4 <_printf_i+0x1e8>
 8011dde:	e7eb      	b.n	8011db8 <_printf_i+0x1dc>
 8011de0:	2500      	movs	r5, #0
 8011de2:	f104 0919 	add.w	r9, r4, #25
 8011de6:	e7f5      	b.n	8011dd4 <_printf_i+0x1f8>
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d1ac      	bne.n	8011d46 <_printf_i+0x16a>
 8011dec:	7803      	ldrb	r3, [r0, #0]
 8011dee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011df2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011df6:	e76c      	b.n	8011cd2 <_printf_i+0xf6>
 8011df8:	08016770 	.word	0x08016770
 8011dfc:	08016781 	.word	0x08016781

08011e00 <iprintf>:
 8011e00:	b40f      	push	{r0, r1, r2, r3}
 8011e02:	4b0a      	ldr	r3, [pc, #40]	; (8011e2c <iprintf+0x2c>)
 8011e04:	b513      	push	{r0, r1, r4, lr}
 8011e06:	681c      	ldr	r4, [r3, #0]
 8011e08:	b124      	cbz	r4, 8011e14 <iprintf+0x14>
 8011e0a:	69a3      	ldr	r3, [r4, #24]
 8011e0c:	b913      	cbnz	r3, 8011e14 <iprintf+0x14>
 8011e0e:	4620      	mov	r0, r4
 8011e10:	f001 f8aa 	bl	8012f68 <__sinit>
 8011e14:	ab05      	add	r3, sp, #20
 8011e16:	9a04      	ldr	r2, [sp, #16]
 8011e18:	68a1      	ldr	r1, [r4, #8]
 8011e1a:	9301      	str	r3, [sp, #4]
 8011e1c:	4620      	mov	r0, r4
 8011e1e:	f001 febf 	bl	8013ba0 <_vfiprintf_r>
 8011e22:	b002      	add	sp, #8
 8011e24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011e28:	b004      	add	sp, #16
 8011e2a:	4770      	bx	lr
 8011e2c:	20001c34 	.word	0x20001c34

08011e30 <_puts_r>:
 8011e30:	b570      	push	{r4, r5, r6, lr}
 8011e32:	460e      	mov	r6, r1
 8011e34:	4605      	mov	r5, r0
 8011e36:	b118      	cbz	r0, 8011e40 <_puts_r+0x10>
 8011e38:	6983      	ldr	r3, [r0, #24]
 8011e3a:	b90b      	cbnz	r3, 8011e40 <_puts_r+0x10>
 8011e3c:	f001 f894 	bl	8012f68 <__sinit>
 8011e40:	69ab      	ldr	r3, [r5, #24]
 8011e42:	68ac      	ldr	r4, [r5, #8]
 8011e44:	b913      	cbnz	r3, 8011e4c <_puts_r+0x1c>
 8011e46:	4628      	mov	r0, r5
 8011e48:	f001 f88e 	bl	8012f68 <__sinit>
 8011e4c:	4b23      	ldr	r3, [pc, #140]	; (8011edc <_puts_r+0xac>)
 8011e4e:	429c      	cmp	r4, r3
 8011e50:	d117      	bne.n	8011e82 <_puts_r+0x52>
 8011e52:	686c      	ldr	r4, [r5, #4]
 8011e54:	89a3      	ldrh	r3, [r4, #12]
 8011e56:	071b      	lsls	r3, r3, #28
 8011e58:	d51d      	bpl.n	8011e96 <_puts_r+0x66>
 8011e5a:	6923      	ldr	r3, [r4, #16]
 8011e5c:	b1db      	cbz	r3, 8011e96 <_puts_r+0x66>
 8011e5e:	3e01      	subs	r6, #1
 8011e60:	68a3      	ldr	r3, [r4, #8]
 8011e62:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011e66:	3b01      	subs	r3, #1
 8011e68:	60a3      	str	r3, [r4, #8]
 8011e6a:	b9e9      	cbnz	r1, 8011ea8 <_puts_r+0x78>
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	da2e      	bge.n	8011ece <_puts_r+0x9e>
 8011e70:	4622      	mov	r2, r4
 8011e72:	210a      	movs	r1, #10
 8011e74:	4628      	mov	r0, r5
 8011e76:	f000 f883 	bl	8011f80 <__swbuf_r>
 8011e7a:	3001      	adds	r0, #1
 8011e7c:	d011      	beq.n	8011ea2 <_puts_r+0x72>
 8011e7e:	200a      	movs	r0, #10
 8011e80:	e011      	b.n	8011ea6 <_puts_r+0x76>
 8011e82:	4b17      	ldr	r3, [pc, #92]	; (8011ee0 <_puts_r+0xb0>)
 8011e84:	429c      	cmp	r4, r3
 8011e86:	d101      	bne.n	8011e8c <_puts_r+0x5c>
 8011e88:	68ac      	ldr	r4, [r5, #8]
 8011e8a:	e7e3      	b.n	8011e54 <_puts_r+0x24>
 8011e8c:	4b15      	ldr	r3, [pc, #84]	; (8011ee4 <_puts_r+0xb4>)
 8011e8e:	429c      	cmp	r4, r3
 8011e90:	bf08      	it	eq
 8011e92:	68ec      	ldreq	r4, [r5, #12]
 8011e94:	e7de      	b.n	8011e54 <_puts_r+0x24>
 8011e96:	4621      	mov	r1, r4
 8011e98:	4628      	mov	r0, r5
 8011e9a:	f000 f8c3 	bl	8012024 <__swsetup_r>
 8011e9e:	2800      	cmp	r0, #0
 8011ea0:	d0dd      	beq.n	8011e5e <_puts_r+0x2e>
 8011ea2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011ea6:	bd70      	pop	{r4, r5, r6, pc}
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	da04      	bge.n	8011eb6 <_puts_r+0x86>
 8011eac:	69a2      	ldr	r2, [r4, #24]
 8011eae:	429a      	cmp	r2, r3
 8011eb0:	dc06      	bgt.n	8011ec0 <_puts_r+0x90>
 8011eb2:	290a      	cmp	r1, #10
 8011eb4:	d004      	beq.n	8011ec0 <_puts_r+0x90>
 8011eb6:	6823      	ldr	r3, [r4, #0]
 8011eb8:	1c5a      	adds	r2, r3, #1
 8011eba:	6022      	str	r2, [r4, #0]
 8011ebc:	7019      	strb	r1, [r3, #0]
 8011ebe:	e7cf      	b.n	8011e60 <_puts_r+0x30>
 8011ec0:	4622      	mov	r2, r4
 8011ec2:	4628      	mov	r0, r5
 8011ec4:	f000 f85c 	bl	8011f80 <__swbuf_r>
 8011ec8:	3001      	adds	r0, #1
 8011eca:	d1c9      	bne.n	8011e60 <_puts_r+0x30>
 8011ecc:	e7e9      	b.n	8011ea2 <_puts_r+0x72>
 8011ece:	6823      	ldr	r3, [r4, #0]
 8011ed0:	200a      	movs	r0, #10
 8011ed2:	1c5a      	adds	r2, r3, #1
 8011ed4:	6022      	str	r2, [r4, #0]
 8011ed6:	7018      	strb	r0, [r3, #0]
 8011ed8:	e7e5      	b.n	8011ea6 <_puts_r+0x76>
 8011eda:	bf00      	nop
 8011edc:	080167c0 	.word	0x080167c0
 8011ee0:	080167e0 	.word	0x080167e0
 8011ee4:	080167a0 	.word	0x080167a0

08011ee8 <puts>:
 8011ee8:	4b02      	ldr	r3, [pc, #8]	; (8011ef4 <puts+0xc>)
 8011eea:	4601      	mov	r1, r0
 8011eec:	6818      	ldr	r0, [r3, #0]
 8011eee:	f7ff bf9f 	b.w	8011e30 <_puts_r>
 8011ef2:	bf00      	nop
 8011ef4:	20001c34 	.word	0x20001c34

08011ef8 <sniprintf>:
 8011ef8:	b40c      	push	{r2, r3}
 8011efa:	b530      	push	{r4, r5, lr}
 8011efc:	4b17      	ldr	r3, [pc, #92]	; (8011f5c <sniprintf+0x64>)
 8011efe:	1e0c      	subs	r4, r1, #0
 8011f00:	b09d      	sub	sp, #116	; 0x74
 8011f02:	681d      	ldr	r5, [r3, #0]
 8011f04:	da08      	bge.n	8011f18 <sniprintf+0x20>
 8011f06:	238b      	movs	r3, #139	; 0x8b
 8011f08:	602b      	str	r3, [r5, #0]
 8011f0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011f0e:	b01d      	add	sp, #116	; 0x74
 8011f10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011f14:	b002      	add	sp, #8
 8011f16:	4770      	bx	lr
 8011f18:	f44f 7302 	mov.w	r3, #520	; 0x208
 8011f1c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011f20:	bf14      	ite	ne
 8011f22:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8011f26:	4623      	moveq	r3, r4
 8011f28:	9304      	str	r3, [sp, #16]
 8011f2a:	9307      	str	r3, [sp, #28]
 8011f2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011f30:	9002      	str	r0, [sp, #8]
 8011f32:	9006      	str	r0, [sp, #24]
 8011f34:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011f38:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8011f3a:	ab21      	add	r3, sp, #132	; 0x84
 8011f3c:	a902      	add	r1, sp, #8
 8011f3e:	4628      	mov	r0, r5
 8011f40:	9301      	str	r3, [sp, #4]
 8011f42:	f001 fd0b 	bl	801395c <_svfiprintf_r>
 8011f46:	1c43      	adds	r3, r0, #1
 8011f48:	bfbc      	itt	lt
 8011f4a:	238b      	movlt	r3, #139	; 0x8b
 8011f4c:	602b      	strlt	r3, [r5, #0]
 8011f4e:	2c00      	cmp	r4, #0
 8011f50:	d0dd      	beq.n	8011f0e <sniprintf+0x16>
 8011f52:	9b02      	ldr	r3, [sp, #8]
 8011f54:	2200      	movs	r2, #0
 8011f56:	701a      	strb	r2, [r3, #0]
 8011f58:	e7d9      	b.n	8011f0e <sniprintf+0x16>
 8011f5a:	bf00      	nop
 8011f5c:	20001c34 	.word	0x20001c34

08011f60 <strcat>:
 8011f60:	b510      	push	{r4, lr}
 8011f62:	4603      	mov	r3, r0
 8011f64:	781a      	ldrb	r2, [r3, #0]
 8011f66:	1c5c      	adds	r4, r3, #1
 8011f68:	b93a      	cbnz	r2, 8011f7a <strcat+0x1a>
 8011f6a:	3b01      	subs	r3, #1
 8011f6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011f70:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011f74:	2a00      	cmp	r2, #0
 8011f76:	d1f9      	bne.n	8011f6c <strcat+0xc>
 8011f78:	bd10      	pop	{r4, pc}
 8011f7a:	4623      	mov	r3, r4
 8011f7c:	e7f2      	b.n	8011f64 <strcat+0x4>
	...

08011f80 <__swbuf_r>:
 8011f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f82:	460e      	mov	r6, r1
 8011f84:	4614      	mov	r4, r2
 8011f86:	4605      	mov	r5, r0
 8011f88:	b118      	cbz	r0, 8011f92 <__swbuf_r+0x12>
 8011f8a:	6983      	ldr	r3, [r0, #24]
 8011f8c:	b90b      	cbnz	r3, 8011f92 <__swbuf_r+0x12>
 8011f8e:	f000 ffeb 	bl	8012f68 <__sinit>
 8011f92:	4b21      	ldr	r3, [pc, #132]	; (8012018 <__swbuf_r+0x98>)
 8011f94:	429c      	cmp	r4, r3
 8011f96:	d12a      	bne.n	8011fee <__swbuf_r+0x6e>
 8011f98:	686c      	ldr	r4, [r5, #4]
 8011f9a:	69a3      	ldr	r3, [r4, #24]
 8011f9c:	60a3      	str	r3, [r4, #8]
 8011f9e:	89a3      	ldrh	r3, [r4, #12]
 8011fa0:	071a      	lsls	r2, r3, #28
 8011fa2:	d52e      	bpl.n	8012002 <__swbuf_r+0x82>
 8011fa4:	6923      	ldr	r3, [r4, #16]
 8011fa6:	b363      	cbz	r3, 8012002 <__swbuf_r+0x82>
 8011fa8:	6923      	ldr	r3, [r4, #16]
 8011faa:	6820      	ldr	r0, [r4, #0]
 8011fac:	1ac0      	subs	r0, r0, r3
 8011fae:	6963      	ldr	r3, [r4, #20]
 8011fb0:	b2f6      	uxtb	r6, r6
 8011fb2:	4283      	cmp	r3, r0
 8011fb4:	4637      	mov	r7, r6
 8011fb6:	dc04      	bgt.n	8011fc2 <__swbuf_r+0x42>
 8011fb8:	4621      	mov	r1, r4
 8011fba:	4628      	mov	r0, r5
 8011fbc:	f000 ff6a 	bl	8012e94 <_fflush_r>
 8011fc0:	bb28      	cbnz	r0, 801200e <__swbuf_r+0x8e>
 8011fc2:	68a3      	ldr	r3, [r4, #8]
 8011fc4:	3b01      	subs	r3, #1
 8011fc6:	60a3      	str	r3, [r4, #8]
 8011fc8:	6823      	ldr	r3, [r4, #0]
 8011fca:	1c5a      	adds	r2, r3, #1
 8011fcc:	6022      	str	r2, [r4, #0]
 8011fce:	701e      	strb	r6, [r3, #0]
 8011fd0:	6963      	ldr	r3, [r4, #20]
 8011fd2:	3001      	adds	r0, #1
 8011fd4:	4283      	cmp	r3, r0
 8011fd6:	d004      	beq.n	8011fe2 <__swbuf_r+0x62>
 8011fd8:	89a3      	ldrh	r3, [r4, #12]
 8011fda:	07db      	lsls	r3, r3, #31
 8011fdc:	d519      	bpl.n	8012012 <__swbuf_r+0x92>
 8011fde:	2e0a      	cmp	r6, #10
 8011fe0:	d117      	bne.n	8012012 <__swbuf_r+0x92>
 8011fe2:	4621      	mov	r1, r4
 8011fe4:	4628      	mov	r0, r5
 8011fe6:	f000 ff55 	bl	8012e94 <_fflush_r>
 8011fea:	b190      	cbz	r0, 8012012 <__swbuf_r+0x92>
 8011fec:	e00f      	b.n	801200e <__swbuf_r+0x8e>
 8011fee:	4b0b      	ldr	r3, [pc, #44]	; (801201c <__swbuf_r+0x9c>)
 8011ff0:	429c      	cmp	r4, r3
 8011ff2:	d101      	bne.n	8011ff8 <__swbuf_r+0x78>
 8011ff4:	68ac      	ldr	r4, [r5, #8]
 8011ff6:	e7d0      	b.n	8011f9a <__swbuf_r+0x1a>
 8011ff8:	4b09      	ldr	r3, [pc, #36]	; (8012020 <__swbuf_r+0xa0>)
 8011ffa:	429c      	cmp	r4, r3
 8011ffc:	bf08      	it	eq
 8011ffe:	68ec      	ldreq	r4, [r5, #12]
 8012000:	e7cb      	b.n	8011f9a <__swbuf_r+0x1a>
 8012002:	4621      	mov	r1, r4
 8012004:	4628      	mov	r0, r5
 8012006:	f000 f80d 	bl	8012024 <__swsetup_r>
 801200a:	2800      	cmp	r0, #0
 801200c:	d0cc      	beq.n	8011fa8 <__swbuf_r+0x28>
 801200e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012012:	4638      	mov	r0, r7
 8012014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012016:	bf00      	nop
 8012018:	080167c0 	.word	0x080167c0
 801201c:	080167e0 	.word	0x080167e0
 8012020:	080167a0 	.word	0x080167a0

08012024 <__swsetup_r>:
 8012024:	4b32      	ldr	r3, [pc, #200]	; (80120f0 <__swsetup_r+0xcc>)
 8012026:	b570      	push	{r4, r5, r6, lr}
 8012028:	681d      	ldr	r5, [r3, #0]
 801202a:	4606      	mov	r6, r0
 801202c:	460c      	mov	r4, r1
 801202e:	b125      	cbz	r5, 801203a <__swsetup_r+0x16>
 8012030:	69ab      	ldr	r3, [r5, #24]
 8012032:	b913      	cbnz	r3, 801203a <__swsetup_r+0x16>
 8012034:	4628      	mov	r0, r5
 8012036:	f000 ff97 	bl	8012f68 <__sinit>
 801203a:	4b2e      	ldr	r3, [pc, #184]	; (80120f4 <__swsetup_r+0xd0>)
 801203c:	429c      	cmp	r4, r3
 801203e:	d10f      	bne.n	8012060 <__swsetup_r+0x3c>
 8012040:	686c      	ldr	r4, [r5, #4]
 8012042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012046:	b29a      	uxth	r2, r3
 8012048:	0715      	lsls	r5, r2, #28
 801204a:	d42c      	bmi.n	80120a6 <__swsetup_r+0x82>
 801204c:	06d0      	lsls	r0, r2, #27
 801204e:	d411      	bmi.n	8012074 <__swsetup_r+0x50>
 8012050:	2209      	movs	r2, #9
 8012052:	6032      	str	r2, [r6, #0]
 8012054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012058:	81a3      	strh	r3, [r4, #12]
 801205a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801205e:	e03e      	b.n	80120de <__swsetup_r+0xba>
 8012060:	4b25      	ldr	r3, [pc, #148]	; (80120f8 <__swsetup_r+0xd4>)
 8012062:	429c      	cmp	r4, r3
 8012064:	d101      	bne.n	801206a <__swsetup_r+0x46>
 8012066:	68ac      	ldr	r4, [r5, #8]
 8012068:	e7eb      	b.n	8012042 <__swsetup_r+0x1e>
 801206a:	4b24      	ldr	r3, [pc, #144]	; (80120fc <__swsetup_r+0xd8>)
 801206c:	429c      	cmp	r4, r3
 801206e:	bf08      	it	eq
 8012070:	68ec      	ldreq	r4, [r5, #12]
 8012072:	e7e6      	b.n	8012042 <__swsetup_r+0x1e>
 8012074:	0751      	lsls	r1, r2, #29
 8012076:	d512      	bpl.n	801209e <__swsetup_r+0x7a>
 8012078:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801207a:	b141      	cbz	r1, 801208e <__swsetup_r+0x6a>
 801207c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012080:	4299      	cmp	r1, r3
 8012082:	d002      	beq.n	801208a <__swsetup_r+0x66>
 8012084:	4630      	mov	r0, r6
 8012086:	f001 fb67 	bl	8013758 <_free_r>
 801208a:	2300      	movs	r3, #0
 801208c:	6363      	str	r3, [r4, #52]	; 0x34
 801208e:	89a3      	ldrh	r3, [r4, #12]
 8012090:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012094:	81a3      	strh	r3, [r4, #12]
 8012096:	2300      	movs	r3, #0
 8012098:	6063      	str	r3, [r4, #4]
 801209a:	6923      	ldr	r3, [r4, #16]
 801209c:	6023      	str	r3, [r4, #0]
 801209e:	89a3      	ldrh	r3, [r4, #12]
 80120a0:	f043 0308 	orr.w	r3, r3, #8
 80120a4:	81a3      	strh	r3, [r4, #12]
 80120a6:	6923      	ldr	r3, [r4, #16]
 80120a8:	b94b      	cbnz	r3, 80120be <__swsetup_r+0x9a>
 80120aa:	89a3      	ldrh	r3, [r4, #12]
 80120ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80120b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80120b4:	d003      	beq.n	80120be <__swsetup_r+0x9a>
 80120b6:	4621      	mov	r1, r4
 80120b8:	4630      	mov	r0, r6
 80120ba:	f001 f811 	bl	80130e0 <__smakebuf_r>
 80120be:	89a2      	ldrh	r2, [r4, #12]
 80120c0:	f012 0301 	ands.w	r3, r2, #1
 80120c4:	d00c      	beq.n	80120e0 <__swsetup_r+0xbc>
 80120c6:	2300      	movs	r3, #0
 80120c8:	60a3      	str	r3, [r4, #8]
 80120ca:	6963      	ldr	r3, [r4, #20]
 80120cc:	425b      	negs	r3, r3
 80120ce:	61a3      	str	r3, [r4, #24]
 80120d0:	6923      	ldr	r3, [r4, #16]
 80120d2:	b953      	cbnz	r3, 80120ea <__swsetup_r+0xc6>
 80120d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120d8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80120dc:	d1ba      	bne.n	8012054 <__swsetup_r+0x30>
 80120de:	bd70      	pop	{r4, r5, r6, pc}
 80120e0:	0792      	lsls	r2, r2, #30
 80120e2:	bf58      	it	pl
 80120e4:	6963      	ldrpl	r3, [r4, #20]
 80120e6:	60a3      	str	r3, [r4, #8]
 80120e8:	e7f2      	b.n	80120d0 <__swsetup_r+0xac>
 80120ea:	2000      	movs	r0, #0
 80120ec:	e7f7      	b.n	80120de <__swsetup_r+0xba>
 80120ee:	bf00      	nop
 80120f0:	20001c34 	.word	0x20001c34
 80120f4:	080167c0 	.word	0x080167c0
 80120f8:	080167e0 	.word	0x080167e0
 80120fc:	080167a0 	.word	0x080167a0

08012100 <quorem>:
 8012100:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012104:	6903      	ldr	r3, [r0, #16]
 8012106:	690c      	ldr	r4, [r1, #16]
 8012108:	42a3      	cmp	r3, r4
 801210a:	4680      	mov	r8, r0
 801210c:	f2c0 8082 	blt.w	8012214 <quorem+0x114>
 8012110:	3c01      	subs	r4, #1
 8012112:	f101 0714 	add.w	r7, r1, #20
 8012116:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801211a:	f100 0614 	add.w	r6, r0, #20
 801211e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8012122:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8012126:	eb06 030c 	add.w	r3, r6, ip
 801212a:	3501      	adds	r5, #1
 801212c:	eb07 090c 	add.w	r9, r7, ip
 8012130:	9301      	str	r3, [sp, #4]
 8012132:	fbb0 f5f5 	udiv	r5, r0, r5
 8012136:	b395      	cbz	r5, 801219e <quorem+0x9e>
 8012138:	f04f 0a00 	mov.w	sl, #0
 801213c:	4638      	mov	r0, r7
 801213e:	46b6      	mov	lr, r6
 8012140:	46d3      	mov	fp, sl
 8012142:	f850 2b04 	ldr.w	r2, [r0], #4
 8012146:	b293      	uxth	r3, r2
 8012148:	fb05 a303 	mla	r3, r5, r3, sl
 801214c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012150:	b29b      	uxth	r3, r3
 8012152:	ebab 0303 	sub.w	r3, fp, r3
 8012156:	0c12      	lsrs	r2, r2, #16
 8012158:	f8de b000 	ldr.w	fp, [lr]
 801215c:	fb05 a202 	mla	r2, r5, r2, sl
 8012160:	fa13 f38b 	uxtah	r3, r3, fp
 8012164:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8012168:	fa1f fb82 	uxth.w	fp, r2
 801216c:	f8de 2000 	ldr.w	r2, [lr]
 8012170:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8012174:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012178:	b29b      	uxth	r3, r3
 801217a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801217e:	4581      	cmp	r9, r0
 8012180:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8012184:	f84e 3b04 	str.w	r3, [lr], #4
 8012188:	d2db      	bcs.n	8012142 <quorem+0x42>
 801218a:	f856 300c 	ldr.w	r3, [r6, ip]
 801218e:	b933      	cbnz	r3, 801219e <quorem+0x9e>
 8012190:	9b01      	ldr	r3, [sp, #4]
 8012192:	3b04      	subs	r3, #4
 8012194:	429e      	cmp	r6, r3
 8012196:	461a      	mov	r2, r3
 8012198:	d330      	bcc.n	80121fc <quorem+0xfc>
 801219a:	f8c8 4010 	str.w	r4, [r8, #16]
 801219e:	4640      	mov	r0, r8
 80121a0:	f001 fa06 	bl	80135b0 <__mcmp>
 80121a4:	2800      	cmp	r0, #0
 80121a6:	db25      	blt.n	80121f4 <quorem+0xf4>
 80121a8:	3501      	adds	r5, #1
 80121aa:	4630      	mov	r0, r6
 80121ac:	f04f 0c00 	mov.w	ip, #0
 80121b0:	f857 2b04 	ldr.w	r2, [r7], #4
 80121b4:	f8d0 e000 	ldr.w	lr, [r0]
 80121b8:	b293      	uxth	r3, r2
 80121ba:	ebac 0303 	sub.w	r3, ip, r3
 80121be:	0c12      	lsrs	r2, r2, #16
 80121c0:	fa13 f38e 	uxtah	r3, r3, lr
 80121c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80121c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80121cc:	b29b      	uxth	r3, r3
 80121ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80121d2:	45b9      	cmp	r9, r7
 80121d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80121d8:	f840 3b04 	str.w	r3, [r0], #4
 80121dc:	d2e8      	bcs.n	80121b0 <quorem+0xb0>
 80121de:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80121e2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80121e6:	b92a      	cbnz	r2, 80121f4 <quorem+0xf4>
 80121e8:	3b04      	subs	r3, #4
 80121ea:	429e      	cmp	r6, r3
 80121ec:	461a      	mov	r2, r3
 80121ee:	d30b      	bcc.n	8012208 <quorem+0x108>
 80121f0:	f8c8 4010 	str.w	r4, [r8, #16]
 80121f4:	4628      	mov	r0, r5
 80121f6:	b003      	add	sp, #12
 80121f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121fc:	6812      	ldr	r2, [r2, #0]
 80121fe:	3b04      	subs	r3, #4
 8012200:	2a00      	cmp	r2, #0
 8012202:	d1ca      	bne.n	801219a <quorem+0x9a>
 8012204:	3c01      	subs	r4, #1
 8012206:	e7c5      	b.n	8012194 <quorem+0x94>
 8012208:	6812      	ldr	r2, [r2, #0]
 801220a:	3b04      	subs	r3, #4
 801220c:	2a00      	cmp	r2, #0
 801220e:	d1ef      	bne.n	80121f0 <quorem+0xf0>
 8012210:	3c01      	subs	r4, #1
 8012212:	e7ea      	b.n	80121ea <quorem+0xea>
 8012214:	2000      	movs	r0, #0
 8012216:	e7ee      	b.n	80121f6 <quorem+0xf6>

08012218 <_dtoa_r>:
 8012218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801221c:	ec57 6b10 	vmov	r6, r7, d0
 8012220:	b097      	sub	sp, #92	; 0x5c
 8012222:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012224:	9106      	str	r1, [sp, #24]
 8012226:	4604      	mov	r4, r0
 8012228:	920b      	str	r2, [sp, #44]	; 0x2c
 801222a:	9312      	str	r3, [sp, #72]	; 0x48
 801222c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012230:	e9cd 6700 	strd	r6, r7, [sp]
 8012234:	b93d      	cbnz	r5, 8012246 <_dtoa_r+0x2e>
 8012236:	2010      	movs	r0, #16
 8012238:	f000 ff92 	bl	8013160 <malloc>
 801223c:	6260      	str	r0, [r4, #36]	; 0x24
 801223e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012242:	6005      	str	r5, [r0, #0]
 8012244:	60c5      	str	r5, [r0, #12]
 8012246:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012248:	6819      	ldr	r1, [r3, #0]
 801224a:	b151      	cbz	r1, 8012262 <_dtoa_r+0x4a>
 801224c:	685a      	ldr	r2, [r3, #4]
 801224e:	604a      	str	r2, [r1, #4]
 8012250:	2301      	movs	r3, #1
 8012252:	4093      	lsls	r3, r2
 8012254:	608b      	str	r3, [r1, #8]
 8012256:	4620      	mov	r0, r4
 8012258:	f000 ffc9 	bl	80131ee <_Bfree>
 801225c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801225e:	2200      	movs	r2, #0
 8012260:	601a      	str	r2, [r3, #0]
 8012262:	1e3b      	subs	r3, r7, #0
 8012264:	bfbb      	ittet	lt
 8012266:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801226a:	9301      	strlt	r3, [sp, #4]
 801226c:	2300      	movge	r3, #0
 801226e:	2201      	movlt	r2, #1
 8012270:	bfac      	ite	ge
 8012272:	f8c8 3000 	strge.w	r3, [r8]
 8012276:	f8c8 2000 	strlt.w	r2, [r8]
 801227a:	4baf      	ldr	r3, [pc, #700]	; (8012538 <_dtoa_r+0x320>)
 801227c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012280:	ea33 0308 	bics.w	r3, r3, r8
 8012284:	d114      	bne.n	80122b0 <_dtoa_r+0x98>
 8012286:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012288:	f242 730f 	movw	r3, #9999	; 0x270f
 801228c:	6013      	str	r3, [r2, #0]
 801228e:	9b00      	ldr	r3, [sp, #0]
 8012290:	b923      	cbnz	r3, 801229c <_dtoa_r+0x84>
 8012292:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8012296:	2800      	cmp	r0, #0
 8012298:	f000 8542 	beq.w	8012d20 <_dtoa_r+0xb08>
 801229c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801229e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801254c <_dtoa_r+0x334>
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	f000 8544 	beq.w	8012d30 <_dtoa_r+0xb18>
 80122a8:	f10b 0303 	add.w	r3, fp, #3
 80122ac:	f000 bd3e 	b.w	8012d2c <_dtoa_r+0xb14>
 80122b0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80122b4:	2200      	movs	r2, #0
 80122b6:	2300      	movs	r3, #0
 80122b8:	4630      	mov	r0, r6
 80122ba:	4639      	mov	r1, r7
 80122bc:	f7ee fc2c 	bl	8000b18 <__aeabi_dcmpeq>
 80122c0:	4681      	mov	r9, r0
 80122c2:	b168      	cbz	r0, 80122e0 <_dtoa_r+0xc8>
 80122c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80122c6:	2301      	movs	r3, #1
 80122c8:	6013      	str	r3, [r2, #0]
 80122ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	f000 8524 	beq.w	8012d1a <_dtoa_r+0xb02>
 80122d2:	4b9a      	ldr	r3, [pc, #616]	; (801253c <_dtoa_r+0x324>)
 80122d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80122d6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80122da:	6013      	str	r3, [r2, #0]
 80122dc:	f000 bd28 	b.w	8012d30 <_dtoa_r+0xb18>
 80122e0:	aa14      	add	r2, sp, #80	; 0x50
 80122e2:	a915      	add	r1, sp, #84	; 0x54
 80122e4:	ec47 6b10 	vmov	d0, r6, r7
 80122e8:	4620      	mov	r0, r4
 80122ea:	f001 f9d8 	bl	801369e <__d2b>
 80122ee:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80122f2:	9004      	str	r0, [sp, #16]
 80122f4:	2d00      	cmp	r5, #0
 80122f6:	d07c      	beq.n	80123f2 <_dtoa_r+0x1da>
 80122f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80122fc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8012300:	46b2      	mov	sl, r6
 8012302:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8012306:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801230a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801230e:	2200      	movs	r2, #0
 8012310:	4b8b      	ldr	r3, [pc, #556]	; (8012540 <_dtoa_r+0x328>)
 8012312:	4650      	mov	r0, sl
 8012314:	4659      	mov	r1, fp
 8012316:	f7ed ffdf 	bl	80002d8 <__aeabi_dsub>
 801231a:	a381      	add	r3, pc, #516	; (adr r3, 8012520 <_dtoa_r+0x308>)
 801231c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012320:	f7ee f992 	bl	8000648 <__aeabi_dmul>
 8012324:	a380      	add	r3, pc, #512	; (adr r3, 8012528 <_dtoa_r+0x310>)
 8012326:	e9d3 2300 	ldrd	r2, r3, [r3]
 801232a:	f7ed ffd7 	bl	80002dc <__adddf3>
 801232e:	4606      	mov	r6, r0
 8012330:	4628      	mov	r0, r5
 8012332:	460f      	mov	r7, r1
 8012334:	f7ee f91e 	bl	8000574 <__aeabi_i2d>
 8012338:	a37d      	add	r3, pc, #500	; (adr r3, 8012530 <_dtoa_r+0x318>)
 801233a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801233e:	f7ee f983 	bl	8000648 <__aeabi_dmul>
 8012342:	4602      	mov	r2, r0
 8012344:	460b      	mov	r3, r1
 8012346:	4630      	mov	r0, r6
 8012348:	4639      	mov	r1, r7
 801234a:	f7ed ffc7 	bl	80002dc <__adddf3>
 801234e:	4606      	mov	r6, r0
 8012350:	460f      	mov	r7, r1
 8012352:	f7ee fc29 	bl	8000ba8 <__aeabi_d2iz>
 8012356:	2200      	movs	r2, #0
 8012358:	4682      	mov	sl, r0
 801235a:	2300      	movs	r3, #0
 801235c:	4630      	mov	r0, r6
 801235e:	4639      	mov	r1, r7
 8012360:	f7ee fbe4 	bl	8000b2c <__aeabi_dcmplt>
 8012364:	b148      	cbz	r0, 801237a <_dtoa_r+0x162>
 8012366:	4650      	mov	r0, sl
 8012368:	f7ee f904 	bl	8000574 <__aeabi_i2d>
 801236c:	4632      	mov	r2, r6
 801236e:	463b      	mov	r3, r7
 8012370:	f7ee fbd2 	bl	8000b18 <__aeabi_dcmpeq>
 8012374:	b908      	cbnz	r0, 801237a <_dtoa_r+0x162>
 8012376:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801237a:	f1ba 0f16 	cmp.w	sl, #22
 801237e:	d859      	bhi.n	8012434 <_dtoa_r+0x21c>
 8012380:	4970      	ldr	r1, [pc, #448]	; (8012544 <_dtoa_r+0x32c>)
 8012382:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8012386:	e9dd 2300 	ldrd	r2, r3, [sp]
 801238a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801238e:	f7ee fbeb 	bl	8000b68 <__aeabi_dcmpgt>
 8012392:	2800      	cmp	r0, #0
 8012394:	d050      	beq.n	8012438 <_dtoa_r+0x220>
 8012396:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801239a:	2300      	movs	r3, #0
 801239c:	930f      	str	r3, [sp, #60]	; 0x3c
 801239e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80123a0:	1b5d      	subs	r5, r3, r5
 80123a2:	f1b5 0801 	subs.w	r8, r5, #1
 80123a6:	bf49      	itett	mi
 80123a8:	f1c5 0301 	rsbmi	r3, r5, #1
 80123ac:	2300      	movpl	r3, #0
 80123ae:	9305      	strmi	r3, [sp, #20]
 80123b0:	f04f 0800 	movmi.w	r8, #0
 80123b4:	bf58      	it	pl
 80123b6:	9305      	strpl	r3, [sp, #20]
 80123b8:	f1ba 0f00 	cmp.w	sl, #0
 80123bc:	db3e      	blt.n	801243c <_dtoa_r+0x224>
 80123be:	2300      	movs	r3, #0
 80123c0:	44d0      	add	r8, sl
 80123c2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80123c6:	9307      	str	r3, [sp, #28]
 80123c8:	9b06      	ldr	r3, [sp, #24]
 80123ca:	2b09      	cmp	r3, #9
 80123cc:	f200 8090 	bhi.w	80124f0 <_dtoa_r+0x2d8>
 80123d0:	2b05      	cmp	r3, #5
 80123d2:	bfc4      	itt	gt
 80123d4:	3b04      	subgt	r3, #4
 80123d6:	9306      	strgt	r3, [sp, #24]
 80123d8:	9b06      	ldr	r3, [sp, #24]
 80123da:	f1a3 0302 	sub.w	r3, r3, #2
 80123de:	bfcc      	ite	gt
 80123e0:	2500      	movgt	r5, #0
 80123e2:	2501      	movle	r5, #1
 80123e4:	2b03      	cmp	r3, #3
 80123e6:	f200 808f 	bhi.w	8012508 <_dtoa_r+0x2f0>
 80123ea:	e8df f003 	tbb	[pc, r3]
 80123ee:	7f7d      	.short	0x7f7d
 80123f0:	7131      	.short	0x7131
 80123f2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80123f6:	441d      	add	r5, r3
 80123f8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80123fc:	2820      	cmp	r0, #32
 80123fe:	dd13      	ble.n	8012428 <_dtoa_r+0x210>
 8012400:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8012404:	9b00      	ldr	r3, [sp, #0]
 8012406:	fa08 f800 	lsl.w	r8, r8, r0
 801240a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801240e:	fa23 f000 	lsr.w	r0, r3, r0
 8012412:	ea48 0000 	orr.w	r0, r8, r0
 8012416:	f7ee f89d 	bl	8000554 <__aeabi_ui2d>
 801241a:	2301      	movs	r3, #1
 801241c:	4682      	mov	sl, r0
 801241e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8012422:	3d01      	subs	r5, #1
 8012424:	9313      	str	r3, [sp, #76]	; 0x4c
 8012426:	e772      	b.n	801230e <_dtoa_r+0xf6>
 8012428:	9b00      	ldr	r3, [sp, #0]
 801242a:	f1c0 0020 	rsb	r0, r0, #32
 801242e:	fa03 f000 	lsl.w	r0, r3, r0
 8012432:	e7f0      	b.n	8012416 <_dtoa_r+0x1fe>
 8012434:	2301      	movs	r3, #1
 8012436:	e7b1      	b.n	801239c <_dtoa_r+0x184>
 8012438:	900f      	str	r0, [sp, #60]	; 0x3c
 801243a:	e7b0      	b.n	801239e <_dtoa_r+0x186>
 801243c:	9b05      	ldr	r3, [sp, #20]
 801243e:	eba3 030a 	sub.w	r3, r3, sl
 8012442:	9305      	str	r3, [sp, #20]
 8012444:	f1ca 0300 	rsb	r3, sl, #0
 8012448:	9307      	str	r3, [sp, #28]
 801244a:	2300      	movs	r3, #0
 801244c:	930e      	str	r3, [sp, #56]	; 0x38
 801244e:	e7bb      	b.n	80123c8 <_dtoa_r+0x1b0>
 8012450:	2301      	movs	r3, #1
 8012452:	930a      	str	r3, [sp, #40]	; 0x28
 8012454:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012456:	2b00      	cmp	r3, #0
 8012458:	dd59      	ble.n	801250e <_dtoa_r+0x2f6>
 801245a:	9302      	str	r3, [sp, #8]
 801245c:	4699      	mov	r9, r3
 801245e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012460:	2200      	movs	r2, #0
 8012462:	6072      	str	r2, [r6, #4]
 8012464:	2204      	movs	r2, #4
 8012466:	f102 0014 	add.w	r0, r2, #20
 801246a:	4298      	cmp	r0, r3
 801246c:	6871      	ldr	r1, [r6, #4]
 801246e:	d953      	bls.n	8012518 <_dtoa_r+0x300>
 8012470:	4620      	mov	r0, r4
 8012472:	f000 fe88 	bl	8013186 <_Balloc>
 8012476:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012478:	6030      	str	r0, [r6, #0]
 801247a:	f1b9 0f0e 	cmp.w	r9, #14
 801247e:	f8d3 b000 	ldr.w	fp, [r3]
 8012482:	f200 80e6 	bhi.w	8012652 <_dtoa_r+0x43a>
 8012486:	2d00      	cmp	r5, #0
 8012488:	f000 80e3 	beq.w	8012652 <_dtoa_r+0x43a>
 801248c:	ed9d 7b00 	vldr	d7, [sp]
 8012490:	f1ba 0f00 	cmp.w	sl, #0
 8012494:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8012498:	dd74      	ble.n	8012584 <_dtoa_r+0x36c>
 801249a:	4a2a      	ldr	r2, [pc, #168]	; (8012544 <_dtoa_r+0x32c>)
 801249c:	f00a 030f 	and.w	r3, sl, #15
 80124a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80124a4:	ed93 7b00 	vldr	d7, [r3]
 80124a8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80124ac:	06f0      	lsls	r0, r6, #27
 80124ae:	ed8d 7b08 	vstr	d7, [sp, #32]
 80124b2:	d565      	bpl.n	8012580 <_dtoa_r+0x368>
 80124b4:	4b24      	ldr	r3, [pc, #144]	; (8012548 <_dtoa_r+0x330>)
 80124b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80124ba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80124be:	f7ee f9ed 	bl	800089c <__aeabi_ddiv>
 80124c2:	e9cd 0100 	strd	r0, r1, [sp]
 80124c6:	f006 060f 	and.w	r6, r6, #15
 80124ca:	2503      	movs	r5, #3
 80124cc:	4f1e      	ldr	r7, [pc, #120]	; (8012548 <_dtoa_r+0x330>)
 80124ce:	e04c      	b.n	801256a <_dtoa_r+0x352>
 80124d0:	2301      	movs	r3, #1
 80124d2:	930a      	str	r3, [sp, #40]	; 0x28
 80124d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80124d6:	4453      	add	r3, sl
 80124d8:	f103 0901 	add.w	r9, r3, #1
 80124dc:	9302      	str	r3, [sp, #8]
 80124de:	464b      	mov	r3, r9
 80124e0:	2b01      	cmp	r3, #1
 80124e2:	bfb8      	it	lt
 80124e4:	2301      	movlt	r3, #1
 80124e6:	e7ba      	b.n	801245e <_dtoa_r+0x246>
 80124e8:	2300      	movs	r3, #0
 80124ea:	e7b2      	b.n	8012452 <_dtoa_r+0x23a>
 80124ec:	2300      	movs	r3, #0
 80124ee:	e7f0      	b.n	80124d2 <_dtoa_r+0x2ba>
 80124f0:	2501      	movs	r5, #1
 80124f2:	2300      	movs	r3, #0
 80124f4:	9306      	str	r3, [sp, #24]
 80124f6:	950a      	str	r5, [sp, #40]	; 0x28
 80124f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80124fc:	9302      	str	r3, [sp, #8]
 80124fe:	4699      	mov	r9, r3
 8012500:	2200      	movs	r2, #0
 8012502:	2312      	movs	r3, #18
 8012504:	920b      	str	r2, [sp, #44]	; 0x2c
 8012506:	e7aa      	b.n	801245e <_dtoa_r+0x246>
 8012508:	2301      	movs	r3, #1
 801250a:	930a      	str	r3, [sp, #40]	; 0x28
 801250c:	e7f4      	b.n	80124f8 <_dtoa_r+0x2e0>
 801250e:	2301      	movs	r3, #1
 8012510:	9302      	str	r3, [sp, #8]
 8012512:	4699      	mov	r9, r3
 8012514:	461a      	mov	r2, r3
 8012516:	e7f5      	b.n	8012504 <_dtoa_r+0x2ec>
 8012518:	3101      	adds	r1, #1
 801251a:	6071      	str	r1, [r6, #4]
 801251c:	0052      	lsls	r2, r2, #1
 801251e:	e7a2      	b.n	8012466 <_dtoa_r+0x24e>
 8012520:	636f4361 	.word	0x636f4361
 8012524:	3fd287a7 	.word	0x3fd287a7
 8012528:	8b60c8b3 	.word	0x8b60c8b3
 801252c:	3fc68a28 	.word	0x3fc68a28
 8012530:	509f79fb 	.word	0x509f79fb
 8012534:	3fd34413 	.word	0x3fd34413
 8012538:	7ff00000 	.word	0x7ff00000
 801253c:	08016a1d 	.word	0x08016a1d
 8012540:	3ff80000 	.word	0x3ff80000
 8012544:	08016828 	.word	0x08016828
 8012548:	08016800 	.word	0x08016800
 801254c:	0801679b 	.word	0x0801679b
 8012550:	07f1      	lsls	r1, r6, #31
 8012552:	d508      	bpl.n	8012566 <_dtoa_r+0x34e>
 8012554:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012558:	e9d7 2300 	ldrd	r2, r3, [r7]
 801255c:	f7ee f874 	bl	8000648 <__aeabi_dmul>
 8012560:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012564:	3501      	adds	r5, #1
 8012566:	1076      	asrs	r6, r6, #1
 8012568:	3708      	adds	r7, #8
 801256a:	2e00      	cmp	r6, #0
 801256c:	d1f0      	bne.n	8012550 <_dtoa_r+0x338>
 801256e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012572:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012576:	f7ee f991 	bl	800089c <__aeabi_ddiv>
 801257a:	e9cd 0100 	strd	r0, r1, [sp]
 801257e:	e01a      	b.n	80125b6 <_dtoa_r+0x39e>
 8012580:	2502      	movs	r5, #2
 8012582:	e7a3      	b.n	80124cc <_dtoa_r+0x2b4>
 8012584:	f000 80a0 	beq.w	80126c8 <_dtoa_r+0x4b0>
 8012588:	f1ca 0600 	rsb	r6, sl, #0
 801258c:	4b9f      	ldr	r3, [pc, #636]	; (801280c <_dtoa_r+0x5f4>)
 801258e:	4fa0      	ldr	r7, [pc, #640]	; (8012810 <_dtoa_r+0x5f8>)
 8012590:	f006 020f 	and.w	r2, r6, #15
 8012594:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801259c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80125a0:	f7ee f852 	bl	8000648 <__aeabi_dmul>
 80125a4:	e9cd 0100 	strd	r0, r1, [sp]
 80125a8:	1136      	asrs	r6, r6, #4
 80125aa:	2300      	movs	r3, #0
 80125ac:	2502      	movs	r5, #2
 80125ae:	2e00      	cmp	r6, #0
 80125b0:	d17f      	bne.n	80126b2 <_dtoa_r+0x49a>
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d1e1      	bne.n	801257a <_dtoa_r+0x362>
 80125b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	f000 8087 	beq.w	80126cc <_dtoa_r+0x4b4>
 80125be:	e9dd 6700 	ldrd	r6, r7, [sp]
 80125c2:	2200      	movs	r2, #0
 80125c4:	4b93      	ldr	r3, [pc, #588]	; (8012814 <_dtoa_r+0x5fc>)
 80125c6:	4630      	mov	r0, r6
 80125c8:	4639      	mov	r1, r7
 80125ca:	f7ee faaf 	bl	8000b2c <__aeabi_dcmplt>
 80125ce:	2800      	cmp	r0, #0
 80125d0:	d07c      	beq.n	80126cc <_dtoa_r+0x4b4>
 80125d2:	f1b9 0f00 	cmp.w	r9, #0
 80125d6:	d079      	beq.n	80126cc <_dtoa_r+0x4b4>
 80125d8:	9b02      	ldr	r3, [sp, #8]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	dd35      	ble.n	801264a <_dtoa_r+0x432>
 80125de:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80125e2:	9308      	str	r3, [sp, #32]
 80125e4:	4639      	mov	r1, r7
 80125e6:	2200      	movs	r2, #0
 80125e8:	4b8b      	ldr	r3, [pc, #556]	; (8012818 <_dtoa_r+0x600>)
 80125ea:	4630      	mov	r0, r6
 80125ec:	f7ee f82c 	bl	8000648 <__aeabi_dmul>
 80125f0:	e9cd 0100 	strd	r0, r1, [sp]
 80125f4:	9f02      	ldr	r7, [sp, #8]
 80125f6:	3501      	adds	r5, #1
 80125f8:	4628      	mov	r0, r5
 80125fa:	f7ed ffbb 	bl	8000574 <__aeabi_i2d>
 80125fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012602:	f7ee f821 	bl	8000648 <__aeabi_dmul>
 8012606:	2200      	movs	r2, #0
 8012608:	4b84      	ldr	r3, [pc, #528]	; (801281c <_dtoa_r+0x604>)
 801260a:	f7ed fe67 	bl	80002dc <__adddf3>
 801260e:	4605      	mov	r5, r0
 8012610:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8012614:	2f00      	cmp	r7, #0
 8012616:	d15d      	bne.n	80126d4 <_dtoa_r+0x4bc>
 8012618:	2200      	movs	r2, #0
 801261a:	4b81      	ldr	r3, [pc, #516]	; (8012820 <_dtoa_r+0x608>)
 801261c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012620:	f7ed fe5a 	bl	80002d8 <__aeabi_dsub>
 8012624:	462a      	mov	r2, r5
 8012626:	4633      	mov	r3, r6
 8012628:	e9cd 0100 	strd	r0, r1, [sp]
 801262c:	f7ee fa9c 	bl	8000b68 <__aeabi_dcmpgt>
 8012630:	2800      	cmp	r0, #0
 8012632:	f040 8288 	bne.w	8012b46 <_dtoa_r+0x92e>
 8012636:	462a      	mov	r2, r5
 8012638:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801263c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012640:	f7ee fa74 	bl	8000b2c <__aeabi_dcmplt>
 8012644:	2800      	cmp	r0, #0
 8012646:	f040 827c 	bne.w	8012b42 <_dtoa_r+0x92a>
 801264a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801264e:	e9cd 2300 	strd	r2, r3, [sp]
 8012652:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012654:	2b00      	cmp	r3, #0
 8012656:	f2c0 8150 	blt.w	80128fa <_dtoa_r+0x6e2>
 801265a:	f1ba 0f0e 	cmp.w	sl, #14
 801265e:	f300 814c 	bgt.w	80128fa <_dtoa_r+0x6e2>
 8012662:	4b6a      	ldr	r3, [pc, #424]	; (801280c <_dtoa_r+0x5f4>)
 8012664:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012668:	ed93 7b00 	vldr	d7, [r3]
 801266c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801266e:	2b00      	cmp	r3, #0
 8012670:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012674:	f280 80d8 	bge.w	8012828 <_dtoa_r+0x610>
 8012678:	f1b9 0f00 	cmp.w	r9, #0
 801267c:	f300 80d4 	bgt.w	8012828 <_dtoa_r+0x610>
 8012680:	f040 825e 	bne.w	8012b40 <_dtoa_r+0x928>
 8012684:	2200      	movs	r2, #0
 8012686:	4b66      	ldr	r3, [pc, #408]	; (8012820 <_dtoa_r+0x608>)
 8012688:	ec51 0b17 	vmov	r0, r1, d7
 801268c:	f7ed ffdc 	bl	8000648 <__aeabi_dmul>
 8012690:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012694:	f7ee fa5e 	bl	8000b54 <__aeabi_dcmpge>
 8012698:	464f      	mov	r7, r9
 801269a:	464e      	mov	r6, r9
 801269c:	2800      	cmp	r0, #0
 801269e:	f040 8234 	bne.w	8012b0a <_dtoa_r+0x8f2>
 80126a2:	2331      	movs	r3, #49	; 0x31
 80126a4:	f10b 0501 	add.w	r5, fp, #1
 80126a8:	f88b 3000 	strb.w	r3, [fp]
 80126ac:	f10a 0a01 	add.w	sl, sl, #1
 80126b0:	e22f      	b.n	8012b12 <_dtoa_r+0x8fa>
 80126b2:	07f2      	lsls	r2, r6, #31
 80126b4:	d505      	bpl.n	80126c2 <_dtoa_r+0x4aa>
 80126b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80126ba:	f7ed ffc5 	bl	8000648 <__aeabi_dmul>
 80126be:	3501      	adds	r5, #1
 80126c0:	2301      	movs	r3, #1
 80126c2:	1076      	asrs	r6, r6, #1
 80126c4:	3708      	adds	r7, #8
 80126c6:	e772      	b.n	80125ae <_dtoa_r+0x396>
 80126c8:	2502      	movs	r5, #2
 80126ca:	e774      	b.n	80125b6 <_dtoa_r+0x39e>
 80126cc:	f8cd a020 	str.w	sl, [sp, #32]
 80126d0:	464f      	mov	r7, r9
 80126d2:	e791      	b.n	80125f8 <_dtoa_r+0x3e0>
 80126d4:	4b4d      	ldr	r3, [pc, #308]	; (801280c <_dtoa_r+0x5f4>)
 80126d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80126da:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80126de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d047      	beq.n	8012774 <_dtoa_r+0x55c>
 80126e4:	4602      	mov	r2, r0
 80126e6:	460b      	mov	r3, r1
 80126e8:	2000      	movs	r0, #0
 80126ea:	494e      	ldr	r1, [pc, #312]	; (8012824 <_dtoa_r+0x60c>)
 80126ec:	f7ee f8d6 	bl	800089c <__aeabi_ddiv>
 80126f0:	462a      	mov	r2, r5
 80126f2:	4633      	mov	r3, r6
 80126f4:	f7ed fdf0 	bl	80002d8 <__aeabi_dsub>
 80126f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80126fc:	465d      	mov	r5, fp
 80126fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012702:	f7ee fa51 	bl	8000ba8 <__aeabi_d2iz>
 8012706:	4606      	mov	r6, r0
 8012708:	f7ed ff34 	bl	8000574 <__aeabi_i2d>
 801270c:	4602      	mov	r2, r0
 801270e:	460b      	mov	r3, r1
 8012710:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012714:	f7ed fde0 	bl	80002d8 <__aeabi_dsub>
 8012718:	3630      	adds	r6, #48	; 0x30
 801271a:	f805 6b01 	strb.w	r6, [r5], #1
 801271e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012722:	e9cd 0100 	strd	r0, r1, [sp]
 8012726:	f7ee fa01 	bl	8000b2c <__aeabi_dcmplt>
 801272a:	2800      	cmp	r0, #0
 801272c:	d163      	bne.n	80127f6 <_dtoa_r+0x5de>
 801272e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012732:	2000      	movs	r0, #0
 8012734:	4937      	ldr	r1, [pc, #220]	; (8012814 <_dtoa_r+0x5fc>)
 8012736:	f7ed fdcf 	bl	80002d8 <__aeabi_dsub>
 801273a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801273e:	f7ee f9f5 	bl	8000b2c <__aeabi_dcmplt>
 8012742:	2800      	cmp	r0, #0
 8012744:	f040 80b7 	bne.w	80128b6 <_dtoa_r+0x69e>
 8012748:	eba5 030b 	sub.w	r3, r5, fp
 801274c:	429f      	cmp	r7, r3
 801274e:	f77f af7c 	ble.w	801264a <_dtoa_r+0x432>
 8012752:	2200      	movs	r2, #0
 8012754:	4b30      	ldr	r3, [pc, #192]	; (8012818 <_dtoa_r+0x600>)
 8012756:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801275a:	f7ed ff75 	bl	8000648 <__aeabi_dmul>
 801275e:	2200      	movs	r2, #0
 8012760:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012764:	4b2c      	ldr	r3, [pc, #176]	; (8012818 <_dtoa_r+0x600>)
 8012766:	e9dd 0100 	ldrd	r0, r1, [sp]
 801276a:	f7ed ff6d 	bl	8000648 <__aeabi_dmul>
 801276e:	e9cd 0100 	strd	r0, r1, [sp]
 8012772:	e7c4      	b.n	80126fe <_dtoa_r+0x4e6>
 8012774:	462a      	mov	r2, r5
 8012776:	4633      	mov	r3, r6
 8012778:	f7ed ff66 	bl	8000648 <__aeabi_dmul>
 801277c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012780:	eb0b 0507 	add.w	r5, fp, r7
 8012784:	465e      	mov	r6, fp
 8012786:	e9dd 0100 	ldrd	r0, r1, [sp]
 801278a:	f7ee fa0d 	bl	8000ba8 <__aeabi_d2iz>
 801278e:	4607      	mov	r7, r0
 8012790:	f7ed fef0 	bl	8000574 <__aeabi_i2d>
 8012794:	3730      	adds	r7, #48	; 0x30
 8012796:	4602      	mov	r2, r0
 8012798:	460b      	mov	r3, r1
 801279a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801279e:	f7ed fd9b 	bl	80002d8 <__aeabi_dsub>
 80127a2:	f806 7b01 	strb.w	r7, [r6], #1
 80127a6:	42ae      	cmp	r6, r5
 80127a8:	e9cd 0100 	strd	r0, r1, [sp]
 80127ac:	f04f 0200 	mov.w	r2, #0
 80127b0:	d126      	bne.n	8012800 <_dtoa_r+0x5e8>
 80127b2:	4b1c      	ldr	r3, [pc, #112]	; (8012824 <_dtoa_r+0x60c>)
 80127b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80127b8:	f7ed fd90 	bl	80002dc <__adddf3>
 80127bc:	4602      	mov	r2, r0
 80127be:	460b      	mov	r3, r1
 80127c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80127c4:	f7ee f9d0 	bl	8000b68 <__aeabi_dcmpgt>
 80127c8:	2800      	cmp	r0, #0
 80127ca:	d174      	bne.n	80128b6 <_dtoa_r+0x69e>
 80127cc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80127d0:	2000      	movs	r0, #0
 80127d2:	4914      	ldr	r1, [pc, #80]	; (8012824 <_dtoa_r+0x60c>)
 80127d4:	f7ed fd80 	bl	80002d8 <__aeabi_dsub>
 80127d8:	4602      	mov	r2, r0
 80127da:	460b      	mov	r3, r1
 80127dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80127e0:	f7ee f9a4 	bl	8000b2c <__aeabi_dcmplt>
 80127e4:	2800      	cmp	r0, #0
 80127e6:	f43f af30 	beq.w	801264a <_dtoa_r+0x432>
 80127ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80127ee:	2b30      	cmp	r3, #48	; 0x30
 80127f0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80127f4:	d002      	beq.n	80127fc <_dtoa_r+0x5e4>
 80127f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80127fa:	e04a      	b.n	8012892 <_dtoa_r+0x67a>
 80127fc:	4615      	mov	r5, r2
 80127fe:	e7f4      	b.n	80127ea <_dtoa_r+0x5d2>
 8012800:	4b05      	ldr	r3, [pc, #20]	; (8012818 <_dtoa_r+0x600>)
 8012802:	f7ed ff21 	bl	8000648 <__aeabi_dmul>
 8012806:	e9cd 0100 	strd	r0, r1, [sp]
 801280a:	e7bc      	b.n	8012786 <_dtoa_r+0x56e>
 801280c:	08016828 	.word	0x08016828
 8012810:	08016800 	.word	0x08016800
 8012814:	3ff00000 	.word	0x3ff00000
 8012818:	40240000 	.word	0x40240000
 801281c:	401c0000 	.word	0x401c0000
 8012820:	40140000 	.word	0x40140000
 8012824:	3fe00000 	.word	0x3fe00000
 8012828:	e9dd 6700 	ldrd	r6, r7, [sp]
 801282c:	465d      	mov	r5, fp
 801282e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012832:	4630      	mov	r0, r6
 8012834:	4639      	mov	r1, r7
 8012836:	f7ee f831 	bl	800089c <__aeabi_ddiv>
 801283a:	f7ee f9b5 	bl	8000ba8 <__aeabi_d2iz>
 801283e:	4680      	mov	r8, r0
 8012840:	f7ed fe98 	bl	8000574 <__aeabi_i2d>
 8012844:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012848:	f7ed fefe 	bl	8000648 <__aeabi_dmul>
 801284c:	4602      	mov	r2, r0
 801284e:	460b      	mov	r3, r1
 8012850:	4630      	mov	r0, r6
 8012852:	4639      	mov	r1, r7
 8012854:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8012858:	f7ed fd3e 	bl	80002d8 <__aeabi_dsub>
 801285c:	f805 6b01 	strb.w	r6, [r5], #1
 8012860:	eba5 060b 	sub.w	r6, r5, fp
 8012864:	45b1      	cmp	r9, r6
 8012866:	4602      	mov	r2, r0
 8012868:	460b      	mov	r3, r1
 801286a:	d139      	bne.n	80128e0 <_dtoa_r+0x6c8>
 801286c:	f7ed fd36 	bl	80002dc <__adddf3>
 8012870:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012874:	4606      	mov	r6, r0
 8012876:	460f      	mov	r7, r1
 8012878:	f7ee f976 	bl	8000b68 <__aeabi_dcmpgt>
 801287c:	b9c8      	cbnz	r0, 80128b2 <_dtoa_r+0x69a>
 801287e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012882:	4630      	mov	r0, r6
 8012884:	4639      	mov	r1, r7
 8012886:	f7ee f947 	bl	8000b18 <__aeabi_dcmpeq>
 801288a:	b110      	cbz	r0, 8012892 <_dtoa_r+0x67a>
 801288c:	f018 0f01 	tst.w	r8, #1
 8012890:	d10f      	bne.n	80128b2 <_dtoa_r+0x69a>
 8012892:	9904      	ldr	r1, [sp, #16]
 8012894:	4620      	mov	r0, r4
 8012896:	f000 fcaa 	bl	80131ee <_Bfree>
 801289a:	2300      	movs	r3, #0
 801289c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801289e:	702b      	strb	r3, [r5, #0]
 80128a0:	f10a 0301 	add.w	r3, sl, #1
 80128a4:	6013      	str	r3, [r2, #0]
 80128a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	f000 8241 	beq.w	8012d30 <_dtoa_r+0xb18>
 80128ae:	601d      	str	r5, [r3, #0]
 80128b0:	e23e      	b.n	8012d30 <_dtoa_r+0xb18>
 80128b2:	f8cd a020 	str.w	sl, [sp, #32]
 80128b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80128ba:	2a39      	cmp	r2, #57	; 0x39
 80128bc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80128c0:	d108      	bne.n	80128d4 <_dtoa_r+0x6bc>
 80128c2:	459b      	cmp	fp, r3
 80128c4:	d10a      	bne.n	80128dc <_dtoa_r+0x6c4>
 80128c6:	9b08      	ldr	r3, [sp, #32]
 80128c8:	3301      	adds	r3, #1
 80128ca:	9308      	str	r3, [sp, #32]
 80128cc:	2330      	movs	r3, #48	; 0x30
 80128ce:	f88b 3000 	strb.w	r3, [fp]
 80128d2:	465b      	mov	r3, fp
 80128d4:	781a      	ldrb	r2, [r3, #0]
 80128d6:	3201      	adds	r2, #1
 80128d8:	701a      	strb	r2, [r3, #0]
 80128da:	e78c      	b.n	80127f6 <_dtoa_r+0x5de>
 80128dc:	461d      	mov	r5, r3
 80128de:	e7ea      	b.n	80128b6 <_dtoa_r+0x69e>
 80128e0:	2200      	movs	r2, #0
 80128e2:	4b9b      	ldr	r3, [pc, #620]	; (8012b50 <_dtoa_r+0x938>)
 80128e4:	f7ed feb0 	bl	8000648 <__aeabi_dmul>
 80128e8:	2200      	movs	r2, #0
 80128ea:	2300      	movs	r3, #0
 80128ec:	4606      	mov	r6, r0
 80128ee:	460f      	mov	r7, r1
 80128f0:	f7ee f912 	bl	8000b18 <__aeabi_dcmpeq>
 80128f4:	2800      	cmp	r0, #0
 80128f6:	d09a      	beq.n	801282e <_dtoa_r+0x616>
 80128f8:	e7cb      	b.n	8012892 <_dtoa_r+0x67a>
 80128fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80128fc:	2a00      	cmp	r2, #0
 80128fe:	f000 808b 	beq.w	8012a18 <_dtoa_r+0x800>
 8012902:	9a06      	ldr	r2, [sp, #24]
 8012904:	2a01      	cmp	r2, #1
 8012906:	dc6e      	bgt.n	80129e6 <_dtoa_r+0x7ce>
 8012908:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801290a:	2a00      	cmp	r2, #0
 801290c:	d067      	beq.n	80129de <_dtoa_r+0x7c6>
 801290e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012912:	9f07      	ldr	r7, [sp, #28]
 8012914:	9d05      	ldr	r5, [sp, #20]
 8012916:	9a05      	ldr	r2, [sp, #20]
 8012918:	2101      	movs	r1, #1
 801291a:	441a      	add	r2, r3
 801291c:	4620      	mov	r0, r4
 801291e:	9205      	str	r2, [sp, #20]
 8012920:	4498      	add	r8, r3
 8012922:	f000 fd04 	bl	801332e <__i2b>
 8012926:	4606      	mov	r6, r0
 8012928:	2d00      	cmp	r5, #0
 801292a:	dd0c      	ble.n	8012946 <_dtoa_r+0x72e>
 801292c:	f1b8 0f00 	cmp.w	r8, #0
 8012930:	dd09      	ble.n	8012946 <_dtoa_r+0x72e>
 8012932:	4545      	cmp	r5, r8
 8012934:	9a05      	ldr	r2, [sp, #20]
 8012936:	462b      	mov	r3, r5
 8012938:	bfa8      	it	ge
 801293a:	4643      	movge	r3, r8
 801293c:	1ad2      	subs	r2, r2, r3
 801293e:	9205      	str	r2, [sp, #20]
 8012940:	1aed      	subs	r5, r5, r3
 8012942:	eba8 0803 	sub.w	r8, r8, r3
 8012946:	9b07      	ldr	r3, [sp, #28]
 8012948:	b1eb      	cbz	r3, 8012986 <_dtoa_r+0x76e>
 801294a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801294c:	2b00      	cmp	r3, #0
 801294e:	d067      	beq.n	8012a20 <_dtoa_r+0x808>
 8012950:	b18f      	cbz	r7, 8012976 <_dtoa_r+0x75e>
 8012952:	4631      	mov	r1, r6
 8012954:	463a      	mov	r2, r7
 8012956:	4620      	mov	r0, r4
 8012958:	f000 fd88 	bl	801346c <__pow5mult>
 801295c:	9a04      	ldr	r2, [sp, #16]
 801295e:	4601      	mov	r1, r0
 8012960:	4606      	mov	r6, r0
 8012962:	4620      	mov	r0, r4
 8012964:	f000 fcec 	bl	8013340 <__multiply>
 8012968:	9904      	ldr	r1, [sp, #16]
 801296a:	9008      	str	r0, [sp, #32]
 801296c:	4620      	mov	r0, r4
 801296e:	f000 fc3e 	bl	80131ee <_Bfree>
 8012972:	9b08      	ldr	r3, [sp, #32]
 8012974:	9304      	str	r3, [sp, #16]
 8012976:	9b07      	ldr	r3, [sp, #28]
 8012978:	1bda      	subs	r2, r3, r7
 801297a:	d004      	beq.n	8012986 <_dtoa_r+0x76e>
 801297c:	9904      	ldr	r1, [sp, #16]
 801297e:	4620      	mov	r0, r4
 8012980:	f000 fd74 	bl	801346c <__pow5mult>
 8012984:	9004      	str	r0, [sp, #16]
 8012986:	2101      	movs	r1, #1
 8012988:	4620      	mov	r0, r4
 801298a:	f000 fcd0 	bl	801332e <__i2b>
 801298e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012990:	4607      	mov	r7, r0
 8012992:	2b00      	cmp	r3, #0
 8012994:	f000 81d0 	beq.w	8012d38 <_dtoa_r+0xb20>
 8012998:	461a      	mov	r2, r3
 801299a:	4601      	mov	r1, r0
 801299c:	4620      	mov	r0, r4
 801299e:	f000 fd65 	bl	801346c <__pow5mult>
 80129a2:	9b06      	ldr	r3, [sp, #24]
 80129a4:	2b01      	cmp	r3, #1
 80129a6:	4607      	mov	r7, r0
 80129a8:	dc40      	bgt.n	8012a2c <_dtoa_r+0x814>
 80129aa:	9b00      	ldr	r3, [sp, #0]
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d139      	bne.n	8012a24 <_dtoa_r+0x80c>
 80129b0:	9b01      	ldr	r3, [sp, #4]
 80129b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d136      	bne.n	8012a28 <_dtoa_r+0x810>
 80129ba:	9b01      	ldr	r3, [sp, #4]
 80129bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80129c0:	0d1b      	lsrs	r3, r3, #20
 80129c2:	051b      	lsls	r3, r3, #20
 80129c4:	b12b      	cbz	r3, 80129d2 <_dtoa_r+0x7ba>
 80129c6:	9b05      	ldr	r3, [sp, #20]
 80129c8:	3301      	adds	r3, #1
 80129ca:	9305      	str	r3, [sp, #20]
 80129cc:	f108 0801 	add.w	r8, r8, #1
 80129d0:	2301      	movs	r3, #1
 80129d2:	9307      	str	r3, [sp, #28]
 80129d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d12a      	bne.n	8012a30 <_dtoa_r+0x818>
 80129da:	2001      	movs	r0, #1
 80129dc:	e030      	b.n	8012a40 <_dtoa_r+0x828>
 80129de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80129e0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80129e4:	e795      	b.n	8012912 <_dtoa_r+0x6fa>
 80129e6:	9b07      	ldr	r3, [sp, #28]
 80129e8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 80129ec:	42bb      	cmp	r3, r7
 80129ee:	bfbf      	itttt	lt
 80129f0:	9b07      	ldrlt	r3, [sp, #28]
 80129f2:	9707      	strlt	r7, [sp, #28]
 80129f4:	1afa      	sublt	r2, r7, r3
 80129f6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80129f8:	bfbb      	ittet	lt
 80129fa:	189b      	addlt	r3, r3, r2
 80129fc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80129fe:	1bdf      	subge	r7, r3, r7
 8012a00:	2700      	movlt	r7, #0
 8012a02:	f1b9 0f00 	cmp.w	r9, #0
 8012a06:	bfb5      	itete	lt
 8012a08:	9b05      	ldrlt	r3, [sp, #20]
 8012a0a:	9d05      	ldrge	r5, [sp, #20]
 8012a0c:	eba3 0509 	sublt.w	r5, r3, r9
 8012a10:	464b      	movge	r3, r9
 8012a12:	bfb8      	it	lt
 8012a14:	2300      	movlt	r3, #0
 8012a16:	e77e      	b.n	8012916 <_dtoa_r+0x6fe>
 8012a18:	9f07      	ldr	r7, [sp, #28]
 8012a1a:	9d05      	ldr	r5, [sp, #20]
 8012a1c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8012a1e:	e783      	b.n	8012928 <_dtoa_r+0x710>
 8012a20:	9a07      	ldr	r2, [sp, #28]
 8012a22:	e7ab      	b.n	801297c <_dtoa_r+0x764>
 8012a24:	2300      	movs	r3, #0
 8012a26:	e7d4      	b.n	80129d2 <_dtoa_r+0x7ba>
 8012a28:	9b00      	ldr	r3, [sp, #0]
 8012a2a:	e7d2      	b.n	80129d2 <_dtoa_r+0x7ba>
 8012a2c:	2300      	movs	r3, #0
 8012a2e:	9307      	str	r3, [sp, #28]
 8012a30:	693b      	ldr	r3, [r7, #16]
 8012a32:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8012a36:	6918      	ldr	r0, [r3, #16]
 8012a38:	f000 fc2b 	bl	8013292 <__hi0bits>
 8012a3c:	f1c0 0020 	rsb	r0, r0, #32
 8012a40:	4440      	add	r0, r8
 8012a42:	f010 001f 	ands.w	r0, r0, #31
 8012a46:	d047      	beq.n	8012ad8 <_dtoa_r+0x8c0>
 8012a48:	f1c0 0320 	rsb	r3, r0, #32
 8012a4c:	2b04      	cmp	r3, #4
 8012a4e:	dd3b      	ble.n	8012ac8 <_dtoa_r+0x8b0>
 8012a50:	9b05      	ldr	r3, [sp, #20]
 8012a52:	f1c0 001c 	rsb	r0, r0, #28
 8012a56:	4403      	add	r3, r0
 8012a58:	9305      	str	r3, [sp, #20]
 8012a5a:	4405      	add	r5, r0
 8012a5c:	4480      	add	r8, r0
 8012a5e:	9b05      	ldr	r3, [sp, #20]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	dd05      	ble.n	8012a70 <_dtoa_r+0x858>
 8012a64:	461a      	mov	r2, r3
 8012a66:	9904      	ldr	r1, [sp, #16]
 8012a68:	4620      	mov	r0, r4
 8012a6a:	f000 fd4d 	bl	8013508 <__lshift>
 8012a6e:	9004      	str	r0, [sp, #16]
 8012a70:	f1b8 0f00 	cmp.w	r8, #0
 8012a74:	dd05      	ble.n	8012a82 <_dtoa_r+0x86a>
 8012a76:	4639      	mov	r1, r7
 8012a78:	4642      	mov	r2, r8
 8012a7a:	4620      	mov	r0, r4
 8012a7c:	f000 fd44 	bl	8013508 <__lshift>
 8012a80:	4607      	mov	r7, r0
 8012a82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012a84:	b353      	cbz	r3, 8012adc <_dtoa_r+0x8c4>
 8012a86:	4639      	mov	r1, r7
 8012a88:	9804      	ldr	r0, [sp, #16]
 8012a8a:	f000 fd91 	bl	80135b0 <__mcmp>
 8012a8e:	2800      	cmp	r0, #0
 8012a90:	da24      	bge.n	8012adc <_dtoa_r+0x8c4>
 8012a92:	2300      	movs	r3, #0
 8012a94:	220a      	movs	r2, #10
 8012a96:	9904      	ldr	r1, [sp, #16]
 8012a98:	4620      	mov	r0, r4
 8012a9a:	f000 fbbf 	bl	801321c <__multadd>
 8012a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012aa0:	9004      	str	r0, [sp, #16]
 8012aa2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	f000 814d 	beq.w	8012d46 <_dtoa_r+0xb2e>
 8012aac:	2300      	movs	r3, #0
 8012aae:	4631      	mov	r1, r6
 8012ab0:	220a      	movs	r2, #10
 8012ab2:	4620      	mov	r0, r4
 8012ab4:	f000 fbb2 	bl	801321c <__multadd>
 8012ab8:	9b02      	ldr	r3, [sp, #8]
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	4606      	mov	r6, r0
 8012abe:	dc4f      	bgt.n	8012b60 <_dtoa_r+0x948>
 8012ac0:	9b06      	ldr	r3, [sp, #24]
 8012ac2:	2b02      	cmp	r3, #2
 8012ac4:	dd4c      	ble.n	8012b60 <_dtoa_r+0x948>
 8012ac6:	e011      	b.n	8012aec <_dtoa_r+0x8d4>
 8012ac8:	d0c9      	beq.n	8012a5e <_dtoa_r+0x846>
 8012aca:	9a05      	ldr	r2, [sp, #20]
 8012acc:	331c      	adds	r3, #28
 8012ace:	441a      	add	r2, r3
 8012ad0:	9205      	str	r2, [sp, #20]
 8012ad2:	441d      	add	r5, r3
 8012ad4:	4498      	add	r8, r3
 8012ad6:	e7c2      	b.n	8012a5e <_dtoa_r+0x846>
 8012ad8:	4603      	mov	r3, r0
 8012ada:	e7f6      	b.n	8012aca <_dtoa_r+0x8b2>
 8012adc:	f1b9 0f00 	cmp.w	r9, #0
 8012ae0:	dc38      	bgt.n	8012b54 <_dtoa_r+0x93c>
 8012ae2:	9b06      	ldr	r3, [sp, #24]
 8012ae4:	2b02      	cmp	r3, #2
 8012ae6:	dd35      	ble.n	8012b54 <_dtoa_r+0x93c>
 8012ae8:	f8cd 9008 	str.w	r9, [sp, #8]
 8012aec:	9b02      	ldr	r3, [sp, #8]
 8012aee:	b963      	cbnz	r3, 8012b0a <_dtoa_r+0x8f2>
 8012af0:	4639      	mov	r1, r7
 8012af2:	2205      	movs	r2, #5
 8012af4:	4620      	mov	r0, r4
 8012af6:	f000 fb91 	bl	801321c <__multadd>
 8012afa:	4601      	mov	r1, r0
 8012afc:	4607      	mov	r7, r0
 8012afe:	9804      	ldr	r0, [sp, #16]
 8012b00:	f000 fd56 	bl	80135b0 <__mcmp>
 8012b04:	2800      	cmp	r0, #0
 8012b06:	f73f adcc 	bgt.w	80126a2 <_dtoa_r+0x48a>
 8012b0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b0c:	465d      	mov	r5, fp
 8012b0e:	ea6f 0a03 	mvn.w	sl, r3
 8012b12:	f04f 0900 	mov.w	r9, #0
 8012b16:	4639      	mov	r1, r7
 8012b18:	4620      	mov	r0, r4
 8012b1a:	f000 fb68 	bl	80131ee <_Bfree>
 8012b1e:	2e00      	cmp	r6, #0
 8012b20:	f43f aeb7 	beq.w	8012892 <_dtoa_r+0x67a>
 8012b24:	f1b9 0f00 	cmp.w	r9, #0
 8012b28:	d005      	beq.n	8012b36 <_dtoa_r+0x91e>
 8012b2a:	45b1      	cmp	r9, r6
 8012b2c:	d003      	beq.n	8012b36 <_dtoa_r+0x91e>
 8012b2e:	4649      	mov	r1, r9
 8012b30:	4620      	mov	r0, r4
 8012b32:	f000 fb5c 	bl	80131ee <_Bfree>
 8012b36:	4631      	mov	r1, r6
 8012b38:	4620      	mov	r0, r4
 8012b3a:	f000 fb58 	bl	80131ee <_Bfree>
 8012b3e:	e6a8      	b.n	8012892 <_dtoa_r+0x67a>
 8012b40:	2700      	movs	r7, #0
 8012b42:	463e      	mov	r6, r7
 8012b44:	e7e1      	b.n	8012b0a <_dtoa_r+0x8f2>
 8012b46:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012b4a:	463e      	mov	r6, r7
 8012b4c:	e5a9      	b.n	80126a2 <_dtoa_r+0x48a>
 8012b4e:	bf00      	nop
 8012b50:	40240000 	.word	0x40240000
 8012b54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b56:	f8cd 9008 	str.w	r9, [sp, #8]
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	f000 80fa 	beq.w	8012d54 <_dtoa_r+0xb3c>
 8012b60:	2d00      	cmp	r5, #0
 8012b62:	dd05      	ble.n	8012b70 <_dtoa_r+0x958>
 8012b64:	4631      	mov	r1, r6
 8012b66:	462a      	mov	r2, r5
 8012b68:	4620      	mov	r0, r4
 8012b6a:	f000 fccd 	bl	8013508 <__lshift>
 8012b6e:	4606      	mov	r6, r0
 8012b70:	9b07      	ldr	r3, [sp, #28]
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d04c      	beq.n	8012c10 <_dtoa_r+0x9f8>
 8012b76:	6871      	ldr	r1, [r6, #4]
 8012b78:	4620      	mov	r0, r4
 8012b7a:	f000 fb04 	bl	8013186 <_Balloc>
 8012b7e:	6932      	ldr	r2, [r6, #16]
 8012b80:	3202      	adds	r2, #2
 8012b82:	4605      	mov	r5, r0
 8012b84:	0092      	lsls	r2, r2, #2
 8012b86:	f106 010c 	add.w	r1, r6, #12
 8012b8a:	300c      	adds	r0, #12
 8012b8c:	f000 faf0 	bl	8013170 <memcpy>
 8012b90:	2201      	movs	r2, #1
 8012b92:	4629      	mov	r1, r5
 8012b94:	4620      	mov	r0, r4
 8012b96:	f000 fcb7 	bl	8013508 <__lshift>
 8012b9a:	9b00      	ldr	r3, [sp, #0]
 8012b9c:	f8cd b014 	str.w	fp, [sp, #20]
 8012ba0:	f003 0301 	and.w	r3, r3, #1
 8012ba4:	46b1      	mov	r9, r6
 8012ba6:	9307      	str	r3, [sp, #28]
 8012ba8:	4606      	mov	r6, r0
 8012baa:	4639      	mov	r1, r7
 8012bac:	9804      	ldr	r0, [sp, #16]
 8012bae:	f7ff faa7 	bl	8012100 <quorem>
 8012bb2:	4649      	mov	r1, r9
 8012bb4:	4605      	mov	r5, r0
 8012bb6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8012bba:	9804      	ldr	r0, [sp, #16]
 8012bbc:	f000 fcf8 	bl	80135b0 <__mcmp>
 8012bc0:	4632      	mov	r2, r6
 8012bc2:	9000      	str	r0, [sp, #0]
 8012bc4:	4639      	mov	r1, r7
 8012bc6:	4620      	mov	r0, r4
 8012bc8:	f000 fd0c 	bl	80135e4 <__mdiff>
 8012bcc:	68c3      	ldr	r3, [r0, #12]
 8012bce:	4602      	mov	r2, r0
 8012bd0:	bb03      	cbnz	r3, 8012c14 <_dtoa_r+0x9fc>
 8012bd2:	4601      	mov	r1, r0
 8012bd4:	9008      	str	r0, [sp, #32]
 8012bd6:	9804      	ldr	r0, [sp, #16]
 8012bd8:	f000 fcea 	bl	80135b0 <__mcmp>
 8012bdc:	9a08      	ldr	r2, [sp, #32]
 8012bde:	4603      	mov	r3, r0
 8012be0:	4611      	mov	r1, r2
 8012be2:	4620      	mov	r0, r4
 8012be4:	9308      	str	r3, [sp, #32]
 8012be6:	f000 fb02 	bl	80131ee <_Bfree>
 8012bea:	9b08      	ldr	r3, [sp, #32]
 8012bec:	b9a3      	cbnz	r3, 8012c18 <_dtoa_r+0xa00>
 8012bee:	9a06      	ldr	r2, [sp, #24]
 8012bf0:	b992      	cbnz	r2, 8012c18 <_dtoa_r+0xa00>
 8012bf2:	9a07      	ldr	r2, [sp, #28]
 8012bf4:	b982      	cbnz	r2, 8012c18 <_dtoa_r+0xa00>
 8012bf6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8012bfa:	d029      	beq.n	8012c50 <_dtoa_r+0xa38>
 8012bfc:	9b00      	ldr	r3, [sp, #0]
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	dd01      	ble.n	8012c06 <_dtoa_r+0x9ee>
 8012c02:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8012c06:	9b05      	ldr	r3, [sp, #20]
 8012c08:	1c5d      	adds	r5, r3, #1
 8012c0a:	f883 8000 	strb.w	r8, [r3]
 8012c0e:	e782      	b.n	8012b16 <_dtoa_r+0x8fe>
 8012c10:	4630      	mov	r0, r6
 8012c12:	e7c2      	b.n	8012b9a <_dtoa_r+0x982>
 8012c14:	2301      	movs	r3, #1
 8012c16:	e7e3      	b.n	8012be0 <_dtoa_r+0x9c8>
 8012c18:	9a00      	ldr	r2, [sp, #0]
 8012c1a:	2a00      	cmp	r2, #0
 8012c1c:	db04      	blt.n	8012c28 <_dtoa_r+0xa10>
 8012c1e:	d125      	bne.n	8012c6c <_dtoa_r+0xa54>
 8012c20:	9a06      	ldr	r2, [sp, #24]
 8012c22:	bb1a      	cbnz	r2, 8012c6c <_dtoa_r+0xa54>
 8012c24:	9a07      	ldr	r2, [sp, #28]
 8012c26:	bb0a      	cbnz	r2, 8012c6c <_dtoa_r+0xa54>
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	ddec      	ble.n	8012c06 <_dtoa_r+0x9ee>
 8012c2c:	2201      	movs	r2, #1
 8012c2e:	9904      	ldr	r1, [sp, #16]
 8012c30:	4620      	mov	r0, r4
 8012c32:	f000 fc69 	bl	8013508 <__lshift>
 8012c36:	4639      	mov	r1, r7
 8012c38:	9004      	str	r0, [sp, #16]
 8012c3a:	f000 fcb9 	bl	80135b0 <__mcmp>
 8012c3e:	2800      	cmp	r0, #0
 8012c40:	dc03      	bgt.n	8012c4a <_dtoa_r+0xa32>
 8012c42:	d1e0      	bne.n	8012c06 <_dtoa_r+0x9ee>
 8012c44:	f018 0f01 	tst.w	r8, #1
 8012c48:	d0dd      	beq.n	8012c06 <_dtoa_r+0x9ee>
 8012c4a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8012c4e:	d1d8      	bne.n	8012c02 <_dtoa_r+0x9ea>
 8012c50:	9b05      	ldr	r3, [sp, #20]
 8012c52:	9a05      	ldr	r2, [sp, #20]
 8012c54:	1c5d      	adds	r5, r3, #1
 8012c56:	2339      	movs	r3, #57	; 0x39
 8012c58:	7013      	strb	r3, [r2, #0]
 8012c5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012c5e:	2b39      	cmp	r3, #57	; 0x39
 8012c60:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8012c64:	d04f      	beq.n	8012d06 <_dtoa_r+0xaee>
 8012c66:	3301      	adds	r3, #1
 8012c68:	7013      	strb	r3, [r2, #0]
 8012c6a:	e754      	b.n	8012b16 <_dtoa_r+0x8fe>
 8012c6c:	9a05      	ldr	r2, [sp, #20]
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	f102 0501 	add.w	r5, r2, #1
 8012c74:	dd06      	ble.n	8012c84 <_dtoa_r+0xa6c>
 8012c76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8012c7a:	d0e9      	beq.n	8012c50 <_dtoa_r+0xa38>
 8012c7c:	f108 0801 	add.w	r8, r8, #1
 8012c80:	9b05      	ldr	r3, [sp, #20]
 8012c82:	e7c2      	b.n	8012c0a <_dtoa_r+0x9f2>
 8012c84:	9a02      	ldr	r2, [sp, #8]
 8012c86:	f805 8c01 	strb.w	r8, [r5, #-1]
 8012c8a:	eba5 030b 	sub.w	r3, r5, fp
 8012c8e:	4293      	cmp	r3, r2
 8012c90:	d021      	beq.n	8012cd6 <_dtoa_r+0xabe>
 8012c92:	2300      	movs	r3, #0
 8012c94:	220a      	movs	r2, #10
 8012c96:	9904      	ldr	r1, [sp, #16]
 8012c98:	4620      	mov	r0, r4
 8012c9a:	f000 fabf 	bl	801321c <__multadd>
 8012c9e:	45b1      	cmp	r9, r6
 8012ca0:	9004      	str	r0, [sp, #16]
 8012ca2:	f04f 0300 	mov.w	r3, #0
 8012ca6:	f04f 020a 	mov.w	r2, #10
 8012caa:	4649      	mov	r1, r9
 8012cac:	4620      	mov	r0, r4
 8012cae:	d105      	bne.n	8012cbc <_dtoa_r+0xaa4>
 8012cb0:	f000 fab4 	bl	801321c <__multadd>
 8012cb4:	4681      	mov	r9, r0
 8012cb6:	4606      	mov	r6, r0
 8012cb8:	9505      	str	r5, [sp, #20]
 8012cba:	e776      	b.n	8012baa <_dtoa_r+0x992>
 8012cbc:	f000 faae 	bl	801321c <__multadd>
 8012cc0:	4631      	mov	r1, r6
 8012cc2:	4681      	mov	r9, r0
 8012cc4:	2300      	movs	r3, #0
 8012cc6:	220a      	movs	r2, #10
 8012cc8:	4620      	mov	r0, r4
 8012cca:	f000 faa7 	bl	801321c <__multadd>
 8012cce:	4606      	mov	r6, r0
 8012cd0:	e7f2      	b.n	8012cb8 <_dtoa_r+0xaa0>
 8012cd2:	f04f 0900 	mov.w	r9, #0
 8012cd6:	2201      	movs	r2, #1
 8012cd8:	9904      	ldr	r1, [sp, #16]
 8012cda:	4620      	mov	r0, r4
 8012cdc:	f000 fc14 	bl	8013508 <__lshift>
 8012ce0:	4639      	mov	r1, r7
 8012ce2:	9004      	str	r0, [sp, #16]
 8012ce4:	f000 fc64 	bl	80135b0 <__mcmp>
 8012ce8:	2800      	cmp	r0, #0
 8012cea:	dcb6      	bgt.n	8012c5a <_dtoa_r+0xa42>
 8012cec:	d102      	bne.n	8012cf4 <_dtoa_r+0xadc>
 8012cee:	f018 0f01 	tst.w	r8, #1
 8012cf2:	d1b2      	bne.n	8012c5a <_dtoa_r+0xa42>
 8012cf4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012cf8:	2b30      	cmp	r3, #48	; 0x30
 8012cfa:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8012cfe:	f47f af0a 	bne.w	8012b16 <_dtoa_r+0x8fe>
 8012d02:	4615      	mov	r5, r2
 8012d04:	e7f6      	b.n	8012cf4 <_dtoa_r+0xadc>
 8012d06:	4593      	cmp	fp, r2
 8012d08:	d105      	bne.n	8012d16 <_dtoa_r+0xafe>
 8012d0a:	2331      	movs	r3, #49	; 0x31
 8012d0c:	f10a 0a01 	add.w	sl, sl, #1
 8012d10:	f88b 3000 	strb.w	r3, [fp]
 8012d14:	e6ff      	b.n	8012b16 <_dtoa_r+0x8fe>
 8012d16:	4615      	mov	r5, r2
 8012d18:	e79f      	b.n	8012c5a <_dtoa_r+0xa42>
 8012d1a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8012d80 <_dtoa_r+0xb68>
 8012d1e:	e007      	b.n	8012d30 <_dtoa_r+0xb18>
 8012d20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012d22:	f8df b060 	ldr.w	fp, [pc, #96]	; 8012d84 <_dtoa_r+0xb6c>
 8012d26:	b11b      	cbz	r3, 8012d30 <_dtoa_r+0xb18>
 8012d28:	f10b 0308 	add.w	r3, fp, #8
 8012d2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012d2e:	6013      	str	r3, [r2, #0]
 8012d30:	4658      	mov	r0, fp
 8012d32:	b017      	add	sp, #92	; 0x5c
 8012d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d38:	9b06      	ldr	r3, [sp, #24]
 8012d3a:	2b01      	cmp	r3, #1
 8012d3c:	f77f ae35 	ble.w	80129aa <_dtoa_r+0x792>
 8012d40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012d42:	9307      	str	r3, [sp, #28]
 8012d44:	e649      	b.n	80129da <_dtoa_r+0x7c2>
 8012d46:	9b02      	ldr	r3, [sp, #8]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	dc03      	bgt.n	8012d54 <_dtoa_r+0xb3c>
 8012d4c:	9b06      	ldr	r3, [sp, #24]
 8012d4e:	2b02      	cmp	r3, #2
 8012d50:	f73f aecc 	bgt.w	8012aec <_dtoa_r+0x8d4>
 8012d54:	465d      	mov	r5, fp
 8012d56:	4639      	mov	r1, r7
 8012d58:	9804      	ldr	r0, [sp, #16]
 8012d5a:	f7ff f9d1 	bl	8012100 <quorem>
 8012d5e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8012d62:	f805 8b01 	strb.w	r8, [r5], #1
 8012d66:	9a02      	ldr	r2, [sp, #8]
 8012d68:	eba5 030b 	sub.w	r3, r5, fp
 8012d6c:	429a      	cmp	r2, r3
 8012d6e:	ddb0      	ble.n	8012cd2 <_dtoa_r+0xaba>
 8012d70:	2300      	movs	r3, #0
 8012d72:	220a      	movs	r2, #10
 8012d74:	9904      	ldr	r1, [sp, #16]
 8012d76:	4620      	mov	r0, r4
 8012d78:	f000 fa50 	bl	801321c <__multadd>
 8012d7c:	9004      	str	r0, [sp, #16]
 8012d7e:	e7ea      	b.n	8012d56 <_dtoa_r+0xb3e>
 8012d80:	08016a1c 	.word	0x08016a1c
 8012d84:	08016792 	.word	0x08016792

08012d88 <__sflush_r>:
 8012d88:	898a      	ldrh	r2, [r1, #12]
 8012d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d8e:	4605      	mov	r5, r0
 8012d90:	0710      	lsls	r0, r2, #28
 8012d92:	460c      	mov	r4, r1
 8012d94:	d458      	bmi.n	8012e48 <__sflush_r+0xc0>
 8012d96:	684b      	ldr	r3, [r1, #4]
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	dc05      	bgt.n	8012da8 <__sflush_r+0x20>
 8012d9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	dc02      	bgt.n	8012da8 <__sflush_r+0x20>
 8012da2:	2000      	movs	r0, #0
 8012da4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012da8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012daa:	2e00      	cmp	r6, #0
 8012dac:	d0f9      	beq.n	8012da2 <__sflush_r+0x1a>
 8012dae:	2300      	movs	r3, #0
 8012db0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012db4:	682f      	ldr	r7, [r5, #0]
 8012db6:	6a21      	ldr	r1, [r4, #32]
 8012db8:	602b      	str	r3, [r5, #0]
 8012dba:	d032      	beq.n	8012e22 <__sflush_r+0x9a>
 8012dbc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012dbe:	89a3      	ldrh	r3, [r4, #12]
 8012dc0:	075a      	lsls	r2, r3, #29
 8012dc2:	d505      	bpl.n	8012dd0 <__sflush_r+0x48>
 8012dc4:	6863      	ldr	r3, [r4, #4]
 8012dc6:	1ac0      	subs	r0, r0, r3
 8012dc8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012dca:	b10b      	cbz	r3, 8012dd0 <__sflush_r+0x48>
 8012dcc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012dce:	1ac0      	subs	r0, r0, r3
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	4602      	mov	r2, r0
 8012dd4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012dd6:	6a21      	ldr	r1, [r4, #32]
 8012dd8:	4628      	mov	r0, r5
 8012dda:	47b0      	blx	r6
 8012ddc:	1c43      	adds	r3, r0, #1
 8012dde:	89a3      	ldrh	r3, [r4, #12]
 8012de0:	d106      	bne.n	8012df0 <__sflush_r+0x68>
 8012de2:	6829      	ldr	r1, [r5, #0]
 8012de4:	291d      	cmp	r1, #29
 8012de6:	d848      	bhi.n	8012e7a <__sflush_r+0xf2>
 8012de8:	4a29      	ldr	r2, [pc, #164]	; (8012e90 <__sflush_r+0x108>)
 8012dea:	40ca      	lsrs	r2, r1
 8012dec:	07d6      	lsls	r6, r2, #31
 8012dee:	d544      	bpl.n	8012e7a <__sflush_r+0xf2>
 8012df0:	2200      	movs	r2, #0
 8012df2:	6062      	str	r2, [r4, #4]
 8012df4:	04d9      	lsls	r1, r3, #19
 8012df6:	6922      	ldr	r2, [r4, #16]
 8012df8:	6022      	str	r2, [r4, #0]
 8012dfa:	d504      	bpl.n	8012e06 <__sflush_r+0x7e>
 8012dfc:	1c42      	adds	r2, r0, #1
 8012dfe:	d101      	bne.n	8012e04 <__sflush_r+0x7c>
 8012e00:	682b      	ldr	r3, [r5, #0]
 8012e02:	b903      	cbnz	r3, 8012e06 <__sflush_r+0x7e>
 8012e04:	6560      	str	r0, [r4, #84]	; 0x54
 8012e06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012e08:	602f      	str	r7, [r5, #0]
 8012e0a:	2900      	cmp	r1, #0
 8012e0c:	d0c9      	beq.n	8012da2 <__sflush_r+0x1a>
 8012e0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012e12:	4299      	cmp	r1, r3
 8012e14:	d002      	beq.n	8012e1c <__sflush_r+0x94>
 8012e16:	4628      	mov	r0, r5
 8012e18:	f000 fc9e 	bl	8013758 <_free_r>
 8012e1c:	2000      	movs	r0, #0
 8012e1e:	6360      	str	r0, [r4, #52]	; 0x34
 8012e20:	e7c0      	b.n	8012da4 <__sflush_r+0x1c>
 8012e22:	2301      	movs	r3, #1
 8012e24:	4628      	mov	r0, r5
 8012e26:	47b0      	blx	r6
 8012e28:	1c41      	adds	r1, r0, #1
 8012e2a:	d1c8      	bne.n	8012dbe <__sflush_r+0x36>
 8012e2c:	682b      	ldr	r3, [r5, #0]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d0c5      	beq.n	8012dbe <__sflush_r+0x36>
 8012e32:	2b1d      	cmp	r3, #29
 8012e34:	d001      	beq.n	8012e3a <__sflush_r+0xb2>
 8012e36:	2b16      	cmp	r3, #22
 8012e38:	d101      	bne.n	8012e3e <__sflush_r+0xb6>
 8012e3a:	602f      	str	r7, [r5, #0]
 8012e3c:	e7b1      	b.n	8012da2 <__sflush_r+0x1a>
 8012e3e:	89a3      	ldrh	r3, [r4, #12]
 8012e40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e44:	81a3      	strh	r3, [r4, #12]
 8012e46:	e7ad      	b.n	8012da4 <__sflush_r+0x1c>
 8012e48:	690f      	ldr	r7, [r1, #16]
 8012e4a:	2f00      	cmp	r7, #0
 8012e4c:	d0a9      	beq.n	8012da2 <__sflush_r+0x1a>
 8012e4e:	0793      	lsls	r3, r2, #30
 8012e50:	680e      	ldr	r6, [r1, #0]
 8012e52:	bf08      	it	eq
 8012e54:	694b      	ldreq	r3, [r1, #20]
 8012e56:	600f      	str	r7, [r1, #0]
 8012e58:	bf18      	it	ne
 8012e5a:	2300      	movne	r3, #0
 8012e5c:	eba6 0807 	sub.w	r8, r6, r7
 8012e60:	608b      	str	r3, [r1, #8]
 8012e62:	f1b8 0f00 	cmp.w	r8, #0
 8012e66:	dd9c      	ble.n	8012da2 <__sflush_r+0x1a>
 8012e68:	4643      	mov	r3, r8
 8012e6a:	463a      	mov	r2, r7
 8012e6c:	6a21      	ldr	r1, [r4, #32]
 8012e6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012e70:	4628      	mov	r0, r5
 8012e72:	47b0      	blx	r6
 8012e74:	2800      	cmp	r0, #0
 8012e76:	dc06      	bgt.n	8012e86 <__sflush_r+0xfe>
 8012e78:	89a3      	ldrh	r3, [r4, #12]
 8012e7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e7e:	81a3      	strh	r3, [r4, #12]
 8012e80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012e84:	e78e      	b.n	8012da4 <__sflush_r+0x1c>
 8012e86:	4407      	add	r7, r0
 8012e88:	eba8 0800 	sub.w	r8, r8, r0
 8012e8c:	e7e9      	b.n	8012e62 <__sflush_r+0xda>
 8012e8e:	bf00      	nop
 8012e90:	20400001 	.word	0x20400001

08012e94 <_fflush_r>:
 8012e94:	b538      	push	{r3, r4, r5, lr}
 8012e96:	690b      	ldr	r3, [r1, #16]
 8012e98:	4605      	mov	r5, r0
 8012e9a:	460c      	mov	r4, r1
 8012e9c:	b1db      	cbz	r3, 8012ed6 <_fflush_r+0x42>
 8012e9e:	b118      	cbz	r0, 8012ea8 <_fflush_r+0x14>
 8012ea0:	6983      	ldr	r3, [r0, #24]
 8012ea2:	b90b      	cbnz	r3, 8012ea8 <_fflush_r+0x14>
 8012ea4:	f000 f860 	bl	8012f68 <__sinit>
 8012ea8:	4b0c      	ldr	r3, [pc, #48]	; (8012edc <_fflush_r+0x48>)
 8012eaa:	429c      	cmp	r4, r3
 8012eac:	d109      	bne.n	8012ec2 <_fflush_r+0x2e>
 8012eae:	686c      	ldr	r4, [r5, #4]
 8012eb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012eb4:	b17b      	cbz	r3, 8012ed6 <_fflush_r+0x42>
 8012eb6:	4621      	mov	r1, r4
 8012eb8:	4628      	mov	r0, r5
 8012eba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012ebe:	f7ff bf63 	b.w	8012d88 <__sflush_r>
 8012ec2:	4b07      	ldr	r3, [pc, #28]	; (8012ee0 <_fflush_r+0x4c>)
 8012ec4:	429c      	cmp	r4, r3
 8012ec6:	d101      	bne.n	8012ecc <_fflush_r+0x38>
 8012ec8:	68ac      	ldr	r4, [r5, #8]
 8012eca:	e7f1      	b.n	8012eb0 <_fflush_r+0x1c>
 8012ecc:	4b05      	ldr	r3, [pc, #20]	; (8012ee4 <_fflush_r+0x50>)
 8012ece:	429c      	cmp	r4, r3
 8012ed0:	bf08      	it	eq
 8012ed2:	68ec      	ldreq	r4, [r5, #12]
 8012ed4:	e7ec      	b.n	8012eb0 <_fflush_r+0x1c>
 8012ed6:	2000      	movs	r0, #0
 8012ed8:	bd38      	pop	{r3, r4, r5, pc}
 8012eda:	bf00      	nop
 8012edc:	080167c0 	.word	0x080167c0
 8012ee0:	080167e0 	.word	0x080167e0
 8012ee4:	080167a0 	.word	0x080167a0

08012ee8 <std>:
 8012ee8:	2300      	movs	r3, #0
 8012eea:	b510      	push	{r4, lr}
 8012eec:	4604      	mov	r4, r0
 8012eee:	e9c0 3300 	strd	r3, r3, [r0]
 8012ef2:	6083      	str	r3, [r0, #8]
 8012ef4:	8181      	strh	r1, [r0, #12]
 8012ef6:	6643      	str	r3, [r0, #100]	; 0x64
 8012ef8:	81c2      	strh	r2, [r0, #14]
 8012efa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012efe:	6183      	str	r3, [r0, #24]
 8012f00:	4619      	mov	r1, r3
 8012f02:	2208      	movs	r2, #8
 8012f04:	305c      	adds	r0, #92	; 0x5c
 8012f06:	f7fe fb17 	bl	8011538 <memset>
 8012f0a:	4b05      	ldr	r3, [pc, #20]	; (8012f20 <std+0x38>)
 8012f0c:	6263      	str	r3, [r4, #36]	; 0x24
 8012f0e:	4b05      	ldr	r3, [pc, #20]	; (8012f24 <std+0x3c>)
 8012f10:	62a3      	str	r3, [r4, #40]	; 0x28
 8012f12:	4b05      	ldr	r3, [pc, #20]	; (8012f28 <std+0x40>)
 8012f14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012f16:	4b05      	ldr	r3, [pc, #20]	; (8012f2c <std+0x44>)
 8012f18:	6224      	str	r4, [r4, #32]
 8012f1a:	6323      	str	r3, [r4, #48]	; 0x30
 8012f1c:	bd10      	pop	{r4, pc}
 8012f1e:	bf00      	nop
 8012f20:	08013ded 	.word	0x08013ded
 8012f24:	08013e0f 	.word	0x08013e0f
 8012f28:	08013e47 	.word	0x08013e47
 8012f2c:	08013e6b 	.word	0x08013e6b

08012f30 <_cleanup_r>:
 8012f30:	4901      	ldr	r1, [pc, #4]	; (8012f38 <_cleanup_r+0x8>)
 8012f32:	f000 b885 	b.w	8013040 <_fwalk_reent>
 8012f36:	bf00      	nop
 8012f38:	08012e95 	.word	0x08012e95

08012f3c <__sfmoreglue>:
 8012f3c:	b570      	push	{r4, r5, r6, lr}
 8012f3e:	1e4a      	subs	r2, r1, #1
 8012f40:	2568      	movs	r5, #104	; 0x68
 8012f42:	4355      	muls	r5, r2
 8012f44:	460e      	mov	r6, r1
 8012f46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012f4a:	f000 fc53 	bl	80137f4 <_malloc_r>
 8012f4e:	4604      	mov	r4, r0
 8012f50:	b140      	cbz	r0, 8012f64 <__sfmoreglue+0x28>
 8012f52:	2100      	movs	r1, #0
 8012f54:	e9c0 1600 	strd	r1, r6, [r0]
 8012f58:	300c      	adds	r0, #12
 8012f5a:	60a0      	str	r0, [r4, #8]
 8012f5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012f60:	f7fe faea 	bl	8011538 <memset>
 8012f64:	4620      	mov	r0, r4
 8012f66:	bd70      	pop	{r4, r5, r6, pc}

08012f68 <__sinit>:
 8012f68:	6983      	ldr	r3, [r0, #24]
 8012f6a:	b510      	push	{r4, lr}
 8012f6c:	4604      	mov	r4, r0
 8012f6e:	bb33      	cbnz	r3, 8012fbe <__sinit+0x56>
 8012f70:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8012f74:	6503      	str	r3, [r0, #80]	; 0x50
 8012f76:	4b12      	ldr	r3, [pc, #72]	; (8012fc0 <__sinit+0x58>)
 8012f78:	4a12      	ldr	r2, [pc, #72]	; (8012fc4 <__sinit+0x5c>)
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	6282      	str	r2, [r0, #40]	; 0x28
 8012f7e:	4298      	cmp	r0, r3
 8012f80:	bf04      	itt	eq
 8012f82:	2301      	moveq	r3, #1
 8012f84:	6183      	streq	r3, [r0, #24]
 8012f86:	f000 f81f 	bl	8012fc8 <__sfp>
 8012f8a:	6060      	str	r0, [r4, #4]
 8012f8c:	4620      	mov	r0, r4
 8012f8e:	f000 f81b 	bl	8012fc8 <__sfp>
 8012f92:	60a0      	str	r0, [r4, #8]
 8012f94:	4620      	mov	r0, r4
 8012f96:	f000 f817 	bl	8012fc8 <__sfp>
 8012f9a:	2200      	movs	r2, #0
 8012f9c:	60e0      	str	r0, [r4, #12]
 8012f9e:	2104      	movs	r1, #4
 8012fa0:	6860      	ldr	r0, [r4, #4]
 8012fa2:	f7ff ffa1 	bl	8012ee8 <std>
 8012fa6:	2201      	movs	r2, #1
 8012fa8:	2109      	movs	r1, #9
 8012faa:	68a0      	ldr	r0, [r4, #8]
 8012fac:	f7ff ff9c 	bl	8012ee8 <std>
 8012fb0:	2202      	movs	r2, #2
 8012fb2:	2112      	movs	r1, #18
 8012fb4:	68e0      	ldr	r0, [r4, #12]
 8012fb6:	f7ff ff97 	bl	8012ee8 <std>
 8012fba:	2301      	movs	r3, #1
 8012fbc:	61a3      	str	r3, [r4, #24]
 8012fbe:	bd10      	pop	{r4, pc}
 8012fc0:	0801675c 	.word	0x0801675c
 8012fc4:	08012f31 	.word	0x08012f31

08012fc8 <__sfp>:
 8012fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fca:	4b1b      	ldr	r3, [pc, #108]	; (8013038 <__sfp+0x70>)
 8012fcc:	681e      	ldr	r6, [r3, #0]
 8012fce:	69b3      	ldr	r3, [r6, #24]
 8012fd0:	4607      	mov	r7, r0
 8012fd2:	b913      	cbnz	r3, 8012fda <__sfp+0x12>
 8012fd4:	4630      	mov	r0, r6
 8012fd6:	f7ff ffc7 	bl	8012f68 <__sinit>
 8012fda:	3648      	adds	r6, #72	; 0x48
 8012fdc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012fe0:	3b01      	subs	r3, #1
 8012fe2:	d503      	bpl.n	8012fec <__sfp+0x24>
 8012fe4:	6833      	ldr	r3, [r6, #0]
 8012fe6:	b133      	cbz	r3, 8012ff6 <__sfp+0x2e>
 8012fe8:	6836      	ldr	r6, [r6, #0]
 8012fea:	e7f7      	b.n	8012fdc <__sfp+0x14>
 8012fec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012ff0:	b16d      	cbz	r5, 801300e <__sfp+0x46>
 8012ff2:	3468      	adds	r4, #104	; 0x68
 8012ff4:	e7f4      	b.n	8012fe0 <__sfp+0x18>
 8012ff6:	2104      	movs	r1, #4
 8012ff8:	4638      	mov	r0, r7
 8012ffa:	f7ff ff9f 	bl	8012f3c <__sfmoreglue>
 8012ffe:	6030      	str	r0, [r6, #0]
 8013000:	2800      	cmp	r0, #0
 8013002:	d1f1      	bne.n	8012fe8 <__sfp+0x20>
 8013004:	230c      	movs	r3, #12
 8013006:	603b      	str	r3, [r7, #0]
 8013008:	4604      	mov	r4, r0
 801300a:	4620      	mov	r0, r4
 801300c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801300e:	4b0b      	ldr	r3, [pc, #44]	; (801303c <__sfp+0x74>)
 8013010:	6665      	str	r5, [r4, #100]	; 0x64
 8013012:	e9c4 5500 	strd	r5, r5, [r4]
 8013016:	60a5      	str	r5, [r4, #8]
 8013018:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801301c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8013020:	2208      	movs	r2, #8
 8013022:	4629      	mov	r1, r5
 8013024:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013028:	f7fe fa86 	bl	8011538 <memset>
 801302c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013030:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013034:	e7e9      	b.n	801300a <__sfp+0x42>
 8013036:	bf00      	nop
 8013038:	0801675c 	.word	0x0801675c
 801303c:	ffff0001 	.word	0xffff0001

08013040 <_fwalk_reent>:
 8013040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013044:	4680      	mov	r8, r0
 8013046:	4689      	mov	r9, r1
 8013048:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801304c:	2600      	movs	r6, #0
 801304e:	b914      	cbnz	r4, 8013056 <_fwalk_reent+0x16>
 8013050:	4630      	mov	r0, r6
 8013052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013056:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801305a:	3f01      	subs	r7, #1
 801305c:	d501      	bpl.n	8013062 <_fwalk_reent+0x22>
 801305e:	6824      	ldr	r4, [r4, #0]
 8013060:	e7f5      	b.n	801304e <_fwalk_reent+0xe>
 8013062:	89ab      	ldrh	r3, [r5, #12]
 8013064:	2b01      	cmp	r3, #1
 8013066:	d907      	bls.n	8013078 <_fwalk_reent+0x38>
 8013068:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801306c:	3301      	adds	r3, #1
 801306e:	d003      	beq.n	8013078 <_fwalk_reent+0x38>
 8013070:	4629      	mov	r1, r5
 8013072:	4640      	mov	r0, r8
 8013074:	47c8      	blx	r9
 8013076:	4306      	orrs	r6, r0
 8013078:	3568      	adds	r5, #104	; 0x68
 801307a:	e7ee      	b.n	801305a <_fwalk_reent+0x1a>

0801307c <_localeconv_r>:
 801307c:	4b04      	ldr	r3, [pc, #16]	; (8013090 <_localeconv_r+0x14>)
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	6a18      	ldr	r0, [r3, #32]
 8013082:	4b04      	ldr	r3, [pc, #16]	; (8013094 <_localeconv_r+0x18>)
 8013084:	2800      	cmp	r0, #0
 8013086:	bf08      	it	eq
 8013088:	4618      	moveq	r0, r3
 801308a:	30f0      	adds	r0, #240	; 0xf0
 801308c:	4770      	bx	lr
 801308e:	bf00      	nop
 8013090:	20001c34 	.word	0x20001c34
 8013094:	20001c98 	.word	0x20001c98

08013098 <__swhatbuf_r>:
 8013098:	b570      	push	{r4, r5, r6, lr}
 801309a:	460e      	mov	r6, r1
 801309c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130a0:	2900      	cmp	r1, #0
 80130a2:	b096      	sub	sp, #88	; 0x58
 80130a4:	4614      	mov	r4, r2
 80130a6:	461d      	mov	r5, r3
 80130a8:	da07      	bge.n	80130ba <__swhatbuf_r+0x22>
 80130aa:	2300      	movs	r3, #0
 80130ac:	602b      	str	r3, [r5, #0]
 80130ae:	89b3      	ldrh	r3, [r6, #12]
 80130b0:	061a      	lsls	r2, r3, #24
 80130b2:	d410      	bmi.n	80130d6 <__swhatbuf_r+0x3e>
 80130b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80130b8:	e00e      	b.n	80130d8 <__swhatbuf_r+0x40>
 80130ba:	466a      	mov	r2, sp
 80130bc:	f000 fefc 	bl	8013eb8 <_fstat_r>
 80130c0:	2800      	cmp	r0, #0
 80130c2:	dbf2      	blt.n	80130aa <__swhatbuf_r+0x12>
 80130c4:	9a01      	ldr	r2, [sp, #4]
 80130c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80130ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80130ce:	425a      	negs	r2, r3
 80130d0:	415a      	adcs	r2, r3
 80130d2:	602a      	str	r2, [r5, #0]
 80130d4:	e7ee      	b.n	80130b4 <__swhatbuf_r+0x1c>
 80130d6:	2340      	movs	r3, #64	; 0x40
 80130d8:	2000      	movs	r0, #0
 80130da:	6023      	str	r3, [r4, #0]
 80130dc:	b016      	add	sp, #88	; 0x58
 80130de:	bd70      	pop	{r4, r5, r6, pc}

080130e0 <__smakebuf_r>:
 80130e0:	898b      	ldrh	r3, [r1, #12]
 80130e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80130e4:	079d      	lsls	r5, r3, #30
 80130e6:	4606      	mov	r6, r0
 80130e8:	460c      	mov	r4, r1
 80130ea:	d507      	bpl.n	80130fc <__smakebuf_r+0x1c>
 80130ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80130f0:	6023      	str	r3, [r4, #0]
 80130f2:	6123      	str	r3, [r4, #16]
 80130f4:	2301      	movs	r3, #1
 80130f6:	6163      	str	r3, [r4, #20]
 80130f8:	b002      	add	sp, #8
 80130fa:	bd70      	pop	{r4, r5, r6, pc}
 80130fc:	ab01      	add	r3, sp, #4
 80130fe:	466a      	mov	r2, sp
 8013100:	f7ff ffca 	bl	8013098 <__swhatbuf_r>
 8013104:	9900      	ldr	r1, [sp, #0]
 8013106:	4605      	mov	r5, r0
 8013108:	4630      	mov	r0, r6
 801310a:	f000 fb73 	bl	80137f4 <_malloc_r>
 801310e:	b948      	cbnz	r0, 8013124 <__smakebuf_r+0x44>
 8013110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013114:	059a      	lsls	r2, r3, #22
 8013116:	d4ef      	bmi.n	80130f8 <__smakebuf_r+0x18>
 8013118:	f023 0303 	bic.w	r3, r3, #3
 801311c:	f043 0302 	orr.w	r3, r3, #2
 8013120:	81a3      	strh	r3, [r4, #12]
 8013122:	e7e3      	b.n	80130ec <__smakebuf_r+0xc>
 8013124:	4b0d      	ldr	r3, [pc, #52]	; (801315c <__smakebuf_r+0x7c>)
 8013126:	62b3      	str	r3, [r6, #40]	; 0x28
 8013128:	89a3      	ldrh	r3, [r4, #12]
 801312a:	6020      	str	r0, [r4, #0]
 801312c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013130:	81a3      	strh	r3, [r4, #12]
 8013132:	9b00      	ldr	r3, [sp, #0]
 8013134:	6163      	str	r3, [r4, #20]
 8013136:	9b01      	ldr	r3, [sp, #4]
 8013138:	6120      	str	r0, [r4, #16]
 801313a:	b15b      	cbz	r3, 8013154 <__smakebuf_r+0x74>
 801313c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013140:	4630      	mov	r0, r6
 8013142:	f000 fecb 	bl	8013edc <_isatty_r>
 8013146:	b128      	cbz	r0, 8013154 <__smakebuf_r+0x74>
 8013148:	89a3      	ldrh	r3, [r4, #12]
 801314a:	f023 0303 	bic.w	r3, r3, #3
 801314e:	f043 0301 	orr.w	r3, r3, #1
 8013152:	81a3      	strh	r3, [r4, #12]
 8013154:	89a3      	ldrh	r3, [r4, #12]
 8013156:	431d      	orrs	r5, r3
 8013158:	81a5      	strh	r5, [r4, #12]
 801315a:	e7cd      	b.n	80130f8 <__smakebuf_r+0x18>
 801315c:	08012f31 	.word	0x08012f31

08013160 <malloc>:
 8013160:	4b02      	ldr	r3, [pc, #8]	; (801316c <malloc+0xc>)
 8013162:	4601      	mov	r1, r0
 8013164:	6818      	ldr	r0, [r3, #0]
 8013166:	f000 bb45 	b.w	80137f4 <_malloc_r>
 801316a:	bf00      	nop
 801316c:	20001c34 	.word	0x20001c34

08013170 <memcpy>:
 8013170:	b510      	push	{r4, lr}
 8013172:	1e43      	subs	r3, r0, #1
 8013174:	440a      	add	r2, r1
 8013176:	4291      	cmp	r1, r2
 8013178:	d100      	bne.n	801317c <memcpy+0xc>
 801317a:	bd10      	pop	{r4, pc}
 801317c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013180:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013184:	e7f7      	b.n	8013176 <memcpy+0x6>

08013186 <_Balloc>:
 8013186:	b570      	push	{r4, r5, r6, lr}
 8013188:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801318a:	4604      	mov	r4, r0
 801318c:	460e      	mov	r6, r1
 801318e:	b93d      	cbnz	r5, 80131a0 <_Balloc+0x1a>
 8013190:	2010      	movs	r0, #16
 8013192:	f7ff ffe5 	bl	8013160 <malloc>
 8013196:	6260      	str	r0, [r4, #36]	; 0x24
 8013198:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801319c:	6005      	str	r5, [r0, #0]
 801319e:	60c5      	str	r5, [r0, #12]
 80131a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80131a2:	68eb      	ldr	r3, [r5, #12]
 80131a4:	b183      	cbz	r3, 80131c8 <_Balloc+0x42>
 80131a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80131a8:	68db      	ldr	r3, [r3, #12]
 80131aa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80131ae:	b9b8      	cbnz	r0, 80131e0 <_Balloc+0x5a>
 80131b0:	2101      	movs	r1, #1
 80131b2:	fa01 f506 	lsl.w	r5, r1, r6
 80131b6:	1d6a      	adds	r2, r5, #5
 80131b8:	0092      	lsls	r2, r2, #2
 80131ba:	4620      	mov	r0, r4
 80131bc:	f000 fabe 	bl	801373c <_calloc_r>
 80131c0:	b160      	cbz	r0, 80131dc <_Balloc+0x56>
 80131c2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80131c6:	e00e      	b.n	80131e6 <_Balloc+0x60>
 80131c8:	2221      	movs	r2, #33	; 0x21
 80131ca:	2104      	movs	r1, #4
 80131cc:	4620      	mov	r0, r4
 80131ce:	f000 fab5 	bl	801373c <_calloc_r>
 80131d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80131d4:	60e8      	str	r0, [r5, #12]
 80131d6:	68db      	ldr	r3, [r3, #12]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d1e4      	bne.n	80131a6 <_Balloc+0x20>
 80131dc:	2000      	movs	r0, #0
 80131de:	bd70      	pop	{r4, r5, r6, pc}
 80131e0:	6802      	ldr	r2, [r0, #0]
 80131e2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80131e6:	2300      	movs	r3, #0
 80131e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80131ec:	e7f7      	b.n	80131de <_Balloc+0x58>

080131ee <_Bfree>:
 80131ee:	b570      	push	{r4, r5, r6, lr}
 80131f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80131f2:	4606      	mov	r6, r0
 80131f4:	460d      	mov	r5, r1
 80131f6:	b93c      	cbnz	r4, 8013208 <_Bfree+0x1a>
 80131f8:	2010      	movs	r0, #16
 80131fa:	f7ff ffb1 	bl	8013160 <malloc>
 80131fe:	6270      	str	r0, [r6, #36]	; 0x24
 8013200:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013204:	6004      	str	r4, [r0, #0]
 8013206:	60c4      	str	r4, [r0, #12]
 8013208:	b13d      	cbz	r5, 801321a <_Bfree+0x2c>
 801320a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801320c:	686a      	ldr	r2, [r5, #4]
 801320e:	68db      	ldr	r3, [r3, #12]
 8013210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013214:	6029      	str	r1, [r5, #0]
 8013216:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801321a:	bd70      	pop	{r4, r5, r6, pc}

0801321c <__multadd>:
 801321c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013220:	690d      	ldr	r5, [r1, #16]
 8013222:	461f      	mov	r7, r3
 8013224:	4606      	mov	r6, r0
 8013226:	460c      	mov	r4, r1
 8013228:	f101 0c14 	add.w	ip, r1, #20
 801322c:	2300      	movs	r3, #0
 801322e:	f8dc 0000 	ldr.w	r0, [ip]
 8013232:	b281      	uxth	r1, r0
 8013234:	fb02 7101 	mla	r1, r2, r1, r7
 8013238:	0c0f      	lsrs	r7, r1, #16
 801323a:	0c00      	lsrs	r0, r0, #16
 801323c:	fb02 7000 	mla	r0, r2, r0, r7
 8013240:	b289      	uxth	r1, r1
 8013242:	3301      	adds	r3, #1
 8013244:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8013248:	429d      	cmp	r5, r3
 801324a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801324e:	f84c 1b04 	str.w	r1, [ip], #4
 8013252:	dcec      	bgt.n	801322e <__multadd+0x12>
 8013254:	b1d7      	cbz	r7, 801328c <__multadd+0x70>
 8013256:	68a3      	ldr	r3, [r4, #8]
 8013258:	42ab      	cmp	r3, r5
 801325a:	dc12      	bgt.n	8013282 <__multadd+0x66>
 801325c:	6861      	ldr	r1, [r4, #4]
 801325e:	4630      	mov	r0, r6
 8013260:	3101      	adds	r1, #1
 8013262:	f7ff ff90 	bl	8013186 <_Balloc>
 8013266:	6922      	ldr	r2, [r4, #16]
 8013268:	3202      	adds	r2, #2
 801326a:	f104 010c 	add.w	r1, r4, #12
 801326e:	4680      	mov	r8, r0
 8013270:	0092      	lsls	r2, r2, #2
 8013272:	300c      	adds	r0, #12
 8013274:	f7ff ff7c 	bl	8013170 <memcpy>
 8013278:	4621      	mov	r1, r4
 801327a:	4630      	mov	r0, r6
 801327c:	f7ff ffb7 	bl	80131ee <_Bfree>
 8013280:	4644      	mov	r4, r8
 8013282:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013286:	3501      	adds	r5, #1
 8013288:	615f      	str	r7, [r3, #20]
 801328a:	6125      	str	r5, [r4, #16]
 801328c:	4620      	mov	r0, r4
 801328e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013292 <__hi0bits>:
 8013292:	0c02      	lsrs	r2, r0, #16
 8013294:	0412      	lsls	r2, r2, #16
 8013296:	4603      	mov	r3, r0
 8013298:	b9b2      	cbnz	r2, 80132c8 <__hi0bits+0x36>
 801329a:	0403      	lsls	r3, r0, #16
 801329c:	2010      	movs	r0, #16
 801329e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80132a2:	bf04      	itt	eq
 80132a4:	021b      	lsleq	r3, r3, #8
 80132a6:	3008      	addeq	r0, #8
 80132a8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80132ac:	bf04      	itt	eq
 80132ae:	011b      	lsleq	r3, r3, #4
 80132b0:	3004      	addeq	r0, #4
 80132b2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80132b6:	bf04      	itt	eq
 80132b8:	009b      	lsleq	r3, r3, #2
 80132ba:	3002      	addeq	r0, #2
 80132bc:	2b00      	cmp	r3, #0
 80132be:	db06      	blt.n	80132ce <__hi0bits+0x3c>
 80132c0:	005b      	lsls	r3, r3, #1
 80132c2:	d503      	bpl.n	80132cc <__hi0bits+0x3a>
 80132c4:	3001      	adds	r0, #1
 80132c6:	4770      	bx	lr
 80132c8:	2000      	movs	r0, #0
 80132ca:	e7e8      	b.n	801329e <__hi0bits+0xc>
 80132cc:	2020      	movs	r0, #32
 80132ce:	4770      	bx	lr

080132d0 <__lo0bits>:
 80132d0:	6803      	ldr	r3, [r0, #0]
 80132d2:	f013 0207 	ands.w	r2, r3, #7
 80132d6:	4601      	mov	r1, r0
 80132d8:	d00b      	beq.n	80132f2 <__lo0bits+0x22>
 80132da:	07da      	lsls	r2, r3, #31
 80132dc:	d423      	bmi.n	8013326 <__lo0bits+0x56>
 80132de:	0798      	lsls	r0, r3, #30
 80132e0:	bf49      	itett	mi
 80132e2:	085b      	lsrmi	r3, r3, #1
 80132e4:	089b      	lsrpl	r3, r3, #2
 80132e6:	2001      	movmi	r0, #1
 80132e8:	600b      	strmi	r3, [r1, #0]
 80132ea:	bf5c      	itt	pl
 80132ec:	600b      	strpl	r3, [r1, #0]
 80132ee:	2002      	movpl	r0, #2
 80132f0:	4770      	bx	lr
 80132f2:	b298      	uxth	r0, r3
 80132f4:	b9a8      	cbnz	r0, 8013322 <__lo0bits+0x52>
 80132f6:	0c1b      	lsrs	r3, r3, #16
 80132f8:	2010      	movs	r0, #16
 80132fa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80132fe:	bf04      	itt	eq
 8013300:	0a1b      	lsreq	r3, r3, #8
 8013302:	3008      	addeq	r0, #8
 8013304:	071a      	lsls	r2, r3, #28
 8013306:	bf04      	itt	eq
 8013308:	091b      	lsreq	r3, r3, #4
 801330a:	3004      	addeq	r0, #4
 801330c:	079a      	lsls	r2, r3, #30
 801330e:	bf04      	itt	eq
 8013310:	089b      	lsreq	r3, r3, #2
 8013312:	3002      	addeq	r0, #2
 8013314:	07da      	lsls	r2, r3, #31
 8013316:	d402      	bmi.n	801331e <__lo0bits+0x4e>
 8013318:	085b      	lsrs	r3, r3, #1
 801331a:	d006      	beq.n	801332a <__lo0bits+0x5a>
 801331c:	3001      	adds	r0, #1
 801331e:	600b      	str	r3, [r1, #0]
 8013320:	4770      	bx	lr
 8013322:	4610      	mov	r0, r2
 8013324:	e7e9      	b.n	80132fa <__lo0bits+0x2a>
 8013326:	2000      	movs	r0, #0
 8013328:	4770      	bx	lr
 801332a:	2020      	movs	r0, #32
 801332c:	4770      	bx	lr

0801332e <__i2b>:
 801332e:	b510      	push	{r4, lr}
 8013330:	460c      	mov	r4, r1
 8013332:	2101      	movs	r1, #1
 8013334:	f7ff ff27 	bl	8013186 <_Balloc>
 8013338:	2201      	movs	r2, #1
 801333a:	6144      	str	r4, [r0, #20]
 801333c:	6102      	str	r2, [r0, #16]
 801333e:	bd10      	pop	{r4, pc}

08013340 <__multiply>:
 8013340:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013344:	4614      	mov	r4, r2
 8013346:	690a      	ldr	r2, [r1, #16]
 8013348:	6923      	ldr	r3, [r4, #16]
 801334a:	429a      	cmp	r2, r3
 801334c:	bfb8      	it	lt
 801334e:	460b      	movlt	r3, r1
 8013350:	4688      	mov	r8, r1
 8013352:	bfbc      	itt	lt
 8013354:	46a0      	movlt	r8, r4
 8013356:	461c      	movlt	r4, r3
 8013358:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801335c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8013360:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013364:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013368:	eb07 0609 	add.w	r6, r7, r9
 801336c:	42b3      	cmp	r3, r6
 801336e:	bfb8      	it	lt
 8013370:	3101      	addlt	r1, #1
 8013372:	f7ff ff08 	bl	8013186 <_Balloc>
 8013376:	f100 0514 	add.w	r5, r0, #20
 801337a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801337e:	462b      	mov	r3, r5
 8013380:	2200      	movs	r2, #0
 8013382:	4573      	cmp	r3, lr
 8013384:	d316      	bcc.n	80133b4 <__multiply+0x74>
 8013386:	f104 0214 	add.w	r2, r4, #20
 801338a:	f108 0114 	add.w	r1, r8, #20
 801338e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8013392:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8013396:	9300      	str	r3, [sp, #0]
 8013398:	9b00      	ldr	r3, [sp, #0]
 801339a:	9201      	str	r2, [sp, #4]
 801339c:	4293      	cmp	r3, r2
 801339e:	d80c      	bhi.n	80133ba <__multiply+0x7a>
 80133a0:	2e00      	cmp	r6, #0
 80133a2:	dd03      	ble.n	80133ac <__multiply+0x6c>
 80133a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d05d      	beq.n	8013468 <__multiply+0x128>
 80133ac:	6106      	str	r6, [r0, #16]
 80133ae:	b003      	add	sp, #12
 80133b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80133b4:	f843 2b04 	str.w	r2, [r3], #4
 80133b8:	e7e3      	b.n	8013382 <__multiply+0x42>
 80133ba:	f8b2 b000 	ldrh.w	fp, [r2]
 80133be:	f1bb 0f00 	cmp.w	fp, #0
 80133c2:	d023      	beq.n	801340c <__multiply+0xcc>
 80133c4:	4689      	mov	r9, r1
 80133c6:	46ac      	mov	ip, r5
 80133c8:	f04f 0800 	mov.w	r8, #0
 80133cc:	f859 4b04 	ldr.w	r4, [r9], #4
 80133d0:	f8dc a000 	ldr.w	sl, [ip]
 80133d4:	b2a3      	uxth	r3, r4
 80133d6:	fa1f fa8a 	uxth.w	sl, sl
 80133da:	fb0b a303 	mla	r3, fp, r3, sl
 80133de:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80133e2:	f8dc 4000 	ldr.w	r4, [ip]
 80133e6:	4443      	add	r3, r8
 80133e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80133ec:	fb0b 840a 	mla	r4, fp, sl, r8
 80133f0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80133f4:	46e2      	mov	sl, ip
 80133f6:	b29b      	uxth	r3, r3
 80133f8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80133fc:	454f      	cmp	r7, r9
 80133fe:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8013402:	f84a 3b04 	str.w	r3, [sl], #4
 8013406:	d82b      	bhi.n	8013460 <__multiply+0x120>
 8013408:	f8cc 8004 	str.w	r8, [ip, #4]
 801340c:	9b01      	ldr	r3, [sp, #4]
 801340e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8013412:	3204      	adds	r2, #4
 8013414:	f1ba 0f00 	cmp.w	sl, #0
 8013418:	d020      	beq.n	801345c <__multiply+0x11c>
 801341a:	682b      	ldr	r3, [r5, #0]
 801341c:	4689      	mov	r9, r1
 801341e:	46a8      	mov	r8, r5
 8013420:	f04f 0b00 	mov.w	fp, #0
 8013424:	f8b9 c000 	ldrh.w	ip, [r9]
 8013428:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801342c:	fb0a 440c 	mla	r4, sl, ip, r4
 8013430:	445c      	add	r4, fp
 8013432:	46c4      	mov	ip, r8
 8013434:	b29b      	uxth	r3, r3
 8013436:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801343a:	f84c 3b04 	str.w	r3, [ip], #4
 801343e:	f859 3b04 	ldr.w	r3, [r9], #4
 8013442:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8013446:	0c1b      	lsrs	r3, r3, #16
 8013448:	fb0a b303 	mla	r3, sl, r3, fp
 801344c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8013450:	454f      	cmp	r7, r9
 8013452:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8013456:	d805      	bhi.n	8013464 <__multiply+0x124>
 8013458:	f8c8 3004 	str.w	r3, [r8, #4]
 801345c:	3504      	adds	r5, #4
 801345e:	e79b      	b.n	8013398 <__multiply+0x58>
 8013460:	46d4      	mov	ip, sl
 8013462:	e7b3      	b.n	80133cc <__multiply+0x8c>
 8013464:	46e0      	mov	r8, ip
 8013466:	e7dd      	b.n	8013424 <__multiply+0xe4>
 8013468:	3e01      	subs	r6, #1
 801346a:	e799      	b.n	80133a0 <__multiply+0x60>

0801346c <__pow5mult>:
 801346c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013470:	4615      	mov	r5, r2
 8013472:	f012 0203 	ands.w	r2, r2, #3
 8013476:	4606      	mov	r6, r0
 8013478:	460f      	mov	r7, r1
 801347a:	d007      	beq.n	801348c <__pow5mult+0x20>
 801347c:	3a01      	subs	r2, #1
 801347e:	4c21      	ldr	r4, [pc, #132]	; (8013504 <__pow5mult+0x98>)
 8013480:	2300      	movs	r3, #0
 8013482:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013486:	f7ff fec9 	bl	801321c <__multadd>
 801348a:	4607      	mov	r7, r0
 801348c:	10ad      	asrs	r5, r5, #2
 801348e:	d035      	beq.n	80134fc <__pow5mult+0x90>
 8013490:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013492:	b93c      	cbnz	r4, 80134a4 <__pow5mult+0x38>
 8013494:	2010      	movs	r0, #16
 8013496:	f7ff fe63 	bl	8013160 <malloc>
 801349a:	6270      	str	r0, [r6, #36]	; 0x24
 801349c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80134a0:	6004      	str	r4, [r0, #0]
 80134a2:	60c4      	str	r4, [r0, #12]
 80134a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80134a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80134ac:	b94c      	cbnz	r4, 80134c2 <__pow5mult+0x56>
 80134ae:	f240 2171 	movw	r1, #625	; 0x271
 80134b2:	4630      	mov	r0, r6
 80134b4:	f7ff ff3b 	bl	801332e <__i2b>
 80134b8:	2300      	movs	r3, #0
 80134ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80134be:	4604      	mov	r4, r0
 80134c0:	6003      	str	r3, [r0, #0]
 80134c2:	f04f 0800 	mov.w	r8, #0
 80134c6:	07eb      	lsls	r3, r5, #31
 80134c8:	d50a      	bpl.n	80134e0 <__pow5mult+0x74>
 80134ca:	4639      	mov	r1, r7
 80134cc:	4622      	mov	r2, r4
 80134ce:	4630      	mov	r0, r6
 80134d0:	f7ff ff36 	bl	8013340 <__multiply>
 80134d4:	4639      	mov	r1, r7
 80134d6:	4681      	mov	r9, r0
 80134d8:	4630      	mov	r0, r6
 80134da:	f7ff fe88 	bl	80131ee <_Bfree>
 80134de:	464f      	mov	r7, r9
 80134e0:	106d      	asrs	r5, r5, #1
 80134e2:	d00b      	beq.n	80134fc <__pow5mult+0x90>
 80134e4:	6820      	ldr	r0, [r4, #0]
 80134e6:	b938      	cbnz	r0, 80134f8 <__pow5mult+0x8c>
 80134e8:	4622      	mov	r2, r4
 80134ea:	4621      	mov	r1, r4
 80134ec:	4630      	mov	r0, r6
 80134ee:	f7ff ff27 	bl	8013340 <__multiply>
 80134f2:	6020      	str	r0, [r4, #0]
 80134f4:	f8c0 8000 	str.w	r8, [r0]
 80134f8:	4604      	mov	r4, r0
 80134fa:	e7e4      	b.n	80134c6 <__pow5mult+0x5a>
 80134fc:	4638      	mov	r0, r7
 80134fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013502:	bf00      	nop
 8013504:	080168f0 	.word	0x080168f0

08013508 <__lshift>:
 8013508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801350c:	460c      	mov	r4, r1
 801350e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013512:	6923      	ldr	r3, [r4, #16]
 8013514:	6849      	ldr	r1, [r1, #4]
 8013516:	eb0a 0903 	add.w	r9, sl, r3
 801351a:	68a3      	ldr	r3, [r4, #8]
 801351c:	4607      	mov	r7, r0
 801351e:	4616      	mov	r6, r2
 8013520:	f109 0501 	add.w	r5, r9, #1
 8013524:	42ab      	cmp	r3, r5
 8013526:	db32      	blt.n	801358e <__lshift+0x86>
 8013528:	4638      	mov	r0, r7
 801352a:	f7ff fe2c 	bl	8013186 <_Balloc>
 801352e:	2300      	movs	r3, #0
 8013530:	4680      	mov	r8, r0
 8013532:	f100 0114 	add.w	r1, r0, #20
 8013536:	461a      	mov	r2, r3
 8013538:	4553      	cmp	r3, sl
 801353a:	db2b      	blt.n	8013594 <__lshift+0x8c>
 801353c:	6920      	ldr	r0, [r4, #16]
 801353e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013542:	f104 0314 	add.w	r3, r4, #20
 8013546:	f016 021f 	ands.w	r2, r6, #31
 801354a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801354e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013552:	d025      	beq.n	80135a0 <__lshift+0x98>
 8013554:	f1c2 0e20 	rsb	lr, r2, #32
 8013558:	2000      	movs	r0, #0
 801355a:	681e      	ldr	r6, [r3, #0]
 801355c:	468a      	mov	sl, r1
 801355e:	4096      	lsls	r6, r2
 8013560:	4330      	orrs	r0, r6
 8013562:	f84a 0b04 	str.w	r0, [sl], #4
 8013566:	f853 0b04 	ldr.w	r0, [r3], #4
 801356a:	459c      	cmp	ip, r3
 801356c:	fa20 f00e 	lsr.w	r0, r0, lr
 8013570:	d814      	bhi.n	801359c <__lshift+0x94>
 8013572:	6048      	str	r0, [r1, #4]
 8013574:	b108      	cbz	r0, 801357a <__lshift+0x72>
 8013576:	f109 0502 	add.w	r5, r9, #2
 801357a:	3d01      	subs	r5, #1
 801357c:	4638      	mov	r0, r7
 801357e:	f8c8 5010 	str.w	r5, [r8, #16]
 8013582:	4621      	mov	r1, r4
 8013584:	f7ff fe33 	bl	80131ee <_Bfree>
 8013588:	4640      	mov	r0, r8
 801358a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801358e:	3101      	adds	r1, #1
 8013590:	005b      	lsls	r3, r3, #1
 8013592:	e7c7      	b.n	8013524 <__lshift+0x1c>
 8013594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8013598:	3301      	adds	r3, #1
 801359a:	e7cd      	b.n	8013538 <__lshift+0x30>
 801359c:	4651      	mov	r1, sl
 801359e:	e7dc      	b.n	801355a <__lshift+0x52>
 80135a0:	3904      	subs	r1, #4
 80135a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80135a6:	f841 2f04 	str.w	r2, [r1, #4]!
 80135aa:	459c      	cmp	ip, r3
 80135ac:	d8f9      	bhi.n	80135a2 <__lshift+0x9a>
 80135ae:	e7e4      	b.n	801357a <__lshift+0x72>

080135b0 <__mcmp>:
 80135b0:	6903      	ldr	r3, [r0, #16]
 80135b2:	690a      	ldr	r2, [r1, #16]
 80135b4:	1a9b      	subs	r3, r3, r2
 80135b6:	b530      	push	{r4, r5, lr}
 80135b8:	d10c      	bne.n	80135d4 <__mcmp+0x24>
 80135ba:	0092      	lsls	r2, r2, #2
 80135bc:	3014      	adds	r0, #20
 80135be:	3114      	adds	r1, #20
 80135c0:	1884      	adds	r4, r0, r2
 80135c2:	4411      	add	r1, r2
 80135c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80135c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80135cc:	4295      	cmp	r5, r2
 80135ce:	d003      	beq.n	80135d8 <__mcmp+0x28>
 80135d0:	d305      	bcc.n	80135de <__mcmp+0x2e>
 80135d2:	2301      	movs	r3, #1
 80135d4:	4618      	mov	r0, r3
 80135d6:	bd30      	pop	{r4, r5, pc}
 80135d8:	42a0      	cmp	r0, r4
 80135da:	d3f3      	bcc.n	80135c4 <__mcmp+0x14>
 80135dc:	e7fa      	b.n	80135d4 <__mcmp+0x24>
 80135de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80135e2:	e7f7      	b.n	80135d4 <__mcmp+0x24>

080135e4 <__mdiff>:
 80135e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80135e8:	460d      	mov	r5, r1
 80135ea:	4607      	mov	r7, r0
 80135ec:	4611      	mov	r1, r2
 80135ee:	4628      	mov	r0, r5
 80135f0:	4614      	mov	r4, r2
 80135f2:	f7ff ffdd 	bl	80135b0 <__mcmp>
 80135f6:	1e06      	subs	r6, r0, #0
 80135f8:	d108      	bne.n	801360c <__mdiff+0x28>
 80135fa:	4631      	mov	r1, r6
 80135fc:	4638      	mov	r0, r7
 80135fe:	f7ff fdc2 	bl	8013186 <_Balloc>
 8013602:	2301      	movs	r3, #1
 8013604:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8013608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801360c:	bfa4      	itt	ge
 801360e:	4623      	movge	r3, r4
 8013610:	462c      	movge	r4, r5
 8013612:	4638      	mov	r0, r7
 8013614:	6861      	ldr	r1, [r4, #4]
 8013616:	bfa6      	itte	ge
 8013618:	461d      	movge	r5, r3
 801361a:	2600      	movge	r6, #0
 801361c:	2601      	movlt	r6, #1
 801361e:	f7ff fdb2 	bl	8013186 <_Balloc>
 8013622:	692b      	ldr	r3, [r5, #16]
 8013624:	60c6      	str	r6, [r0, #12]
 8013626:	6926      	ldr	r6, [r4, #16]
 8013628:	f105 0914 	add.w	r9, r5, #20
 801362c:	f104 0214 	add.w	r2, r4, #20
 8013630:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8013634:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8013638:	f100 0514 	add.w	r5, r0, #20
 801363c:	f04f 0e00 	mov.w	lr, #0
 8013640:	f852 ab04 	ldr.w	sl, [r2], #4
 8013644:	f859 4b04 	ldr.w	r4, [r9], #4
 8013648:	fa1e f18a 	uxtah	r1, lr, sl
 801364c:	b2a3      	uxth	r3, r4
 801364e:	1ac9      	subs	r1, r1, r3
 8013650:	0c23      	lsrs	r3, r4, #16
 8013652:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8013656:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801365a:	b289      	uxth	r1, r1
 801365c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8013660:	45c8      	cmp	r8, r9
 8013662:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8013666:	4694      	mov	ip, r2
 8013668:	f845 3b04 	str.w	r3, [r5], #4
 801366c:	d8e8      	bhi.n	8013640 <__mdiff+0x5c>
 801366e:	45bc      	cmp	ip, r7
 8013670:	d304      	bcc.n	801367c <__mdiff+0x98>
 8013672:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8013676:	b183      	cbz	r3, 801369a <__mdiff+0xb6>
 8013678:	6106      	str	r6, [r0, #16]
 801367a:	e7c5      	b.n	8013608 <__mdiff+0x24>
 801367c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013680:	fa1e f381 	uxtah	r3, lr, r1
 8013684:	141a      	asrs	r2, r3, #16
 8013686:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801368a:	b29b      	uxth	r3, r3
 801368c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013690:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8013694:	f845 3b04 	str.w	r3, [r5], #4
 8013698:	e7e9      	b.n	801366e <__mdiff+0x8a>
 801369a:	3e01      	subs	r6, #1
 801369c:	e7e9      	b.n	8013672 <__mdiff+0x8e>

0801369e <__d2b>:
 801369e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80136a2:	460e      	mov	r6, r1
 80136a4:	2101      	movs	r1, #1
 80136a6:	ec59 8b10 	vmov	r8, r9, d0
 80136aa:	4615      	mov	r5, r2
 80136ac:	f7ff fd6b 	bl	8013186 <_Balloc>
 80136b0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80136b4:	4607      	mov	r7, r0
 80136b6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80136ba:	bb34      	cbnz	r4, 801370a <__d2b+0x6c>
 80136bc:	9301      	str	r3, [sp, #4]
 80136be:	f1b8 0300 	subs.w	r3, r8, #0
 80136c2:	d027      	beq.n	8013714 <__d2b+0x76>
 80136c4:	a802      	add	r0, sp, #8
 80136c6:	f840 3d08 	str.w	r3, [r0, #-8]!
 80136ca:	f7ff fe01 	bl	80132d0 <__lo0bits>
 80136ce:	9900      	ldr	r1, [sp, #0]
 80136d0:	b1f0      	cbz	r0, 8013710 <__d2b+0x72>
 80136d2:	9a01      	ldr	r2, [sp, #4]
 80136d4:	f1c0 0320 	rsb	r3, r0, #32
 80136d8:	fa02 f303 	lsl.w	r3, r2, r3
 80136dc:	430b      	orrs	r3, r1
 80136de:	40c2      	lsrs	r2, r0
 80136e0:	617b      	str	r3, [r7, #20]
 80136e2:	9201      	str	r2, [sp, #4]
 80136e4:	9b01      	ldr	r3, [sp, #4]
 80136e6:	61bb      	str	r3, [r7, #24]
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	bf14      	ite	ne
 80136ec:	2102      	movne	r1, #2
 80136ee:	2101      	moveq	r1, #1
 80136f0:	6139      	str	r1, [r7, #16]
 80136f2:	b1c4      	cbz	r4, 8013726 <__d2b+0x88>
 80136f4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80136f8:	4404      	add	r4, r0
 80136fa:	6034      	str	r4, [r6, #0]
 80136fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013700:	6028      	str	r0, [r5, #0]
 8013702:	4638      	mov	r0, r7
 8013704:	b003      	add	sp, #12
 8013706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801370a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801370e:	e7d5      	b.n	80136bc <__d2b+0x1e>
 8013710:	6179      	str	r1, [r7, #20]
 8013712:	e7e7      	b.n	80136e4 <__d2b+0x46>
 8013714:	a801      	add	r0, sp, #4
 8013716:	f7ff fddb 	bl	80132d0 <__lo0bits>
 801371a:	9b01      	ldr	r3, [sp, #4]
 801371c:	617b      	str	r3, [r7, #20]
 801371e:	2101      	movs	r1, #1
 8013720:	6139      	str	r1, [r7, #16]
 8013722:	3020      	adds	r0, #32
 8013724:	e7e5      	b.n	80136f2 <__d2b+0x54>
 8013726:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801372a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801372e:	6030      	str	r0, [r6, #0]
 8013730:	6918      	ldr	r0, [r3, #16]
 8013732:	f7ff fdae 	bl	8013292 <__hi0bits>
 8013736:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801373a:	e7e1      	b.n	8013700 <__d2b+0x62>

0801373c <_calloc_r>:
 801373c:	b538      	push	{r3, r4, r5, lr}
 801373e:	fb02 f401 	mul.w	r4, r2, r1
 8013742:	4621      	mov	r1, r4
 8013744:	f000 f856 	bl	80137f4 <_malloc_r>
 8013748:	4605      	mov	r5, r0
 801374a:	b118      	cbz	r0, 8013754 <_calloc_r+0x18>
 801374c:	4622      	mov	r2, r4
 801374e:	2100      	movs	r1, #0
 8013750:	f7fd fef2 	bl	8011538 <memset>
 8013754:	4628      	mov	r0, r5
 8013756:	bd38      	pop	{r3, r4, r5, pc}

08013758 <_free_r>:
 8013758:	b538      	push	{r3, r4, r5, lr}
 801375a:	4605      	mov	r5, r0
 801375c:	2900      	cmp	r1, #0
 801375e:	d045      	beq.n	80137ec <_free_r+0x94>
 8013760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013764:	1f0c      	subs	r4, r1, #4
 8013766:	2b00      	cmp	r3, #0
 8013768:	bfb8      	it	lt
 801376a:	18e4      	addlt	r4, r4, r3
 801376c:	f000 fc03 	bl	8013f76 <__malloc_lock>
 8013770:	4a1f      	ldr	r2, [pc, #124]	; (80137f0 <_free_r+0x98>)
 8013772:	6813      	ldr	r3, [r2, #0]
 8013774:	4610      	mov	r0, r2
 8013776:	b933      	cbnz	r3, 8013786 <_free_r+0x2e>
 8013778:	6063      	str	r3, [r4, #4]
 801377a:	6014      	str	r4, [r2, #0]
 801377c:	4628      	mov	r0, r5
 801377e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013782:	f000 bbf9 	b.w	8013f78 <__malloc_unlock>
 8013786:	42a3      	cmp	r3, r4
 8013788:	d90c      	bls.n	80137a4 <_free_r+0x4c>
 801378a:	6821      	ldr	r1, [r4, #0]
 801378c:	1862      	adds	r2, r4, r1
 801378e:	4293      	cmp	r3, r2
 8013790:	bf04      	itt	eq
 8013792:	681a      	ldreq	r2, [r3, #0]
 8013794:	685b      	ldreq	r3, [r3, #4]
 8013796:	6063      	str	r3, [r4, #4]
 8013798:	bf04      	itt	eq
 801379a:	1852      	addeq	r2, r2, r1
 801379c:	6022      	streq	r2, [r4, #0]
 801379e:	6004      	str	r4, [r0, #0]
 80137a0:	e7ec      	b.n	801377c <_free_r+0x24>
 80137a2:	4613      	mov	r3, r2
 80137a4:	685a      	ldr	r2, [r3, #4]
 80137a6:	b10a      	cbz	r2, 80137ac <_free_r+0x54>
 80137a8:	42a2      	cmp	r2, r4
 80137aa:	d9fa      	bls.n	80137a2 <_free_r+0x4a>
 80137ac:	6819      	ldr	r1, [r3, #0]
 80137ae:	1858      	adds	r0, r3, r1
 80137b0:	42a0      	cmp	r0, r4
 80137b2:	d10b      	bne.n	80137cc <_free_r+0x74>
 80137b4:	6820      	ldr	r0, [r4, #0]
 80137b6:	4401      	add	r1, r0
 80137b8:	1858      	adds	r0, r3, r1
 80137ba:	4282      	cmp	r2, r0
 80137bc:	6019      	str	r1, [r3, #0]
 80137be:	d1dd      	bne.n	801377c <_free_r+0x24>
 80137c0:	6810      	ldr	r0, [r2, #0]
 80137c2:	6852      	ldr	r2, [r2, #4]
 80137c4:	605a      	str	r2, [r3, #4]
 80137c6:	4401      	add	r1, r0
 80137c8:	6019      	str	r1, [r3, #0]
 80137ca:	e7d7      	b.n	801377c <_free_r+0x24>
 80137cc:	d902      	bls.n	80137d4 <_free_r+0x7c>
 80137ce:	230c      	movs	r3, #12
 80137d0:	602b      	str	r3, [r5, #0]
 80137d2:	e7d3      	b.n	801377c <_free_r+0x24>
 80137d4:	6820      	ldr	r0, [r4, #0]
 80137d6:	1821      	adds	r1, r4, r0
 80137d8:	428a      	cmp	r2, r1
 80137da:	bf04      	itt	eq
 80137dc:	6811      	ldreq	r1, [r2, #0]
 80137de:	6852      	ldreq	r2, [r2, #4]
 80137e0:	6062      	str	r2, [r4, #4]
 80137e2:	bf04      	itt	eq
 80137e4:	1809      	addeq	r1, r1, r0
 80137e6:	6021      	streq	r1, [r4, #0]
 80137e8:	605c      	str	r4, [r3, #4]
 80137ea:	e7c7      	b.n	801377c <_free_r+0x24>
 80137ec:	bd38      	pop	{r3, r4, r5, pc}
 80137ee:	bf00      	nop
 80137f0:	20002260 	.word	0x20002260

080137f4 <_malloc_r>:
 80137f4:	b570      	push	{r4, r5, r6, lr}
 80137f6:	1ccd      	adds	r5, r1, #3
 80137f8:	f025 0503 	bic.w	r5, r5, #3
 80137fc:	3508      	adds	r5, #8
 80137fe:	2d0c      	cmp	r5, #12
 8013800:	bf38      	it	cc
 8013802:	250c      	movcc	r5, #12
 8013804:	2d00      	cmp	r5, #0
 8013806:	4606      	mov	r6, r0
 8013808:	db01      	blt.n	801380e <_malloc_r+0x1a>
 801380a:	42a9      	cmp	r1, r5
 801380c:	d903      	bls.n	8013816 <_malloc_r+0x22>
 801380e:	230c      	movs	r3, #12
 8013810:	6033      	str	r3, [r6, #0]
 8013812:	2000      	movs	r0, #0
 8013814:	bd70      	pop	{r4, r5, r6, pc}
 8013816:	f000 fbae 	bl	8013f76 <__malloc_lock>
 801381a:	4a21      	ldr	r2, [pc, #132]	; (80138a0 <_malloc_r+0xac>)
 801381c:	6814      	ldr	r4, [r2, #0]
 801381e:	4621      	mov	r1, r4
 8013820:	b991      	cbnz	r1, 8013848 <_malloc_r+0x54>
 8013822:	4c20      	ldr	r4, [pc, #128]	; (80138a4 <_malloc_r+0xb0>)
 8013824:	6823      	ldr	r3, [r4, #0]
 8013826:	b91b      	cbnz	r3, 8013830 <_malloc_r+0x3c>
 8013828:	4630      	mov	r0, r6
 801382a:	f000 facf 	bl	8013dcc <_sbrk_r>
 801382e:	6020      	str	r0, [r4, #0]
 8013830:	4629      	mov	r1, r5
 8013832:	4630      	mov	r0, r6
 8013834:	f000 faca 	bl	8013dcc <_sbrk_r>
 8013838:	1c43      	adds	r3, r0, #1
 801383a:	d124      	bne.n	8013886 <_malloc_r+0x92>
 801383c:	230c      	movs	r3, #12
 801383e:	6033      	str	r3, [r6, #0]
 8013840:	4630      	mov	r0, r6
 8013842:	f000 fb99 	bl	8013f78 <__malloc_unlock>
 8013846:	e7e4      	b.n	8013812 <_malloc_r+0x1e>
 8013848:	680b      	ldr	r3, [r1, #0]
 801384a:	1b5b      	subs	r3, r3, r5
 801384c:	d418      	bmi.n	8013880 <_malloc_r+0x8c>
 801384e:	2b0b      	cmp	r3, #11
 8013850:	d90f      	bls.n	8013872 <_malloc_r+0x7e>
 8013852:	600b      	str	r3, [r1, #0]
 8013854:	50cd      	str	r5, [r1, r3]
 8013856:	18cc      	adds	r4, r1, r3
 8013858:	4630      	mov	r0, r6
 801385a:	f000 fb8d 	bl	8013f78 <__malloc_unlock>
 801385e:	f104 000b 	add.w	r0, r4, #11
 8013862:	1d23      	adds	r3, r4, #4
 8013864:	f020 0007 	bic.w	r0, r0, #7
 8013868:	1ac3      	subs	r3, r0, r3
 801386a:	d0d3      	beq.n	8013814 <_malloc_r+0x20>
 801386c:	425a      	negs	r2, r3
 801386e:	50e2      	str	r2, [r4, r3]
 8013870:	e7d0      	b.n	8013814 <_malloc_r+0x20>
 8013872:	428c      	cmp	r4, r1
 8013874:	684b      	ldr	r3, [r1, #4]
 8013876:	bf16      	itet	ne
 8013878:	6063      	strne	r3, [r4, #4]
 801387a:	6013      	streq	r3, [r2, #0]
 801387c:	460c      	movne	r4, r1
 801387e:	e7eb      	b.n	8013858 <_malloc_r+0x64>
 8013880:	460c      	mov	r4, r1
 8013882:	6849      	ldr	r1, [r1, #4]
 8013884:	e7cc      	b.n	8013820 <_malloc_r+0x2c>
 8013886:	1cc4      	adds	r4, r0, #3
 8013888:	f024 0403 	bic.w	r4, r4, #3
 801388c:	42a0      	cmp	r0, r4
 801388e:	d005      	beq.n	801389c <_malloc_r+0xa8>
 8013890:	1a21      	subs	r1, r4, r0
 8013892:	4630      	mov	r0, r6
 8013894:	f000 fa9a 	bl	8013dcc <_sbrk_r>
 8013898:	3001      	adds	r0, #1
 801389a:	d0cf      	beq.n	801383c <_malloc_r+0x48>
 801389c:	6025      	str	r5, [r4, #0]
 801389e:	e7db      	b.n	8013858 <_malloc_r+0x64>
 80138a0:	20002260 	.word	0x20002260
 80138a4:	20002264 	.word	0x20002264

080138a8 <__ssputs_r>:
 80138a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80138ac:	688e      	ldr	r6, [r1, #8]
 80138ae:	429e      	cmp	r6, r3
 80138b0:	4682      	mov	sl, r0
 80138b2:	460c      	mov	r4, r1
 80138b4:	4690      	mov	r8, r2
 80138b6:	4699      	mov	r9, r3
 80138b8:	d837      	bhi.n	801392a <__ssputs_r+0x82>
 80138ba:	898a      	ldrh	r2, [r1, #12]
 80138bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80138c0:	d031      	beq.n	8013926 <__ssputs_r+0x7e>
 80138c2:	6825      	ldr	r5, [r4, #0]
 80138c4:	6909      	ldr	r1, [r1, #16]
 80138c6:	1a6f      	subs	r7, r5, r1
 80138c8:	6965      	ldr	r5, [r4, #20]
 80138ca:	2302      	movs	r3, #2
 80138cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80138d0:	fb95 f5f3 	sdiv	r5, r5, r3
 80138d4:	f109 0301 	add.w	r3, r9, #1
 80138d8:	443b      	add	r3, r7
 80138da:	429d      	cmp	r5, r3
 80138dc:	bf38      	it	cc
 80138de:	461d      	movcc	r5, r3
 80138e0:	0553      	lsls	r3, r2, #21
 80138e2:	d530      	bpl.n	8013946 <__ssputs_r+0x9e>
 80138e4:	4629      	mov	r1, r5
 80138e6:	f7ff ff85 	bl	80137f4 <_malloc_r>
 80138ea:	4606      	mov	r6, r0
 80138ec:	b950      	cbnz	r0, 8013904 <__ssputs_r+0x5c>
 80138ee:	230c      	movs	r3, #12
 80138f0:	f8ca 3000 	str.w	r3, [sl]
 80138f4:	89a3      	ldrh	r3, [r4, #12]
 80138f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80138fa:	81a3      	strh	r3, [r4, #12]
 80138fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013904:	463a      	mov	r2, r7
 8013906:	6921      	ldr	r1, [r4, #16]
 8013908:	f7ff fc32 	bl	8013170 <memcpy>
 801390c:	89a3      	ldrh	r3, [r4, #12]
 801390e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013912:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013916:	81a3      	strh	r3, [r4, #12]
 8013918:	6126      	str	r6, [r4, #16]
 801391a:	6165      	str	r5, [r4, #20]
 801391c:	443e      	add	r6, r7
 801391e:	1bed      	subs	r5, r5, r7
 8013920:	6026      	str	r6, [r4, #0]
 8013922:	60a5      	str	r5, [r4, #8]
 8013924:	464e      	mov	r6, r9
 8013926:	454e      	cmp	r6, r9
 8013928:	d900      	bls.n	801392c <__ssputs_r+0x84>
 801392a:	464e      	mov	r6, r9
 801392c:	4632      	mov	r2, r6
 801392e:	4641      	mov	r1, r8
 8013930:	6820      	ldr	r0, [r4, #0]
 8013932:	f000 fb07 	bl	8013f44 <memmove>
 8013936:	68a3      	ldr	r3, [r4, #8]
 8013938:	1b9b      	subs	r3, r3, r6
 801393a:	60a3      	str	r3, [r4, #8]
 801393c:	6823      	ldr	r3, [r4, #0]
 801393e:	441e      	add	r6, r3
 8013940:	6026      	str	r6, [r4, #0]
 8013942:	2000      	movs	r0, #0
 8013944:	e7dc      	b.n	8013900 <__ssputs_r+0x58>
 8013946:	462a      	mov	r2, r5
 8013948:	f000 fb17 	bl	8013f7a <_realloc_r>
 801394c:	4606      	mov	r6, r0
 801394e:	2800      	cmp	r0, #0
 8013950:	d1e2      	bne.n	8013918 <__ssputs_r+0x70>
 8013952:	6921      	ldr	r1, [r4, #16]
 8013954:	4650      	mov	r0, sl
 8013956:	f7ff feff 	bl	8013758 <_free_r>
 801395a:	e7c8      	b.n	80138ee <__ssputs_r+0x46>

0801395c <_svfiprintf_r>:
 801395c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013960:	461d      	mov	r5, r3
 8013962:	898b      	ldrh	r3, [r1, #12]
 8013964:	061f      	lsls	r7, r3, #24
 8013966:	b09d      	sub	sp, #116	; 0x74
 8013968:	4680      	mov	r8, r0
 801396a:	460c      	mov	r4, r1
 801396c:	4616      	mov	r6, r2
 801396e:	d50f      	bpl.n	8013990 <_svfiprintf_r+0x34>
 8013970:	690b      	ldr	r3, [r1, #16]
 8013972:	b96b      	cbnz	r3, 8013990 <_svfiprintf_r+0x34>
 8013974:	2140      	movs	r1, #64	; 0x40
 8013976:	f7ff ff3d 	bl	80137f4 <_malloc_r>
 801397a:	6020      	str	r0, [r4, #0]
 801397c:	6120      	str	r0, [r4, #16]
 801397e:	b928      	cbnz	r0, 801398c <_svfiprintf_r+0x30>
 8013980:	230c      	movs	r3, #12
 8013982:	f8c8 3000 	str.w	r3, [r8]
 8013986:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801398a:	e0c8      	b.n	8013b1e <_svfiprintf_r+0x1c2>
 801398c:	2340      	movs	r3, #64	; 0x40
 801398e:	6163      	str	r3, [r4, #20]
 8013990:	2300      	movs	r3, #0
 8013992:	9309      	str	r3, [sp, #36]	; 0x24
 8013994:	2320      	movs	r3, #32
 8013996:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801399a:	2330      	movs	r3, #48	; 0x30
 801399c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80139a0:	9503      	str	r5, [sp, #12]
 80139a2:	f04f 0b01 	mov.w	fp, #1
 80139a6:	4637      	mov	r7, r6
 80139a8:	463d      	mov	r5, r7
 80139aa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80139ae:	b10b      	cbz	r3, 80139b4 <_svfiprintf_r+0x58>
 80139b0:	2b25      	cmp	r3, #37	; 0x25
 80139b2:	d13e      	bne.n	8013a32 <_svfiprintf_r+0xd6>
 80139b4:	ebb7 0a06 	subs.w	sl, r7, r6
 80139b8:	d00b      	beq.n	80139d2 <_svfiprintf_r+0x76>
 80139ba:	4653      	mov	r3, sl
 80139bc:	4632      	mov	r2, r6
 80139be:	4621      	mov	r1, r4
 80139c0:	4640      	mov	r0, r8
 80139c2:	f7ff ff71 	bl	80138a8 <__ssputs_r>
 80139c6:	3001      	adds	r0, #1
 80139c8:	f000 80a4 	beq.w	8013b14 <_svfiprintf_r+0x1b8>
 80139cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80139ce:	4453      	add	r3, sl
 80139d0:	9309      	str	r3, [sp, #36]	; 0x24
 80139d2:	783b      	ldrb	r3, [r7, #0]
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	f000 809d 	beq.w	8013b14 <_svfiprintf_r+0x1b8>
 80139da:	2300      	movs	r3, #0
 80139dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80139e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80139e4:	9304      	str	r3, [sp, #16]
 80139e6:	9307      	str	r3, [sp, #28]
 80139e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80139ec:	931a      	str	r3, [sp, #104]	; 0x68
 80139ee:	462f      	mov	r7, r5
 80139f0:	2205      	movs	r2, #5
 80139f2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80139f6:	4850      	ldr	r0, [pc, #320]	; (8013b38 <_svfiprintf_r+0x1dc>)
 80139f8:	f7ec fc1a 	bl	8000230 <memchr>
 80139fc:	9b04      	ldr	r3, [sp, #16]
 80139fe:	b9d0      	cbnz	r0, 8013a36 <_svfiprintf_r+0xda>
 8013a00:	06d9      	lsls	r1, r3, #27
 8013a02:	bf44      	itt	mi
 8013a04:	2220      	movmi	r2, #32
 8013a06:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013a0a:	071a      	lsls	r2, r3, #28
 8013a0c:	bf44      	itt	mi
 8013a0e:	222b      	movmi	r2, #43	; 0x2b
 8013a10:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013a14:	782a      	ldrb	r2, [r5, #0]
 8013a16:	2a2a      	cmp	r2, #42	; 0x2a
 8013a18:	d015      	beq.n	8013a46 <_svfiprintf_r+0xea>
 8013a1a:	9a07      	ldr	r2, [sp, #28]
 8013a1c:	462f      	mov	r7, r5
 8013a1e:	2000      	movs	r0, #0
 8013a20:	250a      	movs	r5, #10
 8013a22:	4639      	mov	r1, r7
 8013a24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013a28:	3b30      	subs	r3, #48	; 0x30
 8013a2a:	2b09      	cmp	r3, #9
 8013a2c:	d94d      	bls.n	8013aca <_svfiprintf_r+0x16e>
 8013a2e:	b1b8      	cbz	r0, 8013a60 <_svfiprintf_r+0x104>
 8013a30:	e00f      	b.n	8013a52 <_svfiprintf_r+0xf6>
 8013a32:	462f      	mov	r7, r5
 8013a34:	e7b8      	b.n	80139a8 <_svfiprintf_r+0x4c>
 8013a36:	4a40      	ldr	r2, [pc, #256]	; (8013b38 <_svfiprintf_r+0x1dc>)
 8013a38:	1a80      	subs	r0, r0, r2
 8013a3a:	fa0b f000 	lsl.w	r0, fp, r0
 8013a3e:	4318      	orrs	r0, r3
 8013a40:	9004      	str	r0, [sp, #16]
 8013a42:	463d      	mov	r5, r7
 8013a44:	e7d3      	b.n	80139ee <_svfiprintf_r+0x92>
 8013a46:	9a03      	ldr	r2, [sp, #12]
 8013a48:	1d11      	adds	r1, r2, #4
 8013a4a:	6812      	ldr	r2, [r2, #0]
 8013a4c:	9103      	str	r1, [sp, #12]
 8013a4e:	2a00      	cmp	r2, #0
 8013a50:	db01      	blt.n	8013a56 <_svfiprintf_r+0xfa>
 8013a52:	9207      	str	r2, [sp, #28]
 8013a54:	e004      	b.n	8013a60 <_svfiprintf_r+0x104>
 8013a56:	4252      	negs	r2, r2
 8013a58:	f043 0302 	orr.w	r3, r3, #2
 8013a5c:	9207      	str	r2, [sp, #28]
 8013a5e:	9304      	str	r3, [sp, #16]
 8013a60:	783b      	ldrb	r3, [r7, #0]
 8013a62:	2b2e      	cmp	r3, #46	; 0x2e
 8013a64:	d10c      	bne.n	8013a80 <_svfiprintf_r+0x124>
 8013a66:	787b      	ldrb	r3, [r7, #1]
 8013a68:	2b2a      	cmp	r3, #42	; 0x2a
 8013a6a:	d133      	bne.n	8013ad4 <_svfiprintf_r+0x178>
 8013a6c:	9b03      	ldr	r3, [sp, #12]
 8013a6e:	1d1a      	adds	r2, r3, #4
 8013a70:	681b      	ldr	r3, [r3, #0]
 8013a72:	9203      	str	r2, [sp, #12]
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	bfb8      	it	lt
 8013a78:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013a7c:	3702      	adds	r7, #2
 8013a7e:	9305      	str	r3, [sp, #20]
 8013a80:	4d2e      	ldr	r5, [pc, #184]	; (8013b3c <_svfiprintf_r+0x1e0>)
 8013a82:	7839      	ldrb	r1, [r7, #0]
 8013a84:	2203      	movs	r2, #3
 8013a86:	4628      	mov	r0, r5
 8013a88:	f7ec fbd2 	bl	8000230 <memchr>
 8013a8c:	b138      	cbz	r0, 8013a9e <_svfiprintf_r+0x142>
 8013a8e:	2340      	movs	r3, #64	; 0x40
 8013a90:	1b40      	subs	r0, r0, r5
 8013a92:	fa03 f000 	lsl.w	r0, r3, r0
 8013a96:	9b04      	ldr	r3, [sp, #16]
 8013a98:	4303      	orrs	r3, r0
 8013a9a:	3701      	adds	r7, #1
 8013a9c:	9304      	str	r3, [sp, #16]
 8013a9e:	7839      	ldrb	r1, [r7, #0]
 8013aa0:	4827      	ldr	r0, [pc, #156]	; (8013b40 <_svfiprintf_r+0x1e4>)
 8013aa2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013aa6:	2206      	movs	r2, #6
 8013aa8:	1c7e      	adds	r6, r7, #1
 8013aaa:	f7ec fbc1 	bl	8000230 <memchr>
 8013aae:	2800      	cmp	r0, #0
 8013ab0:	d038      	beq.n	8013b24 <_svfiprintf_r+0x1c8>
 8013ab2:	4b24      	ldr	r3, [pc, #144]	; (8013b44 <_svfiprintf_r+0x1e8>)
 8013ab4:	bb13      	cbnz	r3, 8013afc <_svfiprintf_r+0x1a0>
 8013ab6:	9b03      	ldr	r3, [sp, #12]
 8013ab8:	3307      	adds	r3, #7
 8013aba:	f023 0307 	bic.w	r3, r3, #7
 8013abe:	3308      	adds	r3, #8
 8013ac0:	9303      	str	r3, [sp, #12]
 8013ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ac4:	444b      	add	r3, r9
 8013ac6:	9309      	str	r3, [sp, #36]	; 0x24
 8013ac8:	e76d      	b.n	80139a6 <_svfiprintf_r+0x4a>
 8013aca:	fb05 3202 	mla	r2, r5, r2, r3
 8013ace:	2001      	movs	r0, #1
 8013ad0:	460f      	mov	r7, r1
 8013ad2:	e7a6      	b.n	8013a22 <_svfiprintf_r+0xc6>
 8013ad4:	2300      	movs	r3, #0
 8013ad6:	3701      	adds	r7, #1
 8013ad8:	9305      	str	r3, [sp, #20]
 8013ada:	4619      	mov	r1, r3
 8013adc:	250a      	movs	r5, #10
 8013ade:	4638      	mov	r0, r7
 8013ae0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ae4:	3a30      	subs	r2, #48	; 0x30
 8013ae6:	2a09      	cmp	r2, #9
 8013ae8:	d903      	bls.n	8013af2 <_svfiprintf_r+0x196>
 8013aea:	2b00      	cmp	r3, #0
 8013aec:	d0c8      	beq.n	8013a80 <_svfiprintf_r+0x124>
 8013aee:	9105      	str	r1, [sp, #20]
 8013af0:	e7c6      	b.n	8013a80 <_svfiprintf_r+0x124>
 8013af2:	fb05 2101 	mla	r1, r5, r1, r2
 8013af6:	2301      	movs	r3, #1
 8013af8:	4607      	mov	r7, r0
 8013afa:	e7f0      	b.n	8013ade <_svfiprintf_r+0x182>
 8013afc:	ab03      	add	r3, sp, #12
 8013afe:	9300      	str	r3, [sp, #0]
 8013b00:	4622      	mov	r2, r4
 8013b02:	4b11      	ldr	r3, [pc, #68]	; (8013b48 <_svfiprintf_r+0x1ec>)
 8013b04:	a904      	add	r1, sp, #16
 8013b06:	4640      	mov	r0, r8
 8013b08:	f7fd fdb2 	bl	8011670 <_printf_float>
 8013b0c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8013b10:	4681      	mov	r9, r0
 8013b12:	d1d6      	bne.n	8013ac2 <_svfiprintf_r+0x166>
 8013b14:	89a3      	ldrh	r3, [r4, #12]
 8013b16:	065b      	lsls	r3, r3, #25
 8013b18:	f53f af35 	bmi.w	8013986 <_svfiprintf_r+0x2a>
 8013b1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013b1e:	b01d      	add	sp, #116	; 0x74
 8013b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b24:	ab03      	add	r3, sp, #12
 8013b26:	9300      	str	r3, [sp, #0]
 8013b28:	4622      	mov	r2, r4
 8013b2a:	4b07      	ldr	r3, [pc, #28]	; (8013b48 <_svfiprintf_r+0x1ec>)
 8013b2c:	a904      	add	r1, sp, #16
 8013b2e:	4640      	mov	r0, r8
 8013b30:	f7fe f854 	bl	8011bdc <_printf_i>
 8013b34:	e7ea      	b.n	8013b0c <_svfiprintf_r+0x1b0>
 8013b36:	bf00      	nop
 8013b38:	080168fc 	.word	0x080168fc
 8013b3c:	08016902 	.word	0x08016902
 8013b40:	08016906 	.word	0x08016906
 8013b44:	08011671 	.word	0x08011671
 8013b48:	080138a9 	.word	0x080138a9

08013b4c <__sfputc_r>:
 8013b4c:	6893      	ldr	r3, [r2, #8]
 8013b4e:	3b01      	subs	r3, #1
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	b410      	push	{r4}
 8013b54:	6093      	str	r3, [r2, #8]
 8013b56:	da08      	bge.n	8013b6a <__sfputc_r+0x1e>
 8013b58:	6994      	ldr	r4, [r2, #24]
 8013b5a:	42a3      	cmp	r3, r4
 8013b5c:	db01      	blt.n	8013b62 <__sfputc_r+0x16>
 8013b5e:	290a      	cmp	r1, #10
 8013b60:	d103      	bne.n	8013b6a <__sfputc_r+0x1e>
 8013b62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b66:	f7fe ba0b 	b.w	8011f80 <__swbuf_r>
 8013b6a:	6813      	ldr	r3, [r2, #0]
 8013b6c:	1c58      	adds	r0, r3, #1
 8013b6e:	6010      	str	r0, [r2, #0]
 8013b70:	7019      	strb	r1, [r3, #0]
 8013b72:	4608      	mov	r0, r1
 8013b74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b78:	4770      	bx	lr

08013b7a <__sfputs_r>:
 8013b7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b7c:	4606      	mov	r6, r0
 8013b7e:	460f      	mov	r7, r1
 8013b80:	4614      	mov	r4, r2
 8013b82:	18d5      	adds	r5, r2, r3
 8013b84:	42ac      	cmp	r4, r5
 8013b86:	d101      	bne.n	8013b8c <__sfputs_r+0x12>
 8013b88:	2000      	movs	r0, #0
 8013b8a:	e007      	b.n	8013b9c <__sfputs_r+0x22>
 8013b8c:	463a      	mov	r2, r7
 8013b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b92:	4630      	mov	r0, r6
 8013b94:	f7ff ffda 	bl	8013b4c <__sfputc_r>
 8013b98:	1c43      	adds	r3, r0, #1
 8013b9a:	d1f3      	bne.n	8013b84 <__sfputs_r+0xa>
 8013b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013ba0 <_vfiprintf_r>:
 8013ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ba4:	460c      	mov	r4, r1
 8013ba6:	b09d      	sub	sp, #116	; 0x74
 8013ba8:	4617      	mov	r7, r2
 8013baa:	461d      	mov	r5, r3
 8013bac:	4606      	mov	r6, r0
 8013bae:	b118      	cbz	r0, 8013bb8 <_vfiprintf_r+0x18>
 8013bb0:	6983      	ldr	r3, [r0, #24]
 8013bb2:	b90b      	cbnz	r3, 8013bb8 <_vfiprintf_r+0x18>
 8013bb4:	f7ff f9d8 	bl	8012f68 <__sinit>
 8013bb8:	4b7c      	ldr	r3, [pc, #496]	; (8013dac <_vfiprintf_r+0x20c>)
 8013bba:	429c      	cmp	r4, r3
 8013bbc:	d158      	bne.n	8013c70 <_vfiprintf_r+0xd0>
 8013bbe:	6874      	ldr	r4, [r6, #4]
 8013bc0:	89a3      	ldrh	r3, [r4, #12]
 8013bc2:	0718      	lsls	r0, r3, #28
 8013bc4:	d55e      	bpl.n	8013c84 <_vfiprintf_r+0xe4>
 8013bc6:	6923      	ldr	r3, [r4, #16]
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	d05b      	beq.n	8013c84 <_vfiprintf_r+0xe4>
 8013bcc:	2300      	movs	r3, #0
 8013bce:	9309      	str	r3, [sp, #36]	; 0x24
 8013bd0:	2320      	movs	r3, #32
 8013bd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013bd6:	2330      	movs	r3, #48	; 0x30
 8013bd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013bdc:	9503      	str	r5, [sp, #12]
 8013bde:	f04f 0b01 	mov.w	fp, #1
 8013be2:	46b8      	mov	r8, r7
 8013be4:	4645      	mov	r5, r8
 8013be6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013bea:	b10b      	cbz	r3, 8013bf0 <_vfiprintf_r+0x50>
 8013bec:	2b25      	cmp	r3, #37	; 0x25
 8013bee:	d154      	bne.n	8013c9a <_vfiprintf_r+0xfa>
 8013bf0:	ebb8 0a07 	subs.w	sl, r8, r7
 8013bf4:	d00b      	beq.n	8013c0e <_vfiprintf_r+0x6e>
 8013bf6:	4653      	mov	r3, sl
 8013bf8:	463a      	mov	r2, r7
 8013bfa:	4621      	mov	r1, r4
 8013bfc:	4630      	mov	r0, r6
 8013bfe:	f7ff ffbc 	bl	8013b7a <__sfputs_r>
 8013c02:	3001      	adds	r0, #1
 8013c04:	f000 80c2 	beq.w	8013d8c <_vfiprintf_r+0x1ec>
 8013c08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c0a:	4453      	add	r3, sl
 8013c0c:	9309      	str	r3, [sp, #36]	; 0x24
 8013c0e:	f898 3000 	ldrb.w	r3, [r8]
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	f000 80ba 	beq.w	8013d8c <_vfiprintf_r+0x1ec>
 8013c18:	2300      	movs	r3, #0
 8013c1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013c1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013c22:	9304      	str	r3, [sp, #16]
 8013c24:	9307      	str	r3, [sp, #28]
 8013c26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013c2a:	931a      	str	r3, [sp, #104]	; 0x68
 8013c2c:	46a8      	mov	r8, r5
 8013c2e:	2205      	movs	r2, #5
 8013c30:	f818 1b01 	ldrb.w	r1, [r8], #1
 8013c34:	485e      	ldr	r0, [pc, #376]	; (8013db0 <_vfiprintf_r+0x210>)
 8013c36:	f7ec fafb 	bl	8000230 <memchr>
 8013c3a:	9b04      	ldr	r3, [sp, #16]
 8013c3c:	bb78      	cbnz	r0, 8013c9e <_vfiprintf_r+0xfe>
 8013c3e:	06d9      	lsls	r1, r3, #27
 8013c40:	bf44      	itt	mi
 8013c42:	2220      	movmi	r2, #32
 8013c44:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013c48:	071a      	lsls	r2, r3, #28
 8013c4a:	bf44      	itt	mi
 8013c4c:	222b      	movmi	r2, #43	; 0x2b
 8013c4e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013c52:	782a      	ldrb	r2, [r5, #0]
 8013c54:	2a2a      	cmp	r2, #42	; 0x2a
 8013c56:	d02a      	beq.n	8013cae <_vfiprintf_r+0x10e>
 8013c58:	9a07      	ldr	r2, [sp, #28]
 8013c5a:	46a8      	mov	r8, r5
 8013c5c:	2000      	movs	r0, #0
 8013c5e:	250a      	movs	r5, #10
 8013c60:	4641      	mov	r1, r8
 8013c62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013c66:	3b30      	subs	r3, #48	; 0x30
 8013c68:	2b09      	cmp	r3, #9
 8013c6a:	d969      	bls.n	8013d40 <_vfiprintf_r+0x1a0>
 8013c6c:	b360      	cbz	r0, 8013cc8 <_vfiprintf_r+0x128>
 8013c6e:	e024      	b.n	8013cba <_vfiprintf_r+0x11a>
 8013c70:	4b50      	ldr	r3, [pc, #320]	; (8013db4 <_vfiprintf_r+0x214>)
 8013c72:	429c      	cmp	r4, r3
 8013c74:	d101      	bne.n	8013c7a <_vfiprintf_r+0xda>
 8013c76:	68b4      	ldr	r4, [r6, #8]
 8013c78:	e7a2      	b.n	8013bc0 <_vfiprintf_r+0x20>
 8013c7a:	4b4f      	ldr	r3, [pc, #316]	; (8013db8 <_vfiprintf_r+0x218>)
 8013c7c:	429c      	cmp	r4, r3
 8013c7e:	bf08      	it	eq
 8013c80:	68f4      	ldreq	r4, [r6, #12]
 8013c82:	e79d      	b.n	8013bc0 <_vfiprintf_r+0x20>
 8013c84:	4621      	mov	r1, r4
 8013c86:	4630      	mov	r0, r6
 8013c88:	f7fe f9cc 	bl	8012024 <__swsetup_r>
 8013c8c:	2800      	cmp	r0, #0
 8013c8e:	d09d      	beq.n	8013bcc <_vfiprintf_r+0x2c>
 8013c90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013c94:	b01d      	add	sp, #116	; 0x74
 8013c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c9a:	46a8      	mov	r8, r5
 8013c9c:	e7a2      	b.n	8013be4 <_vfiprintf_r+0x44>
 8013c9e:	4a44      	ldr	r2, [pc, #272]	; (8013db0 <_vfiprintf_r+0x210>)
 8013ca0:	1a80      	subs	r0, r0, r2
 8013ca2:	fa0b f000 	lsl.w	r0, fp, r0
 8013ca6:	4318      	orrs	r0, r3
 8013ca8:	9004      	str	r0, [sp, #16]
 8013caa:	4645      	mov	r5, r8
 8013cac:	e7be      	b.n	8013c2c <_vfiprintf_r+0x8c>
 8013cae:	9a03      	ldr	r2, [sp, #12]
 8013cb0:	1d11      	adds	r1, r2, #4
 8013cb2:	6812      	ldr	r2, [r2, #0]
 8013cb4:	9103      	str	r1, [sp, #12]
 8013cb6:	2a00      	cmp	r2, #0
 8013cb8:	db01      	blt.n	8013cbe <_vfiprintf_r+0x11e>
 8013cba:	9207      	str	r2, [sp, #28]
 8013cbc:	e004      	b.n	8013cc8 <_vfiprintf_r+0x128>
 8013cbe:	4252      	negs	r2, r2
 8013cc0:	f043 0302 	orr.w	r3, r3, #2
 8013cc4:	9207      	str	r2, [sp, #28]
 8013cc6:	9304      	str	r3, [sp, #16]
 8013cc8:	f898 3000 	ldrb.w	r3, [r8]
 8013ccc:	2b2e      	cmp	r3, #46	; 0x2e
 8013cce:	d10e      	bne.n	8013cee <_vfiprintf_r+0x14e>
 8013cd0:	f898 3001 	ldrb.w	r3, [r8, #1]
 8013cd4:	2b2a      	cmp	r3, #42	; 0x2a
 8013cd6:	d138      	bne.n	8013d4a <_vfiprintf_r+0x1aa>
 8013cd8:	9b03      	ldr	r3, [sp, #12]
 8013cda:	1d1a      	adds	r2, r3, #4
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	9203      	str	r2, [sp, #12]
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	bfb8      	it	lt
 8013ce4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013ce8:	f108 0802 	add.w	r8, r8, #2
 8013cec:	9305      	str	r3, [sp, #20]
 8013cee:	4d33      	ldr	r5, [pc, #204]	; (8013dbc <_vfiprintf_r+0x21c>)
 8013cf0:	f898 1000 	ldrb.w	r1, [r8]
 8013cf4:	2203      	movs	r2, #3
 8013cf6:	4628      	mov	r0, r5
 8013cf8:	f7ec fa9a 	bl	8000230 <memchr>
 8013cfc:	b140      	cbz	r0, 8013d10 <_vfiprintf_r+0x170>
 8013cfe:	2340      	movs	r3, #64	; 0x40
 8013d00:	1b40      	subs	r0, r0, r5
 8013d02:	fa03 f000 	lsl.w	r0, r3, r0
 8013d06:	9b04      	ldr	r3, [sp, #16]
 8013d08:	4303      	orrs	r3, r0
 8013d0a:	f108 0801 	add.w	r8, r8, #1
 8013d0e:	9304      	str	r3, [sp, #16]
 8013d10:	f898 1000 	ldrb.w	r1, [r8]
 8013d14:	482a      	ldr	r0, [pc, #168]	; (8013dc0 <_vfiprintf_r+0x220>)
 8013d16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013d1a:	2206      	movs	r2, #6
 8013d1c:	f108 0701 	add.w	r7, r8, #1
 8013d20:	f7ec fa86 	bl	8000230 <memchr>
 8013d24:	2800      	cmp	r0, #0
 8013d26:	d037      	beq.n	8013d98 <_vfiprintf_r+0x1f8>
 8013d28:	4b26      	ldr	r3, [pc, #152]	; (8013dc4 <_vfiprintf_r+0x224>)
 8013d2a:	bb1b      	cbnz	r3, 8013d74 <_vfiprintf_r+0x1d4>
 8013d2c:	9b03      	ldr	r3, [sp, #12]
 8013d2e:	3307      	adds	r3, #7
 8013d30:	f023 0307 	bic.w	r3, r3, #7
 8013d34:	3308      	adds	r3, #8
 8013d36:	9303      	str	r3, [sp, #12]
 8013d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d3a:	444b      	add	r3, r9
 8013d3c:	9309      	str	r3, [sp, #36]	; 0x24
 8013d3e:	e750      	b.n	8013be2 <_vfiprintf_r+0x42>
 8013d40:	fb05 3202 	mla	r2, r5, r2, r3
 8013d44:	2001      	movs	r0, #1
 8013d46:	4688      	mov	r8, r1
 8013d48:	e78a      	b.n	8013c60 <_vfiprintf_r+0xc0>
 8013d4a:	2300      	movs	r3, #0
 8013d4c:	f108 0801 	add.w	r8, r8, #1
 8013d50:	9305      	str	r3, [sp, #20]
 8013d52:	4619      	mov	r1, r3
 8013d54:	250a      	movs	r5, #10
 8013d56:	4640      	mov	r0, r8
 8013d58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013d5c:	3a30      	subs	r2, #48	; 0x30
 8013d5e:	2a09      	cmp	r2, #9
 8013d60:	d903      	bls.n	8013d6a <_vfiprintf_r+0x1ca>
 8013d62:	2b00      	cmp	r3, #0
 8013d64:	d0c3      	beq.n	8013cee <_vfiprintf_r+0x14e>
 8013d66:	9105      	str	r1, [sp, #20]
 8013d68:	e7c1      	b.n	8013cee <_vfiprintf_r+0x14e>
 8013d6a:	fb05 2101 	mla	r1, r5, r1, r2
 8013d6e:	2301      	movs	r3, #1
 8013d70:	4680      	mov	r8, r0
 8013d72:	e7f0      	b.n	8013d56 <_vfiprintf_r+0x1b6>
 8013d74:	ab03      	add	r3, sp, #12
 8013d76:	9300      	str	r3, [sp, #0]
 8013d78:	4622      	mov	r2, r4
 8013d7a:	4b13      	ldr	r3, [pc, #76]	; (8013dc8 <_vfiprintf_r+0x228>)
 8013d7c:	a904      	add	r1, sp, #16
 8013d7e:	4630      	mov	r0, r6
 8013d80:	f7fd fc76 	bl	8011670 <_printf_float>
 8013d84:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8013d88:	4681      	mov	r9, r0
 8013d8a:	d1d5      	bne.n	8013d38 <_vfiprintf_r+0x198>
 8013d8c:	89a3      	ldrh	r3, [r4, #12]
 8013d8e:	065b      	lsls	r3, r3, #25
 8013d90:	f53f af7e 	bmi.w	8013c90 <_vfiprintf_r+0xf0>
 8013d94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013d96:	e77d      	b.n	8013c94 <_vfiprintf_r+0xf4>
 8013d98:	ab03      	add	r3, sp, #12
 8013d9a:	9300      	str	r3, [sp, #0]
 8013d9c:	4622      	mov	r2, r4
 8013d9e:	4b0a      	ldr	r3, [pc, #40]	; (8013dc8 <_vfiprintf_r+0x228>)
 8013da0:	a904      	add	r1, sp, #16
 8013da2:	4630      	mov	r0, r6
 8013da4:	f7fd ff1a 	bl	8011bdc <_printf_i>
 8013da8:	e7ec      	b.n	8013d84 <_vfiprintf_r+0x1e4>
 8013daa:	bf00      	nop
 8013dac:	080167c0 	.word	0x080167c0
 8013db0:	080168fc 	.word	0x080168fc
 8013db4:	080167e0 	.word	0x080167e0
 8013db8:	080167a0 	.word	0x080167a0
 8013dbc:	08016902 	.word	0x08016902
 8013dc0:	08016906 	.word	0x08016906
 8013dc4:	08011671 	.word	0x08011671
 8013dc8:	08013b7b 	.word	0x08013b7b

08013dcc <_sbrk_r>:
 8013dcc:	b538      	push	{r3, r4, r5, lr}
 8013dce:	4c06      	ldr	r4, [pc, #24]	; (8013de8 <_sbrk_r+0x1c>)
 8013dd0:	2300      	movs	r3, #0
 8013dd2:	4605      	mov	r5, r0
 8013dd4:	4608      	mov	r0, r1
 8013dd6:	6023      	str	r3, [r4, #0]
 8013dd8:	f7f4 faf6 	bl	80083c8 <_sbrk>
 8013ddc:	1c43      	adds	r3, r0, #1
 8013dde:	d102      	bne.n	8013de6 <_sbrk_r+0x1a>
 8013de0:	6823      	ldr	r3, [r4, #0]
 8013de2:	b103      	cbz	r3, 8013de6 <_sbrk_r+0x1a>
 8013de4:	602b      	str	r3, [r5, #0]
 8013de6:	bd38      	pop	{r3, r4, r5, pc}
 8013de8:	20002dbc 	.word	0x20002dbc

08013dec <__sread>:
 8013dec:	b510      	push	{r4, lr}
 8013dee:	460c      	mov	r4, r1
 8013df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013df4:	f000 f8e8 	bl	8013fc8 <_read_r>
 8013df8:	2800      	cmp	r0, #0
 8013dfa:	bfab      	itete	ge
 8013dfc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013dfe:	89a3      	ldrhlt	r3, [r4, #12]
 8013e00:	181b      	addge	r3, r3, r0
 8013e02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013e06:	bfac      	ite	ge
 8013e08:	6563      	strge	r3, [r4, #84]	; 0x54
 8013e0a:	81a3      	strhlt	r3, [r4, #12]
 8013e0c:	bd10      	pop	{r4, pc}

08013e0e <__swrite>:
 8013e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e12:	461f      	mov	r7, r3
 8013e14:	898b      	ldrh	r3, [r1, #12]
 8013e16:	05db      	lsls	r3, r3, #23
 8013e18:	4605      	mov	r5, r0
 8013e1a:	460c      	mov	r4, r1
 8013e1c:	4616      	mov	r6, r2
 8013e1e:	d505      	bpl.n	8013e2c <__swrite+0x1e>
 8013e20:	2302      	movs	r3, #2
 8013e22:	2200      	movs	r2, #0
 8013e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e28:	f000 f868 	bl	8013efc <_lseek_r>
 8013e2c:	89a3      	ldrh	r3, [r4, #12]
 8013e2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013e36:	81a3      	strh	r3, [r4, #12]
 8013e38:	4632      	mov	r2, r6
 8013e3a:	463b      	mov	r3, r7
 8013e3c:	4628      	mov	r0, r5
 8013e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013e42:	f000 b817 	b.w	8013e74 <_write_r>

08013e46 <__sseek>:
 8013e46:	b510      	push	{r4, lr}
 8013e48:	460c      	mov	r4, r1
 8013e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e4e:	f000 f855 	bl	8013efc <_lseek_r>
 8013e52:	1c43      	adds	r3, r0, #1
 8013e54:	89a3      	ldrh	r3, [r4, #12]
 8013e56:	bf15      	itete	ne
 8013e58:	6560      	strne	r0, [r4, #84]	; 0x54
 8013e5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013e5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013e62:	81a3      	strheq	r3, [r4, #12]
 8013e64:	bf18      	it	ne
 8013e66:	81a3      	strhne	r3, [r4, #12]
 8013e68:	bd10      	pop	{r4, pc}

08013e6a <__sclose>:
 8013e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e6e:	f000 b813 	b.w	8013e98 <_close_r>
	...

08013e74 <_write_r>:
 8013e74:	b538      	push	{r3, r4, r5, lr}
 8013e76:	4c07      	ldr	r4, [pc, #28]	; (8013e94 <_write_r+0x20>)
 8013e78:	4605      	mov	r5, r0
 8013e7a:	4608      	mov	r0, r1
 8013e7c:	4611      	mov	r1, r2
 8013e7e:	2200      	movs	r2, #0
 8013e80:	6022      	str	r2, [r4, #0]
 8013e82:	461a      	mov	r2, r3
 8013e84:	f7f3 ff51 	bl	8007d2a <_write>
 8013e88:	1c43      	adds	r3, r0, #1
 8013e8a:	d102      	bne.n	8013e92 <_write_r+0x1e>
 8013e8c:	6823      	ldr	r3, [r4, #0]
 8013e8e:	b103      	cbz	r3, 8013e92 <_write_r+0x1e>
 8013e90:	602b      	str	r3, [r5, #0]
 8013e92:	bd38      	pop	{r3, r4, r5, pc}
 8013e94:	20002dbc 	.word	0x20002dbc

08013e98 <_close_r>:
 8013e98:	b538      	push	{r3, r4, r5, lr}
 8013e9a:	4c06      	ldr	r4, [pc, #24]	; (8013eb4 <_close_r+0x1c>)
 8013e9c:	2300      	movs	r3, #0
 8013e9e:	4605      	mov	r5, r0
 8013ea0:	4608      	mov	r0, r1
 8013ea2:	6023      	str	r3, [r4, #0]
 8013ea4:	f7f4 fa5b 	bl	800835e <_close>
 8013ea8:	1c43      	adds	r3, r0, #1
 8013eaa:	d102      	bne.n	8013eb2 <_close_r+0x1a>
 8013eac:	6823      	ldr	r3, [r4, #0]
 8013eae:	b103      	cbz	r3, 8013eb2 <_close_r+0x1a>
 8013eb0:	602b      	str	r3, [r5, #0]
 8013eb2:	bd38      	pop	{r3, r4, r5, pc}
 8013eb4:	20002dbc 	.word	0x20002dbc

08013eb8 <_fstat_r>:
 8013eb8:	b538      	push	{r3, r4, r5, lr}
 8013eba:	4c07      	ldr	r4, [pc, #28]	; (8013ed8 <_fstat_r+0x20>)
 8013ebc:	2300      	movs	r3, #0
 8013ebe:	4605      	mov	r5, r0
 8013ec0:	4608      	mov	r0, r1
 8013ec2:	4611      	mov	r1, r2
 8013ec4:	6023      	str	r3, [r4, #0]
 8013ec6:	f7f4 fa56 	bl	8008376 <_fstat>
 8013eca:	1c43      	adds	r3, r0, #1
 8013ecc:	d102      	bne.n	8013ed4 <_fstat_r+0x1c>
 8013ece:	6823      	ldr	r3, [r4, #0]
 8013ed0:	b103      	cbz	r3, 8013ed4 <_fstat_r+0x1c>
 8013ed2:	602b      	str	r3, [r5, #0]
 8013ed4:	bd38      	pop	{r3, r4, r5, pc}
 8013ed6:	bf00      	nop
 8013ed8:	20002dbc 	.word	0x20002dbc

08013edc <_isatty_r>:
 8013edc:	b538      	push	{r3, r4, r5, lr}
 8013ede:	4c06      	ldr	r4, [pc, #24]	; (8013ef8 <_isatty_r+0x1c>)
 8013ee0:	2300      	movs	r3, #0
 8013ee2:	4605      	mov	r5, r0
 8013ee4:	4608      	mov	r0, r1
 8013ee6:	6023      	str	r3, [r4, #0]
 8013ee8:	f7f4 fa55 	bl	8008396 <_isatty>
 8013eec:	1c43      	adds	r3, r0, #1
 8013eee:	d102      	bne.n	8013ef6 <_isatty_r+0x1a>
 8013ef0:	6823      	ldr	r3, [r4, #0]
 8013ef2:	b103      	cbz	r3, 8013ef6 <_isatty_r+0x1a>
 8013ef4:	602b      	str	r3, [r5, #0]
 8013ef6:	bd38      	pop	{r3, r4, r5, pc}
 8013ef8:	20002dbc 	.word	0x20002dbc

08013efc <_lseek_r>:
 8013efc:	b538      	push	{r3, r4, r5, lr}
 8013efe:	4c07      	ldr	r4, [pc, #28]	; (8013f1c <_lseek_r+0x20>)
 8013f00:	4605      	mov	r5, r0
 8013f02:	4608      	mov	r0, r1
 8013f04:	4611      	mov	r1, r2
 8013f06:	2200      	movs	r2, #0
 8013f08:	6022      	str	r2, [r4, #0]
 8013f0a:	461a      	mov	r2, r3
 8013f0c:	f7f4 fa4e 	bl	80083ac <_lseek>
 8013f10:	1c43      	adds	r3, r0, #1
 8013f12:	d102      	bne.n	8013f1a <_lseek_r+0x1e>
 8013f14:	6823      	ldr	r3, [r4, #0]
 8013f16:	b103      	cbz	r3, 8013f1a <_lseek_r+0x1e>
 8013f18:	602b      	str	r3, [r5, #0]
 8013f1a:	bd38      	pop	{r3, r4, r5, pc}
 8013f1c:	20002dbc 	.word	0x20002dbc

08013f20 <__ascii_mbtowc>:
 8013f20:	b082      	sub	sp, #8
 8013f22:	b901      	cbnz	r1, 8013f26 <__ascii_mbtowc+0x6>
 8013f24:	a901      	add	r1, sp, #4
 8013f26:	b142      	cbz	r2, 8013f3a <__ascii_mbtowc+0x1a>
 8013f28:	b14b      	cbz	r3, 8013f3e <__ascii_mbtowc+0x1e>
 8013f2a:	7813      	ldrb	r3, [r2, #0]
 8013f2c:	600b      	str	r3, [r1, #0]
 8013f2e:	7812      	ldrb	r2, [r2, #0]
 8013f30:	1c10      	adds	r0, r2, #0
 8013f32:	bf18      	it	ne
 8013f34:	2001      	movne	r0, #1
 8013f36:	b002      	add	sp, #8
 8013f38:	4770      	bx	lr
 8013f3a:	4610      	mov	r0, r2
 8013f3c:	e7fb      	b.n	8013f36 <__ascii_mbtowc+0x16>
 8013f3e:	f06f 0001 	mvn.w	r0, #1
 8013f42:	e7f8      	b.n	8013f36 <__ascii_mbtowc+0x16>

08013f44 <memmove>:
 8013f44:	4288      	cmp	r0, r1
 8013f46:	b510      	push	{r4, lr}
 8013f48:	eb01 0302 	add.w	r3, r1, r2
 8013f4c:	d807      	bhi.n	8013f5e <memmove+0x1a>
 8013f4e:	1e42      	subs	r2, r0, #1
 8013f50:	4299      	cmp	r1, r3
 8013f52:	d00a      	beq.n	8013f6a <memmove+0x26>
 8013f54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013f58:	f802 4f01 	strb.w	r4, [r2, #1]!
 8013f5c:	e7f8      	b.n	8013f50 <memmove+0xc>
 8013f5e:	4283      	cmp	r3, r0
 8013f60:	d9f5      	bls.n	8013f4e <memmove+0xa>
 8013f62:	1881      	adds	r1, r0, r2
 8013f64:	1ad2      	subs	r2, r2, r3
 8013f66:	42d3      	cmn	r3, r2
 8013f68:	d100      	bne.n	8013f6c <memmove+0x28>
 8013f6a:	bd10      	pop	{r4, pc}
 8013f6c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013f70:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8013f74:	e7f7      	b.n	8013f66 <memmove+0x22>

08013f76 <__malloc_lock>:
 8013f76:	4770      	bx	lr

08013f78 <__malloc_unlock>:
 8013f78:	4770      	bx	lr

08013f7a <_realloc_r>:
 8013f7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f7c:	4607      	mov	r7, r0
 8013f7e:	4614      	mov	r4, r2
 8013f80:	460e      	mov	r6, r1
 8013f82:	b921      	cbnz	r1, 8013f8e <_realloc_r+0x14>
 8013f84:	4611      	mov	r1, r2
 8013f86:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8013f8a:	f7ff bc33 	b.w	80137f4 <_malloc_r>
 8013f8e:	b922      	cbnz	r2, 8013f9a <_realloc_r+0x20>
 8013f90:	f7ff fbe2 	bl	8013758 <_free_r>
 8013f94:	4625      	mov	r5, r4
 8013f96:	4628      	mov	r0, r5
 8013f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f9a:	f000 f834 	bl	8014006 <_malloc_usable_size_r>
 8013f9e:	42a0      	cmp	r0, r4
 8013fa0:	d20f      	bcs.n	8013fc2 <_realloc_r+0x48>
 8013fa2:	4621      	mov	r1, r4
 8013fa4:	4638      	mov	r0, r7
 8013fa6:	f7ff fc25 	bl	80137f4 <_malloc_r>
 8013faa:	4605      	mov	r5, r0
 8013fac:	2800      	cmp	r0, #0
 8013fae:	d0f2      	beq.n	8013f96 <_realloc_r+0x1c>
 8013fb0:	4631      	mov	r1, r6
 8013fb2:	4622      	mov	r2, r4
 8013fb4:	f7ff f8dc 	bl	8013170 <memcpy>
 8013fb8:	4631      	mov	r1, r6
 8013fba:	4638      	mov	r0, r7
 8013fbc:	f7ff fbcc 	bl	8013758 <_free_r>
 8013fc0:	e7e9      	b.n	8013f96 <_realloc_r+0x1c>
 8013fc2:	4635      	mov	r5, r6
 8013fc4:	e7e7      	b.n	8013f96 <_realloc_r+0x1c>
	...

08013fc8 <_read_r>:
 8013fc8:	b538      	push	{r3, r4, r5, lr}
 8013fca:	4c07      	ldr	r4, [pc, #28]	; (8013fe8 <_read_r+0x20>)
 8013fcc:	4605      	mov	r5, r0
 8013fce:	4608      	mov	r0, r1
 8013fd0:	4611      	mov	r1, r2
 8013fd2:	2200      	movs	r2, #0
 8013fd4:	6022      	str	r2, [r4, #0]
 8013fd6:	461a      	mov	r2, r3
 8013fd8:	f7f4 f9a4 	bl	8008324 <_read>
 8013fdc:	1c43      	adds	r3, r0, #1
 8013fde:	d102      	bne.n	8013fe6 <_read_r+0x1e>
 8013fe0:	6823      	ldr	r3, [r4, #0]
 8013fe2:	b103      	cbz	r3, 8013fe6 <_read_r+0x1e>
 8013fe4:	602b      	str	r3, [r5, #0]
 8013fe6:	bd38      	pop	{r3, r4, r5, pc}
 8013fe8:	20002dbc 	.word	0x20002dbc

08013fec <__ascii_wctomb>:
 8013fec:	b149      	cbz	r1, 8014002 <__ascii_wctomb+0x16>
 8013fee:	2aff      	cmp	r2, #255	; 0xff
 8013ff0:	bf85      	ittet	hi
 8013ff2:	238a      	movhi	r3, #138	; 0x8a
 8013ff4:	6003      	strhi	r3, [r0, #0]
 8013ff6:	700a      	strbls	r2, [r1, #0]
 8013ff8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8013ffc:	bf98      	it	ls
 8013ffe:	2001      	movls	r0, #1
 8014000:	4770      	bx	lr
 8014002:	4608      	mov	r0, r1
 8014004:	4770      	bx	lr

08014006 <_malloc_usable_size_r>:
 8014006:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801400a:	1f18      	subs	r0, r3, #4
 801400c:	2b00      	cmp	r3, #0
 801400e:	bfbc      	itt	lt
 8014010:	580b      	ldrlt	r3, [r1, r0]
 8014012:	18c0      	addlt	r0, r0, r3
 8014014:	4770      	bx	lr
	...

08014018 <log10>:
 8014018:	b5f0      	push	{r4, r5, r6, r7, lr}
 801401a:	ed2d 8b02 	vpush	{d8}
 801401e:	b08b      	sub	sp, #44	; 0x2c
 8014020:	ec55 4b10 	vmov	r4, r5, d0
 8014024:	f000 f9e8 	bl	80143f8 <__ieee754_log10>
 8014028:	4b36      	ldr	r3, [pc, #216]	; (8014104 <log10+0xec>)
 801402a:	eeb0 8a40 	vmov.f32	s16, s0
 801402e:	eef0 8a60 	vmov.f32	s17, s1
 8014032:	f993 6000 	ldrsb.w	r6, [r3]
 8014036:	1c73      	adds	r3, r6, #1
 8014038:	d05c      	beq.n	80140f4 <log10+0xdc>
 801403a:	4622      	mov	r2, r4
 801403c:	462b      	mov	r3, r5
 801403e:	4620      	mov	r0, r4
 8014040:	4629      	mov	r1, r5
 8014042:	f7ec fd9b 	bl	8000b7c <__aeabi_dcmpun>
 8014046:	4607      	mov	r7, r0
 8014048:	2800      	cmp	r0, #0
 801404a:	d153      	bne.n	80140f4 <log10+0xdc>
 801404c:	2200      	movs	r2, #0
 801404e:	2300      	movs	r3, #0
 8014050:	4620      	mov	r0, r4
 8014052:	4629      	mov	r1, r5
 8014054:	f7ec fd74 	bl	8000b40 <__aeabi_dcmple>
 8014058:	2800      	cmp	r0, #0
 801405a:	d04b      	beq.n	80140f4 <log10+0xdc>
 801405c:	4b2a      	ldr	r3, [pc, #168]	; (8014108 <log10+0xf0>)
 801405e:	9301      	str	r3, [sp, #4]
 8014060:	9708      	str	r7, [sp, #32]
 8014062:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8014066:	e9cd 4504 	strd	r4, r5, [sp, #16]
 801406a:	b9a6      	cbnz	r6, 8014096 <log10+0x7e>
 801406c:	4b27      	ldr	r3, [pc, #156]	; (801410c <log10+0xf4>)
 801406e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8014072:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014076:	4620      	mov	r0, r4
 8014078:	2200      	movs	r2, #0
 801407a:	2300      	movs	r3, #0
 801407c:	4629      	mov	r1, r5
 801407e:	f7ec fd4b 	bl	8000b18 <__aeabi_dcmpeq>
 8014082:	bb40      	cbnz	r0, 80140d6 <log10+0xbe>
 8014084:	2301      	movs	r3, #1
 8014086:	2e02      	cmp	r6, #2
 8014088:	9300      	str	r3, [sp, #0]
 801408a:	d119      	bne.n	80140c0 <log10+0xa8>
 801408c:	f7fd fa2a 	bl	80114e4 <__errno>
 8014090:	2321      	movs	r3, #33	; 0x21
 8014092:	6003      	str	r3, [r0, #0]
 8014094:	e019      	b.n	80140ca <log10+0xb2>
 8014096:	4b1e      	ldr	r3, [pc, #120]	; (8014110 <log10+0xf8>)
 8014098:	2200      	movs	r2, #0
 801409a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801409e:	4620      	mov	r0, r4
 80140a0:	2200      	movs	r2, #0
 80140a2:	2300      	movs	r3, #0
 80140a4:	4629      	mov	r1, r5
 80140a6:	f7ec fd37 	bl	8000b18 <__aeabi_dcmpeq>
 80140aa:	2800      	cmp	r0, #0
 80140ac:	d0ea      	beq.n	8014084 <log10+0x6c>
 80140ae:	2302      	movs	r3, #2
 80140b0:	429e      	cmp	r6, r3
 80140b2:	9300      	str	r3, [sp, #0]
 80140b4:	d111      	bne.n	80140da <log10+0xc2>
 80140b6:	f7fd fa15 	bl	80114e4 <__errno>
 80140ba:	2322      	movs	r3, #34	; 0x22
 80140bc:	6003      	str	r3, [r0, #0]
 80140be:	e011      	b.n	80140e4 <log10+0xcc>
 80140c0:	4668      	mov	r0, sp
 80140c2:	f000 fff4 	bl	80150ae <matherr>
 80140c6:	2800      	cmp	r0, #0
 80140c8:	d0e0      	beq.n	801408c <log10+0x74>
 80140ca:	4812      	ldr	r0, [pc, #72]	; (8014114 <log10+0xfc>)
 80140cc:	f000 fff4 	bl	80150b8 <nan>
 80140d0:	ed8d 0b06 	vstr	d0, [sp, #24]
 80140d4:	e006      	b.n	80140e4 <log10+0xcc>
 80140d6:	2302      	movs	r3, #2
 80140d8:	9300      	str	r3, [sp, #0]
 80140da:	4668      	mov	r0, sp
 80140dc:	f000 ffe7 	bl	80150ae <matherr>
 80140e0:	2800      	cmp	r0, #0
 80140e2:	d0e8      	beq.n	80140b6 <log10+0x9e>
 80140e4:	9b08      	ldr	r3, [sp, #32]
 80140e6:	b11b      	cbz	r3, 80140f0 <log10+0xd8>
 80140e8:	f7fd f9fc 	bl	80114e4 <__errno>
 80140ec:	9b08      	ldr	r3, [sp, #32]
 80140ee:	6003      	str	r3, [r0, #0]
 80140f0:	ed9d 8b06 	vldr	d8, [sp, #24]
 80140f4:	eeb0 0a48 	vmov.f32	s0, s16
 80140f8:	eef0 0a68 	vmov.f32	s1, s17
 80140fc:	b00b      	add	sp, #44	; 0x2c
 80140fe:	ecbd 8b02 	vpop	{d8}
 8014102:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014104:	20001e04 	.word	0x20001e04
 8014108:	08016a18 	.word	0x08016a18
 801410c:	c7efffff 	.word	0xc7efffff
 8014110:	fff00000 	.word	0xfff00000
 8014114:	08016901 	.word	0x08016901

08014118 <pow>:
 8014118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801411c:	ed2d 8b04 	vpush	{d8-d9}
 8014120:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80143f4 <pow+0x2dc>
 8014124:	b08d      	sub	sp, #52	; 0x34
 8014126:	ec57 6b10 	vmov	r6, r7, d0
 801412a:	ec55 4b11 	vmov	r4, r5, d1
 801412e:	f000 f9ef 	bl	8014510 <__ieee754_pow>
 8014132:	f999 3000 	ldrsb.w	r3, [r9]
 8014136:	9300      	str	r3, [sp, #0]
 8014138:	3301      	adds	r3, #1
 801413a:	eeb0 8a40 	vmov.f32	s16, s0
 801413e:	eef0 8a60 	vmov.f32	s17, s1
 8014142:	46c8      	mov	r8, r9
 8014144:	d05f      	beq.n	8014206 <pow+0xee>
 8014146:	4622      	mov	r2, r4
 8014148:	462b      	mov	r3, r5
 801414a:	4620      	mov	r0, r4
 801414c:	4629      	mov	r1, r5
 801414e:	f7ec fd15 	bl	8000b7c <__aeabi_dcmpun>
 8014152:	4683      	mov	fp, r0
 8014154:	2800      	cmp	r0, #0
 8014156:	d156      	bne.n	8014206 <pow+0xee>
 8014158:	4632      	mov	r2, r6
 801415a:	463b      	mov	r3, r7
 801415c:	4630      	mov	r0, r6
 801415e:	4639      	mov	r1, r7
 8014160:	f7ec fd0c 	bl	8000b7c <__aeabi_dcmpun>
 8014164:	9001      	str	r0, [sp, #4]
 8014166:	b1e8      	cbz	r0, 80141a4 <pow+0x8c>
 8014168:	2200      	movs	r2, #0
 801416a:	2300      	movs	r3, #0
 801416c:	4620      	mov	r0, r4
 801416e:	4629      	mov	r1, r5
 8014170:	f7ec fcd2 	bl	8000b18 <__aeabi_dcmpeq>
 8014174:	2800      	cmp	r0, #0
 8014176:	d046      	beq.n	8014206 <pow+0xee>
 8014178:	2301      	movs	r3, #1
 801417a:	9302      	str	r3, [sp, #8]
 801417c:	4b96      	ldr	r3, [pc, #600]	; (80143d8 <pow+0x2c0>)
 801417e:	9303      	str	r3, [sp, #12]
 8014180:	4b96      	ldr	r3, [pc, #600]	; (80143dc <pow+0x2c4>)
 8014182:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8014186:	2200      	movs	r2, #0
 8014188:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801418c:	9b00      	ldr	r3, [sp, #0]
 801418e:	2b02      	cmp	r3, #2
 8014190:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014194:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014198:	d033      	beq.n	8014202 <pow+0xea>
 801419a:	a802      	add	r0, sp, #8
 801419c:	f000 ff87 	bl	80150ae <matherr>
 80141a0:	bb48      	cbnz	r0, 80141f6 <pow+0xde>
 80141a2:	e05d      	b.n	8014260 <pow+0x148>
 80141a4:	f04f 0a00 	mov.w	sl, #0
 80141a8:	f04f 0b00 	mov.w	fp, #0
 80141ac:	4652      	mov	r2, sl
 80141ae:	465b      	mov	r3, fp
 80141b0:	4630      	mov	r0, r6
 80141b2:	4639      	mov	r1, r7
 80141b4:	f7ec fcb0 	bl	8000b18 <__aeabi_dcmpeq>
 80141b8:	ec4b ab19 	vmov	d9, sl, fp
 80141bc:	2800      	cmp	r0, #0
 80141be:	d054      	beq.n	801426a <pow+0x152>
 80141c0:	4652      	mov	r2, sl
 80141c2:	465b      	mov	r3, fp
 80141c4:	4620      	mov	r0, r4
 80141c6:	4629      	mov	r1, r5
 80141c8:	f7ec fca6 	bl	8000b18 <__aeabi_dcmpeq>
 80141cc:	4680      	mov	r8, r0
 80141ce:	b318      	cbz	r0, 8014218 <pow+0x100>
 80141d0:	2301      	movs	r3, #1
 80141d2:	9302      	str	r3, [sp, #8]
 80141d4:	4b80      	ldr	r3, [pc, #512]	; (80143d8 <pow+0x2c0>)
 80141d6:	9303      	str	r3, [sp, #12]
 80141d8:	9b01      	ldr	r3, [sp, #4]
 80141da:	930a      	str	r3, [sp, #40]	; 0x28
 80141dc:	9b00      	ldr	r3, [sp, #0]
 80141de:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80141e2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80141e6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d0d5      	beq.n	801419a <pow+0x82>
 80141ee:	4b7b      	ldr	r3, [pc, #492]	; (80143dc <pow+0x2c4>)
 80141f0:	2200      	movs	r2, #0
 80141f2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80141f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80141f8:	b11b      	cbz	r3, 8014202 <pow+0xea>
 80141fa:	f7fd f973 	bl	80114e4 <__errno>
 80141fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014200:	6003      	str	r3, [r0, #0]
 8014202:	ed9d 8b08 	vldr	d8, [sp, #32]
 8014206:	eeb0 0a48 	vmov.f32	s0, s16
 801420a:	eef0 0a68 	vmov.f32	s1, s17
 801420e:	b00d      	add	sp, #52	; 0x34
 8014210:	ecbd 8b04 	vpop	{d8-d9}
 8014214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014218:	ec45 4b10 	vmov	d0, r4, r5
 801421c:	f000 ff3f 	bl	801509e <finite>
 8014220:	2800      	cmp	r0, #0
 8014222:	d0f0      	beq.n	8014206 <pow+0xee>
 8014224:	4652      	mov	r2, sl
 8014226:	465b      	mov	r3, fp
 8014228:	4620      	mov	r0, r4
 801422a:	4629      	mov	r1, r5
 801422c:	f7ec fc7e 	bl	8000b2c <__aeabi_dcmplt>
 8014230:	2800      	cmp	r0, #0
 8014232:	d0e8      	beq.n	8014206 <pow+0xee>
 8014234:	2301      	movs	r3, #1
 8014236:	9302      	str	r3, [sp, #8]
 8014238:	4b67      	ldr	r3, [pc, #412]	; (80143d8 <pow+0x2c0>)
 801423a:	9303      	str	r3, [sp, #12]
 801423c:	f999 3000 	ldrsb.w	r3, [r9]
 8014240:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8014244:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014248:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801424c:	b913      	cbnz	r3, 8014254 <pow+0x13c>
 801424e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8014252:	e7a2      	b.n	801419a <pow+0x82>
 8014254:	4962      	ldr	r1, [pc, #392]	; (80143e0 <pow+0x2c8>)
 8014256:	2000      	movs	r0, #0
 8014258:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801425c:	2b02      	cmp	r3, #2
 801425e:	d19c      	bne.n	801419a <pow+0x82>
 8014260:	f7fd f940 	bl	80114e4 <__errno>
 8014264:	2321      	movs	r3, #33	; 0x21
 8014266:	6003      	str	r3, [r0, #0]
 8014268:	e7c5      	b.n	80141f6 <pow+0xde>
 801426a:	eeb0 0a48 	vmov.f32	s0, s16
 801426e:	eef0 0a68 	vmov.f32	s1, s17
 8014272:	f000 ff14 	bl	801509e <finite>
 8014276:	9000      	str	r0, [sp, #0]
 8014278:	2800      	cmp	r0, #0
 801427a:	f040 8081 	bne.w	8014380 <pow+0x268>
 801427e:	ec47 6b10 	vmov	d0, r6, r7
 8014282:	f000 ff0c 	bl	801509e <finite>
 8014286:	2800      	cmp	r0, #0
 8014288:	d07a      	beq.n	8014380 <pow+0x268>
 801428a:	ec45 4b10 	vmov	d0, r4, r5
 801428e:	f000 ff06 	bl	801509e <finite>
 8014292:	2800      	cmp	r0, #0
 8014294:	d074      	beq.n	8014380 <pow+0x268>
 8014296:	ec53 2b18 	vmov	r2, r3, d8
 801429a:	ee18 0a10 	vmov	r0, s16
 801429e:	4619      	mov	r1, r3
 80142a0:	f7ec fc6c 	bl	8000b7c <__aeabi_dcmpun>
 80142a4:	f999 9000 	ldrsb.w	r9, [r9]
 80142a8:	4b4b      	ldr	r3, [pc, #300]	; (80143d8 <pow+0x2c0>)
 80142aa:	b1b0      	cbz	r0, 80142da <pow+0x1c2>
 80142ac:	2201      	movs	r2, #1
 80142ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80142b2:	9b00      	ldr	r3, [sp, #0]
 80142b4:	930a      	str	r3, [sp, #40]	; 0x28
 80142b6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80142ba:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80142be:	f1b9 0f00 	cmp.w	r9, #0
 80142c2:	d0c4      	beq.n	801424e <pow+0x136>
 80142c4:	4652      	mov	r2, sl
 80142c6:	465b      	mov	r3, fp
 80142c8:	4650      	mov	r0, sl
 80142ca:	4659      	mov	r1, fp
 80142cc:	f7ec fae6 	bl	800089c <__aeabi_ddiv>
 80142d0:	f1b9 0f02 	cmp.w	r9, #2
 80142d4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80142d8:	e7c1      	b.n	801425e <pow+0x146>
 80142da:	2203      	movs	r2, #3
 80142dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80142e0:	900a      	str	r0, [sp, #40]	; 0x28
 80142e2:	4629      	mov	r1, r5
 80142e4:	4620      	mov	r0, r4
 80142e6:	2200      	movs	r2, #0
 80142e8:	4b3e      	ldr	r3, [pc, #248]	; (80143e4 <pow+0x2cc>)
 80142ea:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80142ee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80142f2:	f7ec f9a9 	bl	8000648 <__aeabi_dmul>
 80142f6:	4604      	mov	r4, r0
 80142f8:	460d      	mov	r5, r1
 80142fa:	f1b9 0f00 	cmp.w	r9, #0
 80142fe:	d124      	bne.n	801434a <pow+0x232>
 8014300:	4b39      	ldr	r3, [pc, #228]	; (80143e8 <pow+0x2d0>)
 8014302:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8014306:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801430a:	4630      	mov	r0, r6
 801430c:	4652      	mov	r2, sl
 801430e:	465b      	mov	r3, fp
 8014310:	4639      	mov	r1, r7
 8014312:	f7ec fc0b 	bl	8000b2c <__aeabi_dcmplt>
 8014316:	2800      	cmp	r0, #0
 8014318:	d056      	beq.n	80143c8 <pow+0x2b0>
 801431a:	ec45 4b10 	vmov	d0, r4, r5
 801431e:	f000 fed3 	bl	80150c8 <rint>
 8014322:	4622      	mov	r2, r4
 8014324:	462b      	mov	r3, r5
 8014326:	ec51 0b10 	vmov	r0, r1, d0
 801432a:	f7ec fbf5 	bl	8000b18 <__aeabi_dcmpeq>
 801432e:	b920      	cbnz	r0, 801433a <pow+0x222>
 8014330:	4b2e      	ldr	r3, [pc, #184]	; (80143ec <pow+0x2d4>)
 8014332:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8014336:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801433a:	f998 3000 	ldrsb.w	r3, [r8]
 801433e:	2b02      	cmp	r3, #2
 8014340:	d142      	bne.n	80143c8 <pow+0x2b0>
 8014342:	f7fd f8cf 	bl	80114e4 <__errno>
 8014346:	2322      	movs	r3, #34	; 0x22
 8014348:	e78d      	b.n	8014266 <pow+0x14e>
 801434a:	4b29      	ldr	r3, [pc, #164]	; (80143f0 <pow+0x2d8>)
 801434c:	2200      	movs	r2, #0
 801434e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014352:	4630      	mov	r0, r6
 8014354:	4652      	mov	r2, sl
 8014356:	465b      	mov	r3, fp
 8014358:	4639      	mov	r1, r7
 801435a:	f7ec fbe7 	bl	8000b2c <__aeabi_dcmplt>
 801435e:	2800      	cmp	r0, #0
 8014360:	d0eb      	beq.n	801433a <pow+0x222>
 8014362:	ec45 4b10 	vmov	d0, r4, r5
 8014366:	f000 feaf 	bl	80150c8 <rint>
 801436a:	4622      	mov	r2, r4
 801436c:	462b      	mov	r3, r5
 801436e:	ec51 0b10 	vmov	r0, r1, d0
 8014372:	f7ec fbd1 	bl	8000b18 <__aeabi_dcmpeq>
 8014376:	2800      	cmp	r0, #0
 8014378:	d1df      	bne.n	801433a <pow+0x222>
 801437a:	2200      	movs	r2, #0
 801437c:	4b18      	ldr	r3, [pc, #96]	; (80143e0 <pow+0x2c8>)
 801437e:	e7da      	b.n	8014336 <pow+0x21e>
 8014380:	2200      	movs	r2, #0
 8014382:	2300      	movs	r3, #0
 8014384:	ec51 0b18 	vmov	r0, r1, d8
 8014388:	f7ec fbc6 	bl	8000b18 <__aeabi_dcmpeq>
 801438c:	2800      	cmp	r0, #0
 801438e:	f43f af3a 	beq.w	8014206 <pow+0xee>
 8014392:	ec47 6b10 	vmov	d0, r6, r7
 8014396:	f000 fe82 	bl	801509e <finite>
 801439a:	2800      	cmp	r0, #0
 801439c:	f43f af33 	beq.w	8014206 <pow+0xee>
 80143a0:	ec45 4b10 	vmov	d0, r4, r5
 80143a4:	f000 fe7b 	bl	801509e <finite>
 80143a8:	2800      	cmp	r0, #0
 80143aa:	f43f af2c 	beq.w	8014206 <pow+0xee>
 80143ae:	2304      	movs	r3, #4
 80143b0:	9302      	str	r3, [sp, #8]
 80143b2:	4b09      	ldr	r3, [pc, #36]	; (80143d8 <pow+0x2c0>)
 80143b4:	9303      	str	r3, [sp, #12]
 80143b6:	2300      	movs	r3, #0
 80143b8:	930a      	str	r3, [sp, #40]	; 0x28
 80143ba:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80143be:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80143c2:	ed8d 9b08 	vstr	d9, [sp, #32]
 80143c6:	e7b8      	b.n	801433a <pow+0x222>
 80143c8:	a802      	add	r0, sp, #8
 80143ca:	f000 fe70 	bl	80150ae <matherr>
 80143ce:	2800      	cmp	r0, #0
 80143d0:	f47f af11 	bne.w	80141f6 <pow+0xde>
 80143d4:	e7b5      	b.n	8014342 <pow+0x22a>
 80143d6:	bf00      	nop
 80143d8:	08016a1e 	.word	0x08016a1e
 80143dc:	3ff00000 	.word	0x3ff00000
 80143e0:	fff00000 	.word	0xfff00000
 80143e4:	3fe00000 	.word	0x3fe00000
 80143e8:	47efffff 	.word	0x47efffff
 80143ec:	c7efffff 	.word	0xc7efffff
 80143f0:	7ff00000 	.word	0x7ff00000
 80143f4:	20001e04 	.word	0x20001e04

080143f8 <__ieee754_log10>:
 80143f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80143fc:	ec55 4b10 	vmov	r4, r5, d0
 8014400:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8014404:	462b      	mov	r3, r5
 8014406:	da2f      	bge.n	8014468 <__ieee754_log10+0x70>
 8014408:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 801440c:	4322      	orrs	r2, r4
 801440e:	d10a      	bne.n	8014426 <__ieee754_log10+0x2e>
 8014410:	493b      	ldr	r1, [pc, #236]	; (8014500 <__ieee754_log10+0x108>)
 8014412:	2200      	movs	r2, #0
 8014414:	2300      	movs	r3, #0
 8014416:	2000      	movs	r0, #0
 8014418:	f7ec fa40 	bl	800089c <__aeabi_ddiv>
 801441c:	ec41 0b10 	vmov	d0, r0, r1
 8014420:	b003      	add	sp, #12
 8014422:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014426:	2d00      	cmp	r5, #0
 8014428:	da08      	bge.n	801443c <__ieee754_log10+0x44>
 801442a:	ee10 2a10 	vmov	r2, s0
 801442e:	4620      	mov	r0, r4
 8014430:	4629      	mov	r1, r5
 8014432:	f7eb ff51 	bl	80002d8 <__aeabi_dsub>
 8014436:	2200      	movs	r2, #0
 8014438:	2300      	movs	r3, #0
 801443a:	e7ed      	b.n	8014418 <__ieee754_log10+0x20>
 801443c:	2200      	movs	r2, #0
 801443e:	4b31      	ldr	r3, [pc, #196]	; (8014504 <__ieee754_log10+0x10c>)
 8014440:	4629      	mov	r1, r5
 8014442:	ee10 0a10 	vmov	r0, s0
 8014446:	f7ec f8ff 	bl	8000648 <__aeabi_dmul>
 801444a:	f06f 0235 	mvn.w	r2, #53	; 0x35
 801444e:	4604      	mov	r4, r0
 8014450:	460d      	mov	r5, r1
 8014452:	460b      	mov	r3, r1
 8014454:	492c      	ldr	r1, [pc, #176]	; (8014508 <__ieee754_log10+0x110>)
 8014456:	428b      	cmp	r3, r1
 8014458:	dd08      	ble.n	801446c <__ieee754_log10+0x74>
 801445a:	4622      	mov	r2, r4
 801445c:	462b      	mov	r3, r5
 801445e:	4620      	mov	r0, r4
 8014460:	4629      	mov	r1, r5
 8014462:	f7eb ff3b 	bl	80002dc <__adddf3>
 8014466:	e7d9      	b.n	801441c <__ieee754_log10+0x24>
 8014468:	2200      	movs	r2, #0
 801446a:	e7f3      	b.n	8014454 <__ieee754_log10+0x5c>
 801446c:	1518      	asrs	r0, r3, #20
 801446e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8014472:	4410      	add	r0, r2
 8014474:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8014478:	4448      	add	r0, r9
 801447a:	f3c3 0813 	ubfx	r8, r3, #0, #20
 801447e:	f7ec f879 	bl	8000574 <__aeabi_i2d>
 8014482:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8014486:	3303      	adds	r3, #3
 8014488:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 801448c:	ec45 4b10 	vmov	d0, r4, r5
 8014490:	4606      	mov	r6, r0
 8014492:	460f      	mov	r7, r1
 8014494:	f000 ff14 	bl	80152c0 <__ieee754_log>
 8014498:	a313      	add	r3, pc, #76	; (adr r3, 80144e8 <__ieee754_log10+0xf0>)
 801449a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801449e:	4630      	mov	r0, r6
 80144a0:	4639      	mov	r1, r7
 80144a2:	ed8d 0b00 	vstr	d0, [sp]
 80144a6:	f7ec f8cf 	bl	8000648 <__aeabi_dmul>
 80144aa:	ed9d 0b00 	vldr	d0, [sp]
 80144ae:	4604      	mov	r4, r0
 80144b0:	460d      	mov	r5, r1
 80144b2:	a30f      	add	r3, pc, #60	; (adr r3, 80144f0 <__ieee754_log10+0xf8>)
 80144b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144b8:	ec51 0b10 	vmov	r0, r1, d0
 80144bc:	f7ec f8c4 	bl	8000648 <__aeabi_dmul>
 80144c0:	4602      	mov	r2, r0
 80144c2:	460b      	mov	r3, r1
 80144c4:	4620      	mov	r0, r4
 80144c6:	4629      	mov	r1, r5
 80144c8:	f7eb ff08 	bl	80002dc <__adddf3>
 80144cc:	a30a      	add	r3, pc, #40	; (adr r3, 80144f8 <__ieee754_log10+0x100>)
 80144ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144d2:	4604      	mov	r4, r0
 80144d4:	460d      	mov	r5, r1
 80144d6:	4630      	mov	r0, r6
 80144d8:	4639      	mov	r1, r7
 80144da:	f7ec f8b5 	bl	8000648 <__aeabi_dmul>
 80144de:	4602      	mov	r2, r0
 80144e0:	460b      	mov	r3, r1
 80144e2:	4620      	mov	r0, r4
 80144e4:	4629      	mov	r1, r5
 80144e6:	e7bc      	b.n	8014462 <__ieee754_log10+0x6a>
 80144e8:	11f12b36 	.word	0x11f12b36
 80144ec:	3d59fef3 	.word	0x3d59fef3
 80144f0:	1526e50e 	.word	0x1526e50e
 80144f4:	3fdbcb7b 	.word	0x3fdbcb7b
 80144f8:	509f6000 	.word	0x509f6000
 80144fc:	3fd34413 	.word	0x3fd34413
 8014500:	c3500000 	.word	0xc3500000
 8014504:	43500000 	.word	0x43500000
 8014508:	7fefffff 	.word	0x7fefffff
 801450c:	00000000 	.word	0x00000000

08014510 <__ieee754_pow>:
 8014510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014514:	b091      	sub	sp, #68	; 0x44
 8014516:	ed8d 1b00 	vstr	d1, [sp]
 801451a:	e9dd 2900 	ldrd	r2, r9, [sp]
 801451e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8014522:	ea58 0302 	orrs.w	r3, r8, r2
 8014526:	ec57 6b10 	vmov	r6, r7, d0
 801452a:	f000 84be 	beq.w	8014eaa <__ieee754_pow+0x99a>
 801452e:	4b7a      	ldr	r3, [pc, #488]	; (8014718 <__ieee754_pow+0x208>)
 8014530:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8014534:	429c      	cmp	r4, r3
 8014536:	463d      	mov	r5, r7
 8014538:	ee10 aa10 	vmov	sl, s0
 801453c:	dc09      	bgt.n	8014552 <__ieee754_pow+0x42>
 801453e:	d103      	bne.n	8014548 <__ieee754_pow+0x38>
 8014540:	b93e      	cbnz	r6, 8014552 <__ieee754_pow+0x42>
 8014542:	45a0      	cmp	r8, r4
 8014544:	dc0d      	bgt.n	8014562 <__ieee754_pow+0x52>
 8014546:	e001      	b.n	801454c <__ieee754_pow+0x3c>
 8014548:	4598      	cmp	r8, r3
 801454a:	dc02      	bgt.n	8014552 <__ieee754_pow+0x42>
 801454c:	4598      	cmp	r8, r3
 801454e:	d10e      	bne.n	801456e <__ieee754_pow+0x5e>
 8014550:	b16a      	cbz	r2, 801456e <__ieee754_pow+0x5e>
 8014552:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014556:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801455a:	ea54 030a 	orrs.w	r3, r4, sl
 801455e:	f000 84a4 	beq.w	8014eaa <__ieee754_pow+0x99a>
 8014562:	486e      	ldr	r0, [pc, #440]	; (801471c <__ieee754_pow+0x20c>)
 8014564:	b011      	add	sp, #68	; 0x44
 8014566:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801456a:	f000 bda5 	b.w	80150b8 <nan>
 801456e:	2d00      	cmp	r5, #0
 8014570:	da53      	bge.n	801461a <__ieee754_pow+0x10a>
 8014572:	4b6b      	ldr	r3, [pc, #428]	; (8014720 <__ieee754_pow+0x210>)
 8014574:	4598      	cmp	r8, r3
 8014576:	dc4d      	bgt.n	8014614 <__ieee754_pow+0x104>
 8014578:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801457c:	4598      	cmp	r8, r3
 801457e:	dd4c      	ble.n	801461a <__ieee754_pow+0x10a>
 8014580:	ea4f 5328 	mov.w	r3, r8, asr #20
 8014584:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014588:	2b14      	cmp	r3, #20
 801458a:	dd26      	ble.n	80145da <__ieee754_pow+0xca>
 801458c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8014590:	fa22 f103 	lsr.w	r1, r2, r3
 8014594:	fa01 f303 	lsl.w	r3, r1, r3
 8014598:	4293      	cmp	r3, r2
 801459a:	d13e      	bne.n	801461a <__ieee754_pow+0x10a>
 801459c:	f001 0101 	and.w	r1, r1, #1
 80145a0:	f1c1 0b02 	rsb	fp, r1, #2
 80145a4:	2a00      	cmp	r2, #0
 80145a6:	d15b      	bne.n	8014660 <__ieee754_pow+0x150>
 80145a8:	4b5b      	ldr	r3, [pc, #364]	; (8014718 <__ieee754_pow+0x208>)
 80145aa:	4598      	cmp	r8, r3
 80145ac:	d124      	bne.n	80145f8 <__ieee754_pow+0xe8>
 80145ae:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80145b2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80145b6:	ea53 030a 	orrs.w	r3, r3, sl
 80145ba:	f000 8476 	beq.w	8014eaa <__ieee754_pow+0x99a>
 80145be:	4b59      	ldr	r3, [pc, #356]	; (8014724 <__ieee754_pow+0x214>)
 80145c0:	429c      	cmp	r4, r3
 80145c2:	dd2d      	ble.n	8014620 <__ieee754_pow+0x110>
 80145c4:	f1b9 0f00 	cmp.w	r9, #0
 80145c8:	f280 8473 	bge.w	8014eb2 <__ieee754_pow+0x9a2>
 80145cc:	2000      	movs	r0, #0
 80145ce:	2100      	movs	r1, #0
 80145d0:	ec41 0b10 	vmov	d0, r0, r1
 80145d4:	b011      	add	sp, #68	; 0x44
 80145d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145da:	2a00      	cmp	r2, #0
 80145dc:	d13e      	bne.n	801465c <__ieee754_pow+0x14c>
 80145de:	f1c3 0314 	rsb	r3, r3, #20
 80145e2:	fa48 f103 	asr.w	r1, r8, r3
 80145e6:	fa01 f303 	lsl.w	r3, r1, r3
 80145ea:	4543      	cmp	r3, r8
 80145ec:	f040 8469 	bne.w	8014ec2 <__ieee754_pow+0x9b2>
 80145f0:	f001 0101 	and.w	r1, r1, #1
 80145f4:	f1c1 0b02 	rsb	fp, r1, #2
 80145f8:	4b4b      	ldr	r3, [pc, #300]	; (8014728 <__ieee754_pow+0x218>)
 80145fa:	4598      	cmp	r8, r3
 80145fc:	d118      	bne.n	8014630 <__ieee754_pow+0x120>
 80145fe:	f1b9 0f00 	cmp.w	r9, #0
 8014602:	f280 845a 	bge.w	8014eba <__ieee754_pow+0x9aa>
 8014606:	4948      	ldr	r1, [pc, #288]	; (8014728 <__ieee754_pow+0x218>)
 8014608:	4632      	mov	r2, r6
 801460a:	463b      	mov	r3, r7
 801460c:	2000      	movs	r0, #0
 801460e:	f7ec f945 	bl	800089c <__aeabi_ddiv>
 8014612:	e7dd      	b.n	80145d0 <__ieee754_pow+0xc0>
 8014614:	f04f 0b02 	mov.w	fp, #2
 8014618:	e7c4      	b.n	80145a4 <__ieee754_pow+0x94>
 801461a:	f04f 0b00 	mov.w	fp, #0
 801461e:	e7c1      	b.n	80145a4 <__ieee754_pow+0x94>
 8014620:	f1b9 0f00 	cmp.w	r9, #0
 8014624:	dad2      	bge.n	80145cc <__ieee754_pow+0xbc>
 8014626:	e9dd 0300 	ldrd	r0, r3, [sp]
 801462a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801462e:	e7cf      	b.n	80145d0 <__ieee754_pow+0xc0>
 8014630:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8014634:	d106      	bne.n	8014644 <__ieee754_pow+0x134>
 8014636:	4632      	mov	r2, r6
 8014638:	463b      	mov	r3, r7
 801463a:	4610      	mov	r0, r2
 801463c:	4619      	mov	r1, r3
 801463e:	f7ec f803 	bl	8000648 <__aeabi_dmul>
 8014642:	e7c5      	b.n	80145d0 <__ieee754_pow+0xc0>
 8014644:	4b39      	ldr	r3, [pc, #228]	; (801472c <__ieee754_pow+0x21c>)
 8014646:	4599      	cmp	r9, r3
 8014648:	d10a      	bne.n	8014660 <__ieee754_pow+0x150>
 801464a:	2d00      	cmp	r5, #0
 801464c:	db08      	blt.n	8014660 <__ieee754_pow+0x150>
 801464e:	ec47 6b10 	vmov	d0, r6, r7
 8014652:	b011      	add	sp, #68	; 0x44
 8014654:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014658:	f000 bc68 	b.w	8014f2c <__ieee754_sqrt>
 801465c:	f04f 0b00 	mov.w	fp, #0
 8014660:	ec47 6b10 	vmov	d0, r6, r7
 8014664:	f000 fd12 	bl	801508c <fabs>
 8014668:	ec51 0b10 	vmov	r0, r1, d0
 801466c:	f1ba 0f00 	cmp.w	sl, #0
 8014670:	d127      	bne.n	80146c2 <__ieee754_pow+0x1b2>
 8014672:	b124      	cbz	r4, 801467e <__ieee754_pow+0x16e>
 8014674:	4b2c      	ldr	r3, [pc, #176]	; (8014728 <__ieee754_pow+0x218>)
 8014676:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801467a:	429a      	cmp	r2, r3
 801467c:	d121      	bne.n	80146c2 <__ieee754_pow+0x1b2>
 801467e:	f1b9 0f00 	cmp.w	r9, #0
 8014682:	da05      	bge.n	8014690 <__ieee754_pow+0x180>
 8014684:	4602      	mov	r2, r0
 8014686:	460b      	mov	r3, r1
 8014688:	2000      	movs	r0, #0
 801468a:	4927      	ldr	r1, [pc, #156]	; (8014728 <__ieee754_pow+0x218>)
 801468c:	f7ec f906 	bl	800089c <__aeabi_ddiv>
 8014690:	2d00      	cmp	r5, #0
 8014692:	da9d      	bge.n	80145d0 <__ieee754_pow+0xc0>
 8014694:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014698:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801469c:	ea54 030b 	orrs.w	r3, r4, fp
 80146a0:	d108      	bne.n	80146b4 <__ieee754_pow+0x1a4>
 80146a2:	4602      	mov	r2, r0
 80146a4:	460b      	mov	r3, r1
 80146a6:	4610      	mov	r0, r2
 80146a8:	4619      	mov	r1, r3
 80146aa:	f7eb fe15 	bl	80002d8 <__aeabi_dsub>
 80146ae:	4602      	mov	r2, r0
 80146b0:	460b      	mov	r3, r1
 80146b2:	e7ac      	b.n	801460e <__ieee754_pow+0xfe>
 80146b4:	f1bb 0f01 	cmp.w	fp, #1
 80146b8:	d18a      	bne.n	80145d0 <__ieee754_pow+0xc0>
 80146ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80146be:	4619      	mov	r1, r3
 80146c0:	e786      	b.n	80145d0 <__ieee754_pow+0xc0>
 80146c2:	0fed      	lsrs	r5, r5, #31
 80146c4:	1e6b      	subs	r3, r5, #1
 80146c6:	930d      	str	r3, [sp, #52]	; 0x34
 80146c8:	ea5b 0303 	orrs.w	r3, fp, r3
 80146cc:	d102      	bne.n	80146d4 <__ieee754_pow+0x1c4>
 80146ce:	4632      	mov	r2, r6
 80146d0:	463b      	mov	r3, r7
 80146d2:	e7e8      	b.n	80146a6 <__ieee754_pow+0x196>
 80146d4:	4b16      	ldr	r3, [pc, #88]	; (8014730 <__ieee754_pow+0x220>)
 80146d6:	4598      	cmp	r8, r3
 80146d8:	f340 80fe 	ble.w	80148d8 <__ieee754_pow+0x3c8>
 80146dc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80146e0:	4598      	cmp	r8, r3
 80146e2:	dd0a      	ble.n	80146fa <__ieee754_pow+0x1ea>
 80146e4:	4b0f      	ldr	r3, [pc, #60]	; (8014724 <__ieee754_pow+0x214>)
 80146e6:	429c      	cmp	r4, r3
 80146e8:	dc0d      	bgt.n	8014706 <__ieee754_pow+0x1f6>
 80146ea:	f1b9 0f00 	cmp.w	r9, #0
 80146ee:	f6bf af6d 	bge.w	80145cc <__ieee754_pow+0xbc>
 80146f2:	a307      	add	r3, pc, #28	; (adr r3, 8014710 <__ieee754_pow+0x200>)
 80146f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146f8:	e79f      	b.n	801463a <__ieee754_pow+0x12a>
 80146fa:	4b0e      	ldr	r3, [pc, #56]	; (8014734 <__ieee754_pow+0x224>)
 80146fc:	429c      	cmp	r4, r3
 80146fe:	ddf4      	ble.n	80146ea <__ieee754_pow+0x1da>
 8014700:	4b09      	ldr	r3, [pc, #36]	; (8014728 <__ieee754_pow+0x218>)
 8014702:	429c      	cmp	r4, r3
 8014704:	dd18      	ble.n	8014738 <__ieee754_pow+0x228>
 8014706:	f1b9 0f00 	cmp.w	r9, #0
 801470a:	dcf2      	bgt.n	80146f2 <__ieee754_pow+0x1e2>
 801470c:	e75e      	b.n	80145cc <__ieee754_pow+0xbc>
 801470e:	bf00      	nop
 8014710:	8800759c 	.word	0x8800759c
 8014714:	7e37e43c 	.word	0x7e37e43c
 8014718:	7ff00000 	.word	0x7ff00000
 801471c:	08016901 	.word	0x08016901
 8014720:	433fffff 	.word	0x433fffff
 8014724:	3fefffff 	.word	0x3fefffff
 8014728:	3ff00000 	.word	0x3ff00000
 801472c:	3fe00000 	.word	0x3fe00000
 8014730:	41e00000 	.word	0x41e00000
 8014734:	3feffffe 	.word	0x3feffffe
 8014738:	2200      	movs	r2, #0
 801473a:	4b63      	ldr	r3, [pc, #396]	; (80148c8 <__ieee754_pow+0x3b8>)
 801473c:	f7eb fdcc 	bl	80002d8 <__aeabi_dsub>
 8014740:	a355      	add	r3, pc, #340	; (adr r3, 8014898 <__ieee754_pow+0x388>)
 8014742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014746:	4604      	mov	r4, r0
 8014748:	460d      	mov	r5, r1
 801474a:	f7eb ff7d 	bl	8000648 <__aeabi_dmul>
 801474e:	a354      	add	r3, pc, #336	; (adr r3, 80148a0 <__ieee754_pow+0x390>)
 8014750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014754:	4606      	mov	r6, r0
 8014756:	460f      	mov	r7, r1
 8014758:	4620      	mov	r0, r4
 801475a:	4629      	mov	r1, r5
 801475c:	f7eb ff74 	bl	8000648 <__aeabi_dmul>
 8014760:	2200      	movs	r2, #0
 8014762:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014766:	4b59      	ldr	r3, [pc, #356]	; (80148cc <__ieee754_pow+0x3bc>)
 8014768:	4620      	mov	r0, r4
 801476a:	4629      	mov	r1, r5
 801476c:	f7eb ff6c 	bl	8000648 <__aeabi_dmul>
 8014770:	4602      	mov	r2, r0
 8014772:	460b      	mov	r3, r1
 8014774:	a14c      	add	r1, pc, #304	; (adr r1, 80148a8 <__ieee754_pow+0x398>)
 8014776:	e9d1 0100 	ldrd	r0, r1, [r1]
 801477a:	f7eb fdad 	bl	80002d8 <__aeabi_dsub>
 801477e:	4622      	mov	r2, r4
 8014780:	462b      	mov	r3, r5
 8014782:	f7eb ff61 	bl	8000648 <__aeabi_dmul>
 8014786:	4602      	mov	r2, r0
 8014788:	460b      	mov	r3, r1
 801478a:	2000      	movs	r0, #0
 801478c:	4950      	ldr	r1, [pc, #320]	; (80148d0 <__ieee754_pow+0x3c0>)
 801478e:	f7eb fda3 	bl	80002d8 <__aeabi_dsub>
 8014792:	4622      	mov	r2, r4
 8014794:	462b      	mov	r3, r5
 8014796:	4680      	mov	r8, r0
 8014798:	4689      	mov	r9, r1
 801479a:	4620      	mov	r0, r4
 801479c:	4629      	mov	r1, r5
 801479e:	f7eb ff53 	bl	8000648 <__aeabi_dmul>
 80147a2:	4602      	mov	r2, r0
 80147a4:	460b      	mov	r3, r1
 80147a6:	4640      	mov	r0, r8
 80147a8:	4649      	mov	r1, r9
 80147aa:	f7eb ff4d 	bl	8000648 <__aeabi_dmul>
 80147ae:	a340      	add	r3, pc, #256	; (adr r3, 80148b0 <__ieee754_pow+0x3a0>)
 80147b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147b4:	f7eb ff48 	bl	8000648 <__aeabi_dmul>
 80147b8:	4602      	mov	r2, r0
 80147ba:	460b      	mov	r3, r1
 80147bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80147c0:	f7eb fd8a 	bl	80002d8 <__aeabi_dsub>
 80147c4:	4602      	mov	r2, r0
 80147c6:	460b      	mov	r3, r1
 80147c8:	4604      	mov	r4, r0
 80147ca:	460d      	mov	r5, r1
 80147cc:	4630      	mov	r0, r6
 80147ce:	4639      	mov	r1, r7
 80147d0:	f7eb fd84 	bl	80002dc <__adddf3>
 80147d4:	2000      	movs	r0, #0
 80147d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80147da:	4632      	mov	r2, r6
 80147dc:	463b      	mov	r3, r7
 80147de:	f7eb fd7b 	bl	80002d8 <__aeabi_dsub>
 80147e2:	4602      	mov	r2, r0
 80147e4:	460b      	mov	r3, r1
 80147e6:	4620      	mov	r0, r4
 80147e8:	4629      	mov	r1, r5
 80147ea:	f7eb fd75 	bl	80002d8 <__aeabi_dsub>
 80147ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80147f0:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80147f4:	4313      	orrs	r3, r2
 80147f6:	4606      	mov	r6, r0
 80147f8:	460f      	mov	r7, r1
 80147fa:	f040 81eb 	bne.w	8014bd4 <__ieee754_pow+0x6c4>
 80147fe:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80148b8 <__ieee754_pow+0x3a8>
 8014802:	e9dd 4500 	ldrd	r4, r5, [sp]
 8014806:	2400      	movs	r4, #0
 8014808:	4622      	mov	r2, r4
 801480a:	462b      	mov	r3, r5
 801480c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014810:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014814:	f7eb fd60 	bl	80002d8 <__aeabi_dsub>
 8014818:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801481c:	f7eb ff14 	bl	8000648 <__aeabi_dmul>
 8014820:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014824:	4680      	mov	r8, r0
 8014826:	4689      	mov	r9, r1
 8014828:	4630      	mov	r0, r6
 801482a:	4639      	mov	r1, r7
 801482c:	f7eb ff0c 	bl	8000648 <__aeabi_dmul>
 8014830:	4602      	mov	r2, r0
 8014832:	460b      	mov	r3, r1
 8014834:	4640      	mov	r0, r8
 8014836:	4649      	mov	r1, r9
 8014838:	f7eb fd50 	bl	80002dc <__adddf3>
 801483c:	4622      	mov	r2, r4
 801483e:	462b      	mov	r3, r5
 8014840:	4680      	mov	r8, r0
 8014842:	4689      	mov	r9, r1
 8014844:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014848:	f7eb fefe 	bl	8000648 <__aeabi_dmul>
 801484c:	460b      	mov	r3, r1
 801484e:	4604      	mov	r4, r0
 8014850:	460d      	mov	r5, r1
 8014852:	4602      	mov	r2, r0
 8014854:	4649      	mov	r1, r9
 8014856:	4640      	mov	r0, r8
 8014858:	e9cd 4500 	strd	r4, r5, [sp]
 801485c:	f7eb fd3e 	bl	80002dc <__adddf3>
 8014860:	4b1c      	ldr	r3, [pc, #112]	; (80148d4 <__ieee754_pow+0x3c4>)
 8014862:	4299      	cmp	r1, r3
 8014864:	4606      	mov	r6, r0
 8014866:	460f      	mov	r7, r1
 8014868:	468b      	mov	fp, r1
 801486a:	f340 82f7 	ble.w	8014e5c <__ieee754_pow+0x94c>
 801486e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8014872:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8014876:	4303      	orrs	r3, r0
 8014878:	f000 81ea 	beq.w	8014c50 <__ieee754_pow+0x740>
 801487c:	a310      	add	r3, pc, #64	; (adr r3, 80148c0 <__ieee754_pow+0x3b0>)
 801487e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014882:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014886:	f7eb fedf 	bl	8000648 <__aeabi_dmul>
 801488a:	a30d      	add	r3, pc, #52	; (adr r3, 80148c0 <__ieee754_pow+0x3b0>)
 801488c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014890:	e6d5      	b.n	801463e <__ieee754_pow+0x12e>
 8014892:	bf00      	nop
 8014894:	f3af 8000 	nop.w
 8014898:	60000000 	.word	0x60000000
 801489c:	3ff71547 	.word	0x3ff71547
 80148a0:	f85ddf44 	.word	0xf85ddf44
 80148a4:	3e54ae0b 	.word	0x3e54ae0b
 80148a8:	55555555 	.word	0x55555555
 80148ac:	3fd55555 	.word	0x3fd55555
 80148b0:	652b82fe 	.word	0x652b82fe
 80148b4:	3ff71547 	.word	0x3ff71547
 80148b8:	00000000 	.word	0x00000000
 80148bc:	bff00000 	.word	0xbff00000
 80148c0:	8800759c 	.word	0x8800759c
 80148c4:	7e37e43c 	.word	0x7e37e43c
 80148c8:	3ff00000 	.word	0x3ff00000
 80148cc:	3fd00000 	.word	0x3fd00000
 80148d0:	3fe00000 	.word	0x3fe00000
 80148d4:	408fffff 	.word	0x408fffff
 80148d8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80148dc:	f04f 0200 	mov.w	r2, #0
 80148e0:	da05      	bge.n	80148ee <__ieee754_pow+0x3de>
 80148e2:	4bd3      	ldr	r3, [pc, #844]	; (8014c30 <__ieee754_pow+0x720>)
 80148e4:	f7eb feb0 	bl	8000648 <__aeabi_dmul>
 80148e8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80148ec:	460c      	mov	r4, r1
 80148ee:	1523      	asrs	r3, r4, #20
 80148f0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80148f4:	4413      	add	r3, r2
 80148f6:	9309      	str	r3, [sp, #36]	; 0x24
 80148f8:	4bce      	ldr	r3, [pc, #824]	; (8014c34 <__ieee754_pow+0x724>)
 80148fa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80148fe:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8014902:	429c      	cmp	r4, r3
 8014904:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014908:	dd08      	ble.n	801491c <__ieee754_pow+0x40c>
 801490a:	4bcb      	ldr	r3, [pc, #812]	; (8014c38 <__ieee754_pow+0x728>)
 801490c:	429c      	cmp	r4, r3
 801490e:	f340 815e 	ble.w	8014bce <__ieee754_pow+0x6be>
 8014912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014914:	3301      	adds	r3, #1
 8014916:	9309      	str	r3, [sp, #36]	; 0x24
 8014918:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801491c:	f04f 0a00 	mov.w	sl, #0
 8014920:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8014924:	930c      	str	r3, [sp, #48]	; 0x30
 8014926:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014928:	4bc4      	ldr	r3, [pc, #784]	; (8014c3c <__ieee754_pow+0x72c>)
 801492a:	4413      	add	r3, r2
 801492c:	ed93 7b00 	vldr	d7, [r3]
 8014930:	4629      	mov	r1, r5
 8014932:	ec53 2b17 	vmov	r2, r3, d7
 8014936:	ed8d 7b06 	vstr	d7, [sp, #24]
 801493a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801493e:	f7eb fccb 	bl	80002d8 <__aeabi_dsub>
 8014942:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014946:	4606      	mov	r6, r0
 8014948:	460f      	mov	r7, r1
 801494a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801494e:	f7eb fcc5 	bl	80002dc <__adddf3>
 8014952:	4602      	mov	r2, r0
 8014954:	460b      	mov	r3, r1
 8014956:	2000      	movs	r0, #0
 8014958:	49b9      	ldr	r1, [pc, #740]	; (8014c40 <__ieee754_pow+0x730>)
 801495a:	f7eb ff9f 	bl	800089c <__aeabi_ddiv>
 801495e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8014962:	4602      	mov	r2, r0
 8014964:	460b      	mov	r3, r1
 8014966:	4630      	mov	r0, r6
 8014968:	4639      	mov	r1, r7
 801496a:	f7eb fe6d 	bl	8000648 <__aeabi_dmul>
 801496e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014972:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8014976:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801497a:	2300      	movs	r3, #0
 801497c:	9302      	str	r3, [sp, #8]
 801497e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8014982:	106d      	asrs	r5, r5, #1
 8014984:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014988:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801498c:	2200      	movs	r2, #0
 801498e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8014992:	4640      	mov	r0, r8
 8014994:	4649      	mov	r1, r9
 8014996:	4614      	mov	r4, r2
 8014998:	461d      	mov	r5, r3
 801499a:	f7eb fe55 	bl	8000648 <__aeabi_dmul>
 801499e:	4602      	mov	r2, r0
 80149a0:	460b      	mov	r3, r1
 80149a2:	4630      	mov	r0, r6
 80149a4:	4639      	mov	r1, r7
 80149a6:	f7eb fc97 	bl	80002d8 <__aeabi_dsub>
 80149aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80149ae:	4606      	mov	r6, r0
 80149b0:	460f      	mov	r7, r1
 80149b2:	4620      	mov	r0, r4
 80149b4:	4629      	mov	r1, r5
 80149b6:	f7eb fc8f 	bl	80002d8 <__aeabi_dsub>
 80149ba:	4602      	mov	r2, r0
 80149bc:	460b      	mov	r3, r1
 80149be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80149c2:	f7eb fc89 	bl	80002d8 <__aeabi_dsub>
 80149c6:	4642      	mov	r2, r8
 80149c8:	464b      	mov	r3, r9
 80149ca:	f7eb fe3d 	bl	8000648 <__aeabi_dmul>
 80149ce:	4602      	mov	r2, r0
 80149d0:	460b      	mov	r3, r1
 80149d2:	4630      	mov	r0, r6
 80149d4:	4639      	mov	r1, r7
 80149d6:	f7eb fc7f 	bl	80002d8 <__aeabi_dsub>
 80149da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80149de:	f7eb fe33 	bl	8000648 <__aeabi_dmul>
 80149e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80149e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80149ea:	4610      	mov	r0, r2
 80149ec:	4619      	mov	r1, r3
 80149ee:	f7eb fe2b 	bl	8000648 <__aeabi_dmul>
 80149f2:	a37b      	add	r3, pc, #492	; (adr r3, 8014be0 <__ieee754_pow+0x6d0>)
 80149f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149f8:	4604      	mov	r4, r0
 80149fa:	460d      	mov	r5, r1
 80149fc:	f7eb fe24 	bl	8000648 <__aeabi_dmul>
 8014a00:	a379      	add	r3, pc, #484	; (adr r3, 8014be8 <__ieee754_pow+0x6d8>)
 8014a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a06:	f7eb fc69 	bl	80002dc <__adddf3>
 8014a0a:	4622      	mov	r2, r4
 8014a0c:	462b      	mov	r3, r5
 8014a0e:	f7eb fe1b 	bl	8000648 <__aeabi_dmul>
 8014a12:	a377      	add	r3, pc, #476	; (adr r3, 8014bf0 <__ieee754_pow+0x6e0>)
 8014a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a18:	f7eb fc60 	bl	80002dc <__adddf3>
 8014a1c:	4622      	mov	r2, r4
 8014a1e:	462b      	mov	r3, r5
 8014a20:	f7eb fe12 	bl	8000648 <__aeabi_dmul>
 8014a24:	a374      	add	r3, pc, #464	; (adr r3, 8014bf8 <__ieee754_pow+0x6e8>)
 8014a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a2a:	f7eb fc57 	bl	80002dc <__adddf3>
 8014a2e:	4622      	mov	r2, r4
 8014a30:	462b      	mov	r3, r5
 8014a32:	f7eb fe09 	bl	8000648 <__aeabi_dmul>
 8014a36:	a372      	add	r3, pc, #456	; (adr r3, 8014c00 <__ieee754_pow+0x6f0>)
 8014a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a3c:	f7eb fc4e 	bl	80002dc <__adddf3>
 8014a40:	4622      	mov	r2, r4
 8014a42:	462b      	mov	r3, r5
 8014a44:	f7eb fe00 	bl	8000648 <__aeabi_dmul>
 8014a48:	a36f      	add	r3, pc, #444	; (adr r3, 8014c08 <__ieee754_pow+0x6f8>)
 8014a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a4e:	f7eb fc45 	bl	80002dc <__adddf3>
 8014a52:	4622      	mov	r2, r4
 8014a54:	4606      	mov	r6, r0
 8014a56:	460f      	mov	r7, r1
 8014a58:	462b      	mov	r3, r5
 8014a5a:	4620      	mov	r0, r4
 8014a5c:	4629      	mov	r1, r5
 8014a5e:	f7eb fdf3 	bl	8000648 <__aeabi_dmul>
 8014a62:	4602      	mov	r2, r0
 8014a64:	460b      	mov	r3, r1
 8014a66:	4630      	mov	r0, r6
 8014a68:	4639      	mov	r1, r7
 8014a6a:	f7eb fded 	bl	8000648 <__aeabi_dmul>
 8014a6e:	4642      	mov	r2, r8
 8014a70:	4604      	mov	r4, r0
 8014a72:	460d      	mov	r5, r1
 8014a74:	464b      	mov	r3, r9
 8014a76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014a7a:	f7eb fc2f 	bl	80002dc <__adddf3>
 8014a7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014a82:	f7eb fde1 	bl	8000648 <__aeabi_dmul>
 8014a86:	4622      	mov	r2, r4
 8014a88:	462b      	mov	r3, r5
 8014a8a:	f7eb fc27 	bl	80002dc <__adddf3>
 8014a8e:	4642      	mov	r2, r8
 8014a90:	4606      	mov	r6, r0
 8014a92:	460f      	mov	r7, r1
 8014a94:	464b      	mov	r3, r9
 8014a96:	4640      	mov	r0, r8
 8014a98:	4649      	mov	r1, r9
 8014a9a:	f7eb fdd5 	bl	8000648 <__aeabi_dmul>
 8014a9e:	2200      	movs	r2, #0
 8014aa0:	4b68      	ldr	r3, [pc, #416]	; (8014c44 <__ieee754_pow+0x734>)
 8014aa2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014aa6:	f7eb fc19 	bl	80002dc <__adddf3>
 8014aaa:	4632      	mov	r2, r6
 8014aac:	463b      	mov	r3, r7
 8014aae:	f7eb fc15 	bl	80002dc <__adddf3>
 8014ab2:	9802      	ldr	r0, [sp, #8]
 8014ab4:	460d      	mov	r5, r1
 8014ab6:	4604      	mov	r4, r0
 8014ab8:	4602      	mov	r2, r0
 8014aba:	460b      	mov	r3, r1
 8014abc:	4640      	mov	r0, r8
 8014abe:	4649      	mov	r1, r9
 8014ac0:	f7eb fdc2 	bl	8000648 <__aeabi_dmul>
 8014ac4:	2200      	movs	r2, #0
 8014ac6:	4680      	mov	r8, r0
 8014ac8:	4689      	mov	r9, r1
 8014aca:	4b5e      	ldr	r3, [pc, #376]	; (8014c44 <__ieee754_pow+0x734>)
 8014acc:	4620      	mov	r0, r4
 8014ace:	4629      	mov	r1, r5
 8014ad0:	f7eb fc02 	bl	80002d8 <__aeabi_dsub>
 8014ad4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014ad8:	f7eb fbfe 	bl	80002d8 <__aeabi_dsub>
 8014adc:	4602      	mov	r2, r0
 8014ade:	460b      	mov	r3, r1
 8014ae0:	4630      	mov	r0, r6
 8014ae2:	4639      	mov	r1, r7
 8014ae4:	f7eb fbf8 	bl	80002d8 <__aeabi_dsub>
 8014ae8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014aec:	f7eb fdac 	bl	8000648 <__aeabi_dmul>
 8014af0:	4622      	mov	r2, r4
 8014af2:	4606      	mov	r6, r0
 8014af4:	460f      	mov	r7, r1
 8014af6:	462b      	mov	r3, r5
 8014af8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014afc:	f7eb fda4 	bl	8000648 <__aeabi_dmul>
 8014b00:	4602      	mov	r2, r0
 8014b02:	460b      	mov	r3, r1
 8014b04:	4630      	mov	r0, r6
 8014b06:	4639      	mov	r1, r7
 8014b08:	f7eb fbe8 	bl	80002dc <__adddf3>
 8014b0c:	4606      	mov	r6, r0
 8014b0e:	460f      	mov	r7, r1
 8014b10:	4602      	mov	r2, r0
 8014b12:	460b      	mov	r3, r1
 8014b14:	4640      	mov	r0, r8
 8014b16:	4649      	mov	r1, r9
 8014b18:	f7eb fbe0 	bl	80002dc <__adddf3>
 8014b1c:	9802      	ldr	r0, [sp, #8]
 8014b1e:	a33c      	add	r3, pc, #240	; (adr r3, 8014c10 <__ieee754_pow+0x700>)
 8014b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b24:	4604      	mov	r4, r0
 8014b26:	460d      	mov	r5, r1
 8014b28:	f7eb fd8e 	bl	8000648 <__aeabi_dmul>
 8014b2c:	4642      	mov	r2, r8
 8014b2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014b32:	464b      	mov	r3, r9
 8014b34:	4620      	mov	r0, r4
 8014b36:	4629      	mov	r1, r5
 8014b38:	f7eb fbce 	bl	80002d8 <__aeabi_dsub>
 8014b3c:	4602      	mov	r2, r0
 8014b3e:	460b      	mov	r3, r1
 8014b40:	4630      	mov	r0, r6
 8014b42:	4639      	mov	r1, r7
 8014b44:	f7eb fbc8 	bl	80002d8 <__aeabi_dsub>
 8014b48:	a333      	add	r3, pc, #204	; (adr r3, 8014c18 <__ieee754_pow+0x708>)
 8014b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b4e:	f7eb fd7b 	bl	8000648 <__aeabi_dmul>
 8014b52:	a333      	add	r3, pc, #204	; (adr r3, 8014c20 <__ieee754_pow+0x710>)
 8014b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b58:	4606      	mov	r6, r0
 8014b5a:	460f      	mov	r7, r1
 8014b5c:	4620      	mov	r0, r4
 8014b5e:	4629      	mov	r1, r5
 8014b60:	f7eb fd72 	bl	8000648 <__aeabi_dmul>
 8014b64:	4602      	mov	r2, r0
 8014b66:	460b      	mov	r3, r1
 8014b68:	4630      	mov	r0, r6
 8014b6a:	4639      	mov	r1, r7
 8014b6c:	f7eb fbb6 	bl	80002dc <__adddf3>
 8014b70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014b72:	4b35      	ldr	r3, [pc, #212]	; (8014c48 <__ieee754_pow+0x738>)
 8014b74:	4413      	add	r3, r2
 8014b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b7a:	f7eb fbaf 	bl	80002dc <__adddf3>
 8014b7e:	4604      	mov	r4, r0
 8014b80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014b82:	460d      	mov	r5, r1
 8014b84:	f7eb fcf6 	bl	8000574 <__aeabi_i2d>
 8014b88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014b8a:	4b30      	ldr	r3, [pc, #192]	; (8014c4c <__ieee754_pow+0x73c>)
 8014b8c:	4413      	add	r3, r2
 8014b8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014b92:	4606      	mov	r6, r0
 8014b94:	460f      	mov	r7, r1
 8014b96:	4622      	mov	r2, r4
 8014b98:	462b      	mov	r3, r5
 8014b9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014b9e:	f7eb fb9d 	bl	80002dc <__adddf3>
 8014ba2:	4642      	mov	r2, r8
 8014ba4:	464b      	mov	r3, r9
 8014ba6:	f7eb fb99 	bl	80002dc <__adddf3>
 8014baa:	4632      	mov	r2, r6
 8014bac:	463b      	mov	r3, r7
 8014bae:	f7eb fb95 	bl	80002dc <__adddf3>
 8014bb2:	9802      	ldr	r0, [sp, #8]
 8014bb4:	4632      	mov	r2, r6
 8014bb6:	463b      	mov	r3, r7
 8014bb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014bbc:	f7eb fb8c 	bl	80002d8 <__aeabi_dsub>
 8014bc0:	4642      	mov	r2, r8
 8014bc2:	464b      	mov	r3, r9
 8014bc4:	f7eb fb88 	bl	80002d8 <__aeabi_dsub>
 8014bc8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014bcc:	e607      	b.n	80147de <__ieee754_pow+0x2ce>
 8014bce:	f04f 0a01 	mov.w	sl, #1
 8014bd2:	e6a5      	b.n	8014920 <__ieee754_pow+0x410>
 8014bd4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8014c28 <__ieee754_pow+0x718>
 8014bd8:	e613      	b.n	8014802 <__ieee754_pow+0x2f2>
 8014bda:	bf00      	nop
 8014bdc:	f3af 8000 	nop.w
 8014be0:	4a454eef 	.word	0x4a454eef
 8014be4:	3fca7e28 	.word	0x3fca7e28
 8014be8:	93c9db65 	.word	0x93c9db65
 8014bec:	3fcd864a 	.word	0x3fcd864a
 8014bf0:	a91d4101 	.word	0xa91d4101
 8014bf4:	3fd17460 	.word	0x3fd17460
 8014bf8:	518f264d 	.word	0x518f264d
 8014bfc:	3fd55555 	.word	0x3fd55555
 8014c00:	db6fabff 	.word	0xdb6fabff
 8014c04:	3fdb6db6 	.word	0x3fdb6db6
 8014c08:	33333303 	.word	0x33333303
 8014c0c:	3fe33333 	.word	0x3fe33333
 8014c10:	e0000000 	.word	0xe0000000
 8014c14:	3feec709 	.word	0x3feec709
 8014c18:	dc3a03fd 	.word	0xdc3a03fd
 8014c1c:	3feec709 	.word	0x3feec709
 8014c20:	145b01f5 	.word	0x145b01f5
 8014c24:	be3e2fe0 	.word	0xbe3e2fe0
 8014c28:	00000000 	.word	0x00000000
 8014c2c:	3ff00000 	.word	0x3ff00000
 8014c30:	43400000 	.word	0x43400000
 8014c34:	0003988e 	.word	0x0003988e
 8014c38:	000bb679 	.word	0x000bb679
 8014c3c:	08016a28 	.word	0x08016a28
 8014c40:	3ff00000 	.word	0x3ff00000
 8014c44:	40080000 	.word	0x40080000
 8014c48:	08016a48 	.word	0x08016a48
 8014c4c:	08016a38 	.word	0x08016a38
 8014c50:	a3b4      	add	r3, pc, #720	; (adr r3, 8014f24 <__ieee754_pow+0xa14>)
 8014c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c56:	4640      	mov	r0, r8
 8014c58:	4649      	mov	r1, r9
 8014c5a:	f7eb fb3f 	bl	80002dc <__adddf3>
 8014c5e:	4622      	mov	r2, r4
 8014c60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014c64:	462b      	mov	r3, r5
 8014c66:	4630      	mov	r0, r6
 8014c68:	4639      	mov	r1, r7
 8014c6a:	f7eb fb35 	bl	80002d8 <__aeabi_dsub>
 8014c6e:	4602      	mov	r2, r0
 8014c70:	460b      	mov	r3, r1
 8014c72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014c76:	f7eb ff77 	bl	8000b68 <__aeabi_dcmpgt>
 8014c7a:	2800      	cmp	r0, #0
 8014c7c:	f47f adfe 	bne.w	801487c <__ieee754_pow+0x36c>
 8014c80:	4aa3      	ldr	r2, [pc, #652]	; (8014f10 <__ieee754_pow+0xa00>)
 8014c82:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014c86:	4293      	cmp	r3, r2
 8014c88:	f340 810a 	ble.w	8014ea0 <__ieee754_pow+0x990>
 8014c8c:	151b      	asrs	r3, r3, #20
 8014c8e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8014c92:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8014c96:	fa4a f303 	asr.w	r3, sl, r3
 8014c9a:	445b      	add	r3, fp
 8014c9c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8014ca0:	4e9c      	ldr	r6, [pc, #624]	; (8014f14 <__ieee754_pow+0xa04>)
 8014ca2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8014ca6:	4116      	asrs	r6, r2
 8014ca8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8014cac:	2000      	movs	r0, #0
 8014cae:	ea23 0106 	bic.w	r1, r3, r6
 8014cb2:	f1c2 0214 	rsb	r2, r2, #20
 8014cb6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8014cba:	fa4a fa02 	asr.w	sl, sl, r2
 8014cbe:	f1bb 0f00 	cmp.w	fp, #0
 8014cc2:	4602      	mov	r2, r0
 8014cc4:	460b      	mov	r3, r1
 8014cc6:	4620      	mov	r0, r4
 8014cc8:	4629      	mov	r1, r5
 8014cca:	bfb8      	it	lt
 8014ccc:	f1ca 0a00 	rsblt	sl, sl, #0
 8014cd0:	f7eb fb02 	bl	80002d8 <__aeabi_dsub>
 8014cd4:	e9cd 0100 	strd	r0, r1, [sp]
 8014cd8:	4642      	mov	r2, r8
 8014cda:	464b      	mov	r3, r9
 8014cdc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ce0:	f7eb fafc 	bl	80002dc <__adddf3>
 8014ce4:	2000      	movs	r0, #0
 8014ce6:	a378      	add	r3, pc, #480	; (adr r3, 8014ec8 <__ieee754_pow+0x9b8>)
 8014ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cec:	4604      	mov	r4, r0
 8014cee:	460d      	mov	r5, r1
 8014cf0:	f7eb fcaa 	bl	8000648 <__aeabi_dmul>
 8014cf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014cf8:	4606      	mov	r6, r0
 8014cfa:	460f      	mov	r7, r1
 8014cfc:	4620      	mov	r0, r4
 8014cfe:	4629      	mov	r1, r5
 8014d00:	f7eb faea 	bl	80002d8 <__aeabi_dsub>
 8014d04:	4602      	mov	r2, r0
 8014d06:	460b      	mov	r3, r1
 8014d08:	4640      	mov	r0, r8
 8014d0a:	4649      	mov	r1, r9
 8014d0c:	f7eb fae4 	bl	80002d8 <__aeabi_dsub>
 8014d10:	a36f      	add	r3, pc, #444	; (adr r3, 8014ed0 <__ieee754_pow+0x9c0>)
 8014d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d16:	f7eb fc97 	bl	8000648 <__aeabi_dmul>
 8014d1a:	a36f      	add	r3, pc, #444	; (adr r3, 8014ed8 <__ieee754_pow+0x9c8>)
 8014d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d20:	4680      	mov	r8, r0
 8014d22:	4689      	mov	r9, r1
 8014d24:	4620      	mov	r0, r4
 8014d26:	4629      	mov	r1, r5
 8014d28:	f7eb fc8e 	bl	8000648 <__aeabi_dmul>
 8014d2c:	4602      	mov	r2, r0
 8014d2e:	460b      	mov	r3, r1
 8014d30:	4640      	mov	r0, r8
 8014d32:	4649      	mov	r1, r9
 8014d34:	f7eb fad2 	bl	80002dc <__adddf3>
 8014d38:	4604      	mov	r4, r0
 8014d3a:	460d      	mov	r5, r1
 8014d3c:	4602      	mov	r2, r0
 8014d3e:	460b      	mov	r3, r1
 8014d40:	4630      	mov	r0, r6
 8014d42:	4639      	mov	r1, r7
 8014d44:	f7eb faca 	bl	80002dc <__adddf3>
 8014d48:	4632      	mov	r2, r6
 8014d4a:	463b      	mov	r3, r7
 8014d4c:	4680      	mov	r8, r0
 8014d4e:	4689      	mov	r9, r1
 8014d50:	f7eb fac2 	bl	80002d8 <__aeabi_dsub>
 8014d54:	4602      	mov	r2, r0
 8014d56:	460b      	mov	r3, r1
 8014d58:	4620      	mov	r0, r4
 8014d5a:	4629      	mov	r1, r5
 8014d5c:	f7eb fabc 	bl	80002d8 <__aeabi_dsub>
 8014d60:	4642      	mov	r2, r8
 8014d62:	4606      	mov	r6, r0
 8014d64:	460f      	mov	r7, r1
 8014d66:	464b      	mov	r3, r9
 8014d68:	4640      	mov	r0, r8
 8014d6a:	4649      	mov	r1, r9
 8014d6c:	f7eb fc6c 	bl	8000648 <__aeabi_dmul>
 8014d70:	a35b      	add	r3, pc, #364	; (adr r3, 8014ee0 <__ieee754_pow+0x9d0>)
 8014d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d76:	4604      	mov	r4, r0
 8014d78:	460d      	mov	r5, r1
 8014d7a:	f7eb fc65 	bl	8000648 <__aeabi_dmul>
 8014d7e:	a35a      	add	r3, pc, #360	; (adr r3, 8014ee8 <__ieee754_pow+0x9d8>)
 8014d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d84:	f7eb faa8 	bl	80002d8 <__aeabi_dsub>
 8014d88:	4622      	mov	r2, r4
 8014d8a:	462b      	mov	r3, r5
 8014d8c:	f7eb fc5c 	bl	8000648 <__aeabi_dmul>
 8014d90:	a357      	add	r3, pc, #348	; (adr r3, 8014ef0 <__ieee754_pow+0x9e0>)
 8014d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d96:	f7eb faa1 	bl	80002dc <__adddf3>
 8014d9a:	4622      	mov	r2, r4
 8014d9c:	462b      	mov	r3, r5
 8014d9e:	f7eb fc53 	bl	8000648 <__aeabi_dmul>
 8014da2:	a355      	add	r3, pc, #340	; (adr r3, 8014ef8 <__ieee754_pow+0x9e8>)
 8014da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014da8:	f7eb fa96 	bl	80002d8 <__aeabi_dsub>
 8014dac:	4622      	mov	r2, r4
 8014dae:	462b      	mov	r3, r5
 8014db0:	f7eb fc4a 	bl	8000648 <__aeabi_dmul>
 8014db4:	a352      	add	r3, pc, #328	; (adr r3, 8014f00 <__ieee754_pow+0x9f0>)
 8014db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dba:	f7eb fa8f 	bl	80002dc <__adddf3>
 8014dbe:	4622      	mov	r2, r4
 8014dc0:	462b      	mov	r3, r5
 8014dc2:	f7eb fc41 	bl	8000648 <__aeabi_dmul>
 8014dc6:	4602      	mov	r2, r0
 8014dc8:	460b      	mov	r3, r1
 8014dca:	4640      	mov	r0, r8
 8014dcc:	4649      	mov	r1, r9
 8014dce:	f7eb fa83 	bl	80002d8 <__aeabi_dsub>
 8014dd2:	4604      	mov	r4, r0
 8014dd4:	460d      	mov	r5, r1
 8014dd6:	4602      	mov	r2, r0
 8014dd8:	460b      	mov	r3, r1
 8014dda:	4640      	mov	r0, r8
 8014ddc:	4649      	mov	r1, r9
 8014dde:	f7eb fc33 	bl	8000648 <__aeabi_dmul>
 8014de2:	2200      	movs	r2, #0
 8014de4:	e9cd 0100 	strd	r0, r1, [sp]
 8014de8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014dec:	4620      	mov	r0, r4
 8014dee:	4629      	mov	r1, r5
 8014df0:	f7eb fa72 	bl	80002d8 <__aeabi_dsub>
 8014df4:	4602      	mov	r2, r0
 8014df6:	460b      	mov	r3, r1
 8014df8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014dfc:	f7eb fd4e 	bl	800089c <__aeabi_ddiv>
 8014e00:	4632      	mov	r2, r6
 8014e02:	4604      	mov	r4, r0
 8014e04:	460d      	mov	r5, r1
 8014e06:	463b      	mov	r3, r7
 8014e08:	4640      	mov	r0, r8
 8014e0a:	4649      	mov	r1, r9
 8014e0c:	f7eb fc1c 	bl	8000648 <__aeabi_dmul>
 8014e10:	4632      	mov	r2, r6
 8014e12:	463b      	mov	r3, r7
 8014e14:	f7eb fa62 	bl	80002dc <__adddf3>
 8014e18:	4602      	mov	r2, r0
 8014e1a:	460b      	mov	r3, r1
 8014e1c:	4620      	mov	r0, r4
 8014e1e:	4629      	mov	r1, r5
 8014e20:	f7eb fa5a 	bl	80002d8 <__aeabi_dsub>
 8014e24:	4642      	mov	r2, r8
 8014e26:	464b      	mov	r3, r9
 8014e28:	f7eb fa56 	bl	80002d8 <__aeabi_dsub>
 8014e2c:	4602      	mov	r2, r0
 8014e2e:	460b      	mov	r3, r1
 8014e30:	2000      	movs	r0, #0
 8014e32:	4939      	ldr	r1, [pc, #228]	; (8014f18 <__ieee754_pow+0xa08>)
 8014e34:	f7eb fa50 	bl	80002d8 <__aeabi_dsub>
 8014e38:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8014e3c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8014e40:	4602      	mov	r2, r0
 8014e42:	460b      	mov	r3, r1
 8014e44:	da2f      	bge.n	8014ea6 <__ieee754_pow+0x996>
 8014e46:	4650      	mov	r0, sl
 8014e48:	ec43 2b10 	vmov	d0, r2, r3
 8014e4c:	f000 f9c0 	bl	80151d0 <scalbn>
 8014e50:	ec51 0b10 	vmov	r0, r1, d0
 8014e54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014e58:	f7ff bbf1 	b.w	801463e <__ieee754_pow+0x12e>
 8014e5c:	4b2f      	ldr	r3, [pc, #188]	; (8014f1c <__ieee754_pow+0xa0c>)
 8014e5e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8014e62:	429e      	cmp	r6, r3
 8014e64:	f77f af0c 	ble.w	8014c80 <__ieee754_pow+0x770>
 8014e68:	4b2d      	ldr	r3, [pc, #180]	; (8014f20 <__ieee754_pow+0xa10>)
 8014e6a:	440b      	add	r3, r1
 8014e6c:	4303      	orrs	r3, r0
 8014e6e:	d00b      	beq.n	8014e88 <__ieee754_pow+0x978>
 8014e70:	a325      	add	r3, pc, #148	; (adr r3, 8014f08 <__ieee754_pow+0x9f8>)
 8014e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e7a:	f7eb fbe5 	bl	8000648 <__aeabi_dmul>
 8014e7e:	a322      	add	r3, pc, #136	; (adr r3, 8014f08 <__ieee754_pow+0x9f8>)
 8014e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e84:	f7ff bbdb 	b.w	801463e <__ieee754_pow+0x12e>
 8014e88:	4622      	mov	r2, r4
 8014e8a:	462b      	mov	r3, r5
 8014e8c:	f7eb fa24 	bl	80002d8 <__aeabi_dsub>
 8014e90:	4642      	mov	r2, r8
 8014e92:	464b      	mov	r3, r9
 8014e94:	f7eb fe5e 	bl	8000b54 <__aeabi_dcmpge>
 8014e98:	2800      	cmp	r0, #0
 8014e9a:	f43f aef1 	beq.w	8014c80 <__ieee754_pow+0x770>
 8014e9e:	e7e7      	b.n	8014e70 <__ieee754_pow+0x960>
 8014ea0:	f04f 0a00 	mov.w	sl, #0
 8014ea4:	e718      	b.n	8014cd8 <__ieee754_pow+0x7c8>
 8014ea6:	4621      	mov	r1, r4
 8014ea8:	e7d4      	b.n	8014e54 <__ieee754_pow+0x944>
 8014eaa:	2000      	movs	r0, #0
 8014eac:	491a      	ldr	r1, [pc, #104]	; (8014f18 <__ieee754_pow+0xa08>)
 8014eae:	f7ff bb8f 	b.w	80145d0 <__ieee754_pow+0xc0>
 8014eb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014eb6:	f7ff bb8b 	b.w	80145d0 <__ieee754_pow+0xc0>
 8014eba:	4630      	mov	r0, r6
 8014ebc:	4639      	mov	r1, r7
 8014ebe:	f7ff bb87 	b.w	80145d0 <__ieee754_pow+0xc0>
 8014ec2:	4693      	mov	fp, r2
 8014ec4:	f7ff bb98 	b.w	80145f8 <__ieee754_pow+0xe8>
 8014ec8:	00000000 	.word	0x00000000
 8014ecc:	3fe62e43 	.word	0x3fe62e43
 8014ed0:	fefa39ef 	.word	0xfefa39ef
 8014ed4:	3fe62e42 	.word	0x3fe62e42
 8014ed8:	0ca86c39 	.word	0x0ca86c39
 8014edc:	be205c61 	.word	0xbe205c61
 8014ee0:	72bea4d0 	.word	0x72bea4d0
 8014ee4:	3e663769 	.word	0x3e663769
 8014ee8:	c5d26bf1 	.word	0xc5d26bf1
 8014eec:	3ebbbd41 	.word	0x3ebbbd41
 8014ef0:	af25de2c 	.word	0xaf25de2c
 8014ef4:	3f11566a 	.word	0x3f11566a
 8014ef8:	16bebd93 	.word	0x16bebd93
 8014efc:	3f66c16c 	.word	0x3f66c16c
 8014f00:	5555553e 	.word	0x5555553e
 8014f04:	3fc55555 	.word	0x3fc55555
 8014f08:	c2f8f359 	.word	0xc2f8f359
 8014f0c:	01a56e1f 	.word	0x01a56e1f
 8014f10:	3fe00000 	.word	0x3fe00000
 8014f14:	000fffff 	.word	0x000fffff
 8014f18:	3ff00000 	.word	0x3ff00000
 8014f1c:	4090cbff 	.word	0x4090cbff
 8014f20:	3f6f3400 	.word	0x3f6f3400
 8014f24:	652b82fe 	.word	0x652b82fe
 8014f28:	3c971547 	.word	0x3c971547

08014f2c <__ieee754_sqrt>:
 8014f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f30:	4955      	ldr	r1, [pc, #340]	; (8015088 <__ieee754_sqrt+0x15c>)
 8014f32:	ec55 4b10 	vmov	r4, r5, d0
 8014f36:	43a9      	bics	r1, r5
 8014f38:	462b      	mov	r3, r5
 8014f3a:	462a      	mov	r2, r5
 8014f3c:	d112      	bne.n	8014f64 <__ieee754_sqrt+0x38>
 8014f3e:	ee10 2a10 	vmov	r2, s0
 8014f42:	ee10 0a10 	vmov	r0, s0
 8014f46:	4629      	mov	r1, r5
 8014f48:	f7eb fb7e 	bl	8000648 <__aeabi_dmul>
 8014f4c:	4602      	mov	r2, r0
 8014f4e:	460b      	mov	r3, r1
 8014f50:	4620      	mov	r0, r4
 8014f52:	4629      	mov	r1, r5
 8014f54:	f7eb f9c2 	bl	80002dc <__adddf3>
 8014f58:	4604      	mov	r4, r0
 8014f5a:	460d      	mov	r5, r1
 8014f5c:	ec45 4b10 	vmov	d0, r4, r5
 8014f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f64:	2d00      	cmp	r5, #0
 8014f66:	ee10 0a10 	vmov	r0, s0
 8014f6a:	4621      	mov	r1, r4
 8014f6c:	dc0f      	bgt.n	8014f8e <__ieee754_sqrt+0x62>
 8014f6e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014f72:	4330      	orrs	r0, r6
 8014f74:	d0f2      	beq.n	8014f5c <__ieee754_sqrt+0x30>
 8014f76:	b155      	cbz	r5, 8014f8e <__ieee754_sqrt+0x62>
 8014f78:	ee10 2a10 	vmov	r2, s0
 8014f7c:	4620      	mov	r0, r4
 8014f7e:	4629      	mov	r1, r5
 8014f80:	f7eb f9aa 	bl	80002d8 <__aeabi_dsub>
 8014f84:	4602      	mov	r2, r0
 8014f86:	460b      	mov	r3, r1
 8014f88:	f7eb fc88 	bl	800089c <__aeabi_ddiv>
 8014f8c:	e7e4      	b.n	8014f58 <__ieee754_sqrt+0x2c>
 8014f8e:	151b      	asrs	r3, r3, #20
 8014f90:	d073      	beq.n	801507a <__ieee754_sqrt+0x14e>
 8014f92:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014f96:	07dd      	lsls	r5, r3, #31
 8014f98:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8014f9c:	bf48      	it	mi
 8014f9e:	0fc8      	lsrmi	r0, r1, #31
 8014fa0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8014fa4:	bf44      	itt	mi
 8014fa6:	0049      	lslmi	r1, r1, #1
 8014fa8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8014fac:	2500      	movs	r5, #0
 8014fae:	1058      	asrs	r0, r3, #1
 8014fb0:	0fcb      	lsrs	r3, r1, #31
 8014fb2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8014fb6:	0049      	lsls	r1, r1, #1
 8014fb8:	2316      	movs	r3, #22
 8014fba:	462c      	mov	r4, r5
 8014fbc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8014fc0:	19a7      	adds	r7, r4, r6
 8014fc2:	4297      	cmp	r7, r2
 8014fc4:	bfde      	ittt	le
 8014fc6:	19bc      	addle	r4, r7, r6
 8014fc8:	1bd2      	suble	r2, r2, r7
 8014fca:	19ad      	addle	r5, r5, r6
 8014fcc:	0fcf      	lsrs	r7, r1, #31
 8014fce:	3b01      	subs	r3, #1
 8014fd0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8014fd4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014fd8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8014fdc:	d1f0      	bne.n	8014fc0 <__ieee754_sqrt+0x94>
 8014fde:	f04f 0c20 	mov.w	ip, #32
 8014fe2:	469e      	mov	lr, r3
 8014fe4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8014fe8:	42a2      	cmp	r2, r4
 8014fea:	eb06 070e 	add.w	r7, r6, lr
 8014fee:	dc02      	bgt.n	8014ff6 <__ieee754_sqrt+0xca>
 8014ff0:	d112      	bne.n	8015018 <__ieee754_sqrt+0xec>
 8014ff2:	428f      	cmp	r7, r1
 8014ff4:	d810      	bhi.n	8015018 <__ieee754_sqrt+0xec>
 8014ff6:	2f00      	cmp	r7, #0
 8014ff8:	eb07 0e06 	add.w	lr, r7, r6
 8014ffc:	da42      	bge.n	8015084 <__ieee754_sqrt+0x158>
 8014ffe:	f1be 0f00 	cmp.w	lr, #0
 8015002:	db3f      	blt.n	8015084 <__ieee754_sqrt+0x158>
 8015004:	f104 0801 	add.w	r8, r4, #1
 8015008:	1b12      	subs	r2, r2, r4
 801500a:	428f      	cmp	r7, r1
 801500c:	bf88      	it	hi
 801500e:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8015012:	1bc9      	subs	r1, r1, r7
 8015014:	4433      	add	r3, r6
 8015016:	4644      	mov	r4, r8
 8015018:	0052      	lsls	r2, r2, #1
 801501a:	f1bc 0c01 	subs.w	ip, ip, #1
 801501e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8015022:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8015026:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801502a:	d1dd      	bne.n	8014fe8 <__ieee754_sqrt+0xbc>
 801502c:	430a      	orrs	r2, r1
 801502e:	d006      	beq.n	801503e <__ieee754_sqrt+0x112>
 8015030:	1c5c      	adds	r4, r3, #1
 8015032:	bf13      	iteet	ne
 8015034:	3301      	addne	r3, #1
 8015036:	3501      	addeq	r5, #1
 8015038:	4663      	moveq	r3, ip
 801503a:	f023 0301 	bicne.w	r3, r3, #1
 801503e:	106a      	asrs	r2, r5, #1
 8015040:	085b      	lsrs	r3, r3, #1
 8015042:	07e9      	lsls	r1, r5, #31
 8015044:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8015048:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801504c:	bf48      	it	mi
 801504e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8015052:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8015056:	461c      	mov	r4, r3
 8015058:	e780      	b.n	8014f5c <__ieee754_sqrt+0x30>
 801505a:	0aca      	lsrs	r2, r1, #11
 801505c:	3815      	subs	r0, #21
 801505e:	0549      	lsls	r1, r1, #21
 8015060:	2a00      	cmp	r2, #0
 8015062:	d0fa      	beq.n	801505a <__ieee754_sqrt+0x12e>
 8015064:	02d6      	lsls	r6, r2, #11
 8015066:	d50a      	bpl.n	801507e <__ieee754_sqrt+0x152>
 8015068:	f1c3 0420 	rsb	r4, r3, #32
 801506c:	fa21 f404 	lsr.w	r4, r1, r4
 8015070:	1e5d      	subs	r5, r3, #1
 8015072:	4099      	lsls	r1, r3
 8015074:	4322      	orrs	r2, r4
 8015076:	1b43      	subs	r3, r0, r5
 8015078:	e78b      	b.n	8014f92 <__ieee754_sqrt+0x66>
 801507a:	4618      	mov	r0, r3
 801507c:	e7f0      	b.n	8015060 <__ieee754_sqrt+0x134>
 801507e:	0052      	lsls	r2, r2, #1
 8015080:	3301      	adds	r3, #1
 8015082:	e7ef      	b.n	8015064 <__ieee754_sqrt+0x138>
 8015084:	46a0      	mov	r8, r4
 8015086:	e7bf      	b.n	8015008 <__ieee754_sqrt+0xdc>
 8015088:	7ff00000 	.word	0x7ff00000

0801508c <fabs>:
 801508c:	ec51 0b10 	vmov	r0, r1, d0
 8015090:	ee10 2a10 	vmov	r2, s0
 8015094:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015098:	ec43 2b10 	vmov	d0, r2, r3
 801509c:	4770      	bx	lr

0801509e <finite>:
 801509e:	ee10 3a90 	vmov	r3, s1
 80150a2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80150a6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80150aa:	0fc0      	lsrs	r0, r0, #31
 80150ac:	4770      	bx	lr

080150ae <matherr>:
 80150ae:	2000      	movs	r0, #0
 80150b0:	4770      	bx	lr
 80150b2:	0000      	movs	r0, r0
 80150b4:	0000      	movs	r0, r0
	...

080150b8 <nan>:
 80150b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80150c0 <nan+0x8>
 80150bc:	4770      	bx	lr
 80150be:	bf00      	nop
 80150c0:	00000000 	.word	0x00000000
 80150c4:	7ff80000 	.word	0x7ff80000

080150c8 <rint>:
 80150c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80150ca:	ec51 0b10 	vmov	r0, r1, d0
 80150ce:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80150d2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80150d6:	2e13      	cmp	r6, #19
 80150d8:	460b      	mov	r3, r1
 80150da:	ee10 4a10 	vmov	r4, s0
 80150de:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80150e2:	dc56      	bgt.n	8015192 <rint+0xca>
 80150e4:	2e00      	cmp	r6, #0
 80150e6:	da2b      	bge.n	8015140 <rint+0x78>
 80150e8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80150ec:	4302      	orrs	r2, r0
 80150ee:	d023      	beq.n	8015138 <rint+0x70>
 80150f0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80150f4:	4302      	orrs	r2, r0
 80150f6:	4254      	negs	r4, r2
 80150f8:	4314      	orrs	r4, r2
 80150fa:	0c4b      	lsrs	r3, r1, #17
 80150fc:	0b24      	lsrs	r4, r4, #12
 80150fe:	045b      	lsls	r3, r3, #17
 8015100:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8015104:	ea44 0103 	orr.w	r1, r4, r3
 8015108:	460b      	mov	r3, r1
 801510a:	492f      	ldr	r1, [pc, #188]	; (80151c8 <rint+0x100>)
 801510c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8015110:	e9d1 6700 	ldrd	r6, r7, [r1]
 8015114:	4602      	mov	r2, r0
 8015116:	4639      	mov	r1, r7
 8015118:	4630      	mov	r0, r6
 801511a:	f7eb f8df 	bl	80002dc <__adddf3>
 801511e:	e9cd 0100 	strd	r0, r1, [sp]
 8015122:	463b      	mov	r3, r7
 8015124:	4632      	mov	r2, r6
 8015126:	e9dd 0100 	ldrd	r0, r1, [sp]
 801512a:	f7eb f8d5 	bl	80002d8 <__aeabi_dsub>
 801512e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015132:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8015136:	4639      	mov	r1, r7
 8015138:	ec41 0b10 	vmov	d0, r0, r1
 801513c:	b003      	add	sp, #12
 801513e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015140:	4a22      	ldr	r2, [pc, #136]	; (80151cc <rint+0x104>)
 8015142:	4132      	asrs	r2, r6
 8015144:	ea01 0702 	and.w	r7, r1, r2
 8015148:	4307      	orrs	r7, r0
 801514a:	d0f5      	beq.n	8015138 <rint+0x70>
 801514c:	0852      	lsrs	r2, r2, #1
 801514e:	4011      	ands	r1, r2
 8015150:	430c      	orrs	r4, r1
 8015152:	d00b      	beq.n	801516c <rint+0xa4>
 8015154:	ea23 0202 	bic.w	r2, r3, r2
 8015158:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801515c:	2e13      	cmp	r6, #19
 801515e:	fa43 f306 	asr.w	r3, r3, r6
 8015162:	bf0c      	ite	eq
 8015164:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8015168:	2400      	movne	r4, #0
 801516a:	4313      	orrs	r3, r2
 801516c:	4916      	ldr	r1, [pc, #88]	; (80151c8 <rint+0x100>)
 801516e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8015172:	4622      	mov	r2, r4
 8015174:	e9d5 4500 	ldrd	r4, r5, [r5]
 8015178:	4620      	mov	r0, r4
 801517a:	4629      	mov	r1, r5
 801517c:	f7eb f8ae 	bl	80002dc <__adddf3>
 8015180:	e9cd 0100 	strd	r0, r1, [sp]
 8015184:	4622      	mov	r2, r4
 8015186:	462b      	mov	r3, r5
 8015188:	e9dd 0100 	ldrd	r0, r1, [sp]
 801518c:	f7eb f8a4 	bl	80002d8 <__aeabi_dsub>
 8015190:	e7d2      	b.n	8015138 <rint+0x70>
 8015192:	2e33      	cmp	r6, #51	; 0x33
 8015194:	dd07      	ble.n	80151a6 <rint+0xde>
 8015196:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801519a:	d1cd      	bne.n	8015138 <rint+0x70>
 801519c:	ee10 2a10 	vmov	r2, s0
 80151a0:	f7eb f89c 	bl	80002dc <__adddf3>
 80151a4:	e7c8      	b.n	8015138 <rint+0x70>
 80151a6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80151aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80151ae:	40f2      	lsrs	r2, r6
 80151b0:	4210      	tst	r0, r2
 80151b2:	d0c1      	beq.n	8015138 <rint+0x70>
 80151b4:	0852      	lsrs	r2, r2, #1
 80151b6:	4210      	tst	r0, r2
 80151b8:	bf1f      	itttt	ne
 80151ba:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80151be:	ea20 0202 	bicne.w	r2, r0, r2
 80151c2:	4134      	asrne	r4, r6
 80151c4:	4314      	orrne	r4, r2
 80151c6:	e7d1      	b.n	801516c <rint+0xa4>
 80151c8:	08016a58 	.word	0x08016a58
 80151cc:	000fffff 	.word	0x000fffff

080151d0 <scalbn>:
 80151d0:	b570      	push	{r4, r5, r6, lr}
 80151d2:	ec55 4b10 	vmov	r4, r5, d0
 80151d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80151da:	4606      	mov	r6, r0
 80151dc:	462b      	mov	r3, r5
 80151de:	b9aa      	cbnz	r2, 801520c <scalbn+0x3c>
 80151e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80151e4:	4323      	orrs	r3, r4
 80151e6:	d03b      	beq.n	8015260 <scalbn+0x90>
 80151e8:	4b31      	ldr	r3, [pc, #196]	; (80152b0 <scalbn+0xe0>)
 80151ea:	4629      	mov	r1, r5
 80151ec:	2200      	movs	r2, #0
 80151ee:	ee10 0a10 	vmov	r0, s0
 80151f2:	f7eb fa29 	bl	8000648 <__aeabi_dmul>
 80151f6:	4b2f      	ldr	r3, [pc, #188]	; (80152b4 <scalbn+0xe4>)
 80151f8:	429e      	cmp	r6, r3
 80151fa:	4604      	mov	r4, r0
 80151fc:	460d      	mov	r5, r1
 80151fe:	da12      	bge.n	8015226 <scalbn+0x56>
 8015200:	a327      	add	r3, pc, #156	; (adr r3, 80152a0 <scalbn+0xd0>)
 8015202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015206:	f7eb fa1f 	bl	8000648 <__aeabi_dmul>
 801520a:	e009      	b.n	8015220 <scalbn+0x50>
 801520c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015210:	428a      	cmp	r2, r1
 8015212:	d10c      	bne.n	801522e <scalbn+0x5e>
 8015214:	ee10 2a10 	vmov	r2, s0
 8015218:	4620      	mov	r0, r4
 801521a:	4629      	mov	r1, r5
 801521c:	f7eb f85e 	bl	80002dc <__adddf3>
 8015220:	4604      	mov	r4, r0
 8015222:	460d      	mov	r5, r1
 8015224:	e01c      	b.n	8015260 <scalbn+0x90>
 8015226:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801522a:	460b      	mov	r3, r1
 801522c:	3a36      	subs	r2, #54	; 0x36
 801522e:	4432      	add	r2, r6
 8015230:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8015234:	428a      	cmp	r2, r1
 8015236:	dd0b      	ble.n	8015250 <scalbn+0x80>
 8015238:	ec45 4b11 	vmov	d1, r4, r5
 801523c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80152a8 <scalbn+0xd8>
 8015240:	f000 f9f0 	bl	8015624 <copysign>
 8015244:	a318      	add	r3, pc, #96	; (adr r3, 80152a8 <scalbn+0xd8>)
 8015246:	e9d3 2300 	ldrd	r2, r3, [r3]
 801524a:	ec51 0b10 	vmov	r0, r1, d0
 801524e:	e7da      	b.n	8015206 <scalbn+0x36>
 8015250:	2a00      	cmp	r2, #0
 8015252:	dd08      	ble.n	8015266 <scalbn+0x96>
 8015254:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015258:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801525c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015260:	ec45 4b10 	vmov	d0, r4, r5
 8015264:	bd70      	pop	{r4, r5, r6, pc}
 8015266:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801526a:	da0d      	bge.n	8015288 <scalbn+0xb8>
 801526c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015270:	429e      	cmp	r6, r3
 8015272:	ec45 4b11 	vmov	d1, r4, r5
 8015276:	dce1      	bgt.n	801523c <scalbn+0x6c>
 8015278:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80152a0 <scalbn+0xd0>
 801527c:	f000 f9d2 	bl	8015624 <copysign>
 8015280:	a307      	add	r3, pc, #28	; (adr r3, 80152a0 <scalbn+0xd0>)
 8015282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015286:	e7e0      	b.n	801524a <scalbn+0x7a>
 8015288:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801528c:	3236      	adds	r2, #54	; 0x36
 801528e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015292:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015296:	4620      	mov	r0, r4
 8015298:	4629      	mov	r1, r5
 801529a:	2200      	movs	r2, #0
 801529c:	4b06      	ldr	r3, [pc, #24]	; (80152b8 <scalbn+0xe8>)
 801529e:	e7b2      	b.n	8015206 <scalbn+0x36>
 80152a0:	c2f8f359 	.word	0xc2f8f359
 80152a4:	01a56e1f 	.word	0x01a56e1f
 80152a8:	8800759c 	.word	0x8800759c
 80152ac:	7e37e43c 	.word	0x7e37e43c
 80152b0:	43500000 	.word	0x43500000
 80152b4:	ffff3cb0 	.word	0xffff3cb0
 80152b8:	3c900000 	.word	0x3c900000
 80152bc:	00000000 	.word	0x00000000

080152c0 <__ieee754_log>:
 80152c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152c4:	ec51 0b10 	vmov	r0, r1, d0
 80152c8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80152cc:	b087      	sub	sp, #28
 80152ce:	460d      	mov	r5, r1
 80152d0:	da27      	bge.n	8015322 <__ieee754_log+0x62>
 80152d2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80152d6:	4303      	orrs	r3, r0
 80152d8:	ee10 2a10 	vmov	r2, s0
 80152dc:	d10a      	bne.n	80152f4 <__ieee754_log+0x34>
 80152de:	49cc      	ldr	r1, [pc, #816]	; (8015610 <__ieee754_log+0x350>)
 80152e0:	2200      	movs	r2, #0
 80152e2:	2300      	movs	r3, #0
 80152e4:	2000      	movs	r0, #0
 80152e6:	f7eb fad9 	bl	800089c <__aeabi_ddiv>
 80152ea:	ec41 0b10 	vmov	d0, r0, r1
 80152ee:	b007      	add	sp, #28
 80152f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152f4:	2900      	cmp	r1, #0
 80152f6:	da05      	bge.n	8015304 <__ieee754_log+0x44>
 80152f8:	460b      	mov	r3, r1
 80152fa:	f7ea ffed 	bl	80002d8 <__aeabi_dsub>
 80152fe:	2200      	movs	r2, #0
 8015300:	2300      	movs	r3, #0
 8015302:	e7f0      	b.n	80152e6 <__ieee754_log+0x26>
 8015304:	4bc3      	ldr	r3, [pc, #780]	; (8015614 <__ieee754_log+0x354>)
 8015306:	2200      	movs	r2, #0
 8015308:	f7eb f99e 	bl	8000648 <__aeabi_dmul>
 801530c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8015310:	460d      	mov	r5, r1
 8015312:	4ac1      	ldr	r2, [pc, #772]	; (8015618 <__ieee754_log+0x358>)
 8015314:	4295      	cmp	r5, r2
 8015316:	dd06      	ble.n	8015326 <__ieee754_log+0x66>
 8015318:	4602      	mov	r2, r0
 801531a:	460b      	mov	r3, r1
 801531c:	f7ea ffde 	bl	80002dc <__adddf3>
 8015320:	e7e3      	b.n	80152ea <__ieee754_log+0x2a>
 8015322:	2300      	movs	r3, #0
 8015324:	e7f5      	b.n	8015312 <__ieee754_log+0x52>
 8015326:	152c      	asrs	r4, r5, #20
 8015328:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 801532c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8015330:	441c      	add	r4, r3
 8015332:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8015336:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 801533a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801533e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8015342:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8015346:	ea42 0105 	orr.w	r1, r2, r5
 801534a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 801534e:	2200      	movs	r2, #0
 8015350:	4bb2      	ldr	r3, [pc, #712]	; (801561c <__ieee754_log+0x35c>)
 8015352:	f7ea ffc1 	bl	80002d8 <__aeabi_dsub>
 8015356:	1cab      	adds	r3, r5, #2
 8015358:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801535c:	2b02      	cmp	r3, #2
 801535e:	4682      	mov	sl, r0
 8015360:	468b      	mov	fp, r1
 8015362:	f04f 0200 	mov.w	r2, #0
 8015366:	dc53      	bgt.n	8015410 <__ieee754_log+0x150>
 8015368:	2300      	movs	r3, #0
 801536a:	f7eb fbd5 	bl	8000b18 <__aeabi_dcmpeq>
 801536e:	b1d0      	cbz	r0, 80153a6 <__ieee754_log+0xe6>
 8015370:	2c00      	cmp	r4, #0
 8015372:	f000 8120 	beq.w	80155b6 <__ieee754_log+0x2f6>
 8015376:	4620      	mov	r0, r4
 8015378:	f7eb f8fc 	bl	8000574 <__aeabi_i2d>
 801537c:	a390      	add	r3, pc, #576	; (adr r3, 80155c0 <__ieee754_log+0x300>)
 801537e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015382:	4606      	mov	r6, r0
 8015384:	460f      	mov	r7, r1
 8015386:	f7eb f95f 	bl	8000648 <__aeabi_dmul>
 801538a:	a38f      	add	r3, pc, #572	; (adr r3, 80155c8 <__ieee754_log+0x308>)
 801538c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015390:	4604      	mov	r4, r0
 8015392:	460d      	mov	r5, r1
 8015394:	4630      	mov	r0, r6
 8015396:	4639      	mov	r1, r7
 8015398:	f7eb f956 	bl	8000648 <__aeabi_dmul>
 801539c:	4602      	mov	r2, r0
 801539e:	460b      	mov	r3, r1
 80153a0:	4620      	mov	r0, r4
 80153a2:	4629      	mov	r1, r5
 80153a4:	e7ba      	b.n	801531c <__ieee754_log+0x5c>
 80153a6:	a38a      	add	r3, pc, #552	; (adr r3, 80155d0 <__ieee754_log+0x310>)
 80153a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153ac:	4650      	mov	r0, sl
 80153ae:	4659      	mov	r1, fp
 80153b0:	f7eb f94a 	bl	8000648 <__aeabi_dmul>
 80153b4:	4602      	mov	r2, r0
 80153b6:	460b      	mov	r3, r1
 80153b8:	2000      	movs	r0, #0
 80153ba:	4999      	ldr	r1, [pc, #612]	; (8015620 <__ieee754_log+0x360>)
 80153bc:	f7ea ff8c 	bl	80002d8 <__aeabi_dsub>
 80153c0:	4652      	mov	r2, sl
 80153c2:	4606      	mov	r6, r0
 80153c4:	460f      	mov	r7, r1
 80153c6:	465b      	mov	r3, fp
 80153c8:	4650      	mov	r0, sl
 80153ca:	4659      	mov	r1, fp
 80153cc:	f7eb f93c 	bl	8000648 <__aeabi_dmul>
 80153d0:	4602      	mov	r2, r0
 80153d2:	460b      	mov	r3, r1
 80153d4:	4630      	mov	r0, r6
 80153d6:	4639      	mov	r1, r7
 80153d8:	f7eb f936 	bl	8000648 <__aeabi_dmul>
 80153dc:	4606      	mov	r6, r0
 80153de:	460f      	mov	r7, r1
 80153e0:	b914      	cbnz	r4, 80153e8 <__ieee754_log+0x128>
 80153e2:	4632      	mov	r2, r6
 80153e4:	463b      	mov	r3, r7
 80153e6:	e0a0      	b.n	801552a <__ieee754_log+0x26a>
 80153e8:	4620      	mov	r0, r4
 80153ea:	f7eb f8c3 	bl	8000574 <__aeabi_i2d>
 80153ee:	a374      	add	r3, pc, #464	; (adr r3, 80155c0 <__ieee754_log+0x300>)
 80153f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153f4:	4680      	mov	r8, r0
 80153f6:	4689      	mov	r9, r1
 80153f8:	f7eb f926 	bl	8000648 <__aeabi_dmul>
 80153fc:	a372      	add	r3, pc, #456	; (adr r3, 80155c8 <__ieee754_log+0x308>)
 80153fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015402:	4604      	mov	r4, r0
 8015404:	460d      	mov	r5, r1
 8015406:	4640      	mov	r0, r8
 8015408:	4649      	mov	r1, r9
 801540a:	f7eb f91d 	bl	8000648 <__aeabi_dmul>
 801540e:	e0a5      	b.n	801555c <__ieee754_log+0x29c>
 8015410:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015414:	f7ea ff62 	bl	80002dc <__adddf3>
 8015418:	4602      	mov	r2, r0
 801541a:	460b      	mov	r3, r1
 801541c:	4650      	mov	r0, sl
 801541e:	4659      	mov	r1, fp
 8015420:	f7eb fa3c 	bl	800089c <__aeabi_ddiv>
 8015424:	e9cd 0100 	strd	r0, r1, [sp]
 8015428:	4620      	mov	r0, r4
 801542a:	f7eb f8a3 	bl	8000574 <__aeabi_i2d>
 801542e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015432:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015436:	4610      	mov	r0, r2
 8015438:	4619      	mov	r1, r3
 801543a:	f7eb f905 	bl	8000648 <__aeabi_dmul>
 801543e:	4602      	mov	r2, r0
 8015440:	460b      	mov	r3, r1
 8015442:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015446:	f7eb f8ff 	bl	8000648 <__aeabi_dmul>
 801544a:	a363      	add	r3, pc, #396	; (adr r3, 80155d8 <__ieee754_log+0x318>)
 801544c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015450:	4680      	mov	r8, r0
 8015452:	4689      	mov	r9, r1
 8015454:	f7eb f8f8 	bl	8000648 <__aeabi_dmul>
 8015458:	a361      	add	r3, pc, #388	; (adr r3, 80155e0 <__ieee754_log+0x320>)
 801545a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801545e:	f7ea ff3d 	bl	80002dc <__adddf3>
 8015462:	4642      	mov	r2, r8
 8015464:	464b      	mov	r3, r9
 8015466:	f7eb f8ef 	bl	8000648 <__aeabi_dmul>
 801546a:	a35f      	add	r3, pc, #380	; (adr r3, 80155e8 <__ieee754_log+0x328>)
 801546c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015470:	f7ea ff34 	bl	80002dc <__adddf3>
 8015474:	4642      	mov	r2, r8
 8015476:	464b      	mov	r3, r9
 8015478:	f7eb f8e6 	bl	8000648 <__aeabi_dmul>
 801547c:	a35c      	add	r3, pc, #368	; (adr r3, 80155f0 <__ieee754_log+0x330>)
 801547e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015482:	f7ea ff2b 	bl	80002dc <__adddf3>
 8015486:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801548a:	f7eb f8dd 	bl	8000648 <__aeabi_dmul>
 801548e:	a35a      	add	r3, pc, #360	; (adr r3, 80155f8 <__ieee754_log+0x338>)
 8015490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015494:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015498:	4640      	mov	r0, r8
 801549a:	4649      	mov	r1, r9
 801549c:	f7eb f8d4 	bl	8000648 <__aeabi_dmul>
 80154a0:	a357      	add	r3, pc, #348	; (adr r3, 8015600 <__ieee754_log+0x340>)
 80154a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154a6:	f7ea ff19 	bl	80002dc <__adddf3>
 80154aa:	4642      	mov	r2, r8
 80154ac:	464b      	mov	r3, r9
 80154ae:	f7eb f8cb 	bl	8000648 <__aeabi_dmul>
 80154b2:	a355      	add	r3, pc, #340	; (adr r3, 8015608 <__ieee754_log+0x348>)
 80154b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154b8:	f7ea ff10 	bl	80002dc <__adddf3>
 80154bc:	4642      	mov	r2, r8
 80154be:	464b      	mov	r3, r9
 80154c0:	f7eb f8c2 	bl	8000648 <__aeabi_dmul>
 80154c4:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 80154c8:	4602      	mov	r2, r0
 80154ca:	460b      	mov	r3, r1
 80154cc:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80154d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80154d4:	f7ea ff02 	bl	80002dc <__adddf3>
 80154d8:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 80154dc:	3551      	adds	r5, #81	; 0x51
 80154de:	4335      	orrs	r5, r6
 80154e0:	2d00      	cmp	r5, #0
 80154e2:	4680      	mov	r8, r0
 80154e4:	4689      	mov	r9, r1
 80154e6:	dd48      	ble.n	801557a <__ieee754_log+0x2ba>
 80154e8:	2200      	movs	r2, #0
 80154ea:	4b4d      	ldr	r3, [pc, #308]	; (8015620 <__ieee754_log+0x360>)
 80154ec:	4650      	mov	r0, sl
 80154ee:	4659      	mov	r1, fp
 80154f0:	f7eb f8aa 	bl	8000648 <__aeabi_dmul>
 80154f4:	4652      	mov	r2, sl
 80154f6:	465b      	mov	r3, fp
 80154f8:	f7eb f8a6 	bl	8000648 <__aeabi_dmul>
 80154fc:	4602      	mov	r2, r0
 80154fe:	460b      	mov	r3, r1
 8015500:	4606      	mov	r6, r0
 8015502:	460f      	mov	r7, r1
 8015504:	4640      	mov	r0, r8
 8015506:	4649      	mov	r1, r9
 8015508:	f7ea fee8 	bl	80002dc <__adddf3>
 801550c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015510:	f7eb f89a 	bl	8000648 <__aeabi_dmul>
 8015514:	4680      	mov	r8, r0
 8015516:	4689      	mov	r9, r1
 8015518:	b964      	cbnz	r4, 8015534 <__ieee754_log+0x274>
 801551a:	4602      	mov	r2, r0
 801551c:	460b      	mov	r3, r1
 801551e:	4630      	mov	r0, r6
 8015520:	4639      	mov	r1, r7
 8015522:	f7ea fed9 	bl	80002d8 <__aeabi_dsub>
 8015526:	4602      	mov	r2, r0
 8015528:	460b      	mov	r3, r1
 801552a:	4650      	mov	r0, sl
 801552c:	4659      	mov	r1, fp
 801552e:	f7ea fed3 	bl	80002d8 <__aeabi_dsub>
 8015532:	e6da      	b.n	80152ea <__ieee754_log+0x2a>
 8015534:	a322      	add	r3, pc, #136	; (adr r3, 80155c0 <__ieee754_log+0x300>)
 8015536:	e9d3 2300 	ldrd	r2, r3, [r3]
 801553a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801553e:	f7eb f883 	bl	8000648 <__aeabi_dmul>
 8015542:	a321      	add	r3, pc, #132	; (adr r3, 80155c8 <__ieee754_log+0x308>)
 8015544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015548:	4604      	mov	r4, r0
 801554a:	460d      	mov	r5, r1
 801554c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015550:	f7eb f87a 	bl	8000648 <__aeabi_dmul>
 8015554:	4642      	mov	r2, r8
 8015556:	464b      	mov	r3, r9
 8015558:	f7ea fec0 	bl	80002dc <__adddf3>
 801555c:	4602      	mov	r2, r0
 801555e:	460b      	mov	r3, r1
 8015560:	4630      	mov	r0, r6
 8015562:	4639      	mov	r1, r7
 8015564:	f7ea feb8 	bl	80002d8 <__aeabi_dsub>
 8015568:	4652      	mov	r2, sl
 801556a:	465b      	mov	r3, fp
 801556c:	f7ea feb4 	bl	80002d8 <__aeabi_dsub>
 8015570:	4602      	mov	r2, r0
 8015572:	460b      	mov	r3, r1
 8015574:	4620      	mov	r0, r4
 8015576:	4629      	mov	r1, r5
 8015578:	e7d9      	b.n	801552e <__ieee754_log+0x26e>
 801557a:	4602      	mov	r2, r0
 801557c:	460b      	mov	r3, r1
 801557e:	4650      	mov	r0, sl
 8015580:	4659      	mov	r1, fp
 8015582:	f7ea fea9 	bl	80002d8 <__aeabi_dsub>
 8015586:	e9dd 2300 	ldrd	r2, r3, [sp]
 801558a:	f7eb f85d 	bl	8000648 <__aeabi_dmul>
 801558e:	4606      	mov	r6, r0
 8015590:	460f      	mov	r7, r1
 8015592:	2c00      	cmp	r4, #0
 8015594:	f43f af25 	beq.w	80153e2 <__ieee754_log+0x122>
 8015598:	a309      	add	r3, pc, #36	; (adr r3, 80155c0 <__ieee754_log+0x300>)
 801559a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801559e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80155a2:	f7eb f851 	bl	8000648 <__aeabi_dmul>
 80155a6:	a308      	add	r3, pc, #32	; (adr r3, 80155c8 <__ieee754_log+0x308>)
 80155a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155ac:	4604      	mov	r4, r0
 80155ae:	460d      	mov	r5, r1
 80155b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80155b4:	e729      	b.n	801540a <__ieee754_log+0x14a>
 80155b6:	2000      	movs	r0, #0
 80155b8:	2100      	movs	r1, #0
 80155ba:	e696      	b.n	80152ea <__ieee754_log+0x2a>
 80155bc:	f3af 8000 	nop.w
 80155c0:	fee00000 	.word	0xfee00000
 80155c4:	3fe62e42 	.word	0x3fe62e42
 80155c8:	35793c76 	.word	0x35793c76
 80155cc:	3dea39ef 	.word	0x3dea39ef
 80155d0:	55555555 	.word	0x55555555
 80155d4:	3fd55555 	.word	0x3fd55555
 80155d8:	df3e5244 	.word	0xdf3e5244
 80155dc:	3fc2f112 	.word	0x3fc2f112
 80155e0:	96cb03de 	.word	0x96cb03de
 80155e4:	3fc74664 	.word	0x3fc74664
 80155e8:	94229359 	.word	0x94229359
 80155ec:	3fd24924 	.word	0x3fd24924
 80155f0:	55555593 	.word	0x55555593
 80155f4:	3fe55555 	.word	0x3fe55555
 80155f8:	d078c69f 	.word	0xd078c69f
 80155fc:	3fc39a09 	.word	0x3fc39a09
 8015600:	1d8e78af 	.word	0x1d8e78af
 8015604:	3fcc71c5 	.word	0x3fcc71c5
 8015608:	9997fa04 	.word	0x9997fa04
 801560c:	3fd99999 	.word	0x3fd99999
 8015610:	c3500000 	.word	0xc3500000
 8015614:	43500000 	.word	0x43500000
 8015618:	7fefffff 	.word	0x7fefffff
 801561c:	3ff00000 	.word	0x3ff00000
 8015620:	3fe00000 	.word	0x3fe00000

08015624 <copysign>:
 8015624:	ec51 0b10 	vmov	r0, r1, d0
 8015628:	ee11 0a90 	vmov	r0, s3
 801562c:	ee10 2a10 	vmov	r2, s0
 8015630:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8015634:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8015638:	ea41 0300 	orr.w	r3, r1, r0
 801563c:	ec43 2b10 	vmov	d0, r2, r3
 8015640:	4770      	bx	lr
	...

08015644 <_init>:
 8015644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015646:	bf00      	nop
 8015648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801564a:	bc08      	pop	{r3}
 801564c:	469e      	mov	lr, r3
 801564e:	4770      	bx	lr

08015650 <_fini>:
 8015650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015652:	bf00      	nop
 8015654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015656:	bc08      	pop	{r3}
 8015658:	469e      	mov	lr, r3
 801565a:	4770      	bx	lr
