[master or1k_i]
slaves =
  ram_dbus

; or1k data bus master
[master or1k_d]
slaves =
  ram_dbus
  uart0
  gpio0

; debug master
[master dbg]
slaves =
  ram_dbus
  uart0
  gpio0

; 512MB LPDDR2
[slave ram_dbus]
offset=0
size=0x20000000

[slave uart0]
datawidth=8
offset=0x90000000
size=32

[slave gpio0]
datawidth=8
offset=0x91000000
size=2

