# Asynchronous-FIFO
Designed and implemented an Asynchronous FIFO memory module in Verilog, featuring robust pointer handling and
synchronization across different clock domains.
Utilized a testbench for thorough validation, ensuring reliable data transfer and management within digital systems.
