# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config  -ruleid {1}  -id {Labtoolstcl 44-513}  -string {{ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/000013ccf85701}}  -suppress 
create_project -in_memory -part xc7z030ffg676-2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/francesca/xil_proj/trig_testbench_F/project_1.cache/wt [current_project]
set_property parent.project_path /home/francesca/xil_proj/trig_testbench_F/project_1.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property ip_repo_paths {
  /home/francesca/xil_proj/trig_testbench_F/ip_develop/fc_l2/L2triggerv5/solution1/impl
  /home/francesca/xil_proj/l2_trigger/solution1/impl
} [current_project]
add_files /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/design_fc.bd
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_processing_system7_0_0/design_fc_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_xbar_0/design_fc_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_xbar_1/design_fc_xbar_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_rst_processing_system7_0_100M_0/design_fc_rst_processing_system7_0_100M_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_rst_processing_system7_0_100M_0/design_fc_rst_processing_system7_0_100M_0.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_rst_processing_system7_0_100M_0/design_fc_rst_processing_system7_0_100M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_axi_dma_0_1/design_fc_axi_dma_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_axi_dma_0_1/design_fc_axi_dma_0_1.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_axi_dma_0_1/design_fc_axi_dma_0_1_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_c_counter_binary_0_0/design_fc_c_counter_binary_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_axi_gpio_0_0/design_fc_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_axi_gpio_0_0/design_fc_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_axi_gpio_0_0/design_fc_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_l2_trigger_0_0/constraints/l2_trigger_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_auto_pc_0/design_fc_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_auto_pc_1/design_fc_auto_pc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_auto_us_0/design_fc_auto_us_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/ip/design_fc_auto_us_0/design_fc_auto_us_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/design_fc_ooc.xdc]
set_property is_locked true [get_files /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/design_fc.bd]

read_vhdl -library xil_defaultlib /home/francesca/xil_proj/trig_testbench_F/project_1.srcs/sources_1/bd/design_fc/hdl/design_fc_wrapper.vhd
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top design_fc_wrapper -part xc7z030ffg676-2


write_checkpoint -force -noxdef design_fc_wrapper.dcp

catch { report_utilization -file design_fc_wrapper_utilization_synth.rpt -pb design_fc_wrapper_utilization_synth.pb }
