{
  "module_name": "qlcnic_83xx_hw.h",
  "hash_id": "6293dfd1b3a3ce1145995d8226235b5cf3cbba82681946c5be4add32034a7cd8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/qlogic/qlcnic/qlcnic_83xx_hw.h",
  "human_readable_source": " \n \n\n#ifndef __QLCNIC_83XX_HW_H\n#define __QLCNIC_83XX_HW_H\n\n#include <linux/types.h>\n#include <linux/etherdevice.h>\n\n#include \"qlcnic_hw.h\"\n\n#define QLCNIC_83XX_BAR0_LENGTH 0x4000\n\n \n#define QLC_83XX_CRB_WIN_BASE\t\t0x3800\n#define QLC_83XX_CRB_WIN_FUNC(f)\t(QLC_83XX_CRB_WIN_BASE+((f)*4))\n#define QLC_83XX_SEM_LOCK_BASE\t\t0x3840\n#define QLC_83XX_SEM_UNLOCK_BASE\t0x3844\n#define QLC_83XX_SEM_LOCK_FUNC(f)\t(QLC_83XX_SEM_LOCK_BASE+((f)*8))\n#define QLC_83XX_SEM_UNLOCK_FUNC(f)\t(QLC_83XX_SEM_UNLOCK_BASE+((f)*8))\n#define QLC_83XX_LINK_STATE(f)\t\t(0x3698+((f) > 7 ? 4 : 0))\n#define QLC_83XX_LINK_SPEED(f)\t\t(0x36E0+(((f) >> 2) * 4))\n#define QLC_83XX_LINK_SPEED_FACTOR\t10\n#define QLC_83xx_FUNC_VAL(v, f)\t((v) & (1 << (f * 4)))\n#define QLC_83XX_INTX_PTR\t\t0x38C0\n#define QLC_83XX_INTX_TRGR\t\t0x38C4\n#define QLC_83XX_INTX_MASK\t\t0x38C8\n\n#define QLC_83XX_DRV_LOCK_WAIT_COUNTER\t\t\t100\n#define QLC_83XX_DRV_LOCK_WAIT_DELAY\t\t\t20\n#define QLC_83XX_NEED_DRV_LOCK_RECOVERY\t\t1\n#define QLC_83XX_DRV_LOCK_RECOVERY_IN_PROGRESS\t\t2\n#define QLC_83XX_MAX_DRV_LOCK_RECOVERY_ATTEMPT\t\t3\n#define QLC_83XX_DRV_LOCK_RECOVERY_DELAY\t\t200\n#define QLC_83XX_DRV_LOCK_RECOVERY_STATUS_MASK\t\t0x3\n#define QLC_83XX_LB_WAIT_COUNT\t\t\t\t250\n#define QLC_83XX_LB_MSLEEP_COUNT\t\t\t20\n#define QLC_83XX_NO_NIC_RESOURCE\t0x5\n#define QLC_83XX_MAC_PRESENT\t\t0xC\n#define QLC_83XX_MAC_ABSENT\t\t0xD\n\n\n#define QLC_83XX_FLASH_SECTOR_SIZE\t\t(64 * 1024)\n\n \n#define QLC_83XX_CMDPEG_COMPLETE\t\t0xff01\n#define QLC_83XX_VALID_INTX_BIT30(val)\t\t((val) & BIT_30)\n#define QLC_83XX_VALID_INTX_BIT31(val)\t\t((val) & BIT_31)\n#define QLC_83XX_INTX_FUNC(val)\t\t((val) & 0xFF)\n#define QLC_83XX_LEGACY_INTX_MAX_RETRY\t\t100\n#define QLC_83XX_LEGACY_INTX_DELAY\t\t4\n#define QLC_83XX_REG_DESC\t\t\t1\n#define QLC_83XX_LRO_DESC\t\t\t2\n#define QLC_83XX_CTRL_DESC\t\t\t3\n#define QLC_83XX_FW_CAPABILITY_TSO\t\tBIT_6\n#define QLC_83XX_FW_CAP_LRO_MSS\t\tBIT_17\n#define QLC_83XX_HOST_RDS_MODE_UNIQUE\t\t0\n#define QLC_83XX_HOST_SDS_MBX_IDX\t\t8\n\n#define QLCNIC_HOST_RDS_MBX_IDX\t\t\t88\n\n \n#define QLC_83XX_SRE_SHIM_REG\t\t0x0D200284\n#define QLC_83XX_PORT0_THRESHOLD\t0x0B2003A4\n#define QLC_83XX_PORT1_THRESHOLD\t0x0B2013A4\n#define QLC_83XX_PORT0_TC_MC_REG\t0x0B200388\n#define QLC_83XX_PORT1_TC_MC_REG\t0x0B201388\n#define QLC_83XX_PORT0_TC_STATS\t\t0x0B20039C\n#define QLC_83XX_PORT1_TC_STATS\t\t0x0B20139C\n#define QLC_83XX_PORT2_IFB_THRESHOLD\t0x0B200704\n#define QLC_83XX_PORT3_IFB_THRESHOLD\t0x0B201704\n\n \n#define QLC_83XX_CRB_PEG_NET_0\t\t0x3400003c\n#define QLC_83XX_CRB_PEG_NET_1\t\t0x3410003c\n#define QLC_83XX_CRB_PEG_NET_2\t\t0x3420003c\n#define QLC_83XX_CRB_PEG_NET_3\t\t0x3430003c\n#define QLC_83XX_CRB_PEG_NET_4\t\t0x34b0003c\n\n \n#define QLC_83XX_BOOTLOADER_FLASH_ADDR\t0x10000\n#define QLC_83XX_FW_FILE_NAME\t\t\"83xx_fw.bin\"\n#define QLC_83XX_POST_FW_FILE_NAME\t\"83xx_post_fw.bin\"\n#define QLC_84XX_FW_FILE_NAME\t\t\"84xx_fw.bin\"\n#define QLC_83XX_BOOT_FROM_FLASH\t0\n#define QLC_83XX_BOOT_FROM_FILE\t\t0x12345678\n\n#define QLC_FW_FILE_NAME_LEN\t\t20\n#define QLC_83XX_MAX_RESET_SEQ_ENTRIES\t16\n\n#define QLC_83XX_MBX_POST_BC_OP\t\t0x1\n#define QLC_83XX_MBX_COMPLETION\t\t0x0\n#define QLC_83XX_MBX_REQUEST\t\t0x1\n\n#define QLC_83XX_MBX_TIMEOUT\t\t(5 * HZ)\n#define QLC_83XX_MBX_CMD_LOOP\t\t5000000\n\n \nstruct qlcnic_sds_mbx {\n\tu32\tphy_addr_low;\n\tu32\tphy_addr_high;\n\tu32\trsvd1[4];\n#if defined(__LITTLE_ENDIAN)\n\tu16\tsds_ring_size;\n\tu16\trsvd2;\n\tu16\trsvd3[2];\n\tu16\tintrpt_id;\n\tu8\tintrpt_val;\n\tu8\trsvd4;\n#elif defined(__BIG_ENDIAN)\n\tu16\trsvd2;\n\tu16\tsds_ring_size;\n\tu16\trsvd3[2];\n\tu8\trsvd4;\n\tu8\tintrpt_val;\n\tu16\tintrpt_id;\n#endif\n\tu32\trsvd5;\n} __packed;\n\n \nstruct qlcnic_rds_mbx {\n\tu32\tphy_addr_reg_low;\n\tu32\tphy_addr_reg_high;\n\tu32\tphy_addr_jmb_low;\n\tu32\tphy_addr_jmb_high;\n#if defined(__LITTLE_ENDIAN)\n\tu16\treg_ring_sz;\n\tu16\treg_ring_len;\n\tu16\tjmb_ring_sz;\n\tu16\tjmb_ring_len;\n#elif defined(__BIG_ENDIAN)\n\tu16\treg_ring_len;\n\tu16\treg_ring_sz;\n\tu16\tjmb_ring_len;\n\tu16\tjmb_ring_sz;\n#endif\n} __packed;\n\n \nstruct __host_producer_mbx {\n\tu32\treg_buf;\n\tu32\tjmb_buf;\n} __packed;\n\n \nstruct qlcnic_rcv_mbx_out {\n#if defined(__LITTLE_ENDIAN)\n\tu8\trcv_num;\n\tu8\tsts_num;\n\tu16\tctx_id;\n\tu8\tstate;\n\tu8\tnum_pci_func;\n\tu8\tphy_port;\n\tu8\tvport_id;\n#elif defined(__BIG_ENDIAN)\n\tu16\tctx_id;\n\tu8\tsts_num;\n\tu8\trcv_num;\n\tu8\tvport_id;\n\tu8\tphy_port;\n\tu8\tnum_pci_func;\n\tu8\tstate;\n#endif\n\tu32\thost_csmr[QLCNIC_MAX_SDS_RINGS];\n\tstruct __host_producer_mbx host_prod[QLCNIC_MAX_SDS_RINGS];\n} __packed;\n\nstruct qlcnic_add_rings_mbx_out {\n#if defined(__LITTLE_ENDIAN)\n\tu8      rcv_num;\n\tu8      sts_num;\n\tu16\tctx_id;\n#elif defined(__BIG_ENDIAN)\n\tu16\tctx_id;\n\tu8\tsts_num;\n\tu8\trcv_num;\n#endif\n\tu32  host_csmr[QLCNIC_MAX_SDS_RINGS];\n\tstruct __host_producer_mbx host_prod[QLCNIC_MAX_SDS_RINGS];\n} __packed;\n\n \nstruct qlcnic_tx_mbx {\n\tu32\tphys_addr_low;\n\tu32\tphys_addr_high;\n\tu32\tcnsmr_index_low;\n\tu32\tcnsmr_index_high;\n#if defined(__LITTLE_ENDIAN)\n\tu16\tsize;\n\tu16\tintr_id;\n\tu8\tsrc;\n\tu8\trsvd[3];\n#elif defined(__BIG_ENDIAN)\n\tu16\tintr_id;\n\tu16\tsize;\n\tu8\trsvd[3];\n\tu8\tsrc;\n#endif\n} __packed;\n\n \n\nstruct qlcnic_tx_mbx_out {\n\tu32\thost_prod;\n#if defined(__LITTLE_ENDIAN)\n\tu16\tctx_id;\n\tu8\tstate;\n\tu8\trsvd;\n#elif defined(__BIG_ENDIAN)\n\tu8\trsvd;\n\tu8\tstate;\n\tu16\tctx_id;\n#endif\n} __packed;\n\nstruct qlcnic_intrpt_config {\n\tu8\ttype;\n\tu8\tenabled;\n\tu16\tid;\n\tu32\tsrc;\n};\n\nstruct qlcnic_macvlan_mbx {\n#if defined(__LITTLE_ENDIAN)\n\tu8\tmac_addr0;\n\tu8\tmac_addr1;\n\tu8\tmac_addr2;\n\tu8\tmac_addr3;\n\tu8\tmac_addr4;\n\tu8\tmac_addr5;\n\tu16\tvlan;\n#elif defined(__BIG_ENDIAN)\n\tu8\tmac_addr3;\n\tu8\tmac_addr2;\n\tu8\tmac_addr1;\n\tu8\tmac_addr0;\n\tu16\tvlan;\n\tu8\tmac_addr5;\n\tu8\tmac_addr4;\n#endif\n};\n\nstruct qlc_83xx_fw_info {\n\tconst struct firmware\t*fw;\n\tchar\tfw_file_name[QLC_FW_FILE_NAME_LEN];\n};\n\nstruct qlc_83xx_reset {\n\tstruct qlc_83xx_reset_hdr *hdr;\n\tint\tseq_index;\n\tint\tseq_error;\n\tint\tarray_index;\n\tu32\tarray[QLC_83XX_MAX_RESET_SEQ_ENTRIES];\n\tu8\t*buff;\n\tu8\t*stop_offset;\n\tu8\t*start_offset;\n\tu8\t*init_offset;\n\tu8\tseq_end;\n\tu8\ttemplate_end;\n};\n\n#define QLC_83XX_IDC_DISABLE_FW_RESET_RECOVERY\t\t0x1\n#define QLC_83XX_IDC_GRACEFULL_RESET\t\t\t0x2\n#define QLC_83XX_IDC_DISABLE_FW_DUMP\t\t\t0x4\n#define QLC_83XX_IDC_TIMESTAMP\t\t\t\t0\n#define QLC_83XX_IDC_DURATION\t\t\t\t1\n#define QLC_83XX_IDC_INIT_TIMEOUT_SECS\t\t\t30\n#define QLC_83XX_IDC_RESET_ACK_TIMEOUT_SECS\t\t10\n#define QLC_83XX_IDC_RESET_TIMEOUT_SECS\t\t10\n#define QLC_83XX_IDC_QUIESCE_ACK_TIMEOUT_SECS\t\t20\n#define QLC_83XX_IDC_FW_POLL_DELAY\t\t\t(1 * HZ)\n#define QLC_83XX_IDC_FW_FAIL_THRESH\t\t\t2\n#define QLC_83XX_IDC_MAX_FUNC_PER_PARTITION_INFO\t8\n#define QLC_83XX_IDC_MAX_CNA_FUNCTIONS\t\t\t16\n#define QLC_83XX_IDC_MAJOR_VERSION\t\t\t1\n#define QLC_83XX_IDC_MINOR_VERSION\t\t\t0\n#define QLC_83XX_IDC_FLASH_PARAM_ADDR\t\t\t0x3e8020\n\nstruct qlcnic_adapter;\nstruct qlcnic_fw_dump;\n\nstruct qlc_83xx_idc {\n\tint (*state_entry) (struct qlcnic_adapter *);\n\tu64\t\tsec_counter;\n\tu64\t\tdelay;\n\tunsigned long\tstatus;\n\tint\t\terr_code;\n\tint\t\tcollect_dump;\n\tu8\t\tcurr_state;\n\tu8\t\tprev_state;\n\tu8\t\tvnic_state;\n\tu8\t\tvnic_wait_limit;\n\tu8\t\tquiesce_req;\n\tu8\t\tdelay_reset;\n\tchar\t\t**name;\n};\n\nenum qlcnic_vlan_operations {\n\tQLC_VLAN_ADD = 0,\n\tQLC_VLAN_DELETE\n};\n\n \nenum qlcnic_83xx_states {\n\tQLC_83XX_IDC_DEV_UNKNOWN,\n\tQLC_83XX_IDC_DEV_COLD,\n\tQLC_83XX_IDC_DEV_INIT,\n\tQLC_83XX_IDC_DEV_READY,\n\tQLC_83XX_IDC_DEV_NEED_RESET,\n\tQLC_83XX_IDC_DEV_NEED_QUISCENT,\n\tQLC_83XX_IDC_DEV_FAILED,\n\tQLC_83XX_IDC_DEV_QUISCENT\n};\n\n#define QLCNIC_MBX_RSP(reg)\t\tLSW(reg)\n#define QLCNIC_MBX_NUM_REGS(reg)\t(MSW(reg) & 0x1FF)\n#define QLCNIC_MBX_STATUS(reg)\t\t(((reg) >> 25) & 0x7F)\n#define QLCNIC_MBX_HOST(ahw, i)\t((ahw)->pci_base0 + ((i) * 4))\n#define QLCNIC_MBX_FW(ahw, i)\t\t((ahw)->pci_base0 + 0x800 + ((i) * 4))\n\n \n#define QLC_83XX_IDC_COMP_AEN\t\t\t3\n#define QLC_83XX_MBX_AEN_CNT\t\t\t5\n#define QLC_83XX_MODULE_LOADED\t\t\t1\n#define QLC_83XX_MBX_READY\t\t\t2\n#define QLC_83XX_MBX_AEN_ACK\t\t\t3\n#define QLC_83XX_SFP_PRESENT(data)\t\t((data) & 3)\n#define QLC_83XX_SFP_ERR(data)\t\t\t(((data) >> 2) & 3)\n#define QLC_83XX_SFP_MODULE_TYPE(data)\t\t(((data) >> 4) & 0x1F)\n#define QLC_83XX_SFP_CU_LENGTH(data)\t\t(LSB((data) >> 16))\n#define QLC_83XX_SFP_TX_FAULT(data)\t\t((data) & BIT_10)\n#define QLC_83XX_LINK_STATS(data)\t\t((data) & BIT_0)\n#define QLC_83XX_CURRENT_LINK_SPEED(data)\t(((data) >> 3) & 7)\n#define QLC_83XX_LINK_PAUSE(data)\t\t(((data) >> 6) & 3)\n#define QLC_83XX_LINK_LB(data)\t\t\t(((data) >> 8) & 7)\n#define QLC_83XX_LINK_FEC(data)\t\t((data) & BIT_12)\n#define QLC_83XX_LINK_EEE(data)\t\t((data) & BIT_13)\n#define QLC_83XX_DCBX(data)\t\t\t(((data) >> 28) & 7)\n#define QLC_83XX_AUTONEG(data)\t\t\t((data) & BIT_15)\n#define QLC_83XX_TX_PAUSE\t\t\t0x10\n#define QLC_83XX_RX_PAUSE\t\t\t0x20\n#define QLC_83XX_TX_RX_PAUSE\t\t\t0x30\n#define QLC_83XX_CFG_STD_PAUSE\t\t\t(1 << 5)\n#define QLC_83XX_CFG_STD_TX_PAUSE\t\t(1 << 20)\n#define QLC_83XX_CFG_STD_RX_PAUSE\t\t(2 << 20)\n#define QLC_83XX_CFG_STD_TX_RX_PAUSE\t\t(3 << 20)\n#define QLC_83XX_ENABLE_AUTONEG\t\t(1 << 15)\n#define QLC_83XX_CFG_LOOPBACK_HSS\t\t(2 << 1)\n#define QLC_83XX_CFG_LOOPBACK_PHY\t\t(3 << 1)\n#define QLC_83XX_CFG_LOOPBACK_EXT\t\t(4 << 1)\n\n \n#define QLC_83XX_ENABLE_BEACON\t\t0xe\n#define QLC_83XX_BEACON_ON\t\t1\n#define QLC_83XX_BEACON_OFF\t\t0\n#define QLC_83XX_LED_RATE\t\t0xff\n#define QLC_83XX_LED_ACT\t\t(1 << 10)\n#define QLC_83XX_LED_MOD\t\t(0 << 13)\n#define QLC_83XX_LED_CONFIG\t(QLC_83XX_LED_RATE | QLC_83XX_LED_ACT |\t\\\n\t\t\t\t QLC_83XX_LED_MOD)\n\n#define QLC_83XX_10M_LINK\t1\n#define QLC_83XX_100M_LINK\t2\n#define QLC_83XX_1G_LINK\t3\n#define QLC_83XX_10G_LINK\t4\n#define QLC_83XX_STAT_TX\t3\n#define QLC_83XX_STAT_RX\t2\n#define QLC_83XX_STAT_MAC\t1\n#define QLC_83XX_TX_STAT_REGS\t14\n#define QLC_83XX_RX_STAT_REGS\t40\n#define QLC_83XX_MAC_STAT_REGS\t94\n\n#define QLC_83XX_GET_FUNC_PRIVILEGE(VAL, FN)\t(0x3 & ((VAL) >> (FN * 2)))\n#define QLC_83XX_SET_FUNC_OPMODE(VAL, FN)\t((VAL) << (FN * 2))\n#define QLC_83XX_DEFAULT_OPMODE\t\t\t0x55555555\n#define QLC_83XX_PRIVLEGED_FUNC\t\t\t0x1\n#define QLC_83XX_VIRTUAL_FUNC\t\t\t\t0x2\n\n#define QLC_83XX_LB_MAX_FILTERS\t\t\t2048\n#define QLC_83XX_LB_BUCKET_SIZE\t\t\t256\n#define QLC_83XX_MINIMUM_VECTOR\t\t\t3\n#define QLC_83XX_MAX_MC_COUNT\t\t\t38\n#define QLC_83XX_MAX_UC_COUNT\t\t\t4096\n\n#define QLC_83XX_PVID_STRIP_CAPABILITY\t\tBIT_22\n#define QLC_83XX_GET_FUNC_MODE_FROM_NPAR_INFO(val)\t(val & 0x80000000)\n#define QLC_83XX_GET_LRO_CAPABILITY(val)\t\t(val & 0x20)\n#define QLC_83XX_GET_LSO_CAPABILITY(val)\t\t(val & 0x40)\n#define QLC_83XX_GET_HW_LRO_CAPABILITY(val)\t\t(val & 0x400)\n#define QLC_83XX_GET_VLAN_ALIGN_CAPABILITY(val)\t(val & 0x4000)\n#define QLC_83XX_GET_FW_LRO_MSS_CAPABILITY(val)\t(val & 0x20000)\n#define QLC_83XX_ESWITCH_CAPABILITY\t\t\tBIT_23\n#define QLC_83XX_SRIOV_MODE\t\t\t\t0x1\n#define QLCNIC_BRDTYPE_83XX_10G\t\t\t0x0083\n\n#define QLC_83XX_FLASH_SPI_STATUS\t\t0x2808E010\n#define QLC_83XX_FLASH_SPI_CONTROL\t\t0x2808E014\n#define QLC_83XX_FLASH_STATUS\t\t\t0x42100004\n#define QLC_83XX_FLASH_CONTROL\t\t\t0x42110004\n#define QLC_83XX_FLASH_ADDR\t\t\t0x42110008\n#define QLC_83XX_FLASH_WRDATA\t\t\t0x4211000C\n#define QLC_83XX_FLASH_RDDATA\t\t\t0x42110018\n#define QLC_83XX_FLASH_DIRECT_WINDOW\t\t0x42110030\n#define QLC_83XX_FLASH_DIRECT_DATA(DATA)\t(0x42150000 | (0x0000FFFF&DATA))\n#define QLC_83XX_FLASH_SECTOR_ERASE_CMD\t0xdeadbeef\n#define QLC_83XX_FLASH_WRITE_CMD\t\t0xdacdacda\n#define QLC_83XX_FLASH_BULK_WRITE_CMD\t\t0xcadcadca\n#define QLC_83XX_FLASH_READ_RETRY_COUNT\t5000\n#define QLC_83XX_FLASH_STATUS_READY\t\t0x6\n#define QLC_83XX_FLASH_WRITE_MIN\t\t2\n#define QLC_83XX_FLASH_WRITE_MAX\t\t64\n#define QLC_83XX_FLASH_STATUS_REG_POLL_DELAY\t1\n#define QLC_83XX_ERASE_MODE\t\t\t1\n#define QLC_83XX_WRITE_MODE\t\t\t2\n#define QLC_83XX_BULK_WRITE_MODE\t\t3\n#define QLC_83XX_FLASH_FDT_WRITE_DEF_SIG\t0xFD0100\n#define QLC_83XX_FLASH_FDT_ERASE_DEF_SIG\t0xFD0300\n#define QLC_83XX_FLASH_FDT_READ_MFG_ID_VAL\t0xFD009F\n#define QLC_83XX_FLASH_OEM_ERASE_SIG\t\t0xFD03D8\n#define QLC_83XX_FLASH_OEM_WRITE_SIG\t\t0xFD0101\n#define QLC_83XX_FLASH_OEM_READ_SIG\t\t0xFD0005\n#define QLC_83XX_FLASH_ADDR_TEMP_VAL\t\t0x00800000\n#define QLC_83XX_FLASH_ADDR_SECOND_TEMP_VAL\t0x00800001\n#define QLC_83XX_FLASH_WRDATA_DEF\t\t0x0\n#define QLC_83XX_FLASH_READ_CTRL\t\t0x3F\n#define QLC_83XX_FLASH_SPI_CTRL\t\t0x4\n#define QLC_83XX_FLASH_FIRST_ERASE_MS_VAL\t0x2\n#define QLC_83XX_FLASH_SECOND_ERASE_MS_VAL\t0x5\n#define QLC_83XX_FLASH_LAST_ERASE_MS_VAL\t0x3D\n#define QLC_83XX_FLASH_FIRST_MS_PATTERN\t0x43\n#define QLC_83XX_FLASH_SECOND_MS_PATTERN\t0x7F\n#define QLC_83XX_FLASH_LAST_MS_PATTERN\t\t0x7D\n#define QLC_83xx_FLASH_MAX_WAIT_USEC\t\t100\n#define QLC_83XX_FLASH_LOCK_TIMEOUT\t\t10000\n\nenum qlc_83xx_mbx_cmd_type {\n\tQLC_83XX_MBX_CMD_WAIT = 0,\n\tQLC_83XX_MBX_CMD_NO_WAIT,\n\tQLC_83XX_MBX_CMD_BUSY_WAIT,\n};\n\nenum qlc_83xx_mbx_response_states {\n\tQLC_83XX_MBX_RESPONSE_WAIT = 0,\n\tQLC_83XX_MBX_RESPONSE_ARRIVED,\n};\n\n#define QLC_83XX_MBX_RESPONSE_FAILED\t0x2\n#define QLC_83XX_MBX_RESPONSE_UNKNOWN\t0x3\n\n \nenum qlc_83xx_ext_regs {\n\tQLCNIC_GLOBAL_RESET = 0,\n\tQLCNIC_WILDCARD,\n\tQLCNIC_INFORMANT,\n\tQLCNIC_HOST_MBX_CTRL,\n\tQLCNIC_FW_MBX_CTRL,\n\tQLCNIC_BOOTLOADER_ADDR,\n\tQLCNIC_BOOTLOADER_SIZE,\n\tQLCNIC_FW_IMAGE_ADDR,\n\tQLCNIC_MBX_INTR_ENBL,\n\tQLCNIC_DEF_INT_MASK,\n\tQLCNIC_DEF_INT_ID,\n\tQLC_83XX_IDC_MAJ_VERSION,\n\tQLC_83XX_IDC_DEV_STATE,\n\tQLC_83XX_IDC_DRV_PRESENCE,\n\tQLC_83XX_IDC_DRV_ACK,\n\tQLC_83XX_IDC_CTRL,\n\tQLC_83XX_IDC_DRV_AUDIT,\n\tQLC_83XX_IDC_MIN_VERSION,\n\tQLC_83XX_RECOVER_DRV_LOCK,\n\tQLC_83XX_IDC_PF_0,\n\tQLC_83XX_IDC_PF_1,\n\tQLC_83XX_IDC_PF_2,\n\tQLC_83XX_IDC_PF_3,\n\tQLC_83XX_IDC_PF_4,\n\tQLC_83XX_IDC_PF_5,\n\tQLC_83XX_IDC_PF_6,\n\tQLC_83XX_IDC_PF_7,\n\tQLC_83XX_IDC_PF_8,\n\tQLC_83XX_IDC_PF_9,\n\tQLC_83XX_IDC_PF_10,\n\tQLC_83XX_IDC_PF_11,\n\tQLC_83XX_IDC_PF_12,\n\tQLC_83XX_IDC_PF_13,\n\tQLC_83XX_IDC_PF_14,\n\tQLC_83XX_IDC_PF_15,\n\tQLC_83XX_IDC_DEV_PARTITION_INFO_1,\n\tQLC_83XX_IDC_DEV_PARTITION_INFO_2,\n\tQLC_83XX_DRV_OP_MODE,\n\tQLC_83XX_VNIC_STATE,\n\tQLC_83XX_DRV_LOCK,\n\tQLC_83XX_DRV_UNLOCK,\n\tQLC_83XX_DRV_LOCK_ID,\n\tQLC_83XX_ASIC_TEMP,\n};\n\n \n#define QLC_REGISTER_LB_IDC\t\tBIT_0\n#define QLC_REGISTER_DCB_AEN\t\tBIT_1\n#define QLC_83XX_MULTI_TENANCY_INFO\tBIT_29\n#define QLC_INIT_FW_RESOURCES\t\tBIT_31\n\n \nint qlcnic_83xx_get_fw_version(struct qlcnic_adapter *);\nint qlcnic_83xx_issue_cmd(struct qlcnic_adapter *, struct qlcnic_cmd_args *);\nint qlcnic_83xx_setup_intr(struct qlcnic_adapter *);\nvoid qlcnic_83xx_get_func_no(struct qlcnic_adapter *);\nint qlcnic_83xx_cam_lock(struct qlcnic_adapter *);\nvoid qlcnic_83xx_cam_unlock(struct qlcnic_adapter *);\nint qlcnic_send_ctrl_op(struct qlcnic_adapter *, struct qlcnic_cmd_args *, u32);\nvoid qlcnic_83xx_add_sysfs(struct qlcnic_adapter *);\nvoid qlcnic_83xx_remove_sysfs(struct qlcnic_adapter *);\nvoid qlcnic_83xx_write_crb(struct qlcnic_adapter *, char *, loff_t, size_t);\nvoid qlcnic_83xx_read_crb(struct qlcnic_adapter *, char *, loff_t, size_t);\nint qlcnic_83xx_rd_reg_indirect(struct qlcnic_adapter *, ulong, int *);\nint qlcnic_83xx_wrt_reg_indirect(struct qlcnic_adapter *, ulong, u32);\nint qlcnic_83xx_nic_set_promisc(struct qlcnic_adapter *, u32);\nint qlcnic_83xx_config_hw_lro(struct qlcnic_adapter *, int);\nint qlcnic_83xx_config_rss(struct qlcnic_adapter *, int);\nvoid qlcnic_83xx_change_l2_filter(struct qlcnic_adapter *adapter, u64 *addr,\n\t\t\t\t  u16 vlan, struct qlcnic_host_tx_ring *ring);\nint qlcnic_83xx_get_pci_info(struct qlcnic_adapter *, struct qlcnic_pci_info *);\nint qlcnic_83xx_set_nic_info(struct qlcnic_adapter *, struct qlcnic_info *);\nvoid qlcnic_83xx_initialize_nic(struct qlcnic_adapter *, int);\n\nint qlcnic_83xx_napi_add(struct qlcnic_adapter *, struct net_device *);\nvoid qlcnic_83xx_napi_del(struct qlcnic_adapter *);\nvoid qlcnic_83xx_napi_enable(struct qlcnic_adapter *);\nvoid qlcnic_83xx_napi_disable(struct qlcnic_adapter *);\nint qlcnic_83xx_config_led(struct qlcnic_adapter *, u32, u32);\nint qlcnic_ind_wr(struct qlcnic_adapter *, u32, u32);\nint qlcnic_ind_rd(struct qlcnic_adapter *, u32);\nint qlcnic_83xx_create_rx_ctx(struct qlcnic_adapter *);\nint qlcnic_83xx_create_tx_ctx(struct qlcnic_adapter *,\n\t\t\t      struct qlcnic_host_tx_ring *, int);\nvoid qlcnic_83xx_del_rx_ctx(struct qlcnic_adapter *);\nvoid qlcnic_83xx_del_tx_ctx(struct qlcnic_adapter *,\n\t\t\t    struct qlcnic_host_tx_ring *);\nint qlcnic_83xx_get_nic_info(struct qlcnic_adapter *, struct qlcnic_info *, u8);\nint qlcnic_83xx_setup_link_event(struct qlcnic_adapter *, int);\nvoid qlcnic_83xx_process_rcv_ring_diag(struct qlcnic_host_sds_ring *);\nint qlcnic_83xx_config_intrpt(struct qlcnic_adapter *, bool);\nint qlcnic_83xx_sre_macaddr_change(struct qlcnic_adapter *, u8 *, u16, u8);\nint qlcnic_83xx_get_mac_address(struct qlcnic_adapter *, u8 *, u8);\nint qlcnic_83xx_alloc_mbx_args(struct qlcnic_cmd_args *,\n\t\t\t       struct qlcnic_adapter *, u32);\nvoid qlcnic_free_mbx_args(struct qlcnic_cmd_args *);\nvoid qlcnic_set_npar_data(struct qlcnic_adapter *, const struct qlcnic_info *,\n\t\t\t  struct qlcnic_info *);\nint qlcnic_83xx_config_intr_coal(struct qlcnic_adapter *,\n\t\t\t\t struct ethtool_coalesce *);\nint qlcnic_83xx_set_rx_tx_intr_coal(struct qlcnic_adapter *);\nint qlcnic_83xx_get_port_info(struct qlcnic_adapter *);\nvoid qlcnic_83xx_enable_mbx_interrupt(struct qlcnic_adapter *);\nvoid qlcnic_83xx_disable_mbx_intr(struct qlcnic_adapter *);\nirqreturn_t qlcnic_83xx_clear_legacy_intr(struct qlcnic_adapter *);\nirqreturn_t qlcnic_83xx_intr(int, void *);\nirqreturn_t qlcnic_83xx_tmp_intr(int, void *);\nvoid qlcnic_83xx_check_vf(struct qlcnic_adapter *,\n\t\t\t  const struct pci_device_id *);\nint qlcnic_83xx_config_default_opmode(struct qlcnic_adapter *);\nint qlcnic_83xx_setup_mbx_intr(struct qlcnic_adapter *);\nvoid qlcnic_83xx_free_mbx_intr(struct qlcnic_adapter *);\nvoid qlcnic_83xx_register_map(struct qlcnic_hardware_context *);\nvoid qlcnic_83xx_idc_aen_work(struct work_struct *);\nvoid qlcnic_83xx_config_ipaddr(struct qlcnic_adapter *, __be32, int);\n\nint qlcnic_83xx_erase_flash_sector(struct qlcnic_adapter *, u32);\nint qlcnic_83xx_flash_bulk_write(struct qlcnic_adapter *, u32, u32 *, int);\nint qlcnic_83xx_flash_write32(struct qlcnic_adapter *, u32, u32 *);\nint qlcnic_83xx_lock_flash(struct qlcnic_adapter *);\nvoid qlcnic_83xx_unlock_flash(struct qlcnic_adapter *);\nint qlcnic_83xx_save_flash_status(struct qlcnic_adapter *);\nint qlcnic_83xx_restore_flash_status(struct qlcnic_adapter *, int);\nint qlcnic_83xx_read_flash_mfg_id(struct qlcnic_adapter *);\nint qlcnic_83xx_read_flash_descriptor_table(struct qlcnic_adapter *);\nint qlcnic_83xx_flash_read32(struct qlcnic_adapter *, u32, u8 *, int);\nint qlcnic_83xx_lockless_flash_read32(struct qlcnic_adapter *,\n\t\t\t\t      u32, u8 *, int);\nint qlcnic_83xx_init(struct qlcnic_adapter *);\nint qlcnic_83xx_idc_ready_state_entry(struct qlcnic_adapter *);\nvoid qlcnic_83xx_idc_poll_dev_state(struct work_struct *);\nvoid qlcnic_83xx_idc_exit(struct qlcnic_adapter *);\nvoid qlcnic_83xx_idc_request_reset(struct qlcnic_adapter *, u32);\nint qlcnic_83xx_lock_driver(struct qlcnic_adapter *);\nvoid qlcnic_83xx_unlock_driver(struct qlcnic_adapter *);\nint qlcnic_83xx_set_default_offload_settings(struct qlcnic_adapter *);\nint qlcnic_83xx_idc_vnic_pf_entry(struct qlcnic_adapter *);\nint qlcnic_83xx_disable_vnic_mode(struct qlcnic_adapter *, int);\nint qlcnic_83xx_config_vnic_opmode(struct qlcnic_adapter *);\nint qlcnic_83xx_get_vnic_vport_info(struct qlcnic_adapter *,\n\t\t\t\t    struct qlcnic_info *, u8);\nint qlcnic_83xx_get_vnic_pf_info(struct qlcnic_adapter *, struct qlcnic_info *);\nint qlcnic_83xx_set_port_eswitch_status(struct qlcnic_adapter *, int, int *);\n\nvoid qlcnic_83xx_get_minidump_template(struct qlcnic_adapter *);\nvoid qlcnic_83xx_get_stats(struct qlcnic_adapter *adapter, u64 *data);\nint qlcnic_83xx_extend_md_capab(struct qlcnic_adapter *);\nint qlcnic_83xx_get_link_ksettings(struct qlcnic_adapter *adapter,\n\t\t\t\t   struct ethtool_link_ksettings *ecmd);\nint qlcnic_83xx_set_link_ksettings(struct qlcnic_adapter *adapter,\n\t\t\t\t   const struct ethtool_link_ksettings *ecmd);\nvoid qlcnic_83xx_get_pauseparam(struct qlcnic_adapter *,\n\t\t\t\tstruct ethtool_pauseparam *);\nint qlcnic_83xx_set_pauseparam(struct qlcnic_adapter *,\n\t\t\t       struct ethtool_pauseparam *);\nint qlcnic_83xx_test_link(struct qlcnic_adapter *);\nvoid qlcnic_83xx_get_port_type(struct qlcnic_adapter *adapter);\nint qlcnic_83xx_reg_test(struct qlcnic_adapter *);\nint qlcnic_83xx_get_regs_len(struct qlcnic_adapter *);\nint qlcnic_83xx_get_registers(struct qlcnic_adapter *, u32 *);\nint qlcnic_83xx_loopback_test(struct net_device *, u8);\nint qlcnic_83xx_interrupt_test(struct net_device *);\nint qlcnic_83xx_set_led(struct net_device *, enum ethtool_phys_id_state);\nint qlcnic_83xx_flash_test(struct qlcnic_adapter *);\nint qlcnic_83xx_enable_flash_write(struct qlcnic_adapter *);\nint qlcnic_83xx_disable_flash_write(struct qlcnic_adapter *);\nvoid qlcnic_83xx_enable_mbx_poll(struct qlcnic_adapter *);\nvoid qlcnic_83xx_disable_mbx_poll(struct qlcnic_adapter *);\nint qlcnic_83xx_idc_init(struct qlcnic_adapter *);\nint qlcnic_83xx_idc_reattach_driver(struct qlcnic_adapter *);\nint qlcnic_83xx_set_vnic_opmode(struct qlcnic_adapter *);\nint qlcnic_83xx_check_vnic_state(struct qlcnic_adapter *);\nvoid qlcnic_83xx_aer_stop_poll_work(struct qlcnic_adapter *);\nint qlcnic_83xx_aer_reset(struct qlcnic_adapter *);\nvoid qlcnic_83xx_aer_start_poll_work(struct qlcnic_adapter *);\nu32 qlcnic_83xx_get_saved_state(void *, u32);\nvoid qlcnic_83xx_set_saved_state(void *, u32, u32);\nvoid qlcnic_83xx_cache_tmpl_hdr_values(struct qlcnic_fw_dump *);\nu32 qlcnic_83xx_get_cap_size(void *, int);\nvoid qlcnic_83xx_set_sys_info(void *, int, u32);\nvoid qlcnic_83xx_store_cap_mask(void *, u32);\nint qlcnic_ms_mem_write128(struct qlcnic_adapter *, u64, u32 *, u32);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}