#   step REPORT : Synthesizing module : rl_clock_ctrl
#   step REPORT : [39.349] Optimizing module : rl_clock_ctrl
#   step REPORT : [39.350] Instance count of module rl_clock_ctrl is 2
#   step REPORT : [6.1691] Total net count: 94
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 8 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 3
#   step REPORT : [6.1696] Total LUT area: 13
#   step REPORT : [6.1697] State    : 19
#   step REPORT : [6.1697]   (FF)   : 19
#   step REPORT : [6.1697] +CSA LUTs: 4
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_clock_ctrl' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  19 |                  17 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  59 |                   4 |                   0 |                   0 |                   0 || rl_clock_ctrl
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_clock_ctrl' to 'edif/rl_clock_ctrl/rl_clock_ctrl.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_clock_ctrl/rl_clock_ctrl.edf.gz'
#   step SERIALIZE : #bytes in: 3082, #bytes out: 1740, compression ratio: 1.771264
#   step REPORT : [87.28] Resource usage for rl_clock_ctrl: 0.074s 0.0M
