amd64-linux/generated/cachelease2_m/obj/MemoryControl.d amd64-linux/generated/cachelease2_m/obj/MemoryControl.o: system/MemoryControl.C common/Global.h \
 ../common/std-includes.h common/Debug.h common/Debug.def ../common/Map.h \
 ../common/Vector.h ../common/std-includes.h common/Address.h \
 common/Global.h config/RubyConfig.h ../common/ioutil/vardecl.h \
 config/config.include system/NodeID.h ../common/util.h \
 system/MachineID.h generated/cachelease2_m/MachineType.h \
 profiler/Profiler.h generated/cachelease2_m/GenericMachineType.h \
 common/Histogram.h ../common/Vector.h common/Consumer.h \
 eventqueue/EventQueue.h generated/cachelease2_m/AccessModeType.h \
 generated/cachelease2_m/AccessType.h \
 generated/cachelease2_m/PrefetchBit.h common/Set.h common/OptBigSet.h \
 generated/cachelease2_m/CacheRequestType.h \
 generated/cachelease2_m/GenericRequestType.h \
 generated/cachelease2_m/MessageSizeType.h common/IntSet.h \
 slicc_interface/AbstractChip.h generated/cachelease2_m/L1Cache_Entry.h \
 ../common/Allocator.h generated/cachelease2_m/L1Cache_State.h \
 common/DataBlock.h slicc_interface/AbstractCacheEntry.h \
 generated/cachelease2_m/AccessPermission.h system/Sequencer.h \
 common/MemfetchSet.h common/Set.h system/Sequencer_t.h system/System.h \
 slicc_interface/RubySlicc_ComponentMapping.h common/NetDest.h \
 slicc_interface/NetworkMessage.h ../common/RefCnt.h \
 ../common/RefCountable.h ../common/RefCnt.h slicc_interface/Message.h \
 network/Network.h system/MemoryControl.h slicc_interface/Message.h \
 system/MemoryNode.h generated/cachelease2_m/MemoryRequestType.h \
 generated/cachelease2_m/MemoryMsg.h \
 generated/cachelease2_m/MemoryRequestType.h \
 generated/cachelease2_m/MessageSizeType.h \
 generated/cachelease2_m/PrefetchBit.h system/AbstractMemOrCache.h
