

================================================================
== Vivado HLS Report for 'multiply_a11'
================================================================
* Date:           Tue Oct 11 02:55:52 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mp3a
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2020201|  4020201|  2020201|  4020201|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                 |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1         |  2020200|  4020200| 20202 ~ 40202 |          -|          -|   100|    no    |
        | + Loop 1.1      |    20200|    40200|   202 ~ 402   |          -|          -|   100|    no    |
        |  ++ Loop 1.1.1  |      200|      400|     2 ~ 4     |          -|          -|   100|    no    |
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 7 3 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @multiply_a11_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind" [mp3a/multiply_partA1-1.c:3]   --->   Operation 18 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind" [mp3a/multiply_partA1-1.c:3]   --->   Operation 19 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind" [mp3a/multiply_partA1-1.c:3]   --->   Operation 20 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.loopexit" [mp3a/multiply_partA1-1.c:4]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i14 [ 0, %0 ], [ %add_ln4, %.loopexit.loopexit ]" [mp3a/multiply_partA1-1.c:4]   --->   Operation 23 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.81ns)   --->   "%add_ln4 = add i14 %phi_mul1, 100" [mp3a/multiply_partA1-1.c:4]   --->   Operation 24 'add' 'add_ln4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i7 %i_0 to i32" [mp3a/multiply_partA1-1.c:4]   --->   Operation 25 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.48ns)   --->   "%icmp_ln4 = icmp eq i7 %i_0, -28" [mp3a/multiply_partA1-1.c:4]   --->   Operation 26 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [mp3a/multiply_partA1-1.c:4]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4, label %3, label %.preheader2.preheader" [mp3a/multiply_partA1-1.c:4]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln7 = icmp slt i32 %zext_ln4, %mC_read" [mp3a/multiply_partA1-1.c:7]   --->   Operation 30 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader2" [mp3a/multiply_partA1-1.c:5]   --->   Operation 31 'br' <Predicate = (!icmp_ln4)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [mp3a/multiply_partA1-1.c:13]   --->   Operation 32 'ret' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %.preheader2.preheader ], [ %j, %.preheader2.loopexit ]"   --->   Operation 33 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i7 %j_0 to i32" [mp3a/multiply_partA1-1.c:5]   --->   Operation 34 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.48ns)   --->   "%icmp_ln5 = icmp eq i7 %j_0, -28" [mp3a/multiply_partA1-1.c:5]   --->   Operation 35 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 36 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [mp3a/multiply_partA1-1.c:5]   --->   Operation 37 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5, label %.loopexit.loopexit, label %.preheader.preheader" [mp3a/multiply_partA1-1.c:5]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln7_1 = icmp slt i32 %zext_ln5, %nC_read" [mp3a/multiply_partA1-1.c:7]   --->   Operation 39 'icmp' 'icmp_ln7_1' <Predicate = (!icmp_ln5)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i7 %j_0 to i14" [mp3a/multiply_partA1-1.c:8]   --->   Operation 40 'zext' 'zext_ln8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.81ns)   --->   "%add_ln8_1 = add i14 %phi_mul1, %zext_ln8" [mp3a/multiply_partA1-1.c:8]   --->   Operation 41 'add' 'add_ln8_1' <Predicate = (!icmp_ln5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i14 %add_ln8_1 to i64" [mp3a/multiply_partA1-1.c:8]   --->   Operation 42 'zext' 'zext_ln8_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %zext_ln8_1" [mp3a/multiply_partA1-1.c:8]   --->   Operation 43 'getelementptr' 'C_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader" [mp3a/multiply_partA1-1.c:6]   --->   Operation 44 'br' <Predicate = (!icmp_ln5)> <Delay = 1.76>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 45 'br' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 46 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ %add_ln7, %._crit_edge ], [ 0, %.preheader.preheader ]" [mp3a/multiply_partA1-1.c:7]   --->   Operation 47 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i7 %k_0 to i32" [mp3a/multiply_partA1-1.c:6]   --->   Operation 48 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln6 = icmp eq i7 %k_0, -28" [mp3a/multiply_partA1-1.c:6]   --->   Operation 49 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.87ns)   --->   "%k = add i7 %k_0, 1" [mp3a/multiply_partA1-1.c:6]   --->   Operation 51 'add' 'k' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %.preheader2.loopexit, label %1" [mp3a/multiply_partA1-1.c:6]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln7_2 = icmp slt i32 %zext_ln6, %nA_read" [mp3a/multiply_partA1-1.c:7]   --->   Operation 53 'icmp' 'icmp_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln7_1)   --->   "%and_ln7 = and i1 %icmp_ln7_1, %icmp_ln7_2" [mp3a/multiply_partA1-1.c:7]   --->   Operation 54 'and' 'and_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln7_1 = and i1 %and_ln7, %icmp_ln7" [mp3a/multiply_partA1-1.c:7]   --->   Operation 55 'and' 'and_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.81ns)   --->   "%add_ln7 = add i14 %phi_mul, 100" [mp3a/multiply_partA1-1.c:7]   --->   Operation 56 'add' 'add_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %and_ln7_1, label %2, label %._crit_edge" [mp3a/multiply_partA1-1.c:7]   --->   Operation 57 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln8_2 = zext i7 %k_0 to i14" [mp3a/multiply_partA1-1.c:8]   --->   Operation 58 'zext' 'zext_ln8_2' <Predicate = (!icmp_ln6 & and_ln7_1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.81ns)   --->   "%add_ln8_2 = add i14 %phi_mul1, %zext_ln8_2" [mp3a/multiply_partA1-1.c:8]   --->   Operation 59 'add' 'add_ln8_2' <Predicate = (!icmp_ln6 & and_ln7_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln8_3 = zext i14 %add_ln8_2 to i64" [mp3a/multiply_partA1-1.c:8]   --->   Operation 60 'zext' 'zext_ln8_3' <Predicate = (!icmp_ln6 & and_ln7_1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln8_3" [mp3a/multiply_partA1-1.c:8]   --->   Operation 61 'getelementptr' 'A_addr' <Predicate = (!icmp_ln6 & and_ln7_1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.81ns)   --->   "%add_ln8_3 = add i14 %phi_mul, %zext_ln8" [mp3a/multiply_partA1-1.c:8]   --->   Operation 62 'add' 'add_ln8_3' <Predicate = (!icmp_ln6 & and_ln7_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln8_4 = zext i14 %add_ln8_3 to i64" [mp3a/multiply_partA1-1.c:8]   --->   Operation 63 'zext' 'zext_ln8_4' <Predicate = (!icmp_ln6 & and_ln7_1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln8_4" [mp3a/multiply_partA1-1.c:8]   --->   Operation 64 'getelementptr' 'B_addr' <Predicate = (!icmp_ln6 & and_ln7_1)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [mp3a/multiply_partA1-1.c:8]   --->   Operation 65 'load' 'A_load' <Predicate = (!icmp_ln6 & and_ln7_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [mp3a/multiply_partA1-1.c:8]   --->   Operation 66 'load' 'B_load' <Predicate = (!icmp_ln6 & and_ln7_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 67 'br' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [mp3a/multiply_partA1-1.c:8]   --->   Operation 68 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 69 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [mp3a/multiply_partA1-1.c:8]   --->   Operation 69 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [mp3a/multiply_partA1-1.c:8]   --->   Operation 70 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 71 [1/1] (8.51ns)   --->   "%mul_ln8 = mul nsw i32 %B_load, %A_load" [mp3a/multiply_partA1-1.c:8]   --->   Operation 71 'mul' 'mul_ln8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [mp3a/multiply_partA1-1.c:8]   --->   Operation 72 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln8 = add nsw i32 %mul_ln8, %C_load" [mp3a/multiply_partA1-1.c:8]   --->   Operation 73 'add' 'add_ln8' <Predicate = (and_ln7_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (3.25ns)   --->   "store i32 %add_ln8, i32* %C_addr, align 4" [mp3a/multiply_partA1-1.c:8]   --->   Operation 74 'store' <Predicate = (and_ln7_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mp3a/multiply_partA1-1.c:9]   --->   Operation 75 'br' <Predicate = (and_ln7_1)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader" [mp3a/multiply_partA1-1.c:6]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
nC_read           (read             ) [ 00111111]
mC_read           (read             ) [ 00111111]
nA_read           (read             ) [ 00111111]
br_ln4            (br               ) [ 01111111]
i_0               (phi              ) [ 00100000]
phi_mul1          (phi              ) [ 00111111]
add_ln4           (add              ) [ 01111111]
zext_ln4          (zext             ) [ 00000000]
icmp_ln4          (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
i                 (add              ) [ 01111111]
br_ln4            (br               ) [ 00000000]
icmp_ln7          (icmp             ) [ 00011111]
br_ln5            (br               ) [ 00111111]
ret_ln13          (ret              ) [ 00000000]
j_0               (phi              ) [ 00010000]
zext_ln5          (zext             ) [ 00000000]
icmp_ln5          (icmp             ) [ 00111111]
empty_2           (speclooptripcount) [ 00000000]
j                 (add              ) [ 00111111]
br_ln5            (br               ) [ 00000000]
icmp_ln7_1        (icmp             ) [ 00001111]
zext_ln8          (zext             ) [ 00001111]
add_ln8_1         (add              ) [ 00000000]
zext_ln8_1        (zext             ) [ 00000000]
C_addr            (getelementptr    ) [ 00001111]
br_ln6            (br               ) [ 00111111]
br_ln0            (br               ) [ 01111111]
k_0               (phi              ) [ 00001000]
phi_mul           (phi              ) [ 00001000]
zext_ln6          (zext             ) [ 00000000]
icmp_ln6          (icmp             ) [ 00111111]
empty_3           (speclooptripcount) [ 00000000]
k                 (add              ) [ 00111111]
br_ln6            (br               ) [ 00000000]
icmp_ln7_2        (icmp             ) [ 00000000]
and_ln7           (and              ) [ 00000000]
and_ln7_1         (and              ) [ 00111111]
add_ln7           (add              ) [ 00111111]
br_ln7            (br               ) [ 00000000]
zext_ln8_2        (zext             ) [ 00000000]
add_ln8_2         (add              ) [ 00000000]
zext_ln8_3        (zext             ) [ 00000000]
A_addr            (getelementptr    ) [ 00000100]
add_ln8_3         (add              ) [ 00000000]
zext_ln8_4        (zext             ) [ 00000000]
B_addr            (getelementptr    ) [ 00000100]
br_ln0            (br               ) [ 00111111]
A_load            (load             ) [ 00000010]
B_load            (load             ) [ 00000010]
mul_ln8           (mul              ) [ 00111001]
C_load            (load             ) [ 00111001]
add_ln8           (add              ) [ 00000000]
store_ln8         (store            ) [ 00000000]
br_ln9            (br               ) [ 00000000]
br_ln6            (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiply_a11_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="nC_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mC_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="nA_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="C_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="A_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="14" slack="0"/>
<pin id="71" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="B_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="14" slack="0"/>
<pin id="78" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="2"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_load/5 store_ln8/7 "/>
</bind>
</comp>

<comp id="98" class="1005" name="i_0_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="1"/>
<pin id="100" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_0_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="phi_mul1_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="1"/>
<pin id="111" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="phi_mul1_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="14" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="1"/>
<pin id="123" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="k_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="1"/>
<pin id="134" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="k_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="143" class="1005" name="phi_mul_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="1"/>
<pin id="145" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="phi_mul_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln4_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln5_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln5_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="6" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln7_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln8_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln8_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="14" slack="1"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln8_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln6_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="k_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln7_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="3"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_2/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln7_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="and_ln7_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="2"/>
<pin id="246" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_1/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln8_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_2/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln8_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="2"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_2/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln8_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_3/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln8_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="1"/>
<pin id="272" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_3/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln8_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_4/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="mul_ln8_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln8_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/7 "/>
</bind>
</comp>

<comp id="288" class="1005" name="nC_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2"/>
<pin id="290" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="mC_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="nA_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="3"/>
<pin id="300" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="add_ln4_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="14" slack="0"/>
<pin id="305" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln4 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="316" class="1005" name="icmp_ln7_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="2"/>
<pin id="318" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="324" class="1005" name="j_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln7_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln7_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="zext_ln8_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="1"/>
<pin id="336" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="339" class="1005" name="C_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="2"/>
<pin id="341" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="k_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="352" class="1005" name="and_ln7_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="3"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln7_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_ln7_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="14" slack="0"/>
<pin id="358" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="361" class="1005" name="A_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="14" slack="1"/>
<pin id="363" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="B_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="14" slack="1"/>
<pin id="368" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="A_load_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="376" class="1005" name="B_load_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="mul_ln8_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln8 "/>
</bind>
</comp>

<comp id="386" class="1005" name="C_load_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="40" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="67" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="74" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="113" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="102" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="102" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="102" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="160" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="125" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="125" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="125" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="181" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="125" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="109" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="220"><net_src comp="136" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="136" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="136" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="217" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="233" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="147" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="136" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="109" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="273"><net_src comp="147" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="287"><net_src comp="283" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="291"><net_src comp="42" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="296"><net_src comp="48" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="301"><net_src comp="54" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="306"><net_src comp="154" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="314"><net_src comp="170" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="319"><net_src comp="176" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="327"><net_src comp="191" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="332"><net_src comp="197" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="337"><net_src comp="202" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="342"><net_src comp="60" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="350"><net_src comp="227" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="355"><net_src comp="243" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="248" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="364"><net_src comp="67" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="369"><net_src comp="74" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="374"><net_src comp="81" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="379"><net_src comp="87" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="384"><net_src comp="279" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="389"><net_src comp="93" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="283" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 }
 - Input state : 
	Port: multiply_a11 : A | {4 5 }
	Port: multiply_a11 : B | {4 5 }
	Port: multiply_a11 : C | {5 6 }
	Port: multiply_a11 : nA | {1 }
	Port: multiply_a11 : mC | {1 }
	Port: multiply_a11 : nC | {1 }
  - Chain level:
	State 1
	State 2
		add_ln4 : 1
		zext_ln4 : 1
		icmp_ln4 : 1
		i : 1
		br_ln4 : 2
		icmp_ln7 : 2
	State 3
		zext_ln5 : 1
		icmp_ln5 : 1
		j : 1
		br_ln5 : 2
		icmp_ln7_1 : 2
		zext_ln8 : 1
		add_ln8_1 : 2
		zext_ln8_1 : 3
		C_addr : 4
	State 4
		zext_ln6 : 1
		icmp_ln6 : 1
		k : 1
		br_ln6 : 2
		icmp_ln7_2 : 2
		and_ln7 : 3
		and_ln7_1 : 3
		add_ln7 : 1
		br_ln7 : 3
		zext_ln8_2 : 1
		add_ln8_2 : 2
		zext_ln8_3 : 3
		A_addr : 4
		add_ln8_3 : 1
		zext_ln8_4 : 2
		B_addr : 3
		A_load : 5
		B_load : 4
	State 5
	State 6
	State 7
		store_ln8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln4_fu_154   |    0    |    0    |    19   |
|          |      i_fu_170      |    0    |    0    |    15   |
|          |      j_fu_191      |    0    |    0    |    15   |
|          |  add_ln8_1_fu_206  |    0    |    0    |    19   |
|    add   |      k_fu_227      |    0    |    0    |    15   |
|          |   add_ln7_fu_248   |    0    |    0    |    19   |
|          |  add_ln8_2_fu_258  |    0    |    0    |    19   |
|          |  add_ln8_3_fu_269  |    0    |    0    |    19   |
|          |   add_ln8_fu_283   |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln4_fu_164  |    0    |    0    |    11   |
|          |   icmp_ln7_fu_176  |    0    |    0    |    18   |
|   icmp   |   icmp_ln5_fu_185  |    0    |    0    |    11   |
|          |  icmp_ln7_1_fu_197 |    0    |    0    |    18   |
|          |   icmp_ln6_fu_221  |    0    |    0    |    11   |
|          |  icmp_ln7_2_fu_233 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln8_fu_279   |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln7_fu_238   |    0    |    0    |    2    |
|          |  and_ln7_1_fu_243  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          | nC_read_read_fu_42 |    0    |    0    |    0    |
|   read   | mC_read_read_fu_48 |    0    |    0    |    0    |
|          | nA_read_read_fu_54 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   zext_ln4_fu_160  |    0    |    0    |    0    |
|          |   zext_ln5_fu_181  |    0    |    0    |    0    |
|          |   zext_ln8_fu_202  |    0    |    0    |    0    |
|   zext   |  zext_ln8_1_fu_212 |    0    |    0    |    0    |
|          |   zext_ln6_fu_217  |    0    |    0    |    0    |
|          |  zext_ln8_2_fu_254 |    0    |    0    |    0    |
|          |  zext_ln8_3_fu_264 |    0    |    0    |    0    |
|          |  zext_ln8_4_fu_274 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   290   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  A_addr_reg_361  |   14   |
|  A_load_reg_371  |   32   |
|  B_addr_reg_366  |   14   |
|  B_load_reg_376  |   32   |
|  C_addr_reg_339  |   14   |
|  C_load_reg_386  |   32   |
|  add_ln4_reg_303 |   14   |
|  add_ln7_reg_356 |   14   |
| and_ln7_1_reg_352|    1   |
|    i_0_reg_98    |    7   |
|     i_reg_311    |    7   |
|icmp_ln7_1_reg_329|    1   |
| icmp_ln7_reg_316 |    1   |
|    j_0_reg_121   |    7   |
|     j_reg_324    |    7   |
|    k_0_reg_132   |    7   |
|     k_reg_347    |    7   |
|  mC_read_reg_293 |   32   |
|  mul_ln8_reg_381 |   32   |
|  nA_read_reg_298 |   32   |
|  nC_read_reg_288 |   32   |
| phi_mul1_reg_109 |   14   |
|  phi_mul_reg_143 |   14   |
| zext_ln8_reg_334 |   14   |
+------------------+--------+
|       Total      |   381  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_87 |  p0  |   2  |  14  |   28   ||    9    |
| phi_mul1_reg_109 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   290  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   381  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   381  |   317  |
+-----------+--------+--------+--------+--------+
