# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 23 2015 17:44:31

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: HSyncDebug
			6.2.3::Path details for port: Pixel
			6.2.4::Path details for port: PixelDebug
			6.2.5::Path details for port: VSync
			6.2.6::Path details for port: VSyncDebug
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: HSyncDebug
			6.5.3::Path details for port: Pixel
			6.5.4::Path details for port: PixelDebug
			6.5.5::Path details for port: VSync
			6.5.6::Path details for port: VSyncDebug
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE    | Frequency: 36.37 MHz  | Target: 102.21 MHz  | 
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL  | N/A                   | Target: 102.21 MHz  | 
Clock: SimpleVGA|Clock12MHz              | N/A                   | Target: 24.41 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock50MHz.PLL_inst/PLLOUTCORE  Clock50MHz.PLL_inst/PLLOUTCORE  9783.88          -17709      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase             
----------  ----------  ------------  --------------------------------  
HSync       Clock12MHz  13946         Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14535         Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  14296         Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  14843         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  14584         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14184         Clock50MHz.PLL_inst/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase             
----------  ----------  --------------------  --------------------------------  
HSync       Clock12MHz  13519                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14122                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13891                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  14417                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  14179                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  13751                 Clock50MHz.PLL_inst/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
************************************************************
Clock: Clock50MHz.PLL_inst/PLLOUTCORE
Frequency: 36.37 MHz | Target: 102.21 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_2_LC_9_9_1/lcout
Path End         : Pixel_1_LC_6_8_1/in2
Capture Clock    : Pixel_1_LC_6_8_1/clk
Setup Constraint : 9784p
Path slack       : -17709p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    9784
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7825
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    17237

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7825
+ Clock To Q                                                       540
+ Data Path Delay                                                26581
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    34946
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__538/I                                                              Odrv4                                   0              1127  RISE       1
I__538/O                                                              Odrv4                                 351              1478  RISE       1
I__539/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__539/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__540/I                                                              LocalMux                                0              1765  RISE       1
I__540/O                                                              LocalMux                              330              2095  RISE       1
I__541/I                                                              IoInMux                                 0              2095  RISE       1
I__541/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__532/I                                                              Odrv4                                   0              4978  RISE       1
I__532/O                                                              Odrv4                                 351              5328  RISE       1
I__533/I                                                              Span4Mux_v                              0              5328  RISE       1
I__533/O                                                              Span4Mux_v                            351              5679  RISE       1
I__534/I                                                              Span4Mux_h                              0              5679  RISE       1
I__534/O                                                              Span4Mux_h                            302              5980  RISE       1
I__535/I                                                              Span4Mux_s1_h                           0              5980  RISE       1
I__535/O                                                              Span4Mux_s1_h                         175              6156  RISE       1
I__536/I                                                              LocalMux                                0              6156  RISE       1
I__536/O                                                              LocalMux                              330              6485  RISE       1
I__537/I                                                              IoInMux                                 0              6485  RISE       1
I__537/O                                                              IoInMux                               259              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7362  RISE      33
I__2872/I                                                             gio2CtrlBuf                             0              7362  RISE       1
I__2872/O                                                             gio2CtrlBuf                             0              7362  RISE       1
I__2873/I                                                             GlobalMux                               0              7362  RISE       1
I__2873/O                                                             GlobalMux                             154              7516  RISE       1
I__2884/I                                                             ClkMux                                  0              7516  RISE       1
I__2884/O                                                             ClkMux                                309              7825  RISE       1
beamX_2_LC_9_9_1/clk                                                  LogicCell40_SEQ_MODE_1000               0              7825  RISE       1

Data path
pin name                                                                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_2_LC_9_9_1/lcout                                                                 LogicCell40_SEQ_MODE_1000    540              8365  -17709  RISE       4
I__3176/I                                                                              Odrv4                          0              8365  -17709  RISE       1
I__3176/O                                                                              Odrv4                        351              8716  -17709  RISE       1
I__3179/I                                                                              LocalMux                       0              8716  -17709  RISE       1
I__3179/O                                                                              LocalMux                     330              9045  -17709  RISE       1
I__3183/I                                                                              InMux                          0              9045  -17709  RISE       1
I__3183/O                                                                              InMux                        259              9305  -17709  RISE       1
I__3186/I                                                                              CascadeMux                     0              9305  -17709  RISE       1
I__3186/O                                                                              CascadeMux                     0              9305  -17709  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_9_11_2/in2                                             LogicCell40_SEQ_MODE_0000      0              9305  -17709  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_9_11_2/carryout                                        LogicCell40_SEQ_MODE_0000    231              9536  -17709  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_9_11_3/carryin                                         LogicCell40_SEQ_MODE_0000      0              9536  -17709  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_9_11_3/carryout                                        LogicCell40_SEQ_MODE_0000    126              9663  -17709  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_9_11_4/carryin                                         LogicCell40_SEQ_MODE_0000      0              9663  -17709  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_9_11_4/carryout                                        LogicCell40_SEQ_MODE_0000    126              9789  -17709  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_9_11_5/carryin                                         LogicCell40_SEQ_MODE_0000      0              9789  -17709  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_9_11_5/carryout                                        LogicCell40_SEQ_MODE_0000    126              9915  -17709  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_9_11_6/carryin                                         LogicCell40_SEQ_MODE_0000      0              9915  -17709  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_9_11_6/carryout                                        LogicCell40_SEQ_MODE_0000    126             10041  -17709  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_9_11_7/carryin                                         LogicCell40_SEQ_MODE_0000      0             10041  -17709  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_9_11_7/carryout                                        LogicCell40_SEQ_MODE_0000    126             10168  -17709  RISE       1
IN_MUX_bfv_9_12_0_/carryinitin                                                         ICE_CARRY_IN_MUX               0             10168  -17709  RISE       1
IN_MUX_bfv_9_12_0_/carryinitout                                                        ICE_CARRY_IN_MUX             196             10364  -17709  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_9_12_0/carryin                                         LogicCell40_SEQ_MODE_0000      0             10364  -17709  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_9_12_0/carryout                                        LogicCell40_SEQ_MODE_0000    126             10490  -17709  RISE       1
I__2942/I                                                                              InMux                          0             10490  -17709  RISE       1
I__2942/O                                                                              InMux                        259             10750  -17709  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_9_12_1/in3                                             LogicCell40_SEQ_MODE_0000      0             10750  -17709  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_9_12_1/lcout                                           LogicCell40_SEQ_MODE_0000    316             11065  -17709  RISE      24
I__3239/I                                                                              Odrv4                          0             11065  -17709  RISE       1
I__3239/O                                                                              Odrv4                        351             11416  -17709  RISE       1
I__3246/I                                                                              LocalMux                       0             11416  -17709  RISE       1
I__3246/O                                                                              LocalMux                     330             11746  -17709  RISE       1
I__3263/I                                                                              InMux                          0             11746  -17709  RISE       1
I__3263/O                                                                              InMux                        259             12005  -17709  RISE       1
un5_visiblex_cry_8_c_RNI1D62_2_LC_11_12_7/in3                                          LogicCell40_SEQ_MODE_0000      0             12005  -17709  RISE       1
un5_visiblex_cry_8_c_RNI1D62_2_LC_11_12_7/lcout                                        LogicCell40_SEQ_MODE_0000    316             12321  -17709  RISE       1
I__3236/I                                                                              LocalMux                       0             12321  -17709  RISE       1
I__3236/O                                                                              LocalMux                     330             12650  -17709  RISE       1
I__3237/I                                                                              InMux                          0             12650  -17709  RISE       1
I__3237/O                                                                              InMux                        259             12910  -17709  RISE       1
I__3238/I                                                                              CascadeMux                     0             12910  -17709  RISE       1
I__3238/O                                                                              CascadeMux                     0             12910  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_1_c_RNI74LB_LC_11_12_1/in2         LogicCell40_SEQ_MODE_0000      0             12910  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_1_c_RNI74LB_LC_11_12_1/carryout    LogicCell40_SEQ_MODE_0000    231             13141  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNI86MB_LC_11_12_2/carryin     LogicCell40_SEQ_MODE_0000      0             13141  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNI86MB_LC_11_12_2/carryout    LogicCell40_SEQ_MODE_0000    126             13267  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_11_12_3/carryin   LogicCell40_SEQ_MODE_0000      0             13267  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_11_12_3/carryout  LogicCell40_SEQ_MODE_0000    126             13394  -17709  RISE       1
I__3295/I                                                                              InMux                          0             13394  -17709  RISE       1
I__3295/O                                                                              InMux                        259             13653  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_11_12_4/in3       LogicCell40_SEQ_MODE_0000      0             13653  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_11_12_4/lcout     LogicCell40_SEQ_MODE_0000    316             13969  -17709  RISE       2
I__3289/I                                                                              Odrv4                          0             13969  -17709  RISE       1
I__3289/O                                                                              Odrv4                        351             14319  -17709  RISE       1
I__3290/I                                                                              Span4Mux_h                     0             14319  -17709  RISE       1
I__3290/O                                                                              Span4Mux_h                   302             14621  -17709  RISE       1
I__3291/I                                                                              LocalMux                       0             14621  -17709  RISE       1
I__3291/O                                                                              LocalMux                     330             14951  -17709  RISE       1
I__3293/I                                                                              InMux                          0             14951  -17709  RISE       1
I__3293/O                                                                              InMux                        259             15210  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_4_c_RNI9TH9_LC_9_10_3/in3          LogicCell40_SEQ_MODE_0000      0             15210  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_4_c_RNI9TH9_LC_9_10_3/ltout        LogicCell40_SEQ_MODE_0000    274             15484  -17709  FALL       1
I__2913/I                                                                              CascadeMux                     0             15484  -17709  FALL       1
I__2913/O                                                                              CascadeMux                     0             15484  -17709  FALL       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH38L_LC_9_10_4/in2          LogicCell40_SEQ_MODE_0000      0             15484  -17709  FALL       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH38L_LC_9_10_4/lcout        LogicCell40_SEQ_MODE_0000    379             15862  -17709  RISE       1
I__2910/I                                                                              LocalMux                       0             15862  -17709  RISE       1
I__2910/O                                                                              LocalMux                     330             16192  -17709  RISE       1
I__2911/I                                                                              InMux                          0             16192  -17709  RISE       1
I__2911/O                                                                              InMux                        259             16452  -17709  RISE       1
I__2912/I                                                                              CascadeMux                     0             16452  -17709  RISE       1
I__2912/O                                                                              CascadeMux                     0             16452  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNIOPOL2_LC_8_10_3/in2         LogicCell40_SEQ_MODE_0000      0             16452  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNIOPOL2_LC_8_10_3/carryout    LogicCell40_SEQ_MODE_0000    231             16683  -17709  RISE       1
I__2646/I                                                                              InMux                          0             16683  -17709  RISE       1
I__2646/O                                                                              InMux                        259             16943  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_4_c_RNIPB251_LC_8_10_4/in3         LogicCell40_SEQ_MODE_0000      0             16943  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_4_c_RNIPB251_LC_8_10_4/lcout       LogicCell40_SEQ_MODE_0000    316             17258  -17709  RISE       2
I__2642/I                                                                              LocalMux                       0             17258  -17709  RISE       1
I__2642/O                                                                              LocalMux                     330             17588  -17709  RISE       1
I__2644/I                                                                              InMux                          0             17588  -17709  RISE       1
I__2644/O                                                                              InMux                        259             17847  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNIOPOL2_LC_8_10_3/in0         LogicCell40_SEQ_MODE_0000      0             17847  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNIOPOL2_LC_8_10_3/lcout       LogicCell40_SEQ_MODE_0000    449             18296  -17709  RISE       1
I__2648/I                                                                              LocalMux                       0             18296  -17709  RISE       1
I__2648/O                                                                              LocalMux                     330             18626  -17709  RISE       1
I__2649/I                                                                              InMux                          0             18626  -17709  RISE       1
I__2649/O                                                                              InMux                        259             18885  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIT8PR2_LC_8_9_4/in1          LogicCell40_SEQ_MODE_0000      0             18885  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIT8PR2_LC_8_9_4/lcout        LogicCell40_SEQ_MODE_0000    400             19285  -17709  RISE       3
I__2770/I                                                                              LocalMux                       0             19285  -17709  RISE       1
I__2770/O                                                                              LocalMux                     330             19615  -17709  RISE       1
I__2772/I                                                                              InMux                          0             19615  -17709  RISE       1
I__2772/O                                                                              InMux                        259             19874  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIT8PR2_0_LC_9_8_6/in3        LogicCell40_SEQ_MODE_0000      0             19874  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIT8PR2_0_LC_9_8_6/lcout      LogicCell40_SEQ_MODE_0000    316             20190  -17709  RISE       2
I__2765/I                                                                              LocalMux                       0             20190  -17709  RISE       1
I__2765/O                                                                              LocalMux                     330             20519  -17709  RISE       1
I__2766/I                                                                              InMux                          0             20519  -17709  RISE       1
I__2766/O                                                                              InMux                        259             20779  -17709  RISE       1
I__2768/I                                                                              CascadeMux                     0             20779  -17709  RISE       1
I__2768/O                                                                              CascadeMux                     0             20779  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1AA63_LC_9_8_1/in2          LogicCell40_SEQ_MODE_0000      0             20779  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1AA63_LC_9_8_1/carryout     LogicCell40_SEQ_MODE_0000    231             21010  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_2_c_RNIV3CH4_LC_9_8_2/carryin      LogicCell40_SEQ_MODE_0000      0             21010  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_2_c_RNIV3CH4_LC_9_8_2/carryout     LogicCell40_SEQ_MODE_0000    126             21137  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIBH1VA_LC_9_8_3/carryin      LogicCell40_SEQ_MODE_0000      0             21137  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIBH1VA_LC_9_8_3/carryout     LogicCell40_SEQ_MODE_0000    126             21263  -17709  RISE       1
I__2785/I                                                                              InMux                          0             21263  -17709  RISE       1
I__2785/O                                                                              InMux                        259             21522  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNIR8AK5_LC_9_8_4/in3          LogicCell40_SEQ_MODE_0000      0             21522  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNIR8AK5_LC_9_8_4/lcout        LogicCell40_SEQ_MODE_0000    316             21838  -17709  RISE       2
I__2781/I                                                                              LocalMux                       0             21838  -17709  RISE       1
I__2781/O                                                                              LocalMux                     330             22168  -17709  RISE       1
I__2783/I                                                                              InMux                          0             22168  -17709  RISE       1
I__2783/O                                                                              InMux                        259             22427  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIBH1VA_LC_9_8_3/in0          LogicCell40_SEQ_MODE_0000      0             22427  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIBH1VA_LC_9_8_3/lcout        LogicCell40_SEQ_MODE_0000    449             22876  -17709  RISE       1
I__2789/I                                                                              LocalMux                       0             22876  -17709  RISE       1
I__2789/O                                                                              LocalMux                     330             23206  -17709  RISE       1
I__2790/I                                                                              InMux                          0             23206  -17709  RISE       1
I__2790/O                                                                              InMux                        259             23465  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNILTPDB_LC_8_8_4/in1          LogicCell40_SEQ_MODE_0000      0             23465  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNILTPDB_LC_8_8_4/lcout        LogicCell40_SEQ_MODE_0000    400             23865  -17709  RISE       3
I__2571/I                                                                              LocalMux                       0             23865  -17709  RISE       1
I__2571/O                                                                              LocalMux                     330             24194  -17709  RISE       1
I__2574/I                                                                              InMux                          0             24194  -17709  RISE       1
I__2574/O                                                                              InMux                        259             24454  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNILTPDB_0_LC_8_8_7/in3        LogicCell40_SEQ_MODE_0000      0             24454  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNILTPDB_0_LC_8_8_7/lcout      LogicCell40_SEQ_MODE_0000    316             24770  -17709  RISE       2
I__2566/I                                                                              LocalMux                       0             24770  -17709  RISE       1
I__2566/O                                                                              LocalMux                     330             25099  -17709  RISE       1
I__2567/I                                                                              InMux                          0             25099  -17709  RISE       1
I__2567/O                                                                              InMux                        259             25359  -17709  RISE       1
I__2569/I                                                                              CascadeMux                     0             25359  -17709  RISE       1
I__2569/O                                                                              CascadeMux                     0             25359  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_1_c_RNIHANKB_LC_7_8_1/in2          LogicCell40_SEQ_MODE_0000      0             25359  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_1_c_RNIHANKB_LC_7_8_1/carryout     LogicCell40_SEQ_MODE_0000    231             25590  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_2_c_RNIMUONH_LC_7_8_2/carryin      LogicCell40_SEQ_MODE_0000      0             25590  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_2_c_RNIMUONH_LC_7_8_2/carryout     LogicCell40_SEQ_MODE_0000    126             25716  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNI0MA3B1_LC_7_8_3/carryin     LogicCell40_SEQ_MODE_0000      0             25716  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNI0MA3B1_LC_7_8_3/carryout    LogicCell40_SEQ_MODE_0000    126             25843  -17709  RISE       1
I__2151/I                                                                              InMux                          0             25843  -17709  RISE       1
I__2151/O                                                                              InMux                        259             26102  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_4_c_RNI0A77M_LC_7_8_4/in3          LogicCell40_SEQ_MODE_0000      0             26102  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_4_c_RNI0A77M_LC_7_8_4/lcout        LogicCell40_SEQ_MODE_0000    316             26418  -17709  RISE       2
I__2228/I                                                                              LocalMux                       0             26418  -17709  RISE       1
I__2228/O                                                                              LocalMux                     330             26747  -17709  RISE       1
I__2230/I                                                                              InMux                          0             26747  -17709  RISE       1
I__2230/O                                                                              InMux                        259             27007  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNI0MA3B1_LC_7_8_3/in0         LogicCell40_SEQ_MODE_0000      0             27007  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNI0MA3B1_LC_7_8_3/lcout       LogicCell40_SEQ_MODE_0000    449             27456  -17709  RISE       1
I__2213/I                                                                              LocalMux                       0             27456  -17709  RISE       1
I__2213/O                                                                              LocalMux                     330             27785  -17709  RISE       1
I__2214/I                                                                              InMux                          0             27785  -17709  RISE       1
I__2214/O                                                                              InMux                        259             28045  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un68_sum_cry_4_c_RNIFVQAB1_LC_7_9_4/in1         LogicCell40_SEQ_MODE_0000      0             28045  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un68_sum_cry_4_c_RNIFVQAB1_LC_7_9_4/lcout       LogicCell40_SEQ_MODE_0000    400             28445  -17709  RISE       3
I__2206/I                                                                              LocalMux                       0             28445  -17709  RISE       1
I__2206/O                                                                              LocalMux                     330             28774  -17709  RISE       1
I__2208/I                                                                              InMux                          0             28774  -17709  RISE       1
I__2208/O                                                                              InMux                        259             29034  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_6_9_3/in3               LogicCell40_SEQ_MODE_0000      0             29034  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_6_9_3/lcout             LogicCell40_SEQ_MODE_0000    316             29349  -17709  RISE       2
I__1155/I                                                                              LocalMux                       0             29349  -17709  RISE       1
I__1155/O                                                                              LocalMux                     330             29679  -17709  RISE       1
I__1156/I                                                                              InMux                          0             29679  -17709  RISE       1
I__1156/O                                                                              InMux                        259             29938  -17709  RISE       1
I__1158/I                                                                              CascadeMux                     0             29938  -17709  RISE       1
I__1158/O                                                                              CascadeMux                     0             29938  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNIT3JF_LC_6_9_1/in2           LogicCell40_SEQ_MODE_0000      0             29938  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNIT3JF_LC_6_9_1/carryout      LogicCell40_SEQ_MODE_0000    231             30170  -17709  RISE       2
Pixel_1_RNO_82_LC_6_9_2/carryin                                                        LogicCell40_SEQ_MODE_0000      0             30170  -17709  RISE       1
Pixel_1_RNO_82_LC_6_9_2/carryout                                                       LogicCell40_SEQ_MODE_0000    126             30296  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_6_9_3/carryin           LogicCell40_SEQ_MODE_0000      0             30296  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_6_9_3/carryout          LogicCell40_SEQ_MODE_0000    126             30422  -17709  RISE       1
I__1154/I                                                                              InMux                          0             30422  -17709  RISE       1
I__1154/O                                                                              InMux                        259             30682  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNI022VJ2_LC_6_9_4/in3         LogicCell40_SEQ_MODE_0000      0             30682  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNI022VJ2_LC_6_9_4/lcout       LogicCell40_SEQ_MODE_0000    316             30997  -17709  RISE       6
I__1201/I                                                                              LocalMux                       0             30997  -17709  RISE       1
I__1201/O                                                                              LocalMux                     330             31327  -17709  RISE       1
I__1206/I                                                                              InMux                          0             31327  -17709  RISE       1
I__1206/O                                                                              InMux                        259             31587  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNIEQIGK2_LC_5_9_3/in3         LogicCell40_SEQ_MODE_0000      0             31587  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNIEQIGK2_LC_5_9_3/lcout       LogicCell40_SEQ_MODE_0000    316             31902  -17709  RISE       1
I__862/I                                                                               LocalMux                       0             31902  -17709  RISE       1
I__862/O                                                                               LocalMux                     330             32232  -17709  RISE       1
I__863/I                                                                               InMux                          0             32232  -17709  RISE       1
I__863/O                                                                               InMux                        259             32491  -17709  RISE       1
Pixel_1_RNO_26_LC_5_8_4/in3                                                            LogicCell40_SEQ_MODE_0000      0             32491  -17709  RISE       1
Pixel_1_RNO_26_LC_5_8_4/ltout                                                          LogicCell40_SEQ_MODE_0000    274             32765  -17709  FALL       1
I__878/I                                                                               CascadeMux                     0             32765  -17709  FALL       1
I__878/O                                                                               CascadeMux                     0             32765  -17709  FALL       1
Pixel_1_RNO_11_LC_5_8_5/in2                                                            LogicCell40_SEQ_MODE_0000      0             32765  -17709  FALL       1
Pixel_1_RNO_11_LC_5_8_5/lcout                                                          LogicCell40_SEQ_MODE_0000    379             33144  -17709  RISE       1
I__876/I                                                                               LocalMux                       0             33144  -17709  RISE       1
I__876/O                                                                               LocalMux                     330             33473  -17709  RISE       1
I__877/I                                                                               InMux                          0             33473  -17709  RISE       1
I__877/O                                                                               InMux                        259             33733  -17709  RISE       1
Pixel_1_RNO_3_LC_5_8_1/in3                                                             LogicCell40_SEQ_MODE_0000      0             33733  -17709  RISE       1
Pixel_1_RNO_3_LC_5_8_1/lcout                                                           LogicCell40_SEQ_MODE_0000    316             34048  -17709  RISE       1
I__1185/I                                                                              LocalMux                       0             34048  -17709  RISE       1
I__1185/O                                                                              LocalMux                     330             34378  -17709  RISE       1
I__1186/I                                                                              InMux                          0             34378  -17709  RISE       1
I__1186/O                                                                              InMux                        259             34637  -17709  RISE       1
I__1187/I                                                                              CascadeMux                     0             34637  -17709  RISE       1
I__1187/O                                                                              CascadeMux                     0             34637  -17709  RISE       1
Pixel_1_RNO_1_LC_6_8_0/in2                                                             LogicCell40_SEQ_MODE_0000      0             34637  -17709  RISE       1
Pixel_1_RNO_1_LC_6_8_0/ltout                                                           LogicCell40_SEQ_MODE_0000    309             34946  -17709  RISE       1
I__1184/I                                                                              CascadeMux                     0             34946  -17709  RISE       1
I__1184/O                                                                              CascadeMux                     0             34946  -17709  RISE       1
Pixel_1_LC_6_8_1/in2                                                                   LogicCell40_SEQ_MODE_1000      0             34946  -17709  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__538/I                                                              Odrv4                                   0              1127  RISE       1
I__538/O                                                              Odrv4                                 351              1478  RISE       1
I__539/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__539/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__540/I                                                              LocalMux                                0              1765  RISE       1
I__540/O                                                              LocalMux                              330              2095  RISE       1
I__541/I                                                              IoInMux                                 0              2095  RISE       1
I__541/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__532/I                                                              Odrv4                                   0              4978  RISE       1
I__532/O                                                              Odrv4                                 351              5328  RISE       1
I__533/I                                                              Span4Mux_v                              0              5328  RISE       1
I__533/O                                                              Span4Mux_v                            351              5679  RISE       1
I__534/I                                                              Span4Mux_h                              0              5679  RISE       1
I__534/O                                                              Span4Mux_h                            302              5980  RISE       1
I__535/I                                                              Span4Mux_s1_h                           0              5980  RISE       1
I__535/O                                                              Span4Mux_s1_h                         175              6156  RISE       1
I__536/I                                                              LocalMux                                0              6156  RISE       1
I__536/O                                                              LocalMux                              330              6485  RISE       1
I__537/I                                                              IoInMux                                 0              6485  RISE       1
I__537/O                                                              IoInMux                               259              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7362  RISE      33
I__2872/I                                                             gio2CtrlBuf                             0              7362  RISE       1
I__2872/O                                                             gio2CtrlBuf                             0              7362  RISE       1
I__2873/I                                                             GlobalMux                               0              7362  RISE       1
I__2873/O                                                             GlobalMux                             154              7516  RISE       1
I__2874/I                                                             ClkMux                                  0              7516  RISE       1
I__2874/O                                                             ClkMux                                309              7825  RISE       1
Pixel_1_LC_6_8_1/clk                                                  LogicCell40_SEQ_MODE_1000               0              7825  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*****************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_2_LC_9_9_1/lcout
Path End         : Pixel_1_LC_6_8_1/in2
Capture Clock    : Pixel_1_LC_6_8_1/clk
Setup Constraint : 9784p
Path slack       : -17709p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    9784
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7825
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    17237

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7825
+ Clock To Q                                                       540
+ Data Path Delay                                                26581
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    34946
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__538/I                                                              Odrv4                                   0              1127  RISE       1
I__538/O                                                              Odrv4                                 351              1478  RISE       1
I__539/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__539/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__540/I                                                              LocalMux                                0              1765  RISE       1
I__540/O                                                              LocalMux                              330              2095  RISE       1
I__541/I                                                              IoInMux                                 0              2095  RISE       1
I__541/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__532/I                                                              Odrv4                                   0              4978  RISE       1
I__532/O                                                              Odrv4                                 351              5328  RISE       1
I__533/I                                                              Span4Mux_v                              0              5328  RISE       1
I__533/O                                                              Span4Mux_v                            351              5679  RISE       1
I__534/I                                                              Span4Mux_h                              0              5679  RISE       1
I__534/O                                                              Span4Mux_h                            302              5980  RISE       1
I__535/I                                                              Span4Mux_s1_h                           0              5980  RISE       1
I__535/O                                                              Span4Mux_s1_h                         175              6156  RISE       1
I__536/I                                                              LocalMux                                0              6156  RISE       1
I__536/O                                                              LocalMux                              330              6485  RISE       1
I__537/I                                                              IoInMux                                 0              6485  RISE       1
I__537/O                                                              IoInMux                               259              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7362  RISE      33
I__2872/I                                                             gio2CtrlBuf                             0              7362  RISE       1
I__2872/O                                                             gio2CtrlBuf                             0              7362  RISE       1
I__2873/I                                                             GlobalMux                               0              7362  RISE       1
I__2873/O                                                             GlobalMux                             154              7516  RISE       1
I__2884/I                                                             ClkMux                                  0              7516  RISE       1
I__2884/O                                                             ClkMux                                309              7825  RISE       1
beamX_2_LC_9_9_1/clk                                                  LogicCell40_SEQ_MODE_1000               0              7825  RISE       1

Data path
pin name                                                                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_2_LC_9_9_1/lcout                                                                 LogicCell40_SEQ_MODE_1000    540              8365  -17709  RISE       4
I__3176/I                                                                              Odrv4                          0              8365  -17709  RISE       1
I__3176/O                                                                              Odrv4                        351              8716  -17709  RISE       1
I__3179/I                                                                              LocalMux                       0              8716  -17709  RISE       1
I__3179/O                                                                              LocalMux                     330              9045  -17709  RISE       1
I__3183/I                                                                              InMux                          0              9045  -17709  RISE       1
I__3183/O                                                                              InMux                        259              9305  -17709  RISE       1
I__3186/I                                                                              CascadeMux                     0              9305  -17709  RISE       1
I__3186/O                                                                              CascadeMux                     0              9305  -17709  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_9_11_2/in2                                             LogicCell40_SEQ_MODE_0000      0              9305  -17709  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_9_11_2/carryout                                        LogicCell40_SEQ_MODE_0000    231              9536  -17709  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_9_11_3/carryin                                         LogicCell40_SEQ_MODE_0000      0              9536  -17709  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_9_11_3/carryout                                        LogicCell40_SEQ_MODE_0000    126              9663  -17709  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_9_11_4/carryin                                         LogicCell40_SEQ_MODE_0000      0              9663  -17709  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_9_11_4/carryout                                        LogicCell40_SEQ_MODE_0000    126              9789  -17709  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_9_11_5/carryin                                         LogicCell40_SEQ_MODE_0000      0              9789  -17709  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_9_11_5/carryout                                        LogicCell40_SEQ_MODE_0000    126              9915  -17709  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_9_11_6/carryin                                         LogicCell40_SEQ_MODE_0000      0              9915  -17709  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_9_11_6/carryout                                        LogicCell40_SEQ_MODE_0000    126             10041  -17709  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_9_11_7/carryin                                         LogicCell40_SEQ_MODE_0000      0             10041  -17709  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_9_11_7/carryout                                        LogicCell40_SEQ_MODE_0000    126             10168  -17709  RISE       1
IN_MUX_bfv_9_12_0_/carryinitin                                                         ICE_CARRY_IN_MUX               0             10168  -17709  RISE       1
IN_MUX_bfv_9_12_0_/carryinitout                                                        ICE_CARRY_IN_MUX             196             10364  -17709  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_9_12_0/carryin                                         LogicCell40_SEQ_MODE_0000      0             10364  -17709  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_9_12_0/carryout                                        LogicCell40_SEQ_MODE_0000    126             10490  -17709  RISE       1
I__2942/I                                                                              InMux                          0             10490  -17709  RISE       1
I__2942/O                                                                              InMux                        259             10750  -17709  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_9_12_1/in3                                             LogicCell40_SEQ_MODE_0000      0             10750  -17709  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_9_12_1/lcout                                           LogicCell40_SEQ_MODE_0000    316             11065  -17709  RISE      24
I__3239/I                                                                              Odrv4                          0             11065  -17709  RISE       1
I__3239/O                                                                              Odrv4                        351             11416  -17709  RISE       1
I__3246/I                                                                              LocalMux                       0             11416  -17709  RISE       1
I__3246/O                                                                              LocalMux                     330             11746  -17709  RISE       1
I__3263/I                                                                              InMux                          0             11746  -17709  RISE       1
I__3263/O                                                                              InMux                        259             12005  -17709  RISE       1
un5_visiblex_cry_8_c_RNI1D62_2_LC_11_12_7/in3                                          LogicCell40_SEQ_MODE_0000      0             12005  -17709  RISE       1
un5_visiblex_cry_8_c_RNI1D62_2_LC_11_12_7/lcout                                        LogicCell40_SEQ_MODE_0000    316             12321  -17709  RISE       1
I__3236/I                                                                              LocalMux                       0             12321  -17709  RISE       1
I__3236/O                                                                              LocalMux                     330             12650  -17709  RISE       1
I__3237/I                                                                              InMux                          0             12650  -17709  RISE       1
I__3237/O                                                                              InMux                        259             12910  -17709  RISE       1
I__3238/I                                                                              CascadeMux                     0             12910  -17709  RISE       1
I__3238/O                                                                              CascadeMux                     0             12910  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_1_c_RNI74LB_LC_11_12_1/in2         LogicCell40_SEQ_MODE_0000      0             12910  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_1_c_RNI74LB_LC_11_12_1/carryout    LogicCell40_SEQ_MODE_0000    231             13141  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNI86MB_LC_11_12_2/carryin     LogicCell40_SEQ_MODE_0000      0             13141  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNI86MB_LC_11_12_2/carryout    LogicCell40_SEQ_MODE_0000    126             13267  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_11_12_3/carryin   LogicCell40_SEQ_MODE_0000      0             13267  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_11_12_3/carryout  LogicCell40_SEQ_MODE_0000    126             13394  -17709  RISE       1
I__3295/I                                                                              InMux                          0             13394  -17709  RISE       1
I__3295/O                                                                              InMux                        259             13653  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_11_12_4/in3       LogicCell40_SEQ_MODE_0000      0             13653  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_11_12_4/lcout     LogicCell40_SEQ_MODE_0000    316             13969  -17709  RISE       2
I__3289/I                                                                              Odrv4                          0             13969  -17709  RISE       1
I__3289/O                                                                              Odrv4                        351             14319  -17709  RISE       1
I__3290/I                                                                              Span4Mux_h                     0             14319  -17709  RISE       1
I__3290/O                                                                              Span4Mux_h                   302             14621  -17709  RISE       1
I__3291/I                                                                              LocalMux                       0             14621  -17709  RISE       1
I__3291/O                                                                              LocalMux                     330             14951  -17709  RISE       1
I__3293/I                                                                              InMux                          0             14951  -17709  RISE       1
I__3293/O                                                                              InMux                        259             15210  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_4_c_RNI9TH9_LC_9_10_3/in3          LogicCell40_SEQ_MODE_0000      0             15210  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_4_c_RNI9TH9_LC_9_10_3/ltout        LogicCell40_SEQ_MODE_0000    274             15484  -17709  FALL       1
I__2913/I                                                                              CascadeMux                     0             15484  -17709  FALL       1
I__2913/O                                                                              CascadeMux                     0             15484  -17709  FALL       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH38L_LC_9_10_4/in2          LogicCell40_SEQ_MODE_0000      0             15484  -17709  FALL       1
font_un13_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH38L_LC_9_10_4/lcout        LogicCell40_SEQ_MODE_0000    379             15862  -17709  RISE       1
I__2910/I                                                                              LocalMux                       0             15862  -17709  RISE       1
I__2910/O                                                                              LocalMux                     330             16192  -17709  RISE       1
I__2911/I                                                                              InMux                          0             16192  -17709  RISE       1
I__2911/O                                                                              InMux                        259             16452  -17709  RISE       1
I__2912/I                                                                              CascadeMux                     0             16452  -17709  RISE       1
I__2912/O                                                                              CascadeMux                     0             16452  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNIOPOL2_LC_8_10_3/in2         LogicCell40_SEQ_MODE_0000      0             16452  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNIOPOL2_LC_8_10_3/carryout    LogicCell40_SEQ_MODE_0000    231             16683  -17709  RISE       1
I__2646/I                                                                              InMux                          0             16683  -17709  RISE       1
I__2646/O                                                                              InMux                        259             16943  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_4_c_RNIPB251_LC_8_10_4/in3         LogicCell40_SEQ_MODE_0000      0             16943  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_4_c_RNIPB251_LC_8_10_4/lcout       LogicCell40_SEQ_MODE_0000    316             17258  -17709  RISE       2
I__2642/I                                                                              LocalMux                       0             17258  -17709  RISE       1
I__2642/O                                                                              LocalMux                     330             17588  -17709  RISE       1
I__2644/I                                                                              InMux                          0             17588  -17709  RISE       1
I__2644/O                                                                              InMux                        259             17847  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNIOPOL2_LC_8_10_3/in0         LogicCell40_SEQ_MODE_0000      0             17847  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNIOPOL2_LC_8_10_3/lcout       LogicCell40_SEQ_MODE_0000    449             18296  -17709  RISE       1
I__2648/I                                                                              LocalMux                       0             18296  -17709  RISE       1
I__2648/O                                                                              LocalMux                     330             18626  -17709  RISE       1
I__2649/I                                                                              InMux                          0             18626  -17709  RISE       1
I__2649/O                                                                              InMux                        259             18885  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIT8PR2_LC_8_9_4/in1          LogicCell40_SEQ_MODE_0000      0             18885  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIT8PR2_LC_8_9_4/lcout        LogicCell40_SEQ_MODE_0000    400             19285  -17709  RISE       3
I__2770/I                                                                              LocalMux                       0             19285  -17709  RISE       1
I__2770/O                                                                              LocalMux                     330             19615  -17709  RISE       1
I__2772/I                                                                              InMux                          0             19615  -17709  RISE       1
I__2772/O                                                                              InMux                        259             19874  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIT8PR2_0_LC_9_8_6/in3        LogicCell40_SEQ_MODE_0000      0             19874  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIT8PR2_0_LC_9_8_6/lcout      LogicCell40_SEQ_MODE_0000    316             20190  -17709  RISE       2
I__2765/I                                                                              LocalMux                       0             20190  -17709  RISE       1
I__2765/O                                                                              LocalMux                     330             20519  -17709  RISE       1
I__2766/I                                                                              InMux                          0             20519  -17709  RISE       1
I__2766/O                                                                              InMux                        259             20779  -17709  RISE       1
I__2768/I                                                                              CascadeMux                     0             20779  -17709  RISE       1
I__2768/O                                                                              CascadeMux                     0             20779  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1AA63_LC_9_8_1/in2          LogicCell40_SEQ_MODE_0000      0             20779  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1AA63_LC_9_8_1/carryout     LogicCell40_SEQ_MODE_0000    231             21010  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_2_c_RNIV3CH4_LC_9_8_2/carryin      LogicCell40_SEQ_MODE_0000      0             21010  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_2_c_RNIV3CH4_LC_9_8_2/carryout     LogicCell40_SEQ_MODE_0000    126             21137  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIBH1VA_LC_9_8_3/carryin      LogicCell40_SEQ_MODE_0000      0             21137  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIBH1VA_LC_9_8_3/carryout     LogicCell40_SEQ_MODE_0000    126             21263  -17709  RISE       1
I__2785/I                                                                              InMux                          0             21263  -17709  RISE       1
I__2785/O                                                                              InMux                        259             21522  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNIR8AK5_LC_9_8_4/in3          LogicCell40_SEQ_MODE_0000      0             21522  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNIR8AK5_LC_9_8_4/lcout        LogicCell40_SEQ_MODE_0000    316             21838  -17709  RISE       2
I__2781/I                                                                              LocalMux                       0             21838  -17709  RISE       1
I__2781/O                                                                              LocalMux                     330             22168  -17709  RISE       1
I__2783/I                                                                              InMux                          0             22168  -17709  RISE       1
I__2783/O                                                                              InMux                        259             22427  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIBH1VA_LC_9_8_3/in0          LogicCell40_SEQ_MODE_0000      0             22427  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIBH1VA_LC_9_8_3/lcout        LogicCell40_SEQ_MODE_0000    449             22876  -17709  RISE       1
I__2789/I                                                                              LocalMux                       0             22876  -17709  RISE       1
I__2789/O                                                                              LocalMux                     330             23206  -17709  RISE       1
I__2790/I                                                                              InMux                          0             23206  -17709  RISE       1
I__2790/O                                                                              InMux                        259             23465  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNILTPDB_LC_8_8_4/in1          LogicCell40_SEQ_MODE_0000      0             23465  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNILTPDB_LC_8_8_4/lcout        LogicCell40_SEQ_MODE_0000    400             23865  -17709  RISE       3
I__2571/I                                                                              LocalMux                       0             23865  -17709  RISE       1
I__2571/O                                                                              LocalMux                     330             24194  -17709  RISE       1
I__2574/I                                                                              InMux                          0             24194  -17709  RISE       1
I__2574/O                                                                              InMux                        259             24454  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNILTPDB_0_LC_8_8_7/in3        LogicCell40_SEQ_MODE_0000      0             24454  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNILTPDB_0_LC_8_8_7/lcout      LogicCell40_SEQ_MODE_0000    316             24770  -17709  RISE       2
I__2566/I                                                                              LocalMux                       0             24770  -17709  RISE       1
I__2566/O                                                                              LocalMux                     330             25099  -17709  RISE       1
I__2567/I                                                                              InMux                          0             25099  -17709  RISE       1
I__2567/O                                                                              InMux                        259             25359  -17709  RISE       1
I__2569/I                                                                              CascadeMux                     0             25359  -17709  RISE       1
I__2569/O                                                                              CascadeMux                     0             25359  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_1_c_RNIHANKB_LC_7_8_1/in2          LogicCell40_SEQ_MODE_0000      0             25359  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_1_c_RNIHANKB_LC_7_8_1/carryout     LogicCell40_SEQ_MODE_0000    231             25590  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_2_c_RNIMUONH_LC_7_8_2/carryin      LogicCell40_SEQ_MODE_0000      0             25590  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_2_c_RNIMUONH_LC_7_8_2/carryout     LogicCell40_SEQ_MODE_0000    126             25716  -17709  RISE       2
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNI0MA3B1_LC_7_8_3/carryin     LogicCell40_SEQ_MODE_0000      0             25716  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNI0MA3B1_LC_7_8_3/carryout    LogicCell40_SEQ_MODE_0000    126             25843  -17709  RISE       1
I__2151/I                                                                              InMux                          0             25843  -17709  RISE       1
I__2151/O                                                                              InMux                        259             26102  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_4_c_RNI0A77M_LC_7_8_4/in3          LogicCell40_SEQ_MODE_0000      0             26102  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_4_c_RNI0A77M_LC_7_8_4/lcout        LogicCell40_SEQ_MODE_0000    316             26418  -17709  RISE       2
I__2228/I                                                                              LocalMux                       0             26418  -17709  RISE       1
I__2228/O                                                                              LocalMux                     330             26747  -17709  RISE       1
I__2230/I                                                                              InMux                          0             26747  -17709  RISE       1
I__2230/O                                                                              InMux                        259             27007  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNI0MA3B1_LC_7_8_3/in0         LogicCell40_SEQ_MODE_0000      0             27007  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNI0MA3B1_LC_7_8_3/lcout       LogicCell40_SEQ_MODE_0000    449             27456  -17709  RISE       1
I__2213/I                                                                              LocalMux                       0             27456  -17709  RISE       1
I__2213/O                                                                              LocalMux                     330             27785  -17709  RISE       1
I__2214/I                                                                              InMux                          0             27785  -17709  RISE       1
I__2214/O                                                                              InMux                        259             28045  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un68_sum_cry_4_c_RNIFVQAB1_LC_7_9_4/in1         LogicCell40_SEQ_MODE_0000      0             28045  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un68_sum_cry_4_c_RNIFVQAB1_LC_7_9_4/lcout       LogicCell40_SEQ_MODE_0000    400             28445  -17709  RISE       3
I__2206/I                                                                              LocalMux                       0             28445  -17709  RISE       1
I__2206/O                                                                              LocalMux                     330             28774  -17709  RISE       1
I__2208/I                                                                              InMux                          0             28774  -17709  RISE       1
I__2208/O                                                                              InMux                        259             29034  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_6_9_3/in3               LogicCell40_SEQ_MODE_0000      0             29034  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_6_9_3/lcout             LogicCell40_SEQ_MODE_0000    316             29349  -17709  RISE       2
I__1155/I                                                                              LocalMux                       0             29349  -17709  RISE       1
I__1155/O                                                                              LocalMux                     330             29679  -17709  RISE       1
I__1156/I                                                                              InMux                          0             29679  -17709  RISE       1
I__1156/O                                                                              InMux                        259             29938  -17709  RISE       1
I__1158/I                                                                              CascadeMux                     0             29938  -17709  RISE       1
I__1158/O                                                                              CascadeMux                     0             29938  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNIT3JF_LC_6_9_1/in2           LogicCell40_SEQ_MODE_0000      0             29938  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNIT3JF_LC_6_9_1/carryout      LogicCell40_SEQ_MODE_0000    231             30170  -17709  RISE       2
Pixel_1_RNO_82_LC_6_9_2/carryin                                                        LogicCell40_SEQ_MODE_0000      0             30170  -17709  RISE       1
Pixel_1_RNO_82_LC_6_9_2/carryout                                                       LogicCell40_SEQ_MODE_0000    126             30296  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_6_9_3/carryin           LogicCell40_SEQ_MODE_0000      0             30296  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_6_9_3/carryout          LogicCell40_SEQ_MODE_0000    126             30422  -17709  RISE       1
I__1154/I                                                                              InMux                          0             30422  -17709  RISE       1
I__1154/O                                                                              InMux                        259             30682  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNI022VJ2_LC_6_9_4/in3         LogicCell40_SEQ_MODE_0000      0             30682  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNI022VJ2_LC_6_9_4/lcout       LogicCell40_SEQ_MODE_0000    316             30997  -17709  RISE       6
I__1201/I                                                                              LocalMux                       0             30997  -17709  RISE       1
I__1201/O                                                                              LocalMux                     330             31327  -17709  RISE       1
I__1206/I                                                                              InMux                          0             31327  -17709  RISE       1
I__1206/O                                                                              InMux                        259             31587  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNIEQIGK2_LC_5_9_3/in3         LogicCell40_SEQ_MODE_0000      0             31587  -17709  RISE       1
font_un13_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNIEQIGK2_LC_5_9_3/lcout       LogicCell40_SEQ_MODE_0000    316             31902  -17709  RISE       1
I__862/I                                                                               LocalMux                       0             31902  -17709  RISE       1
I__862/O                                                                               LocalMux                     330             32232  -17709  RISE       1
I__863/I                                                                               InMux                          0             32232  -17709  RISE       1
I__863/O                                                                               InMux                        259             32491  -17709  RISE       1
Pixel_1_RNO_26_LC_5_8_4/in3                                                            LogicCell40_SEQ_MODE_0000      0             32491  -17709  RISE       1
Pixel_1_RNO_26_LC_5_8_4/ltout                                                          LogicCell40_SEQ_MODE_0000    274             32765  -17709  FALL       1
I__878/I                                                                               CascadeMux                     0             32765  -17709  FALL       1
I__878/O                                                                               CascadeMux                     0             32765  -17709  FALL       1
Pixel_1_RNO_11_LC_5_8_5/in2                                                            LogicCell40_SEQ_MODE_0000      0             32765  -17709  FALL       1
Pixel_1_RNO_11_LC_5_8_5/lcout                                                          LogicCell40_SEQ_MODE_0000    379             33144  -17709  RISE       1
I__876/I                                                                               LocalMux                       0             33144  -17709  RISE       1
I__876/O                                                                               LocalMux                     330             33473  -17709  RISE       1
I__877/I                                                                               InMux                          0             33473  -17709  RISE       1
I__877/O                                                                               InMux                        259             33733  -17709  RISE       1
Pixel_1_RNO_3_LC_5_8_1/in3                                                             LogicCell40_SEQ_MODE_0000      0             33733  -17709  RISE       1
Pixel_1_RNO_3_LC_5_8_1/lcout                                                           LogicCell40_SEQ_MODE_0000    316             34048  -17709  RISE       1
I__1185/I                                                                              LocalMux                       0             34048  -17709  RISE       1
I__1185/O                                                                              LocalMux                     330             34378  -17709  RISE       1
I__1186/I                                                                              InMux                          0             34378  -17709  RISE       1
I__1186/O                                                                              InMux                        259             34637  -17709  RISE       1
I__1187/I                                                                              CascadeMux                     0             34637  -17709  RISE       1
I__1187/O                                                                              CascadeMux                     0             34637  -17709  RISE       1
Pixel_1_RNO_1_LC_6_8_0/in2                                                             LogicCell40_SEQ_MODE_0000      0             34637  -17709  RISE       1
Pixel_1_RNO_1_LC_6_8_0/ltout                                                           LogicCell40_SEQ_MODE_0000    309             34946  -17709  RISE       1
I__1184/I                                                                              CascadeMux                     0             34946  -17709  RISE       1
I__1184/O                                                                              CascadeMux                     0             34946  -17709  RISE       1
Pixel_1_LC_6_8_1/in2                                                                   LogicCell40_SEQ_MODE_1000      0             34946  -17709  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__538/I                                                              Odrv4                                   0              1127  RISE       1
I__538/O                                                              Odrv4                                 351              1478  RISE       1
I__539/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__539/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__540/I                                                              LocalMux                                0              1765  RISE       1
I__540/O                                                              LocalMux                              330              2095  RISE       1
I__541/I                                                              IoInMux                                 0              2095  RISE       1
I__541/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__532/I                                                              Odrv4                                   0              4978  RISE       1
I__532/O                                                              Odrv4                                 351              5328  RISE       1
I__533/I                                                              Span4Mux_v                              0              5328  RISE       1
I__533/O                                                              Span4Mux_v                            351              5679  RISE       1
I__534/I                                                              Span4Mux_h                              0              5679  RISE       1
I__534/O                                                              Span4Mux_h                            302              5980  RISE       1
I__535/I                                                              Span4Mux_s1_h                           0              5980  RISE       1
I__535/O                                                              Span4Mux_s1_h                         175              6156  RISE       1
I__536/I                                                              LocalMux                                0              6156  RISE       1
I__536/O                                                              LocalMux                              330              6485  RISE       1
I__537/I                                                              IoInMux                                 0              6485  RISE       1
I__537/O                                                              IoInMux                               259              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7362  RISE      33
I__2872/I                                                             gio2CtrlBuf                             0              7362  RISE       1
I__2872/O                                                             gio2CtrlBuf                             0              7362  RISE       1
I__2873/I                                                             GlobalMux                               0              7362  RISE       1
I__2873/O                                                             GlobalMux                             154              7516  RISE       1
I__2874/I                                                             ClkMux                                  0              7516  RISE       1
I__2874/O                                                             ClkMux                                309              7825  RISE       1
Pixel_1_LC_6_8_1/clk                                                  LogicCell40_SEQ_MODE_1000               0              7825  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13946


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5581
---------------------------- ------
Clock To Out Delay            13946

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2881/I                                                               ClkMux                              0      7516               RISE  1       
I__2881/O                                                               ClkMux                              309    7825               RISE  1       
HSync_1_LC_8_7_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_7_6/lcout           LogicCell40_SEQ_MODE_1000  540    8365               RISE  2       
I__2593/I                        Odrv4                      0      8365               RISE  1       
I__2593/O                        Odrv4                      351    8716               RISE  1       
I__2595/I                        Span4Mux_s3_v              0      8716               RISE  1       
I__2595/O                        Span4Mux_s3_v              316    9031               RISE  1       
I__2597/I                        LocalMux                   0      9031               RISE  1       
I__2597/O                        LocalMux                   330    9361               RISE  1       
I__2599/I                        IoInMux                    0      9361               RISE  1       
I__2599/O                        IoInMux                    259    9620               RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9620               RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11858              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11858              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13946              FALL  1       
HSync                            SimpleVGA                  0      13946              FALL  1       

6.2.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14535


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              6170
---------------------------- ------
Clock To Out Delay            14535

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2881/I                                                               ClkMux                              0      7516               RISE  1       
I__2881/O                                                               ClkMux                              309    7825               RISE  1       
HSync_1_LC_8_7_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_7_6/lcout                LogicCell40_SEQ_MODE_1000  540    8365               RISE  2       
I__2594/I                             Odrv4                      0      8365               RISE  1       
I__2594/O                             Odrv4                      351    8716               RISE  1       
I__2596/I                             Span4Mux_v                 0      8716               RISE  1       
I__2596/O                             Span4Mux_v                 351    9066               RISE  1       
I__2598/I                             Span4Mux_h                 0      9066               RISE  1       
I__2598/O                             Span4Mux_h                 302    9368               RISE  1       
I__2600/I                             Span4Mux_s2_v              0      9368               RISE  1       
I__2600/O                             Span4Mux_s2_v              252    9620               RISE  1       
I__2601/I                             LocalMux                   0      9620               RISE  1       
I__2601/O                             LocalMux                   330    9950               RISE  1       
I__2602/I                             IoInMux                    0      9950               RISE  1       
I__2602/O                             IoInMux                    259    10210              RISE  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10210              RISE  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12447              FALL  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12447              FALL  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14535              FALL  1       
HSyncDebug                            SimpleVGA                  0      14535              FALL  1       

6.2.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14296


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5931
---------------------------- ------
Clock To Out Delay            14296

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2874/I                                                               ClkMux                              0      7516               RISE  1       
I__2874/O                                                               ClkMux                              309    7825               RISE  1       
Pixel_1_LC_6_8_1/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_6_8_1/lcout           LogicCell40_SEQ_MODE_1000  540    8365               RISE  3       
I__1172/I                        Odrv4                      0      8365               RISE  1       
I__1172/O                        Odrv4                      351    8716               RISE  1       
I__1174/I                        Span4Mux_v                 0      8716               RISE  1       
I__1174/O                        Span4Mux_v                 351    9066               RISE  1       
I__1176/I                        Span4Mux_s3_v              0      9066               RISE  1       
I__1176/O                        Span4Mux_s3_v              316    9382               RISE  1       
I__1178/I                        LocalMux                   0      9382               RISE  1       
I__1178/O                        LocalMux                   330    9712               RISE  1       
I__1180/I                        IoInMux                    0      9712               RISE  1       
I__1180/O                        IoInMux                    259    9971               RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9971               RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12208              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      12208              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14296              FALL  1       
Pixel                            SimpleVGA                  0      14296              FALL  1       

6.2.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14843


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              6478
---------------------------- ------
Clock To Out Delay            14843

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2874/I                                                               ClkMux                              0      7516               RISE  1       
I__2874/O                                                               ClkMux                              309    7825               RISE  1       
Pixel_1_LC_6_8_1/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_6_8_1/lcout                LogicCell40_SEQ_MODE_1000  540    8365               FALL  3       
I__1172/I                             Odrv4                      0      8365               FALL  1       
I__1172/O                             Odrv4                      372    8737               FALL  1       
I__1175/I                             Span4Mux_v                 0      8737               FALL  1       
I__1175/O                             Span4Mux_v                 372    9108               FALL  1       
I__1177/I                             Span4Mux_v                 0      9108               FALL  1       
I__1177/O                             Span4Mux_v                 372    9480               FALL  1       
I__1179/I                             Span4Mux_s0_v              0      9480               FALL  1       
I__1179/O                             Span4Mux_s0_v              189    9670               FALL  1       
I__1181/I                             IoSpan4Mux                 0      9670               FALL  1       
I__1181/O                             IoSpan4Mux                 323    9992               FALL  1       
I__1182/I                             LocalMux                   0      9992               FALL  1       
I__1182/O                             LocalMux                   309    10301              FALL  1       
I__1183/I                             IoInMux                    0      10301              FALL  1       
I__1183/O                             IoInMux                    217    10518              FALL  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10518              FALL  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12755              FALL  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      12755              FALL  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14843              FALL  1       
PixelDebug                            SimpleVGA                  0      14843              FALL  1       

6.2.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14584


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              6219
---------------------------- ------
Clock To Out Delay            14584

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2883/I                                                               ClkMux                              0      7516               RISE  1       
I__2883/O                                                               ClkMux                              309    7825               RISE  1       
VSync_1_LC_7_11_5/clk                                                   LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_11_5/lcout          LogicCell40_SEQ_MODE_1000  540    8365               RISE  2       
I__2241/I                        Odrv4                      0      8365               RISE  1       
I__2241/O                        Odrv4                      351    8716               RISE  1       
I__2243/I                        Span4Mux_v                 0      8716               RISE  1       
I__2243/O                        Span4Mux_v                 351    9066               RISE  1       
I__2245/I                        Span4Mux_v                 0      9066               RISE  1       
I__2245/O                        Span4Mux_v                 351    9417               RISE  1       
I__2247/I                        Span4Mux_s2_v              0      9417               RISE  1       
I__2247/O                        Span4Mux_s2_v              252    9670               RISE  1       
I__2249/I                        LocalMux                   0      9670               RISE  1       
I__2249/O                        LocalMux                   330    9999               RISE  1       
I__2250/I                        IoInMux                    0      9999               RISE  1       
I__2250/O                        IoInMux                    259    10259              RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10259              RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12496              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      12496              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14584              FALL  1       
VSync                            SimpleVGA                  0      14584              FALL  1       

6.2.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14184


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5819
---------------------------- ------
Clock To Out Delay            14184

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2883/I                                                               ClkMux                              0      7516               RISE  1       
I__2883/O                                                               ClkMux                              309    7825               RISE  1       
VSync_1_LC_7_11_5/clk                                                   LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_11_5/lcout               LogicCell40_SEQ_MODE_1000  540    8365               RISE  2       
I__2240/I                             Odrv4                      0      8365               RISE  1       
I__2240/O                             Odrv4                      351    8716               RISE  1       
I__2242/I                             Span4Mux_v                 0      8716               RISE  1       
I__2242/O                             Span4Mux_v                 351    9066               RISE  1       
I__2244/I                             Span4Mux_s1_v              0      9066               RISE  1       
I__2244/O                             Span4Mux_s1_v              203    9270               RISE  1       
I__2246/I                             LocalMux                   0      9270               RISE  1       
I__2246/O                             LocalMux                   330    9599               RISE  1       
I__2248/I                             IoInMux                    0      9599               RISE  1       
I__2248/O                             IoInMux                    259    9859               RISE  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9859               RISE  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12096              FALL  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12096              FALL  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14184              FALL  1       
VSyncDebug                            SimpleVGA                  0      14184              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13519


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5154
---------------------------- ------
Clock To Out Delay            13519

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2881/I                                                               ClkMux                              0      7516               RISE  1       
I__2881/O                                                               ClkMux                              309    7825               RISE  1       
HSync_1_LC_8_7_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_7_6/lcout           LogicCell40_SEQ_MODE_1000  540    8365               FALL  2       
I__2593/I                        Odrv4                      0      8365               FALL  1       
I__2593/O                        Odrv4                      372    8737               FALL  1       
I__2595/I                        Span4Mux_s3_v              0      8737               FALL  1       
I__2595/O                        Span4Mux_s3_v              337    9073               FALL  1       
I__2597/I                        LocalMux                   0      9073               FALL  1       
I__2597/O                        LocalMux                   309    9382               FALL  1       
I__2599/I                        IoInMux                    0      9382               FALL  1       
I__2599/O                        IoInMux                    217    9599               FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9599               FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11605              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11605              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13519              RISE  1       
HSync                            SimpleVGA                  0      13519              RISE  1       

6.5.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14122


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5757
---------------------------- ------
Clock To Out Delay            14122

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2881/I                                                               ClkMux                              0      7516               RISE  1       
I__2881/O                                                               ClkMux                              309    7825               RISE  1       
HSync_1_LC_8_7_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_7_6/lcout                LogicCell40_SEQ_MODE_1000  540    8365               FALL  2       
I__2594/I                             Odrv4                      0      8365               FALL  1       
I__2594/O                             Odrv4                      372    8737               FALL  1       
I__2596/I                             Span4Mux_v                 0      8737               FALL  1       
I__2596/O                             Span4Mux_v                 372    9108               FALL  1       
I__2598/I                             Span4Mux_h                 0      9108               FALL  1       
I__2598/O                             Span4Mux_h                 316    9424               FALL  1       
I__2600/I                             Span4Mux_s2_v              0      9424               FALL  1       
I__2600/O                             Span4Mux_s2_v              252    9677               FALL  1       
I__2601/I                             LocalMux                   0      9677               FALL  1       
I__2601/O                             LocalMux                   309    9985               FALL  1       
I__2602/I                             IoInMux                    0      9985               FALL  1       
I__2602/O                             IoInMux                    217    10203              FALL  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10203              FALL  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12208              RISE  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12208              RISE  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14122              RISE  1       
HSyncDebug                            SimpleVGA                  0      14122              RISE  1       

6.5.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13891


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5526
---------------------------- ------
Clock To Out Delay            13891

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2874/I                                                               ClkMux                              0      7516               RISE  1       
I__2874/O                                                               ClkMux                              309    7825               RISE  1       
Pixel_1_LC_6_8_1/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_6_8_1/lcout           LogicCell40_SEQ_MODE_1000  540    8365               RISE  3       
I__1172/I                        Odrv4                      0      8365               RISE  1       
I__1172/O                        Odrv4                      351    8716               RISE  1       
I__1174/I                        Span4Mux_v                 0      8716               RISE  1       
I__1174/O                        Span4Mux_v                 351    9066               RISE  1       
I__1176/I                        Span4Mux_s3_v              0      9066               RISE  1       
I__1176/O                        Span4Mux_s3_v              316    9382               RISE  1       
I__1178/I                        LocalMux                   0      9382               RISE  1       
I__1178/O                        LocalMux                   330    9712               RISE  1       
I__1180/I                        IoInMux                    0      9712               RISE  1       
I__1180/O                        IoInMux                    259    9971               RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9971               RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11977              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      11977              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13891              RISE  1       
Pixel                            SimpleVGA                  0      13891              RISE  1       

6.5.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14417


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              6052
---------------------------- ------
Clock To Out Delay            14417

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2874/I                                                               ClkMux                              0      7516               RISE  1       
I__2874/O                                                               ClkMux                              309    7825               RISE  1       
Pixel_1_LC_6_8_1/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_6_8_1/lcout                LogicCell40_SEQ_MODE_1000  540    8365               RISE  3       
I__1172/I                             Odrv4                      0      8365               RISE  1       
I__1172/O                             Odrv4                      351    8716               RISE  1       
I__1175/I                             Span4Mux_v                 0      8716               RISE  1       
I__1175/O                             Span4Mux_v                 351    9066               RISE  1       
I__1177/I                             Span4Mux_v                 0      9066               RISE  1       
I__1177/O                             Span4Mux_v                 351    9417               RISE  1       
I__1179/I                             Span4Mux_s0_v              0      9417               RISE  1       
I__1179/O                             Span4Mux_s0_v              203    9620               RISE  1       
I__1181/I                             IoSpan4Mux                 0      9620               RISE  1       
I__1181/O                             IoSpan4Mux                 288    9908               RISE  1       
I__1182/I                             LocalMux                   0      9908               RISE  1       
I__1182/O                             LocalMux                   330    10238              RISE  1       
I__1183/I                             IoInMux                    0      10238              RISE  1       
I__1183/O                             IoInMux                    259    10497              RISE  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10497              RISE  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12503              RISE  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      12503              RISE  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14417              RISE  1       
PixelDebug                            SimpleVGA                  0      14417              RISE  1       

6.5.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14179


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5814
---------------------------- ------
Clock To Out Delay            14179

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2883/I                                                               ClkMux                              0      7516               RISE  1       
I__2883/O                                                               ClkMux                              309    7825               RISE  1       
VSync_1_LC_7_11_5/clk                                                   LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_11_5/lcout          LogicCell40_SEQ_MODE_1000  540    8365               RISE  2       
I__2241/I                        Odrv4                      0      8365               RISE  1       
I__2241/O                        Odrv4                      351    8716               RISE  1       
I__2243/I                        Span4Mux_v                 0      8716               RISE  1       
I__2243/O                        Span4Mux_v                 351    9066               RISE  1       
I__2245/I                        Span4Mux_v                 0      9066               RISE  1       
I__2245/O                        Span4Mux_v                 351    9417               RISE  1       
I__2247/I                        Span4Mux_s2_v              0      9417               RISE  1       
I__2247/O                        Span4Mux_s2_v              252    9670               RISE  1       
I__2249/I                        LocalMux                   0      9670               RISE  1       
I__2249/O                        LocalMux                   330    9999               RISE  1       
I__2250/I                        IoInMux                    0      9999               RISE  1       
I__2250/O                        IoInMux                    259    10259              RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10259              RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12265              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      12265              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14179              RISE  1       
VSync                            SimpleVGA                  0      14179              RISE  1       

6.5.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13751


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5386
---------------------------- ------
Clock To Out Delay            13751

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__538/I                                                                Odrv4                               0      1127               RISE  1       
I__538/O                                                                Odrv4                               351    1478               RISE  1       
I__539/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__539/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__540/I                                                                LocalMux                            0      1765               RISE  1       
I__540/O                                                                LocalMux                            330    2095               RISE  1       
I__541/I                                                                IoInMux                             0      2095               RISE  1       
I__541/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__532/I                                                                Odrv4                               0      4978               RISE  1       
I__532/O                                                                Odrv4                               351    5328               RISE  1       
I__533/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__533/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__534/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__534/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__535/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__535/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__536/I                                                                LocalMux                            0      6156               RISE  1       
I__536/O                                                                LocalMux                            330    6485               RISE  1       
I__537/I                                                                IoInMux                             0      6485               RISE  1       
I__537/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  33      
I__2872/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2872/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__2873/I                                                               GlobalMux                           0      7362               RISE  1       
I__2873/O                                                               GlobalMux                           154    7516               RISE  1       
I__2883/I                                                               ClkMux                              0      7516               RISE  1       
I__2883/O                                                               ClkMux                              309    7825               RISE  1       
VSync_1_LC_7_11_5/clk                                                   LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_11_5/lcout               LogicCell40_SEQ_MODE_1000  540    8365               FALL  2       
I__2240/I                             Odrv4                      0      8365               FALL  1       
I__2240/O                             Odrv4                      372    8737               FALL  1       
I__2242/I                             Span4Mux_v                 0      8737               FALL  1       
I__2242/O                             Span4Mux_v                 372    9108               FALL  1       
I__2244/I                             Span4Mux_s1_v              0      9108               FALL  1       
I__2244/O                             Span4Mux_s1_v              196    9305               FALL  1       
I__2246/I                             LocalMux                   0      9305               FALL  1       
I__2246/O                             LocalMux                   309    9613               FALL  1       
I__2248/I                             IoInMux                    0      9613               FALL  1       
I__2248/O                             IoInMux                    217    9831               FALL  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9831               FALL  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11837              RISE  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      11837              RISE  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13751              RISE  1       
VSyncDebug                            SimpleVGA                  0      13751              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

