#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr  6 20:12:53 2023
# Process ID: 15584
# Current directory: E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent964 E:\Xilinx\zynq\Workspace_Starter_Kit_V2_XC7Z020\Project01_PL_EMIO_LED\project_1.xpr
# Log file: E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/vivado.log
# Journal file: E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 768.258 ; gain = 159.191
update_compile_order -fileset sources_1
make_wrapper -files [get_files E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v'
import_files -force -norecurse E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/design_1.bd>
reset_run synth_2
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr  6 20:14:19 2023] Launched design_1_processing_system7_0_0_synth_1, synth_2...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_2: E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.runs/synth_2/runme.log
[Thu Apr  6 20:14:19 2023] Launched impl_2...
Run output will be captured here: E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1034.832 ; gain = 80.227
reset_run impl_2
make_wrapper -files [get_files E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v'
import_files -force -norecurse E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Thu Apr  6 20:17:54 2023] Launched synth_2...
Run output will be captured here: E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.runs/synth_2/runme.log
[Thu Apr  6 20:17:54 2023] Launched impl_2...
Run output will be captured here: E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.runs/impl_2/runme.log
file mkdir E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.sdk
file copy -force E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.runs/impl_2/design_1_wrapper.sysdef E:/Xilinx/zynq/Workspace_Starter_Kit_V2_XC7Z020/Project01_PL_EMIO_LED/project_1.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 20:22:20 2023...
