<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Projeto1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab1_proj1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab1_proj1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab1_proj1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab1_proj1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab1_proj1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab1_proj1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab1_proj1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab1_proj1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab1_proj1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab1_proj1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_proj1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab1_proj1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab1_proj1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab1_proj1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab1_proj1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab1_proj1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab1_proj1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab1_proj1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab1_proj1.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab1_proj1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1_proj1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1_proj1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab1_proj1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab1_proj1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_proj1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_proj1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab1_proj1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab1_proj1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_proj1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab1_proj1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab1_proj1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab1_proj1_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_proj1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_proj1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testebench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testebench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testebench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testebench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1710974444" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1710974444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974476" xil_pn:in_ck="-5960445655711817543" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1710974476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Projeto1.vhd"/>
      <outfile xil_pn:name="testebench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1710974481" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5811146636905378619" xil_pn:start_ts="1710974481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974481" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6657470635117310461" xil_pn:start_ts="1710974481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974444" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4872146284202757719" xil_pn:start_ts="1710974444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974481" xil_pn:in_ck="-5960445655711817543" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1710974481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Projeto1.vhd"/>
      <outfile xil_pn:name="testebench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1710974485" xil_pn:in_ck="-5960445655711817543" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-192456637339995528" xil_pn:start_ts="1710974481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="testebench_beh.prj"/>
      <outfile xil_pn:name="testebench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1710974486" xil_pn:in_ck="-8497699392024364716" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5669800654856000667" xil_pn:start_ts="1710974485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="testebench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1710974392" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1710974392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974392" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8477045171951134320" xil_pn:start_ts="1710974392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974392" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4872146284202757719" xil_pn:start_ts="1710974392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974392" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1710974392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974392" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4634887741045636686" xil_pn:start_ts="1710974392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974392" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1710974392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974392" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2559730790342328479" xil_pn:start_ts="1710974392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974406" xil_pn:in_ck="4223273738177391844" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="424422083669827816" xil_pn:start_ts="1710974392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab1_proj1.lso"/>
      <outfile xil_pn:name="lab1_proj1.ngc"/>
      <outfile xil_pn:name="lab1_proj1.ngr"/>
      <outfile xil_pn:name="lab1_proj1.prj"/>
      <outfile xil_pn:name="lab1_proj1.stx"/>
      <outfile xil_pn:name="lab1_proj1.syr"/>
      <outfile xil_pn:name="lab1_proj1.xst"/>
      <outfile xil_pn:name="lab1_proj1_vhdl.prj"/>
      <outfile xil_pn:name="lab1_proj1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1710974406" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4520707221819626179" xil_pn:start_ts="1710974406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710974413" xil_pn:in_ck="5303971268486654033" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5662124061694472612" xil_pn:start_ts="1710974406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab1_proj1.bld"/>
      <outfile xil_pn:name="lab1_proj1.ngd"/>
      <outfile xil_pn:name="lab1_proj1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1710974419" xil_pn:in_ck="5303971268486654034" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1710974413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab1_proj1.pcf"/>
      <outfile xil_pn:name="lab1_proj1_map.map"/>
      <outfile xil_pn:name="lab1_proj1_map.mrp"/>
      <outfile xil_pn:name="lab1_proj1_map.ncd"/>
      <outfile xil_pn:name="lab1_proj1_map.ngm"/>
      <outfile xil_pn:name="lab1_proj1_map.xrpt"/>
      <outfile xil_pn:name="lab1_proj1_summary.xml"/>
      <outfile xil_pn:name="lab1_proj1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1710974432" xil_pn:in_ck="-9010764950844796821" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1710974419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab1_proj1.ncd"/>
      <outfile xil_pn:name="lab1_proj1.pad"/>
      <outfile xil_pn:name="lab1_proj1.par"/>
      <outfile xil_pn:name="lab1_proj1.ptwx"/>
      <outfile xil_pn:name="lab1_proj1.unroutes"/>
      <outfile xil_pn:name="lab1_proj1.xpi"/>
      <outfile xil_pn:name="lab1_proj1_pad.csv"/>
      <outfile xil_pn:name="lab1_proj1_pad.txt"/>
      <outfile xil_pn:name="lab1_proj1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1710974432" xil_pn:in_ck="5303971268486653902" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1710974429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab1_proj1.twr"/>
      <outfile xil_pn:name="lab1_proj1.twx"/>
    </transform>
  </transforms>

</generated_project>
