

================================================================
== Vitis HLS Report for 'rdc_mont_81_82'
================================================================
* Date:           Tue May 20 14:38:08 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225  |rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1  |       10|       10|   0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239  |rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3  |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259  |rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5  |       11|       17|   0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       56|      176|    7 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_202_4  |      119|      161|   17 ~ 23|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1372|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    3417|   3839|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    509|    -|
|Register         |        -|    -|     789|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    4206|   5720|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |mul_32ns_32ns_64_2_1_U3034                           |mul_32ns_32ns_64_2_1                      |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U3035                           |mul_32ns_32ns_64_2_1                      |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U3036                           |mul_32ns_32ns_64_2_1                      |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U3037                           |mul_32ns_32ns_64_2_1                      |        0|   4|   165|    50|    0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225  |rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1  |        0|   0|     6|    53|    0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239  |rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3  |        0|   0|  1375|  1767|    0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259  |rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5  |        0|   0|  1376|  1819|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                                |                                          |        0|  16|  3417|  3839|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_352_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln185_fu_382_p2     |         +|   0|  0|  13|           4|           3|
    |add_ln202_1_fu_755_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln202_fu_750_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln204_fu_574_p2     |         +|   0|  0|  39|          32|           2|
    |t_fu_711_p2             |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_661_p2       |         +|   0|  0|  71|          64|          64|
    |u_12_fu_515_p2          |         +|   0|  0|  71|          64|          64|
    |v_10_fu_421_p2          |         +|   0|  0|  71|          64|          64|
    |v_12_fu_784_p2          |         +|   0|  0|  71|          64|          64|
    |v_13_fu_614_p2          |         +|   0|  0|  71|          64|          64|
    |v_14_fu_465_p2          |         +|   0|  0|  71|          64|          64|
    |sub66_fu_588_p2         |         -|   0|  0|  39|           4|          32|
    |and_ln105_1_fu_693_p2   |       and|   0|  0|  64|          64|          64|
    |and_ln105_fu_497_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln184_fu_346_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln202_fu_559_p2    |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln203_fu_568_p2    |      icmp|   0|  0|  39|          32|           1|
    |mc_0_we0                |        or|   0|  0|   2|           1|           1|
    |mc_1_we0                |        or|   0|  0|   2|           1|           1|
    |or_ln105_3_fu_638_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_442_p2      |        or|   0|  0|  64|          64|          64|
    |count_1_fu_580_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln105_11_fu_629_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_12_fu_633_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_13_fu_644_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_1_fu_437_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_20_fu_479_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_21_fu_675_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_2_fu_448_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_433_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1372|        1185|        1174|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         16|    1|         16|
    |count_fu_114         |   9|          2|   32|         64|
    |grp_fu_1037_ce       |  14|          3|    1|          3|
    |grp_fu_1037_p0       |  14|          3|   32|         96|
    |grp_fu_1037_p1       |  14|          3|   32|         96|
    |grp_fu_1041_ce       |  14|          3|    1|          3|
    |grp_fu_1041_p0       |  14|          3|   32|         96|
    |grp_fu_1041_p1       |  14|          3|   32|         96|
    |grp_fu_1045_ce       |  14|          3|    1|          3|
    |grp_fu_1045_p0       |  14|          3|   32|         96|
    |grp_fu_1045_p1       |  14|          3|   32|         96|
    |grp_fu_1049_ce       |  14|          3|    1|          3|
    |grp_fu_1049_p0       |  14|          3|   32|         96|
    |grp_fu_1049_p1       |  14|          3|   32|         96|
    |i_1_fu_78            |   9|          2|    4|          8|
    |i_2_fu_130           |   9|          2|    4|          8|
    |indvars_iv_fu_126    |   9|          2|    4|          8|
    |ma_address0_local    |  20|          4|    4|         16|
    |mc_0_address0        |  20|          4|    3|         12|
    |mc_0_address0_local  |  14|          3|    3|          9|
    |mc_0_ce0             |  20|          4|    1|          4|
    |mc_0_d0              |   9|          2|   64|        128|
    |mc_0_d0_local        |  14|          3|   64|        192|
    |mc_0_we0             |   9|          2|    1|          2|
    |mc_1_address0        |  20|          4|    3|         12|
    |mc_1_address0_local  |  20|          4|    3|         12|
    |mc_1_ce0             |  20|          4|    1|          4|
    |mc_1_d0              |   9|          2|   64|        128|
    |mc_1_d0_local        |  20|          4|   64|        256|
    |mc_1_we0             |   9|          2|    1|          2|
    |u_1_fu_118           |   9|          2|   64|        128|
    |u_fu_82              |   9|          2|   64|        128|
    |v_3_fu_122           |   9|          2|   64|        128|
    |v_fu_86              |   9|          2|   64|        128|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 509|        110|  837|       2173|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln184_reg_891                                                 |   4|   0|    4|          0|
    |add_ln185_reg_913                                                 |   4|   0|    4|          0|
    |ap_CS_fsm                                                         |  15|   0|   15|          0|
    |count_1_reg_980                                                   |  32|   0|   32|          0|
    |count_fu_114                                                      |  32|   0|   32|          0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_78                                                         |   4|   0|    4|          0|
    |i_2_fu_130                                                        |   4|   0|    4|          0|
    |indvars_iv_fu_126                                                 |   4|   0|    4|          0|
    |lshr_ln177_1_reg_907                                              |   2|   0|    2|          0|
    |mc_1_addr_reg_877                                                 |   1|   0|    3|          2|
    |reg_286                                                           |  64|   0|   64|          0|
    |sub66_reg_985                                                     |  32|   0|   32|          0|
    |t_reg_1032                                                        |  64|   0|   64|          0|
    |tmp_2_reg_865                                                     |   1|   0|    3|          2|
    |tmp_4_reg_871                                                     |   1|   0|    3|          2|
    |trunc_ln184_1_reg_903                                             |   1|   0|    1|          0|
    |trunc_ln184_reg_896                                               |   3|   0|    3|          0|
    |trunc_ln202_2_reg_1008                                            |   3|   0|    3|          0|
    |trunc_ln202_reg_1003                                              |   3|   0|    3|          0|
    |u_12_reg_969                                                      |  64|   0|   64|          0|
    |u_1_fu_118                                                        |  64|   0|   64|          0|
    |u_fu_82                                                           |  64|   0|   64|          0|
    |v_10_reg_961                                                      |  64|   0|   64|          0|
    |v_13_reg_1021                                                     |  64|   0|   64|          0|
    |v_3_fu_122                                                        |  64|   0|   64|          0|
    |v_3_load_1_reg_998                                                |  64|   0|   64|          0|
    |v_fu_86                                                           |  64|   0|   64|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 789|   0|  795|          6|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------+-----+-----+------------+----------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ma_address0    |  out|    4|   ap_memory|              ma|         array|
|ma_ce0         |  out|    1|   ap_memory|              ma|         array|
|ma_q0          |   in|   64|   ap_memory|              ma|         array|
|mc_0_address0  |  out|    3|   ap_memory|            mc_0|         array|
|mc_0_ce0       |  out|    1|   ap_memory|            mc_0|         array|
|mc_0_we0       |  out|    1|   ap_memory|            mc_0|         array|
|mc_0_d0        |  out|   64|   ap_memory|            mc_0|         array|
|mc_0_q0        |   in|   64|   ap_memory|            mc_0|         array|
|mc_0_offset    |   in|    1|     ap_none|     mc_0_offset|        scalar|
|mc_1_address0  |  out|    3|   ap_memory|            mc_1|         array|
|mc_1_ce0       |  out|    1|   ap_memory|            mc_1|         array|
|mc_1_we0       |  out|    1|   ap_memory|            mc_1|         array|
|mc_1_d0        |  out|   64|   ap_memory|            mc_1|         array|
|mc_1_q0        |   in|   64|   ap_memory|            mc_1|         array|
|mc_1_offset    |   in|    1|     ap_none|     mc_1_offset|        scalar|
+---------------+-----+-----+------------+----------------+--------------+

