

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Sat Nov 12 21:20:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.907 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    24544|   194553|  0.172 ms|  1.362 ms|  24545|  194554|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |grp_dut_Pipeline_1_fu_128                 |dut_Pipeline_1                 |     8002|     8002|  56.014 us|  56.014 us|   8002|    8002|       no|
        |grp_dut_Pipeline_2_fu_134                 |dut_Pipeline_2                 |     8002|     8002|  56.014 us|  56.014 us|   8002|    8002|       no|
        |grp_dut_Pipeline_3_fu_140                 |dut_Pipeline_3                 |     8002|     8002|  56.014 us|  56.014 us|   8002|    8002|       no|
        |grp_dut_Pipeline_4_fu_146                 |dut_Pipeline_4                 |     8002|     8002|  56.014 us|  56.014 us|   8002|    8002|       no|
        |grp_dut_Pipeline_5_fu_152                 |dut_Pipeline_5                 |     4010|     4010|  28.070 us|  28.070 us|   4010|    4010|       no|
        |grp_dut_Pipeline_6_fu_158                 |dut_Pipeline_6                 |     4010|     4010|  28.070 us|  28.070 us|   4010|    4010|       no|
        |grp_dut_Pipeline_7_fu_164                 |dut_Pipeline_7                 |     1002|     1002|   7.014 us|   7.014 us|   1002|    1002|       no|
        |grp_dut_Pipeline_8_fu_170                 |dut_Pipeline_8                 |    24530|    24530|   0.172 ms|   0.172 ms|  24530|   24530|       no|
        |grp_dut_Pipeline_VITIS_LOOP_37_1_fu_182   |dut_Pipeline_VITIS_LOOP_37_1   |        4|   104470|  28.000 ns|   0.731 ms|      4|  104470|       no|
        |grp_dut_Pipeline_VITIS_LOOP_123_3_fu_202  |dut_Pipeline_VITIS_LOOP_123_3  |        3|    65546|  21.000 ns|   0.459 ms|      3|   65546|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     687|   2438|    -|
|Memory           |       37|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    922|    -|
|Register         |        -|    -|      71|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       37|    0|     758|   3512|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       13|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|   0|   74|   104|    0|
    |grp_dut_Pipeline_1_fu_128                 |dut_Pipeline_1                 |        0|   0|   15|    53|    0|
    |grp_dut_Pipeline_2_fu_134                 |dut_Pipeline_2                 |        0|   0|   15|    53|    0|
    |grp_dut_Pipeline_3_fu_140                 |dut_Pipeline_3                 |        0|   0|   15|    53|    0|
    |grp_dut_Pipeline_4_fu_146                 |dut_Pipeline_4                 |        0|   0|   15|    53|    0|
    |grp_dut_Pipeline_5_fu_152                 |dut_Pipeline_5                 |        0|   0|   14|    51|    0|
    |grp_dut_Pipeline_6_fu_158                 |dut_Pipeline_6                 |        0|   0|   14|    51|    0|
    |grp_dut_Pipeline_7_fu_164                 |dut_Pipeline_7                 |        0|   0|   12|    51|    0|
    |grp_dut_Pipeline_8_fu_170                 |dut_Pipeline_8                 |        0|   0|   17|    59|    0|
    |grp_dut_Pipeline_VITIS_LOOP_123_3_fu_202  |dut_Pipeline_VITIS_LOOP_123_3  |        0|   0|   33|   598|    0|
    |grp_dut_Pipeline_VITIS_LOOP_37_1_fu_182   |dut_Pipeline_VITIS_LOOP_37_1   |        0|   0|  463|  1312|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                     |                               |        0|   0|  687|  2438|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |int_1_U         |int_1_RAM_AUTO_1R1W         |        4|  0|   0|    0|  8000|    8|     1|        64000|
    |int_2_U         |int_1_RAM_AUTO_1R1W         |        4|  0|   0|    0|  8000|    8|     1|        64000|
    |double_1_U      |int_1_RAM_AUTO_1R1W         |        4|  0|   0|    0|  8000|    8|     1|        64000|
    |double_2_U      |int_1_RAM_AUTO_1R1W         |        4|  0|   0|    0|  8000|    8|     1|        64000|
    |string_1_U      |string_1_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1000|    8|     1|         8000|
    |string_2_U      |string_2_RAM_AUTO_1R1W      |        4|  0|   0|    0|  6132|    8|     1|        49056|
    |string_2_1_U    |string_2_RAM_AUTO_1R1W      |        4|  0|   0|    0|  6132|    8|     1|        49056|
    |string_2_2_U    |string_2_RAM_AUTO_1R1W      |        4|  0|   0|    0|  6132|    8|     1|        49056|
    |string_2_3_U    |string_2_RAM_AUTO_1R1W      |        4|  0|   0|    0|  6132|    8|     1|        49056|
    |string_pos_1_U  |string_pos_1_RAM_AUTO_1R1W  |        2|  0|   0|    0|  4008|    8|     1|        32064|
    |string_pos_2_U  |string_pos_1_RAM_AUTO_1R1W  |        2|  0|   0|    0|  4008|    8|     1|        32064|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                            |       37|  0|   0|    0| 65544|   88|    11|       524352|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub_fu_231_p2                                             |         +|   0|  0|  39|          32|           5|
    |grp_dut_Pipeline_VITIS_LOOP_123_3_fu_202_dst_buff_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp85_not_fu_237_p2                                       |      icmp|   0|  0|  18|          32|          17|
    |cmp90_not_fu_243_p2                                       |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln34_1_fu_226_p2                                     |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln34_fu_221_p2                                       |      icmp|   0|  0|  18|          32|          16|
    |ap_block_state1                                           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done                           |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_256_p2                                         |        or|   0|  0|   2|           1|           1|
    |output_line_num_fu_260_p3                                 |    select|   0|  0|  17|           1|          17|
    |select_ln34_fu_249_p3                                     |    select|   0|  0|  16|           1|          16|
    +----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                     |          |   0|  0| 152|         166|         107|
    +----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  48|          9|    1|          9|
    |ap_done                       |   9|          2|    1|          2|
    |double_1_address0             |  20|          4|   13|         52|
    |double_1_ce0                  |  20|          4|    1|          4|
    |double_1_d0                   |  14|          3|    8|         24|
    |double_1_we0                  |  14|          3|    1|          3|
    |double_2_address0             |  20|          4|   13|         52|
    |double_2_ce0                  |  20|          4|    1|          4|
    |double_2_d0                   |  14|          3|    8|         24|
    |double_2_we0                  |  14|          3|    1|          3|
    |int_1_address0                |  20|          4|   13|         52|
    |int_1_ce0                     |  20|          4|    1|          4|
    |int_1_d0                      |  14|          3|    8|         24|
    |int_1_we0                     |  14|          3|    1|          3|
    |int_2_address0                |  20|          4|   13|         52|
    |int_2_ce0                     |  20|          4|    1|          4|
    |int_2_d0                      |  14|          3|    8|         24|
    |int_2_we0                     |  14|          3|    1|          3|
    |src_buff_TREADY_int_regslice  |   9|          2|    1|          2|
    |string_1_address0             |  20|          4|   10|         40|
    |string_1_ce0                  |  20|          4|    1|          4|
    |string_1_d0                   |  14|          3|    8|         24|
    |string_1_we0                  |  14|          3|    1|          3|
    |string_2_1_address0           |  20|          4|   13|         52|
    |string_2_1_ce0                |  20|          4|    1|          4|
    |string_2_1_ce1                |   9|          2|    1|          2|
    |string_2_1_d0                 |  14|          3|    8|         24|
    |string_2_1_we0                |  14|          3|    1|          3|
    |string_2_1_we1                |   9|          2|    1|          2|
    |string_2_2_address0           |  20|          4|   13|         52|
    |string_2_2_ce0                |  20|          4|    1|          4|
    |string_2_2_ce1                |   9|          2|    1|          2|
    |string_2_2_d0                 |  14|          3|    8|         24|
    |string_2_2_we0                |  14|          3|    1|          3|
    |string_2_2_we1                |   9|          2|    1|          2|
    |string_2_3_address0           |  20|          4|   13|         52|
    |string_2_3_ce0                |  20|          4|    1|          4|
    |string_2_3_ce1                |   9|          2|    1|          2|
    |string_2_3_d0                 |  14|          3|    8|         24|
    |string_2_3_we0                |  14|          3|    1|          3|
    |string_2_3_we1                |   9|          2|    1|          2|
    |string_2_address0             |  20|          4|   13|         52|
    |string_2_ce0                  |  20|          4|    1|          4|
    |string_2_ce1                  |   9|          2|    1|          2|
    |string_2_d0                   |  14|          3|    8|         24|
    |string_2_we0                  |  14|          3|    1|          3|
    |string_2_we1                  |   9|          2|    1|          2|
    |string_pos_1_address0         |  20|          4|   12|         48|
    |string_pos_1_ce0              |  20|          4|    1|          4|
    |string_pos_1_ce1              |   9|          2|    1|          2|
    |string_pos_1_d0               |  14|          3|    8|         24|
    |string_pos_1_we0              |  14|          3|    1|          3|
    |string_pos_1_we1              |   9|          2|    1|          2|
    |string_pos_2_address0         |  20|          4|   12|         48|
    |string_pos_2_ce0              |  20|          4|    1|          4|
    |string_pos_2_ce1              |   9|          2|    1|          2|
    |string_pos_2_d0               |  14|          3|    8|         24|
    |string_pos_2_we0              |  14|          3|    1|          3|
    |string_pos_2_we1              |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 922|        191|  263|        930|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   8|   0|    8|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |ap_rst_n_inv                                           |   1|   0|    1|          0|
    |ap_rst_reg_1                                           |   1|   0|    1|          0|
    |ap_rst_reg_2                                           |   1|   0|    1|          0|
    |cmp85_not_reg_295                                      |   1|   0|    1|          0|
    |cmp90_not_reg_300                                      |   1|   0|    1|          0|
    |grp_dut_Pipeline_1_fu_128_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_2_fu_134_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_3_fu_140_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_4_fu_146_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_5_fu_152_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_6_fu_158_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_7_fu_164_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_8_fu_170_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_123_3_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_37_1_fu_182_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln34_1_reg_283                                    |   1|   0|    1|          0|
    |icmp_ln34_reg_278                                      |   1|   0|    1|          0|
    |output_line_num_reg_305                                |  13|   0|   17|          4|
    |sub_reg_290                                            |  32|   0|   32|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  71|   0|   75|          4|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           dut|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           dut|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           dut|  return value|
|src_buff_TDATA         |   in|    8|           axis|      src_buff|       pointer|
|src_buff_TVALID        |   in|    1|           axis|      src_buff|       pointer|
|src_buff_TREADY        |  out|    1|           axis|      src_buff|       pointer|
|dst_buff_TDATA         |  out|    8|           axis|      dst_buff|       pointer|
|dst_buff_TVALID        |  out|    1|           axis|      dst_buff|       pointer|
|dst_buff_TREADY        |   in|    1|           axis|      dst_buff|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

