{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 10:21:30 2011 " "Info: Processing started: Tue Apr 26 10:21:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8259A -c 8259A " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8259A -c 8259A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr.v" { { "Info" "ISGN_ENTITY_NAME" "1 imr " "Info: Found entity 1: imr" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr.v" { { "Info" "ISGN_ENTITY_NAME" "1 irr " "Info: Found entity 1: irr" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr.v" { { "Info" "ISGN_ENTITY_NAME" "1 isr " "Info: Found entity 1: isr" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_irr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_irr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_irr_a " "Info: Found entity 1: 8259A_irr_a" {  } { { "8259A_irr_a.bdf" "" { Schematic "D:/download/接口/8259Acyq/8259A_irr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_isr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_isr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_isr_a " "Info: Found entity 1: 8259A_isr_a" {  } { { "8259A_isr_a.bdf" "" { Schematic "D:/download/接口/8259Acyq/8259A_isr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_imr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_imr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_imr_a " "Info: Found entity 1: 8259A_imr_a" {  } { { "8259A_imr_a.bdf" "" { Schematic "D:/download/接口/8259Acyq/8259A_imr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr " "Info: Found entity 1: pr" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(85) " "Warning (10268): Verilog HDL information at core.v(85): Always Construct contains both blocking and non-blocking assignments" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_core.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_core.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_core " "Info: Found entity 1: 8259A_core" {  } { { "8259A_core.bdf" "" { Schematic "D:/download/接口/8259Acyq/8259A_core.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_down " "Info: Found entity 1: 8259A_down" {  } { { "8259A_down.bdf" "" { Schematic "D:/download/接口/8259Acyq/8259A_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout " "Info: Found entity 1: segout" {  } { { "segout.v" "" { Text "D:/download/接口/8259Acyq/segout.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select2.v" { { "Info" "ISGN_ENTITY_NAME" "1 select2 " "Info: Found entity 1: select2" {  } { { "select2.v" "" { Text "D:/download/接口/8259Acyq/select2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CORE_FIANEL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CORE_FIANEL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORE_FIANEL " "Info: Found entity 1: CORE_FIANEL" {  } { { "CORE_FIANEL.bdf" "" { Schematic "D:/download/接口/8259Acyq/CORE_FIANEL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A " "Info: Found entity 1: 8259A" {  } { { "8259A.bdf" "" { Schematic "D:/download/接口/8259Acyq/8259A.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8259A " "Info: Elaborating entity \"8259A\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr pr:inst " "Info: Elaborating entity \"pr\" for hierarchy \"pr:inst\"" {  } { { "8259A.bdf" "inst" { Schematic "D:/download/接口/8259Acyq/8259A.bdf" { { -8 136 312 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(21) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(21): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(26) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(26): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(31) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(31): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(36) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(36): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(41) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(41): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(46) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(46): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(51) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(51): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(56) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(56): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(61) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(61): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(70) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(70): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(75) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(75): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(80) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(80): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(85) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(85): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(90) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(90): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(95) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(95): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(100) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(100): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(105) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(105): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(113) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(113): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(118) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(118): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(123) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(123): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(128) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(128): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(133) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(133): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(138) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(138): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(143) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(143): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(148) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(148): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(157) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(157): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(162) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(162): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(167) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(167): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(172) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(172): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(177) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(177): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(182) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(182): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(187) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(187): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(192) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(192): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(201) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(201): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(206) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(206): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(211) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(211): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(216) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(216): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(221) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(221): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(226) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(226): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(231) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(231): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(236) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(236): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(243) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(243): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(248) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(248): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(253) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(253): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(258) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(258): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(263) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(263): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(268) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(268): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(273) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(273): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(278) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(278): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(286) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(286): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(291) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(291): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(296) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(296): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(301) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(301): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(306) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(306): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(311) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(311): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(316) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(316): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(321) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(321): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(329) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(329): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(334) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(334): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(339) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(339): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(344) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(344): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(349) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(349): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(354) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(354): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 354 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(359) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(359): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 359 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nmr pr.v(364) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(364): variable \"nmr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position pr.v(19) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(19): inferring latch(es) for variable \"position\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_nmr pr.v(19) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(19): inferring latch(es) for variable \"hp_nmr\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(379) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(379): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(383) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(383): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(385) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(385): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(387) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(387): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(389) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(389): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 389 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(391) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(391): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 391 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(393) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(393): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(395) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(395): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(397) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(397): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 397 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(401) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(401): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(403) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(403): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(405) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(405): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(407) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(407): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(409) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(409): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 409 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(411) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(411): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 411 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(413) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(413): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(415) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(415): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(419) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(419): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(421) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(421): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 421 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(423) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(423): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(425) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(425): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(427) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(427): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 427 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(429) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(429): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 429 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(431) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(431): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 431 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(433) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(433): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 433 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(438) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(438): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 438 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(440) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(440): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 440 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(442) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(442): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 442 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(444) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(444): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 444 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(446) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(446): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 446 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(448) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(448): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 448 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(450) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(450): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 450 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(452) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(452): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 452 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(456) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(456): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(458) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(458): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 458 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(460) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(460): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 460 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(462) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(462): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 462 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(464) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(464): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 464 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(466) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(466): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(468) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(468): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 468 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(470) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(470): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(475) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(475): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 475 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(477) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(477): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 477 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(479) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(479): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(481) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(481): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 481 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(483) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(483): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 483 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(485) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(485): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 485 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(487) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(487): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(489) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(489): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 489 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(493) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(493): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(495) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(495): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 495 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(497) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(497): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 497 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(499) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(499): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 499 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(501) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(501): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 501 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(503) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(503): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 503 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(505) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(505): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 505 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(507) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(507): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 507 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(511) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(511): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 511 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(513) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(513): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 513 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(515) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(515): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 515 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(517) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(517): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 517 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(519) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(519): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 519 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(521) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(521): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 521 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(523) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(523): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 523 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isr pr.v(525) " "Warning (10235): Verilog HDL Always Construct warning at pr.v(525): variable \"isr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 525 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_isr pr.v(377) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(377): inferring latch(es) for variable \"hp_isr\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 377 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(535) " "Warning (10230): Verilog HDL assignment warning at pr.v(535): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(536) " "Warning (10230): Verilog HDL assignment warning at pr.v(536): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(537) " "Warning (10230): Verilog HDL assignment warning at pr.v(537): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(538) " "Warning (10230): Verilog HDL assignment warning at pr.v(538): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(539) " "Warning (10230): Verilog HDL assignment warning at pr.v(539): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(540) " "Warning (10230): Verilog HDL assignment warning at pr.v(540): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(541) " "Warning (10230): Verilog HDL assignment warning at pr.v(541): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(542) " "Warning (10230): Verilog HDL assignment warning at pr.v(542): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 pr.v(543) " "Warning (10230): Verilog HDL assignment warning at pr.v(543): truncated value with size 8 to match size of target (3)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(544) " "Warning (10230): Verilog HDL assignment warning at pr.v(544): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[0\] pr.v(377) " "Info (10041): Inferred latch for \"hp_isr\[0\]\" at pr.v(377)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 377 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[1\] pr.v(377) " "Info (10041): Inferred latch for \"hp_isr\[1\]\" at pr.v(377)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 377 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[2\] pr.v(377) " "Info (10041): Inferred latch for \"hp_isr\[2\]\" at pr.v(377)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 377 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[3\] pr.v(377) " "Info (10041): Inferred latch for \"hp_isr\[3\]\" at pr.v(377)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 377 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[4\] pr.v(377) " "Info (10041): Inferred latch for \"hp_isr\[4\]\" at pr.v(377)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 377 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[5\] pr.v(377) " "Info (10041): Inferred latch for \"hp_isr\[5\]\" at pr.v(377)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 377 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[6\] pr.v(377) " "Info (10041): Inferred latch for \"hp_isr\[6\]\" at pr.v(377)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 377 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[7\] pr.v(377) " "Info (10041): Inferred latch for \"hp_isr\[7\]\" at pr.v(377)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 377 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[0\] pr.v(19) " "Info (10041): Inferred latch for \"hp_nmr\[0\]\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[1\] pr.v(19) " "Info (10041): Inferred latch for \"hp_nmr\[1\]\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[2\] pr.v(19) " "Info (10041): Inferred latch for \"hp_nmr\[2\]\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[3\] pr.v(19) " "Info (10041): Inferred latch for \"hp_nmr\[3\]\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[4\] pr.v(19) " "Info (10041): Inferred latch for \"hp_nmr\[4\]\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[5\] pr.v(19) " "Info (10041): Inferred latch for \"hp_nmr\[5\]\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[6\] pr.v(19) " "Info (10041): Inferred latch for \"hp_nmr\[6\]\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[7\] pr.v(19) " "Info (10041): Inferred latch for \"hp_nmr\[7\]\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00001000 pr.v(19) " "Info (10041): Inferred latch for \"position.00001000\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000111 pr.v(19) " "Info (10041): Inferred latch for \"position.00000111\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000110 pr.v(19) " "Info (10041): Inferred latch for \"position.00000110\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000101 pr.v(19) " "Info (10041): Inferred latch for \"position.00000101\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000100 pr.v(19) " "Info (10041): Inferred latch for \"position.00000100\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000011 pr.v(19) " "Info (10041): Inferred latch for \"position.00000011\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000010 pr.v(19) " "Info (10041): Inferred latch for \"position.00000010\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000001 pr.v(19) " "Info (10041): Inferred latch for \"position.00000001\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000000 pr.v(19) " "Info (10041): Inferred latch for \"position.00000000\" at pr.v(19)" {  } { { "pr.v" "" { Text "D:/download/接口/8259Acyq/pr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORE_FIANEL CORE_FIANEL:inst16 " "Info: Elaborating entity \"CORE_FIANEL\" for hierarchy \"CORE_FIANEL:inst16\"" {  } { { "8259A.bdf" "inst16" { Schematic "D:/download/接口/8259Acyq/8259A.bdf" { { 360 88 304 616 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core CORE_FIANEL:inst16\|core:inst " "Info: Elaborating entity \"core\" for hierarchy \"CORE_FIANEL:inst16\|core:inst\"" {  } { { "CORE_FIANEL.bdf" "inst" { Schematic "D:/download/接口/8259Acyq/CORE_FIANEL.bdf" { { 64 288 496 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write1 core.v(85) " "Warning (10240): Verilog HDL Always Construct warning at core.v(85): inferring latch(es) for variable \"write1\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write2 core.v(85) " "Warning (10240): Verilog HDL Always Construct warning at core.v(85): inferring latch(es) for variable \"write2\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core.v(93) " "Warning (10230): Verilog HDL assignment warning at core.v(93): truncated value with size 32 to match size of target (2)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(198) " "Warning (10230): Verilog HDL assignment warning at core.v(198): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(201) " "Warning (10230): Verilog HDL assignment warning at core.v(201): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(202) " "Warning (10230): Verilog HDL assignment warning at core.v(202): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clr_imr core.v(210) " "Warning (10240): Verilog HDL Always Construct warning at core.v(210): inferring latch(es) for variable \"clr_imr\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(254) " "Warning (10235): Verilog HDL Always Construct warning at core.v(254): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(254) " "Warning (10235): Verilog HDL Always Construct warning at core.v(254): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(255) " "Warning (10235): Verilog HDL Always Construct warning at core.v(255): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag1 core.v(257) " "Warning (10235): Verilog HDL Always Construct warning at core.v(257): variable \"flag1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(258) " "Warning (10235): Verilog HDL Always Construct warning at core.v(258): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(271) " "Warning (10235): Verilog HDL Always Construct warning at core.v(271): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(273) " "Warning (10235): Verilog HDL Always Construct warning at core.v(273): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(274) " "Warning (10235): Verilog HDL Always Construct warning at core.v(274): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(275) " "Warning (10235): Verilog HDL Always Construct warning at core.v(275): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(288) " "Warning (10235): Verilog HDL Always Construct warning at core.v(288): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(302) " "Warning (10235): Verilog HDL Always Construct warning at core.v(302): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "er core.v(252) " "Warning (10240): Verilog HDL Always Construct warning at core.v(252): inferring latch(es) for variable \"er\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 252 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(310) " "Warning (10235): Verilog HDL Always Construct warning at core.v(310): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(310) " "Warning (10235): Verilog HDL Always Construct warning at core.v(310): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(312) " "Warning (10235): Verilog HDL Always Construct warning at core.v(312): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(313) " "Warning (10235): Verilog HDL Always Construct warning at core.v(313): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(315) " "Warning (10235): Verilog HDL Always Construct warning at core.v(315): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(315) " "Warning (10270): Verilog HDL Case Statement warning at core.v(315): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 315 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(315) " "Info (10264): Verilog HDL Case Statement information at core.v(315): all case item expressions in this case statement are onehot" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 315 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(327) " "Warning (10235): Verilog HDL Always Construct warning at core.v(327): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(327) " "Warning (10235): Verilog HDL Always Construct warning at core.v(327): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(328) " "Warning (10235): Verilog HDL Always Construct warning at core.v(328): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(340) " "Warning (10235): Verilog HDL Always Construct warning at core.v(340): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(344) " "Warning (10235): Verilog HDL Always Construct warning at core.v(344): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(344) " "Warning (10270): Verilog HDL Case Statement warning at core.v(344): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 344 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pri core.v(358) " "Warning (10235): Verilog HDL Always Construct warning at core.v(358): variable \"pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pri core.v(308) " "Warning (10240): Verilog HDL Always Construct warning at core.v(308): inferring latch(es) for variable \"pri\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 308 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(362) " "Warning (10230): Verilog HDL assignment warning at core.v(362): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(371) " "Warning (10235): Verilog HDL Always Construct warning at core.v(371): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(373) " "Warning (10235): Verilog HDL Always Construct warning at core.v(373): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 373 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(390) " "Warning (10230): Verilog HDL assignment warning at core.v(390): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(391) " "Warning (10230): Verilog HDL assignment warning at core.v(391): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[0\] core.v(308) " "Info (10041): Inferred latch for \"pri\[0\]\" at core.v(308)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[1\] core.v(308) " "Info (10041): Inferred latch for \"pri\[1\]\" at core.v(308)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[2\] core.v(308) " "Info (10041): Inferred latch for \"pri\[2\]\" at core.v(308)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[0\] core.v(252) " "Info (10041): Inferred latch for \"er\[0\]\" at core.v(252)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[1\] core.v(252) " "Info (10041): Inferred latch for \"er\[1\]\" at core.v(252)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[2\] core.v(252) " "Info (10041): Inferred latch for \"er\[2\]\" at core.v(252)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[3\] core.v(252) " "Info (10041): Inferred latch for \"er\[3\]\" at core.v(252)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[4\] core.v(252) " "Info (10041): Inferred latch for \"er\[4\]\" at core.v(252)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[5\] core.v(252) " "Info (10041): Inferred latch for \"er\[5\]\" at core.v(252)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[6\] core.v(252) " "Info (10041): Inferred latch for \"er\[6\]\" at core.v(252)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[7\] core.v(252) " "Info (10041): Inferred latch for \"er\[7\]\" at core.v(252)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_imr core.v(210) " "Info (10041): Inferred latch for \"clr_imr\" at core.v(210)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[0\] core.v(173) " "Info (10041): Inferred latch for \"ocw3\[0\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[1\] core.v(173) " "Info (10041): Inferred latch for \"ocw3\[1\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[2\] core.v(173) " "Info (10041): Inferred latch for \"ocw3\[2\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[3\] core.v(173) " "Info (10041): Inferred latch for \"ocw3\[3\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[4\] core.v(173) " "Info (10041): Inferred latch for \"ocw3\[4\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[5\] core.v(173) " "Info (10041): Inferred latch for \"ocw3\[5\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[6\] core.v(173) " "Info (10041): Inferred latch for \"ocw3\[6\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[7\] core.v(173) " "Info (10041): Inferred latch for \"ocw3\[7\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[0\] core.v(172) " "Info (10041): Inferred latch for \"ocw2\[0\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[1\] core.v(172) " "Info (10041): Inferred latch for \"ocw2\[1\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[2\] core.v(172) " "Info (10041): Inferred latch for \"ocw2\[2\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[5\] core.v(172) " "Info (10041): Inferred latch for \"ocw2\[5\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[6\] core.v(172) " "Info (10041): Inferred latch for \"ocw2\[6\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[7\] core.v(172) " "Info (10041): Inferred latch for \"ocw2\[7\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[0\] core.v(171) " "Info (10041): Inferred latch for \"ocw1\[0\]\" at core.v(171)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[1\] core.v(171) " "Info (10041): Inferred latch for \"ocw1\[1\]\" at core.v(171)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[2\] core.v(171) " "Info (10041): Inferred latch for \"ocw1\[2\]\" at core.v(171)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[3\] core.v(171) " "Info (10041): Inferred latch for \"ocw1\[3\]\" at core.v(171)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[4\] core.v(171) " "Info (10041): Inferred latch for \"ocw1\[4\]\" at core.v(171)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[5\] core.v(171) " "Info (10041): Inferred latch for \"ocw1\[5\]\" at core.v(171)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[6\] core.v(171) " "Info (10041): Inferred latch for \"ocw1\[6\]\" at core.v(171)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[7\] core.v(171) " "Info (10041): Inferred latch for \"ocw1\[7\]\" at core.v(171)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[3\] core.v(168) " "Info (10041): Inferred latch for \"icw2\[3\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[4\] core.v(168) " "Info (10041): Inferred latch for \"icw2\[4\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[5\] core.v(168) " "Info (10041): Inferred latch for \"icw2\[5\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[6\] core.v(168) " "Info (10041): Inferred latch for \"icw2\[6\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[7\] core.v(168) " "Info (10041): Inferred latch for \"icw2\[7\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[0\] core.v(167) " "Info (10041): Inferred latch for \"icw1\[0\]\" at core.v(167)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[1\] core.v(167) " "Info (10041): Inferred latch for \"icw1\[1\]\" at core.v(167)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[3\] core.v(167) " "Info (10041): Inferred latch for \"icw1\[3\]\" at core.v(167)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write2 core.v(85) " "Info (10041): Inferred latch for \"write2\" at core.v(85)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write1 core.v(85) " "Info (10041): Inferred latch for \"write1\" at core.v(85)" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8259A_imr_a 8259A_imr_a:inst3 " "Info: Elaborating entity \"8259A_imr_a\" for hierarchy \"8259A_imr_a:inst3\"" {  } { { "8259A.bdf" "inst3" { Schematic "D:/download/接口/8259Acyq/8259A.bdf" { { 120 584 712 216 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imr 8259A_imr_a:inst3\|imr:inst " "Info: Elaborating entity \"imr\" for hierarchy \"8259A_imr_a:inst3\|imr:inst\"" {  } { { "8259A_imr_a.bdf" "inst" { Schematic "D:/download/接口/8259Acyq/8259A_imr_a.bdf" { { 120 312 480 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[0\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[0\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[1\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[1\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[2\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[2\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[3\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[3\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[4\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[4\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[5\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[5\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[6\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[6\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[7\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[7\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8259A_isr_a 8259A_isr_a:inst4 " "Info: Elaborating entity \"8259A_isr_a\" for hierarchy \"8259A_isr_a:inst4\"" {  } { { "8259A.bdf" "inst4" { Schematic "D:/download/接口/8259Acyq/8259A.bdf" { { -24 704 856 72 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isr 8259A_isr_a:inst4\|isr:inst " "Info: Elaborating entity \"isr\" for hierarchy \"8259A_isr_a:inst4\|isr:inst\"" {  } { { "8259A_isr_a.bdf" "inst" { Schematic "D:/download/接口/8259Acyq/8259A_isr_a.bdf" { { 112 224 384 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(13) " "Warning (10230): Verilog HDL assignment warning at isr.v(13): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(15) " "Warning (10230): Verilog HDL assignment warning at isr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(16) " "Warning (10230): Verilog HDL assignment warning at isr.v(16): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(17) " "Warning (10230): Verilog HDL assignment warning at isr.v(17): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(18) " "Warning (10230): Verilog HDL assignment warning at isr.v(18): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(19) " "Warning (10230): Verilog HDL assignment warning at isr.v(19): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(20) " "Warning (10230): Verilog HDL assignment warning at isr.v(20): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(21) " "Warning (10230): Verilog HDL assignment warning at isr.v(21): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[7\] isr.v(21) " "Info (10041): Inferred latch for \"isrreg\[7\]\" at isr.v(21)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[6\] isr.v(20) " "Info (10041): Inferred latch for \"isrreg\[6\]\" at isr.v(20)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[5\] isr.v(19) " "Info (10041): Inferred latch for \"isrreg\[5\]\" at isr.v(19)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[4\] isr.v(18) " "Info (10041): Inferred latch for \"isrreg\[4\]\" at isr.v(18)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[3\] isr.v(17) " "Info (10041): Inferred latch for \"isrreg\[3\]\" at isr.v(17)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[2\] isr.v(16) " "Info (10041): Inferred latch for \"isrreg\[2\]\" at isr.v(16)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[1\] isr.v(15) " "Info (10041): Inferred latch for \"isrreg\[1\]\" at isr.v(15)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[0\] isr.v(13) " "Info (10041): Inferred latch for \"isrreg\[0\]\" at isr.v(13)" {  } { { "isr.v" "" { Text "D:/download/接口/8259Acyq/isr.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8259A_irr_a 8259A_irr_a:inst5 " "Info: Elaborating entity \"8259A_irr_a\" for hierarchy \"8259A_irr_a:inst5\"" {  } { { "8259A.bdf" "inst5" { Schematic "D:/download/接口/8259Acyq/8259A.bdf" { { 248 656 856 504 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irr 8259A_irr_a:inst5\|irr:inst " "Info: Elaborating entity \"irr\" for hierarchy \"8259A_irr_a:inst5\|irr:inst\"" {  } { { "8259A_irr_a.bdf" "inst" { Schematic "D:/download/接口/8259Acyq/8259A_irr_a.bdf" { { 56 384 560 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(15) " "Warning (10230): Verilog HDL assignment warning at irr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(18) " "Warning (10230): Verilog HDL assignment warning at irr.v(18): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(21) " "Warning (10230): Verilog HDL assignment warning at irr.v(21): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(24) " "Warning (10230): Verilog HDL assignment warning at irr.v(24): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(27) " "Warning (10230): Verilog HDL assignment warning at irr.v(27): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(30) " "Warning (10230): Verilog HDL assignment warning at irr.v(30): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(33) " "Warning (10230): Verilog HDL assignment warning at irr.v(33): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(36) " "Warning (10230): Verilog HDL assignment warning at irr.v(36): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[7\] irr.v(36) " "Info (10041): Inferred latch for \"senselatch\[7\]\" at irr.v(36)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[7\] irr.v(35) " "Info (10041): Inferred latch for \"irrreg\[7\]\" at irr.v(35)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[6\] irr.v(33) " "Info (10041): Inferred latch for \"senselatch\[6\]\" at irr.v(33)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[6\] irr.v(32) " "Info (10041): Inferred latch for \"irrreg\[6\]\" at irr.v(32)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[5\] irr.v(30) " "Info (10041): Inferred latch for \"senselatch\[5\]\" at irr.v(30)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[5\] irr.v(29) " "Info (10041): Inferred latch for \"irrreg\[5\]\" at irr.v(29)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[4\] irr.v(27) " "Info (10041): Inferred latch for \"senselatch\[4\]\" at irr.v(27)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[4\] irr.v(26) " "Info (10041): Inferred latch for \"irrreg\[4\]\" at irr.v(26)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[3\] irr.v(24) " "Info (10041): Inferred latch for \"senselatch\[3\]\" at irr.v(24)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[3\] irr.v(23) " "Info (10041): Inferred latch for \"irrreg\[3\]\" at irr.v(23)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[2\] irr.v(21) " "Info (10041): Inferred latch for \"senselatch\[2\]\" at irr.v(21)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[2\] irr.v(20) " "Info (10041): Inferred latch for \"irrreg\[2\]\" at irr.v(20)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[1\] irr.v(18) " "Info (10041): Inferred latch for \"senselatch\[1\]\" at irr.v(18)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[1\] irr.v(17) " "Info (10041): Inferred latch for \"irrreg\[1\]\" at irr.v(17)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[0\] irr.v(15) " "Info (10041): Inferred latch for \"senselatch\[0\]\" at irr.v(15)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[0\] irr.v(14) " "Info (10041): Inferred latch for \"irrreg\[0\]\" at irr.v(14)" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "8259A_irr_a:inst5\|irr:inst\|irrreg\[7\] " "Warning: LATCH primitive \"8259A_irr_a:inst5\|irr:inst\|irrreg\[7\]\" is permanently enabled" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 35 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "8259A_irr_a:inst5\|irr:inst\|irrreg\[6\] " "Warning: LATCH primitive \"8259A_irr_a:inst5\|irr:inst\|irrreg\[6\]\" is permanently enabled" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 32 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "8259A_irr_a:inst5\|irr:inst\|irrreg\[5\] " "Warning: LATCH primitive \"8259A_irr_a:inst5\|irr:inst\|irrreg\[5\]\" is permanently enabled" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "8259A_irr_a:inst5\|irr:inst\|irrreg\[4\] " "Warning: LATCH primitive \"8259A_irr_a:inst5\|irr:inst\|irrreg\[4\]\" is permanently enabled" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "8259A_irr_a:inst5\|irr:inst\|irrreg\[3\] " "Warning: LATCH primitive \"8259A_irr_a:inst5\|irr:inst\|irrreg\[3\]\" is permanently enabled" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 23 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "8259A_irr_a:inst5\|irr:inst\|irrreg\[2\] " "Warning: LATCH primitive \"8259A_irr_a:inst5\|irr:inst\|irrreg\[2\]\" is permanently enabled" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "8259A_irr_a:inst5\|irr:inst\|irrreg\[1\] " "Warning: LATCH primitive \"8259A_irr_a:inst5\|irr:inst\|irrreg\[1\]\" is permanently enabled" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 17 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "8259A_irr_a:inst5\|irr:inst\|irrreg\[0\] " "Warning: LATCH primitive \"8259A_irr_a:inst5\|irr:inst\|irrreg\[0\]\" is permanently enabled" {  } { { "irr.v" "" { Text "D:/download/接口/8259Acyq/irr.v" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "8259A_imr_a:inst3\|bus~0 " "Warning: Converting tri-state bus \"8259A_imr_a:inst3\|bus~0\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "8259A_imr_a:inst3\|bus~1 " "Warning: Converting tri-state bus \"8259A_imr_a:inst3\|bus~1\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "8259A_imr_a:inst3\|bus~2 " "Warning: Converting tri-state bus \"8259A_imr_a:inst3\|bus~2\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "8259A_imr_a:inst3\|bus~3 " "Warning: Converting tri-state bus \"8259A_imr_a:inst3\|bus~3\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "8259A_imr_a:inst3\|bus~4 " "Warning: Converting tri-state bus \"8259A_imr_a:inst3\|bus~4\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "8259A_imr_a:inst3\|bus~5 " "Warning: Converting tri-state bus \"8259A_imr_a:inst3\|bus~5\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "8259A_imr_a:inst3\|bus~6 " "Warning: Converting tri-state bus \"8259A_imr_a:inst3\|bus~6\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "8259A_imr_a:inst3\|bus~7 " "Warning: Converting tri-state bus \"8259A_imr_a:inst3\|bus~7\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0}  } {  } 0 0 "Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|8259A\|CORE_FIANEL:inst16\|core:inst\|state 5 " "Info: State machine \"\|8259A\|CORE_FIANEL:inst16\|core:inst\|state\" contains 5 states" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|8259A\|CORE_FIANEL:inst16\|core:inst\|state " "Info: Selected Auto state machine encoding method for state machine \"\|8259A\|CORE_FIANEL:inst16\|core:inst\|state\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|8259A\|CORE_FIANEL:inst16\|core:inst\|state " "Info: Encoding result for state machine \"\|8259A\|CORE_FIANEL:inst16\|core:inst\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_FIANEL:inst16\|core:inst\|state.0101 " "Info: Encoded state bit \"CORE_FIANEL:inst16\|core:inst\|state.0101\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_FIANEL:inst16\|core:inst\|state.0100 " "Info: Encoded state bit \"CORE_FIANEL:inst16\|core:inst\|state.0100\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_FIANEL:inst16\|core:inst\|state.0011 " "Info: Encoded state bit \"CORE_FIANEL:inst16\|core:inst\|state.0011\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_FIANEL:inst16\|core:inst\|state.0010 " "Info: Encoded state bit \"CORE_FIANEL:inst16\|core:inst\|state.0010\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_FIANEL:inst16\|core:inst\|state.0001 " "Info: Encoded state bit \"CORE_FIANEL:inst16\|core:inst\|state.0001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259A\|CORE_FIANEL:inst16\|core:inst\|state.0001 00000 " "Info: State \"\|8259A\|CORE_FIANEL:inst16\|core:inst\|state.0001\" uses code string \"00000\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259A\|CORE_FIANEL:inst16\|core:inst\|state.0010 00011 " "Info: State \"\|8259A\|CORE_FIANEL:inst16\|core:inst\|state.0010\" uses code string \"00011\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259A\|CORE_FIANEL:inst16\|core:inst\|state.0011 00101 " "Info: State \"\|8259A\|CORE_FIANEL:inst16\|core:inst\|state.0011\" uses code string \"00101\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259A\|CORE_FIANEL:inst16\|core:inst\|state.0100 01001 " "Info: State \"\|8259A\|CORE_FIANEL:inst16\|core:inst\|state.0100\" uses code string \"01001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259A\|CORE_FIANEL:inst16\|core:inst\|state.0101 10001 " "Info: State \"\|8259A\|CORE_FIANEL:inst16\|core:inst\|state.0101\" uses code string \"10001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 41 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus DATA~0 that it feeds" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA~1 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus DATA~1 that it feeds" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA~2 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus DATA~2 that it feeds" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA~3 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus DATA~3 that it feeds" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA~4 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus DATA~4 that it feeds" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA~5 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus DATA~5 that it feeds" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA~6 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus DATA~6 that it feeds" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA~7 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus DATA~7 that it feeds" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CORE_FIANEL:inst16\|BUS~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus CORE_FIANEL:inst16\|BUS~0 that it feeds" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CORE_FIANEL:inst16\|BUS~1 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus CORE_FIANEL:inst16\|BUS~1 that it feeds" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CORE_FIANEL:inst16\|BUS~2 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus CORE_FIANEL:inst16\|BUS~2 that it feeds" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CORE_FIANEL:inst16\|BUS~3 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus CORE_FIANEL:inst16\|BUS~3 that it feeds" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CORE_FIANEL:inst16\|BUS~4 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus CORE_FIANEL:inst16\|BUS~4 that it feeds" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CORE_FIANEL:inst16\|BUS~5 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus CORE_FIANEL:inst16\|BUS~5 that it feeds" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CORE_FIANEL:inst16\|BUS~6 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus CORE_FIANEL:inst16\|BUS~6 that it feeds" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CORE_FIANEL:inst16\|BUS~7 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus CORE_FIANEL:inst16\|BUS~7 that it feeds" {  } { { "imr.v" "" { Text "D:/download/接口/8259Acyq/imr.v" 7 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Error" "EOPT_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CORE_FIANEL:inst16\|core:inst\|dataout\[7\]~75 always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~16\" " "Error: The node \"CORE_FIANEL:inst16\|core:inst\|dataout\[7\]~75\" has multiple drivers due to the always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~16\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "" 0}
{ "Error" "EOPT_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CORE_FIANEL:inst16\|core:inst\|dataout\[6\]~76 always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~17\" " "Error: The node \"CORE_FIANEL:inst16\|core:inst\|dataout\[6\]~76\" has multiple drivers due to the always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~17\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "" 0}
{ "Error" "EOPT_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CORE_FIANEL:inst16\|core:inst\|dataout\[5\]~77 always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~18\" " "Error: The node \"CORE_FIANEL:inst16\|core:inst\|dataout\[5\]~77\" has multiple drivers due to the always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~18\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "" 0}
{ "Error" "EOPT_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CORE_FIANEL:inst16\|core:inst\|dataout\[4\]~78 always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~19\" " "Error: The node \"CORE_FIANEL:inst16\|core:inst\|dataout\[4\]~78\" has multiple drivers due to the always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~19\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "" 0}
{ "Error" "EOPT_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CORE_FIANEL:inst16\|core:inst\|dataout\[3\]~79 always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~20\" " "Error: The node \"CORE_FIANEL:inst16\|core:inst\|dataout\[3\]~79\" has multiple drivers due to the always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~20\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "" 0}
{ "Error" "EOPT_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CORE_FIANEL:inst16\|core:inst\|dataout\[2\]~80 always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~21\" " "Error: The node \"CORE_FIANEL:inst16\|core:inst\|dataout\[2\]~80\" has multiple drivers due to the always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~21\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "" 0}
{ "Error" "EOPT_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CORE_FIANEL:inst16\|core:inst\|dataout\[1\]~81 always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~22\" " "Error: The node \"CORE_FIANEL:inst16\|core:inst\|dataout\[1\]~81\" has multiple drivers due to the always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~22\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "" 0}
{ "Error" "EOPT_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CORE_FIANEL:inst16\|core:inst\|dataout\[0\]~82 always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~23\" " "Error: The node \"CORE_FIANEL:inst16\|core:inst\|dataout\[0\]~82\" has multiple drivers due to the always-enabled IO buffer \"CORE_FIANEL:inst16\|BUS~23\"" {  } { { "core.v" "" { Text "D:/download/接口/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/download/接口/8259Acyq/8259A.map.smsg " "Info: Generated suppressed messages file D:/download/接口/8259Acyq/8259A.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 230 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 230 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Allocated 175 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 26 10:21:34 2011 " "Error: Processing ended: Tue Apr 26 10:21:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
