# Output products list for <u_ddr>
_xmsgs\pn_parser.xmsgs
u_ddr.gise
u_ddr.vho
u_ddr.xco
u_ddr.xise
u_ddr\docs\768c.pdf
u_ddr\docs\adr_cntrl_timing_0.xls
u_ddr\docs\read_data_timing_0.xls
u_ddr\docs\ug086.pdf
u_ddr\docs\write_data_timing_0.xls
u_ddr\docs\xapp454_sp3.url
u_ddr\example_design\datasheet.txt
u_ddr\example_design\log.txt
u_ddr\example_design\mig.prj
u_ddr\example_design\par\create_ise.bat
u_ddr\example_design\par\icon_coregen.xco
u_ddr\example_design\par\ila_coregen.xco
u_ddr\example_design\par\ise_flow.bat
u_ddr\example_design\par\ise_run.txt
u_ddr\example_design\par\makeproj.bat
u_ddr\example_design\par\mem_interface_top.ut
u_ddr\example_design\par\readme.txt
u_ddr\example_design\par\rem_files.bat
u_ddr\example_design\par\set_ise_prop.tcl
u_ddr\example_design\par\u_ddr.ucf
u_ddr\example_design\par\vio_coregen.xco
u_ddr\example_design\rtl\u_ddr.vhd
u_ddr\example_design\rtl\u_ddr_addr_gen_0.vhd
u_ddr\example_design\rtl\u_ddr_cal_ctl.vhd
u_ddr\example_design\rtl\u_ddr_cal_top.vhd
u_ddr\example_design\rtl\u_ddr_clk_dcm.vhd
u_ddr\example_design\rtl\u_ddr_cmd_fsm_0.vhd
u_ddr\example_design\rtl\u_ddr_cmp_data_0.vhd
u_ddr\example_design\rtl\u_ddr_controller_0.vhd
u_ddr\example_design\rtl\u_ddr_controller_iobs_0.vhd
u_ddr\example_design\rtl\u_ddr_data_gen_0.vhd
u_ddr\example_design\rtl\u_ddr_data_path_0.vhd
u_ddr\example_design\rtl\u_ddr_data_path_iobs_0.vhd
u_ddr\example_design\rtl\u_ddr_data_read_0.vhd
u_ddr\example_design\rtl\u_ddr_data_read_controller_0.vhd
u_ddr\example_design\rtl\u_ddr_data_write_0.vhd
u_ddr\example_design\rtl\u_ddr_dqs_delay_0.vhd
u_ddr\example_design\rtl\u_ddr_fifo_0_wr_en_0.vhd
u_ddr\example_design\rtl\u_ddr_fifo_1_wr_en_0.vhd
u_ddr\example_design\rtl\u_ddr_infrastructure.vhd
u_ddr\example_design\rtl\u_ddr_infrastructure_iobs_0.vhd
u_ddr\example_design\rtl\u_ddr_infrastructure_top.vhd
u_ddr\example_design\rtl\u_ddr_iobs_0.vhd
u_ddr\example_design\rtl\u_ddr_main_0.vhd
u_ddr\example_design\rtl\u_ddr_parameters_0.vhd
u_ddr\example_design\rtl\u_ddr_ram8d_0.vhd
u_ddr\example_design\rtl\u_ddr_rd_gray_cntr.vhd
u_ddr\example_design\rtl\u_ddr_s3_dm_iob.vhd
u_ddr\example_design\rtl\u_ddr_s3_dq_iob.vhd
u_ddr\example_design\rtl\u_ddr_s3_dqs_iob.vhd
u_ddr\example_design\rtl\u_ddr_tap_dly.vhd
u_ddr\example_design\rtl\u_ddr_test_bench_0.vhd
u_ddr\example_design\rtl\u_ddr_top_0.vhd
u_ddr\example_design\rtl\u_ddr_wr_gray_cntr.vhd
u_ddr\example_design\sim\ddr2_model.v
u_ddr\example_design\sim\ddr2_model_parameters.vh
u_ddr\example_design\sim\sim.do
u_ddr\example_design\sim\sim_tb_top.vhd
u_ddr\example_design\sim\wiredly.vhd
u_ddr\example_design\synth\mem_interface_top_synp.sdc
u_ddr\example_design\synth\script_synp.tcl
u_ddr\example_design\synth\u_ddr.lso
u_ddr\example_design\synth\u_ddr.prj
u_ddr\user_design\datasheet.txt
u_ddr\user_design\log.txt
u_ddr\user_design\mig.prj
u_ddr\user_design\par\create_ise.bat
u_ddr\user_design\par\icon_coregen.xco
u_ddr\user_design\par\ila_coregen.xco
u_ddr\user_design\par\ise_flow.bat
u_ddr\user_design\par\ise_run.txt
u_ddr\user_design\par\makeproj.bat
u_ddr\user_design\par\mem_interface_top.ut
u_ddr\user_design\par\readme.txt
u_ddr\user_design\par\rem_files.bat
u_ddr\user_design\par\set_ise_prop.tcl
u_ddr\user_design\par\u_ddr.ucf
u_ddr\user_design\par\vio_coregen.xco
u_ddr\user_design\rtl\u_ddr.vhd
u_ddr\user_design\rtl\u_ddr_cal_ctl.vhd
u_ddr\user_design\rtl\u_ddr_cal_top.vhd
u_ddr\user_design\rtl\u_ddr_clk_dcm.vhd
u_ddr\user_design\rtl\u_ddr_controller_0.vhd
u_ddr\user_design\rtl\u_ddr_controller_iobs_0.vhd
u_ddr\user_design\rtl\u_ddr_data_path_0.vhd
u_ddr\user_design\rtl\u_ddr_data_path_iobs_0.vhd
u_ddr\user_design\rtl\u_ddr_data_read_0.vhd
u_ddr\user_design\rtl\u_ddr_data_read_controller_0.vhd
u_ddr\user_design\rtl\u_ddr_data_write_0.vhd
u_ddr\user_design\rtl\u_ddr_dqs_delay_0.vhd
u_ddr\user_design\rtl\u_ddr_fifo_0_wr_en_0.vhd
u_ddr\user_design\rtl\u_ddr_fifo_1_wr_en_0.vhd
u_ddr\user_design\rtl\u_ddr_infrastructure.vhd
u_ddr\user_design\rtl\u_ddr_infrastructure_iobs_0.vhd
u_ddr\user_design\rtl\u_ddr_infrastructure_top.vhd
u_ddr\user_design\rtl\u_ddr_iobs_0.vhd
u_ddr\user_design\rtl\u_ddr_parameters_0.vhd
u_ddr\user_design\rtl\u_ddr_ram8d_0.vhd
u_ddr\user_design\rtl\u_ddr_rd_gray_cntr.vhd
u_ddr\user_design\rtl\u_ddr_s3_dm_iob.vhd
u_ddr\user_design\rtl\u_ddr_s3_dq_iob.vhd
u_ddr\user_design\rtl\u_ddr_s3_dqs_iob.vhd
u_ddr\user_design\rtl\u_ddr_tap_dly.vhd
u_ddr\user_design\rtl\u_ddr_top_0.vhd
u_ddr\user_design\rtl\u_ddr_wr_gray_cntr.vhd
u_ddr\user_design\sim\ddr2_model.v
u_ddr\user_design\sim\ddr2_model_parameters.vh
u_ddr\user_design\sim\sim.do
u_ddr\user_design\sim\sim_tb_top.vhd
u_ddr\user_design\sim\u_ddr_addr_gen_0.vhd
u_ddr\user_design\sim\u_ddr_cmd_fsm_0.vhd
u_ddr\user_design\sim\u_ddr_cmp_data_0.vhd
u_ddr\user_design\sim\u_ddr_data_gen_0.vhd
u_ddr\user_design\sim\u_ddr_test_bench_0.vhd
u_ddr\user_design\sim\wiredly.vhd
u_ddr\user_design\synth\mem_interface_top_synp.sdc
u_ddr\user_design\synth\script_synp.tcl
u_ddr\user_design\synth\u_ddr.lso
u_ddr\user_design\synth\u_ddr.prj
u_ddr_flist.txt
u_ddr_xmdf.tcl
