///Register `TIM15_TISEL` reader
pub struct R(crate::R<TIM15_TISEL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<TIM15_TISEL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<TIM15_TISEL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<TIM15_TISEL_SPEC>) -> Self {
        R(reader)
    }
}
///Register `TIM15_TISEL` writer
pub struct W(crate::W<TIM15_TISEL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<TIM15_TISEL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<TIM15_TISEL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<TIM15_TISEL_SPEC>) -> Self {
        W(writer)
    }
}
///Field `TI1SEL` reader - selects tim_ti1_in\[0..15\]
///input ... Refer to for interconnects list.
pub type TI1SEL_R = crate::FieldReader<u8, u8>;
///Field `TI1SEL` writer - selects tim_ti1_in\[0..15\]
///input ... Refer to for interconnects list.
pub type TI1SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, TIM15_TISEL_SPEC, u8, u8, 4, O>;
///Field `TI2SEL` reader - selects tim_ti2_in\[0..15\]
///input ... Refer to for interconnects list.
pub type TI2SEL_R = crate::FieldReader<u8, u8>;
///Field `TI2SEL` writer - selects tim_ti2_in\[0..15\]
///input ... Refer to for interconnects list.
pub type TI2SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, TIM15_TISEL_SPEC, u8, u8, 4, O>;
impl R {
    ///Bits 0:3 - selects tim_ti1_in\[0..15\]
    ///input ... Refer to for interconnects list.
    #[inline(always)]
    pub fn ti1sel(&self) -> TI1SEL_R {
        TI1SEL_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 8:11 - selects tim_ti2_in\[0..15\]
    ///input ... Refer to for interconnects list.
    #[inline(always)]
    pub fn ti2sel(&self) -> TI2SEL_R {
        TI2SEL_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
}
impl W {
    ///Bits 0:3 - selects tim_ti1_in\[0..15\]
    ///input ... Refer to for interconnects list.
    #[inline(always)]
    #[must_use]
    pub fn ti1sel(&mut self) -> TI1SEL_W<0> {
        TI1SEL_W::new(self)
    }
    ///Bits 8:11 - selects tim_ti2_in\[0..15\]
    ///input ... Refer to for interconnects list.
    #[inline(always)]
    #[must_use]
    pub fn ti2sel(&mut self) -> TI2SEL_W<8> {
        TI2SEL_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///TIM15 input selection register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [tim15_tisel](index.html) module
pub struct TIM15_TISEL_SPEC;
impl crate::RegisterSpec for TIM15_TISEL_SPEC {
    type Ux = u32;
}
///`read()` method returns [tim15_tisel::R](R) reader structure
impl crate::Readable for TIM15_TISEL_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [tim15_tisel::W](W) writer structure
impl crate::Writable for TIM15_TISEL_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets TIM15_TISEL to value 0
impl crate::Resettable for TIM15_TISEL_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
