var a49783 =
[
    [ "ADC Peripheral Access Layer", "d3/dc3/a49784.html", "d3/dc3/a49784" ],
    [ "CMP Peripheral Access Layer", "de/db8/a49786.html", "de/db8/a49786" ],
    [ "DAC Peripheral Access Layer", "d0/d37/a49788.html", "d0/d37/a49788" ],
    [ "DMA Peripheral Access Layer", "db/d29/a49790.html", "db/d29/a49790" ],
    [ "DMAMUX Peripheral Access Layer", "d8/d27/a49792.html", "d8/d27/a49792" ],
    [ "FGPIO Peripheral Access Layer", "d4/ddf/a49794.html", "d4/ddf/a49794" ],
    [ "FTFA Peripheral Access Layer", "d7/dab/a49796.html", "d7/dab/a49796" ],
    [ "GPIO Peripheral Access Layer", "de/dcb/a49798.html", "de/dcb/a49798" ],
    [ "I2C Peripheral Access Layer", "d0/dbb/a49800.html", "d0/dbb/a49800" ],
    [ "I2S Peripheral Access Layer", "dc/d5b/a49802.html", "dc/d5b/a49802" ],
    [ "LLWU Peripheral Access Layer", "dd/d8a/a49804.html", "dd/d8a/a49804" ],
    [ "LPTMR Peripheral Access Layer", "d3/dff/a49806.html", "d3/dff/a49806" ],
    [ "MCG Peripheral Access Layer", "d9/dfc/a49808.html", "d9/dfc/a49808" ],
    [ "MCM Peripheral Access Layer", "dd/d15/a49810.html", "dd/d15/a49810" ],
    [ "MTB Peripheral Access Layer", "dc/d65/a49812.html", "dc/d65/a49812" ],
    [ "MTBDWT Peripheral Access Layer", "dd/d4d/a49814.html", "dd/d4d/a49814" ],
    [ "NV Peripheral Access Layer", "dc/d33/a49816.html", "dc/d33/a49816" ],
    [ "OSC Peripheral Access Layer", "de/d1c/a49818.html", "de/d1c/a49818" ],
    [ "PIT Peripheral Access Layer", "d1/d92/a49820.html", "d1/d92/a49820" ],
    [ "PMC Peripheral Access Layer", "d6/d21/a49822.html", "d6/d21/a49822" ],
    [ "PORT Peripheral Access Layer", "de/d30/a49824.html", "de/d30/a49824" ],
    [ "RCM Peripheral Access Layer", "da/d3b/a49826.html", "da/d3b/a49826" ],
    [ "ROM Peripheral Access Layer", "d8/d26/a49828.html", "d8/d26/a49828" ],
    [ "RTC Peripheral Access Layer", "df/d20/a49830.html", "df/d20/a49830" ],
    [ "SIM Peripheral Access Layer", "d0/daf/a49832.html", "d0/daf/a49832" ],
    [ "SMC Peripheral Access Layer", "dc/d06/a49834.html", "dc/d06/a49834" ],
    [ "SPI Peripheral Access Layer", "d2/dbe/a49836.html", "d2/dbe/a49836" ],
    [ "TPM Peripheral Access Layer", "dc/d2d/a49838.html", "dc/d2d/a49838" ],
    [ "TSI Peripheral Access Layer", "dd/d13/a49840.html", "dd/d13/a49840" ],
    [ "UART Peripheral Access Layer", "dd/d9f/a49842.html", "dd/d9f/a49842" ],
    [ "UART0 Peripheral Access Layer", "d4/d78/a49844.html", "d4/d78/a49844" ],
    [ "USB Peripheral Access Layer", "d5/dc9/a49846.html", "d5/dc9/a49846" ]
];