// Seed: 3825057854
module module_0 (
    input wire id_0,
    output tri id_1
    , id_11,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9
);
  assign id_11[1] = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input wor id_2,
    output wire id_3,
    output tri id_4,
    input wire id_5,
    input supply0 id_6,
    output supply1 id_7,
    input uwire id_8
);
  wire id_10;
  wire id_11;
  wor  id_12;
  always #1 begin
    id_12 = id_2;
  end
  supply0 id_13;
  module_0(
      id_0, id_4, id_1, id_2, id_7, id_12, id_6, id_12, id_5, id_7
  );
  assign id_13 = 1;
endmodule
