
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1 -effort_level quick
WARNING: [Vivado_Tcl 4-135] The effort_level switch has been deprecated. Please use the -directive switch. Processing will continue in the default mode.
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 701.961 ; gain = 177.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'contador_0_29' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_0_27.v:25]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/debouncer.v:33]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (1#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/debouncer.v:33]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/debouncer.v:44]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (2#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/debouncer.v:44]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/clk_divider.v:39]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (4#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/clk_divider.v:39]
WARNING: [Synth 8-3848] Net reset_btn in module/entity contador_0_29 does not have driver. [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_0_27.v:35]
INFO: [Synth 8-6155] done synthesizing module 'contador_0_29' (5#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_0_27.v:25]
INFO: [Synth 8-6157] synthesizing module 'contador_0_17' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_0_15.v:6]
WARNING: [Synth 8-3848] Net reset in module/entity contador_0_17 does not have driver. [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_0_15.v:15]
INFO: [Synth 8-6155] done synthesizing module 'contador_0_17' (6#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_0_15.v:6]
INFO: [Synth 8-6157] synthesizing module 'flujo_alto' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/flujo_alto.v:3]
INFO: [Synth 8-6155] done synthesizing module 'flujo_alto' (7#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/flujo_alto.v:3]
INFO: [Synth 8-6157] synthesizing module 'flujo_bajo' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/rom_flujo_bajo.v:7]
INFO: [Synth 8-6155] done synthesizing module 'flujo_bajo' (8#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/rom_flujo_bajo.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_luces' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/mux_luces.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_luces' (9#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/mux_luces.v:23]
INFO: [Synth 8-6157] synthesizing module 'contador_012' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_012.v:22]
INFO: [Synth 8-6155] done synthesizing module 'contador_012' (10#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_012.v:22]
INFO: [Synth 8-6157] synthesizing module 'cruce_eo' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/cruce_eo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cruce_eo' (11#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/cruce_eo.v:23]
INFO: [Synth 8-6157] synthesizing module 'cruce_sn' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/cruce_sn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cruce_sn' (12#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/cruce_sn.v:23]
INFO: [Synth 8-6157] synthesizing module 'contador_cola_eo' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_cola_eo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'contador_cola_eo' (13#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_cola_eo.v:23]
INFO: [Synth 8-6157] synthesizing module 'contador_cola_sn' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_cola_sn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'contador_cola_sn' (14#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_cola_sn.v:23]
INFO: [Synth 8-6157] synthesizing module 'clasficador_flujo' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/clasficador_flujo.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/clasficador_flujo.v:39]
INFO: [Synth 8-6155] done synthesizing module 'clasficador_flujo' (15#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/clasficador_flujo.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_7s' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/display_7s.v:3]
INFO: [Synth 8-6157] synthesizing module 'digit_separator' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/digit_separator_7s.v:23]
INFO: [Synth 8-6155] done synthesizing module 'digit_separator' (16#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/digit_separator_7s.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/7_converter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (17#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/7_converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_manager_4digit' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/7s_seg_manager.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_7segment' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/clk_divider_7s.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_7segment' (18#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/clk_divider_7s.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_manager_4digit' (19#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/7s_seg_manager.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_7s' (20#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/display_7s.v:3]
WARNING: [Synth 8-3848] Net cruce_A in module/entity Top does not have driver. [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/Top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Top' (21#1) [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design cruce_sn has unconnected port luces[5]
WARNING: [Synth 8-3331] design cruce_sn has unconnected port luces[4]
WARNING: [Synth 8-3331] design cruce_sn has unconnected port luces[3]
WARNING: [Synth 8-3331] design cruce_sn has unconnected port luces[0]
WARNING: [Synth 8-3331] design cruce_eo has unconnected port luces[4]
WARNING: [Synth 8-3331] design cruce_eo has unconnected port luces[3]
WARNING: [Synth 8-3331] design cruce_eo has unconnected port luces[2]
WARNING: [Synth 8-3331] design cruce_eo has unconnected port luces[1]
WARNING: [Synth 8-3331] design cruce_eo has unconnected port luces[0]
WARNING: [Synth 8-3331] design contador_0_29 has unconnected port on
WARNING: [Synth 8-3331] design contador_0_17 has unconnected port on
WARNING: [Synth 8-3331] design Top has unconnected port on
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 765.148 ; gain = 240.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 765.148 ; gain = 240.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 765.148 ; gain = 240.371
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 886.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 886.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 886.371 ; gain = 361.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 886.371 ; gain = 361.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 886.371 ; gain = 361.594
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_cola_eo.v:38]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/contador_cola_sn.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'siguiente_reg' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/clasficador_flujo.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'decena_reg' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/digit_separator_7s.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'unidad_reg' [C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.srcs/sources_1/new/digit_separator_7s.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 886.371 ; gain = 361.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 7     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module contador_0_29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module contador_0_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flujo_alto 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module flujo_bajo 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mux_luces 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module contador_012 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module contador_cola_eo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module contador_cola_sn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clasficador_flujo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module digit_separator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module clk_divider_7segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module seven_seg_manager_4digit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design flujo_bajo has unconnected port reset
WARNING: [Synth 8-3331] design flujo_alto has unconnected port reset
WARNING: [Synth 8-3331] design contador_0_17 has unconnected port on
WARNING: [Synth 8-3331] design contador_0_29 has unconnected port on
WARNING: [Synth 8-3331] design Top has unconnected port on
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nolabel_line51/ambulance_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 886.371 ; gain = 361.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|flujo_alto  | p_0_out    | 32x6          | LUT            | 
|flujo_bajo  | p_0_out    | 32x6          | LUT            | 
|flujo_alto  | p_0_out    | 32x6          | LUT            | 
|flujo_bajo  | p_0_out    | 32x6          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 886.371 ; gain = 361.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 889.750 ; gain = 364.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (nolabel_line53/siguiente_reg) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 890.645 ; gain = 365.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 895.441 ; gain = 370.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 895.441 ; gain = 370.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 895.441 ; gain = 370.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 895.441 ; gain = 370.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 895.441 ; gain = 370.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 895.441 ; gain = 370.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    60|
|3     |LUT1   |    11|
|4     |LUT2   |    16|
|5     |LUT3   |    16|
|6     |LUT4   |    59|
|7     |LUT5   |    26|
|8     |LUT6   |    51|
|9     |MUXF7  |     7|
|10    |FDRE   |   271|
|11    |FDSE   |     7|
|12    |LD     |    16|
|13    |IBUF   |     5|
|14    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-------------------------+------+
|      |Instance             |Module                   |Cells |
+------+---------------------+-------------------------+------+
|1     |top                  |                         |   568|
|2     |  nolabel_line42     |flujo_bajo               |    70|
|3     |    nolabel_line12   |contador_0_29            |    63|
|4     |      nolabel_line36 |clk_divider_18           |    46|
|5     |  nolabel_line45     |contador_012             |   100|
|6     |    nolabel_line33   |clk_divider              |    46|
|7     |    nolabel_line34   |debouncer_14             |    50|
|8     |      d1             |my_dff_15                |     3|
|9     |      d2             |my_dff_16                |     1|
|10    |      u1             |clock_div_17             |    46|
|11    |  nolabel_line50     |contador_cola_eo         |   126|
|12    |    nolabel_line31   |debouncer_6              |    49|
|13    |      d1             |my_dff_11                |     2|
|14    |      d2             |my_dff_12                |     1|
|15    |      u1             |clock_div_13             |    46|
|16    |    nolabel_line32   |debouncer_7              |    49|
|17    |      d1             |my_dff_8                 |     1|
|18    |      d2             |my_dff_9                 |     2|
|19    |      u1             |clock_div_10             |    46|
|20    |  nolabel_line51     |contador_cola_sn         |   126|
|21    |    nolabel_line31   |debouncer                |    48|
|22    |      d1             |my_dff_3                 |     1|
|23    |      d2             |my_dff_4                 |     1|
|24    |      u1             |clock_div_5              |    46|
|25    |    nolabel_line33   |debouncer_1              |    49|
|26    |      d1             |my_dff                   |     1|
|27    |      d2             |my_dff_2                 |     2|
|28    |      u1             |clock_div                |    46|
|29    |  nolabel_line55     |display_7s               |   118|
|30    |    nolabel_line13   |digit_separator          |    22|
|31    |    nolabel_line14   |digit_separator_0        |    29|
|32    |    nolabel_line22   |seven_seg_manager_4digit |    67|
|33    |      nolabel_line34 |clk_divider_7segment     |    46|
+------+---------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 895.441 ; gain = 370.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 895.441 ; gain = 249.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 895.441 ; gain = 370.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 904.590 ; gain = 608.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NBJSWETT/Desktop/lab3_vfinal.srcs/lab3.srcs/lab3.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 18:55:15 2019...
