PPA Report for pipelined_adder.v (Module: pipelined_adder)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 40
IO Count: 13
Cell Count: 88

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 838.22 MHz
Reg-to-Reg Critical Path Delay: 0.916 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
