srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/std_2008" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/synopsys_2008" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/ieee_2008" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/unimacro_2008" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/unisim_2008" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/vl_2008" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/xpm_2008" (VHDL-1505)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Add1bitA' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'add1bita' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Add1bitB' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'add1bitb' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Add4bits' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'add4bits' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Bin2DualBCD' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'bin2dualbcd' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD_NS.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Bin2DualBCD_NS' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'bin2dualbcd_ns' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD_S.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Bin2DualBCD_S' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'bin2dualbcd_s' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Fct2_3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Fct2_3' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fct2_3' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Moins_5.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Moins_5' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'moins_5' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Mux.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Mux' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'mux' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Parite.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Parite' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'parite' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Termo_Check_3bits.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Termo_Check_3bits' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'termo_check_3bits' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Thermo2Bin' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'thermo2bin' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/decodeur3_8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'decodeur3_8' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'decodeur3_8' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/error_check.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'error_check' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'error_check' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'AppCombi_top' (VHDL-1012)
INFO: analyzing architecture 'BEHAVIORAL' of entity 'appcombi_top' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'septSegments_Top' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'septsegments_top' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'septSegments_encodeur' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'septsegments_encodeur' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'septSegments_refreshPmod' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'septsegments_refreshpmod' (VHDL-9006)
-- Analyzing VHDL file "D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'synchro_module_v2' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'synchro_module_v2' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:appcombi_top arch:
VHDLTop: library:xil_defaultlib entity:appcombi_top arch:
END of tops
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd(28): INFO: executing 'AppCombi_top_default(BEHAVIORAL)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd(40): INFO: executing '\synchro_module_v2(const_clk_syst_mhz=125)\(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd(46): INFO: executing 'septSegments_Top_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd(44): INFO: executing 'septSegments_encodeur_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd(19): INFO: executing 'septSegments_refreshPmod_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add4bits.vhd(34): INFO: executing 'Add4bits_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd(34): INFO: executing 'Add1bitA_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd(34): INFO: executing 'Add1bitB_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Fct2_3.vhd(34): INFO: executing 'Fct2_3_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/decodeur3_8.vhd(34): INFO: executing 'decodeur3_8_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Parite.vhd(34): INFO: executing 'Parite_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD.vhd(34): INFO: executing 'Bin2DualBCD_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD_NS.vhd(34): INFO: executing 'Bin2DualBCD_NS_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Moins_5.vhd(34): INFO: executing 'Moins_5_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Bin2DualBCD_S.vhd(34): INFO: executing 'Bin2DualBCD_S_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Mux.vhd(34): INFO: executing 'Mux_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd(34): INFO: executing 'Thermo2Bin_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/Termo_Check_3bits.vhd(34): INFO: executing 'Termo_Check_3bits_default(Behavioral)' (VHDL-1067)
D:/Gabriel/Documents/Universite/S4/APP1/Vivado/pb_APP_log_comb.srcs/sources_1/new/error_check.vhd(34): INFO: executing 'error_check_default(Behavioral)' (VHDL-1067)
srcscan exits with return value 0
