<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='103' type='18014398509481984'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='606' u='r' c='_ZN4llvm11SIInstrInfo5isMAIERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='610' u='r' c='_ZNK4llvm11SIInstrInfo5isMAIEt'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='102'>// Is a MFMA instruction.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3770' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser19validateVOP3LiteralERKN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS7_EEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='205' u='r' c='_ZL13updateOperandRN12_GLOBAL__N_113FoldCandidateERKN4llvm11SIInstrInfoERKNS2_18TargetRegisterInfoERKNS2_12GCNSubtargetE'/>
