{
  "Top": "err_count",
  "RtlTop": "err_count",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "observed_output": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ETH_BUS",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "error_count": {
      "index": "1",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "error_count"
      }
    },
    "iteration_count": {
      "index": "2",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "iteration_count"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.2",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "961",
    "Uncertainty": "0.4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.200 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "err_count",
    "Version": "1.0",
    "DisplayName": "Err_count",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/err_count.cpp"],
    "Vhdl": [
      "impl\/vhdl\/err_count_expOutput_V.vhd",
      "impl\/vhdl\/err_count.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/err_count_expOutput_V.v",
      "impl\/verilog\/err_count_expOutput_V_rom.dat",
      "impl\/verilog\/err_count.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/nsundriyal\/err_count\/solution1\/.autopilot\/db\/err_count.design.xml",
    "DebugDir": "\/home\/nsundriyal\/err_count\/solution1\/.debug",
    "ProtoInst": ["\/home\/nsundriyal\/err_count\/solution1\/.debug\/err_count.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "observed_output",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "error_count": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "error_count",
      "bundle_role": "default"
    },
    "iteration_count": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "iteration_count",
      "bundle_role": "default"
    },
    "observed_output": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "observed_output",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "7"
        }
      },
      "port_width": {
        "TDATA": "128",
        "TKEEP": "16",
        "TLAST": "1",
        "TUSER": "7"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "observed_output_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "observed_output_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "observed_output_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "observed_output_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "observed_output_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "observed_output_TUSER": {
      "dir": "in",
      "width": "7"
    },
    "error_count": {
      "dir": "out",
      "width": "32"
    },
    "iteration_count": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "err_count"},
    "Info": {"err_count": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"err_count": {
        "Latency": {
          "LatencyBest": "961",
          "LatencyAvg": "961",
          "LatencyWorst": "961",
          "PipelineII": "962",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.20",
          "Uncertainty": "0.40",
          "Estimate": "2.540"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "480",
            "Latency": "960",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "4",
          "FF": "53",
          "LUT": "157",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "err_count",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-06-20 06:40:50 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
