{title:'Wang et al. (§72011§r)', author: 'Ni-Chun Wang; Ezio Biglieri; Kung Yao', display:{Lore:['[{"text": "arXiv:1101.3698", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystolic Arrays for Lattice-Reduction-Aided MIMO Detection\\u00a7r\\n\\n\\u00a78\\u00a7oNi-Chun Wang\\nEzio Biglieri\\nKung Yao\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1101.3698\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Jan 2011 18:09:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, to be appeared in journal of communications and networks\\u00a7r"}']}
{title:'Thapliyal et al. (§72011§r)', author: 'Himanshu Thapliyal; Nagarajan Ranganathan', display:{Lore:['[{"text": "arXiv:1101.4222", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReversible Logic Based Concurrent Error Detection Methodology For Emerging Nanocircuits\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nNagarajan Ranganathan\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1101.4222\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 21 Jan 2011 20:06:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oH. Thapliyal and N.Ranganathan, \\"Reversible Logic Based Concurrent Error Detection Methodology For Emerging Nanocircuits\\",Proceedings of the 10th IEEE InternationalConference on Nanotechnology, Seoul, Korea, Aug "}','{"text": "2010\\u00a7r"}']}
{title:'Masood (§72011§r)', author: 'Farhat Masood', display:{Lore:['[{"text": "arXiv:1101.5364", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRISC and CISC\\u00a7r\\n\\n\\u00a78\\u00a7oFarhat Masood\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1101.5364\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nComputing Research Repository - CORR, vol. abs/1101.5, 2011\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 27 Jan 2011 19:20:42 GMT)\\u00a7r"}']}
{title:'Ahmad (§72011§r)', author: 'A. Ahmad', display:{Lore:['[{"text": "arXiv:1102.0884", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Simulation Experiment on a Built-In Self Test Equipped with Pseudorandom Test Pattern Generator and Multi-Input Shift Register (MISR)\\u00a7r\\n\\n\\u00a78\\u00a7oA. Ahmad\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1102.0884\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational journal of VLSI Design & Communication Systems,\\n  vol.1, no.4, pp. 1-12, 2010\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 Feb 2011 11:40:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages,2 figures, Journal\\u00a7r"}']}
{title:'Chaudhuri et al. (§72011§r)', author: 'Sumanta Chaudhuri; Sylvain Guilley; Philippe Hoogvorst; Jean-Luc Danger; Taha Beyrouthy; Alin Razafindraibe; Laurent Fesquet; Marc Renaudin', display:{Lore:['[{"text": "arXiv:1103.1360", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Secure Asynchronous FPGA Architecture, Experimental Results and Some Debug Feedback\\u00a7r\\n\\n\\u00a78\\u00a7oSumanta Chaudhuri\\nSylvain Guilley\\nPhilippe Hoogvorst\\n+ 4 others\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1103.1360\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 8 Mar 2011 12:13:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o18 Pages, 23 figures. In detail description of a 3X3 Aysnchronous FPGA Tape-Out\\u00a7r"}']}
{title:'Khatir et al. (§72011§r)', author: 'Ashkan Khatir; Shaghayegh Abdolahzadegan; Iman Mahmoudi', display:{Lore:['[{"text": "arXiv:1104.0298", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh Speed Multiple Valued Logic Full Adder Using Carbon Nano Tube Field Effect Transistor\\u00a7r\\n\\n\\u00a78\\u00a7oAshkan Khatir\\nShaghayegh Abdolahzadegan\\nIman Mahmoudi\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1104.0298\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 2 Apr 2011 07:14:38 GMT)\\u00a7r"}']}
{title:'Dolev et al. (§72011§r)', author: 'Shlomi Dolev; Sergey Frenkel; Dan Tamir', display:{Lore:['[{"text": "arXiv:1104.3310", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComputer Arithmetic Preserving Hamming Distance of Operands in Operation Result\\u00a7r\\n\\n\\u00a78\\u00a7oShlomi Dolev\\nSergey Frenkel\\nDan Tamir\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1104.3310\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 17 Apr 2011 12:15:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 4 figures\\u00a7r"}']}
{title:'Martina et al. (§72011§r)', author: 'Maurizio Martina; Guido Masera', display:{Lore:['[{"text": "arXiv:1105.1014", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving Network-on-Chip-based turbo decoder architectures\\u00a7r\\n\\n\\u00a78\\u00a7oMaurizio Martina\\nGuido Masera\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1105.1014\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 5 May 2011 08:41:43 GMT)\\u00a7r"}']}
{title:'Hahanov et al. (§72011§r)', author: 'Vladimir Hahanov; Eugenia Litvinova; Wajeb Gharibi; Olesya Guz', display:{Lore:['[{"text": "arXiv:1105.1967", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAlgebra-Logical Repair Method for FPGA Logic Blocks\\u00a7r\\n\\n\\u00a78\\u00a7oVladimir Hahanov\\nEugenia Litvinova\\nWajeb Gharibi\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1105.1967\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJournal of Radioelectronics and Informatics, No.2, Vol. 45, pp.\\n  49-56, April -- June 2009\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 May 2011 15:03:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages\\u00a7r"}']}
{title:'Hahanov et al. (§72011§r)', author: 'Vladimir Hahanov; Wajeb Gharibi; Olesya Guz', display:{Lore:['[{"text": "arXiv:1105.1973", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBrain-like infrastructure for embedded SoC diagnosis\\u00a7r\\n\\n\\u00a78\\u00a7oVladimir Hahanov\\nWajeb Gharibi\\nOlesya Guz\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1105.1973\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/AQTR.2010.5520841\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE International Conference on Automation Quality and Testing\\n  Robotics (AQTR), 28-30 May 2010, Cluj-Napoca, Romania\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 May 2011 15:24:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages\\u00a7r"}']}
{title:'Condo et al. (§72011§r)', author: 'Carlo Condo; Guido Masera', display:{Lore:['[{"text": "arXiv:1105.2624", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Flexible LDPC code decoder with a Network on Chip as underlying interconnect architecture\\u00a7r\\n\\n\\u00a78\\u00a7oCarlo Condo\\nGuido Masera\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1105.2624\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 13 May 2011 07:17:16 GMT)\\u00a7r"}']}
{title:'Zidenberg et al. (§72011§r)', author: 'Tsahee Zidenberg; Isaac Keslassy; Uri Weiser', display:{Lore:['[{"text": "arXiv:1105.2960", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-Amdahl: Optimal Resource Sharing with Multiple Program Execution Segments\\u00a7r\\n\\n\\u00a78\\u00a7oTsahee Zidenberg\\nIsaac Keslassy\\nUri Weiser\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1105.2960\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 15 May 2011 19:03:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTechnical Report\\u00a7r"}']}
{title:'Bao et al. (§72011§r)', author: 'Yungang Bao; Jinyong Zhang; Yan Zhu; Dan Tang; Yuan Ruan; Mingyu Chen; Jianping Fan', display:{Lore:['[{"text": "arXiv:1106.2568", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHMTT: A Hybrid Hardware/Software Tracing System for Bridging Memory Trace\'s Semantic Gap\\u00a7r\\n\\n\\u00a78\\u00a7oYungang Bao\\nJinyong Zhang\\nYan Zhu\\n+ 3 others\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1106.2568\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Jun 2011 22:29:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 papges, an extension version of ACM SIGMETRICS\'08 paper\\u00a7r"}']}
{title:'Bodean et al. (§72011§r)', author: 'Diana Bodean; Ghenadie Bodean; Wajeb Gharibi', display:{Lore:['[{"text": "arXiv:1106.3677", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPseudo-Ring Testing Schemes and Algorithms of RAM Built-In and Embedded Self-Testing\\u00a7r\\n\\n\\u00a78\\u00a7oDiana Bodean\\nGhenadie Bodean\\nWajeb Gharibi\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1106.3677\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n14 th IEEE Symposium on Design and Diagnostics of Electronic\\n  Circuits and Systems, April 13-15, 2011, Cottbus, Germany\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 Jun 2011 18:44:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages\\u00a7r"}']}
{title:'Chumachenko et al. (§72011§r)', author: 'Svetlana Chumachenko; Wajeb Gharibi; Anna Hahanova; Aleksey Sushanov', display:{Lore:['[{"text": "arXiv:1106.3681", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoC Software Components Diagnosis Technology\\u00a7r\\n\\n\\u00a78\\u00a7oSvetlana Chumachenko\\nWajeb Gharibi\\nAnna Hahanova\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1106.3681\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/EWDTS.2008.5580135\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of IEEE, East-West Design & Test, Symposium\\n  (EWDTS\'08),Lviv, Ukraine, October 9 - 12, 2008\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 Jun 2011 19:07:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages\\u00a7r"}']}
{title:'zhou et al. (§72011§r)', author: 'Rigui zhou; Yang shi; Manqun Zhang', display:{Lore:['[{"text": "arXiv:1107.3924", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReversible arithmetic logic unit\\u00a7r\\n\\n\\u00a78\\u00a7oRigui zhou\\nYang shi\\nManqun Zhang\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1107.3924\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 20 Jul 2011 09:20:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 3 figures, 1 table\\u00a7r"}']}
{title:'Cherian et al. (§72011§r)', author: 'Annmol Cherian; Ajay Augustine; Jemy Jose; Vinod Pangracious', display:{Lore:['[{"text": "arXiv:1109.0708", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Methodology for Thermal Analysis     3-Dimensional Memory Integration\\u00a7r\\n\\n\\u00a78\\u00a7oAnnmol Cherian\\nAjay Augustine\\nJemy Jose\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1109.0708\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/ijait.2011.1403\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Advanced Information Technology (IJAIT)\\n  Vol. 1, No. 4, August 2011\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 4 Sep 2011 12:28:46 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72011§r)', author: 'Jing Zhang; Huaxi Gu; Yintang Yang', display:{Lore:['[{"text": "arXiv:1109.0752", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn improved distributed routing algorithm for Benes based optical NoC\\u00a7r\\n\\n\\u00a78\\u00a7oJing Zhang\\nHuaxi Gu\\nYintang Yang\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1109.0752\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 4 Sep 2011 20:02:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 3 figures\\u00a7r"}']}
{title:'Xie et al. (§72011§r)', author: 'Peibo Xie; Huaxi Gu', display:{Lore:['[{"text": "arXiv:1109.0755", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIntelligent Bees for QoS Routing in Networks-on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oPeibo Xie\\nHuaxi Gu\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1109.0755\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 4 Sep 2011 20:46:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 4 figures, IEEE 2010 Second Pacific-Asia Conference on Circuits,Communications and System (PACCS)\\u00a7r"}']}
{title:'Reddy et al. (§72011§r)', author: 'Sunil Gavaskar Reddy; Rajendra prasad', display:{Lore:['[{"text": "arXiv:1110.1549", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPower comparison of CMOS and adiabatic full adder circuit\\u00a7r\\n\\n\\u00a78\\u00a7oSunil Gavaskar Reddy\\nRajendra prasad\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1110.1549\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/vlsic.2011.2306\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of VLSI design & Communication Systems\\n  (VLSICS) Vol.2, No.3, September 2011\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 7 Oct 2011 14:40:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11pages\\u00a7r"}']}
{title:'Sreedeep et al. (§72011§r)', author: 'V. Sreedeep; B. Ramkumar; Harish M Kittur', display:{Lore:['[{"text": "arXiv:1110.3376", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFaster and Low Power Twin Precision Multiplier\\u00a7r\\n\\n\\u00a78\\u00a7oV. Sreedeep\\nB. Ramkumar\\nHarish M Kittur\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1110.3376\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 19 Oct 2011 06:45:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 10 figures and 5tables\\u00a7r"}']}
{title:'Venu (§72011§r)', author: 'Balaji Venu', display:{Lore:['[{"text": "arXiv:1110.3535", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-core processors - An overview\\u00a7r\\n\\n\\u00a78\\u00a7oBalaji Venu\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1110.3535\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 Oct 2011 22:48:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, Best Literature review\\u00a7r"}']}
{title:'B. et al. (§72011§r)', author: 'Ramkumar B.; Harish M. Kittur', display:{Lore:['[{"text": "arXiv:1110.3584", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimal Final Carry Propagate Adder Design for Parallel Multipliers\\u00a7r\\n\\n\\u00a78\\u00a7oRamkumar B.\\nHarish M. Kittur\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1110.3584\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Oct 2011 06:16:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 7 figures, 2 tables, Submitted 0n 26 August 2011 to IEEE Transactions on VLSI Systems\\u00a7r"}']}
{title:'Silva et al. (§72011§r)', author: 'Jorge Luiz e Silva; Joelmir Jose Lopes; Bruno de Abreu Silva; Antonio Carlos Fernandes da Silva', display:{Lore:['[{"text": "arXiv:1110.3655", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Algorithms using a Dataflow Graph in a Reconfigurable System\\u00a7r\\n\\n\\u00a78\\u00a7oJorge Luiz e Silva\\nJoelmir Jose Lopes\\nBruno de Abreu Silva\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1110.3655\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Oct 2011 13:00:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 8 figures, 1 listing, 1 algorithm, 1 Table\\u00a7r"}']}
{title:'Vashkevich et al. (§72011§r)', author: 'Maxim Vashkevich; Marek Parfieniuk; Alexander Petrovsky', display:{Lore:['[{"text": "arXiv:1110.6865", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA implementation of short critical path CORDIC-based approximation of the eight-point DCT\\u00a7r\\n\\n\\u00a78\\u00a7oMaxim Vashkevich\\nMarek Parfieniuk\\nAlexander Petrovsky\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1110.6865\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 31 Oct 2011 17:13:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 5 figures\\u00a7r"}']}
{title:'Zhang et al. (§72011§r)', author: 'Chuan Zhang; Keshab K. Parhi', display:{Lore:['[{"text": "arXiv:1111.0703", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Network for Non-Binary QC-LDPC Decoder\\u00a7r\\n\\n\\u00a78\\u00a7oChuan Zhang\\nKeshab K. Parhi\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1111.0703\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Nov 2011 01:10:43 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72011§r)', author: 'Chuan Zhang; Bo Yuan; Keshab K. Parhi', display:{Lore:['[{"text": "arXiv:1111.0704", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReduced-Latency SC Polar Decoder Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oChuan Zhang\\nBo Yuan\\nKeshab K. Parhi\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1111.0704\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Nov 2011 01:12:49 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72011§r)', author: 'Chuan Zhang; Bo Yuan; Keshab K. Parhi', display:{Lore:['[{"text": "arXiv:1111.0705", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow-Latency SC Decoder Architectures for Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oChuan Zhang\\nBo Yuan\\nKeshab K. Parhi\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1111.0705\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Nov 2011 01:15:58 GMT)\\u00a7r"}']}
{title:'Chadha et al. (§72011§r)', author: 'Aman Chadha; Divya Jyoti; M. G. Bhatia', display:{Lore:['[{"text": "arXiv:1111.1086", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DS\\u00a7r, \\u00a7acs.MS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and Simulation of an 8-bit Dedicated Processor for calculating the Sine and Cosine of an Angle using the CORDIC Algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oAman Chadha\\nDivya Jyoti\\nM. G. Bhatia\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1111.1086\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 2011 IEEE International Conference on\\n  Computational Intelligence and Computing Research (ICCIC); IEEE Xplore:\\n  CFB1120J-ART; ISBN: 978-1-61284-694-1; Print Version: CFB1120J-PRT; ISBN:\\n  978-1-61284-766-5\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 Nov 2011 10:27:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oCORDIC, VHDL, dedicated processor, datapath, finite state machine\\u00a7r"}']}
{title:'Ramasubramanian et al. (§72011§r)', author: 'N. Ramasubramanian; Srinivas V. V.; N. Ammasai Gounden', display:{Lore:['[{"text": "arXiv:1111.3056", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance of Cache Memory Subsystems for Multicore Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oN. Ramasubramanian\\nSrinivas V. V.\\nN. Ammasai Gounden\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1111.3056\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/ijcsea.2011.1506\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer Science, Engineering and\\n  Applications (IJCSEA), Vol. 1, No. 5, pp. 59-71, 2011\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 13 Nov 2011 19:28:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 8 figures\\u00a7r"}']}
{title:'Roy et al. (§72011§r)', author: 'Sourya Roy; Tyler Clemons; S M Faisal; Ke Liu; Nikos Hardavellas; Srinivasan Parthasarathy', display:{Lore:['[{"text": "arXiv:1111.4279", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lElastic Fidelity: Trading-off Computational Accuracy for Energy Reduction\\u00a7r\\n\\n\\u00a78\\u00a7oSourya Roy\\nTyler Clemons\\nS M Faisal\\n+ 2 others\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1111.4279\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Nov 2011 04:12:12 GMT)\\u00a7r"}']}
{title:'Leroux et al. (§72011§r)', author: 'Camille Leroux; Alexandre J. Raymond; Gabi Sarkis; Ido Tal; Alexander Vardy; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1111.4362", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Implementation of Successive Cancellation Decoders for Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oCamille Leroux\\nAlexandre J. Raymond\\nGabi Sarkis\\n+ 2 others\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1111.4362\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Nov 2011 13:40:16 GMT)\\u00a7r"}']}
{title:'Ravi et al. (§72011§r)', author: 'Nirlakalla Ravi; A. Satish; T. Jayachandra Prasad; T. Subba Rao', display:{Lore:['[{"text": "arXiv:1111.7258", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA New Design for Array Multiplier with Trade off in Power and Area\\u00a7r\\n\\n\\u00a78\\u00a7oNirlakalla Ravi\\nA. Satish\\nT. Jayachandra Prasad\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1111.7258\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Nov 2011 18:07:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 figures; IJCSI International Journal of Computer Science Issues, Vol. 8, Issue 3, No. 2, May 2011\\u00a7r"}']}
{title:'Islam et al. (§72011§r)', author: 'Md. Saiful Islam; Mohd. Zulfiquar Hafiz; Zerina Begum', display:{Lore:['[{"text": "arXiv:1112.0727", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQuantum Cost Efficient Reversible BCD Adder for Nanotechnology Based Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Saiful Islam\\nMohd. Zulfiquar Hafiz\\nZerina Begum\\u00a7r\\n\\n\\u00a772011\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1112.0727\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer and Electrical Engineering,\\n  Vol.4, No.1, pp. 10-13, February 2012\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 4 Dec 2011 06:48:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 12 figures, 1 table, submitted to IJCEE for possible publication\\u00a7r"}']}
