

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:2,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3d035f1c221dff4c1b059f7701634ea5  /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_VZoVyD
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_IpabW3"
Running: cat _ptx_IpabW3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1zUsQu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1zUsQu --output-file  /dev/null 2> _ptx_IpabW3info"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_IpabW3 _ptx2_1zUsQu _ptx_IpabW3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=23040 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:41:28 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(83,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(41,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(86,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 341728 (ipc=341.7) sim_rate=113909 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:41:29 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(80,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(69,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(68,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(12,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(31,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 883040 (ipc=441.5) sim_rate=220760 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:41:30 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1020064 (ipc=255.0) sim_rate=204012 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:41:31 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(8,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1208000 (ipc=201.3) sim_rate=201333 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:41:32 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(13,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(16,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(13,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1422976 (ipc=177.9) sim_rate=203282 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:41:33 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(38,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1606848 (ipc=169.1) sim_rate=200856 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:41:34 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(9,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 1878304 (ipc=163.3) sim_rate=208700 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:41:35 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(15,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(26,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2067456 (ipc=159.0) sim_rate=206745 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:41:36 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(41,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(36,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(20,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 2316704 (ipc=154.4) sim_rate=210609 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:41:37 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(29,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(73,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 2506560 (ipc=151.9) sim_rate=208880 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:41:38 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(42,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(35,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 2682624 (ipc=149.0) sim_rate=206355 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:41:39 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(14,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(68,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(43,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 3013568 (ipc=150.7) sim_rate=215254 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:41:40 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(18,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(31,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 3325600 (ipc=154.7) sim_rate=221706 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:41:41 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(78,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 3543826 (ipc=157.5) sim_rate=221489 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:41:42 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(11,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(48,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 3891848 (ipc=162.2) sim_rate=228932 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:41:43 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(18,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(29,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(34,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(18,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 4198984 (ipc=164.7) sim_rate=233276 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:41:44 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(23,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(7,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 4512493 (ipc=167.1) sim_rate=237499 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:41:45 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(23,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(22,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 4831517 (ipc=166.6) sim_rate=241575 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:41:46 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(19,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(80,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(5,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 5090061 (ipc=166.9) sim_rate=242383 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:41:47 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(15,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 5323983 (ipc=166.4) sim_rate=241999 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:41:48 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(14,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(14,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(11,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(19,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 5671457 (ipc=166.8) sim_rate=246585 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:41:49 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(16,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(78,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(52,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 5924058 (ipc=166.9) sim_rate=246835 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:41:50 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(30,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(17,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 6185798 (ipc=167.2) sim_rate=247431 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:41:51 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(20,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(17,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(80,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 6481474 (ipc=166.2) sim_rate=249287 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:41:52 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(54,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(21,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 6755925 (ipc=166.8) sim_rate=250219 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:41:53 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(38,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(9,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(20,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 7133514 (ipc=169.8) sim_rate=254768 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:41:54 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(21,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(87,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(28,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(24,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 7514760 (ipc=172.8) sim_rate=259129 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:41:55 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(53,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(77,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43919,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(43920,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44058,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(44059,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(5,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(3,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44672,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44673,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44938,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44939,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(25,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 7927936 (ipc=176.2) sim_rate=264264 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:41:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45109,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(45110,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(39,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45404,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45405,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45568,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(45569,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(3,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45908,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45909,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 8190213 (ipc=178.0) sim_rate=264200 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:41:57 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(46,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46223,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(46224,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (46571,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(46572,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(16,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (46834,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(46835,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(39,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 8468585 (ipc=178.3) sim_rate=264643 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:41:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47647,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(47648,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(50,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (47901,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(47902,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(66,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (48170,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(48171,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (48242,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(48243,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(35,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(75,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 8826378 (ipc=180.1) sim_rate=267466 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:41:59 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(101,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(32,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(42,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(24,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 9207082 (ipc=182.3) sim_rate=270796 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:42:00 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(36,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(65,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(101,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(104,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 9541001 (ipc=183.5) sim_rate=272600 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:42:01 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(31,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(66,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(56,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53206,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53207,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(92,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (53427,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(53428,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 9987598 (ipc=186.7) sim_rate=277433 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:42:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53605,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53606,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(50,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53780,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53781,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(102,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (54444,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(54445,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(107,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 10211146 (ipc=187.4) sim_rate=275976 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:42:03 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(39,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (55064,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(55065,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (55188,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(55189,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(32,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (55630,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(55631,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(31,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 10567582 (ipc=188.7) sim_rate=278094 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:42:04 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(36,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (56242,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(56243,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(18,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (56741,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(56742,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(33,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (57226,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(57227,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57349,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57350,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(30,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 10892258 (ipc=189.4) sim_rate=279288 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:42:05 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(116,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(44,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (58760,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(58761,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(42,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 11201424 (ipc=189.9) sim_rate=280035 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:42:06 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(101,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(49,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(54,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 11522185 (ipc=190.4) sim_rate=281028 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:42:07 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(34,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60837,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60838,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(95,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(36,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (61873,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(61874,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 11796179 (ipc=190.3) sim_rate=280861 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:42:08 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(42,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(65,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(33,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(115,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 12121332 (ipc=190.9) sim_rate=281891 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:42:09 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(34,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(52,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(36,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (64916,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(64917,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 12445124 (ipc=191.5) sim_rate=282843 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:42:10 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(67,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(54,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (65755,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(65756,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 12665443 (ipc=191.9) sim_rate=281454 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:42:11 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(31,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(117,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(71,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(51,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 13025483 (ipc=193.0) sim_rate=283162 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:42:12 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (67556,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(67557,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(58,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(78,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (68097,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(68098,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(102,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (68546,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(68547,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(69,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (68829,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(68830,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 13395524 (ipc=194.1) sim_rate=285011 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:42:13 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(121,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (69419,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(69420,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (69423,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(69424,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(53,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(54,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (70496,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 13694378 (ipc=194.2) sim_rate=285299 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:42:14 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (70670,0), 5 CTAs running
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(95,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(50,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (71271,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (71273,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (71470,0), 5 CTAs running
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(73,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 13975900 (ipc=194.1) sim_rate=285222 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:42:15 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(65,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (72492,0), 5 CTAs running
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(119,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(70,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 14264972 (ipc=194.1) sim_rate=285299 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:42:16 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(73,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(84,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (74377,0), 5 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(69,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(74,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 14599181 (ipc=194.7) sim_rate=286258 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:42:17 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(51,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(87,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (76104,0), 5 CTAs running
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(60,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 14932561 (ipc=195.2) sim_rate=287164 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:42:18 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(89,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(124,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(46,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (77713,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (77900,0), 5 CTAs running
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(65,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 15264062 (ipc=195.7) sim_rate=288001 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:42:19 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(57,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(45,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(55,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 15602956 (ipc=196.3) sim_rate=288943 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:42:20 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(125,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(50,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (80140,0), 4 CTAs running
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(83,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(56,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (80806,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 15999844 (ipc=197.5) sim_rate=290906 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:42:21 2016
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(100,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (81092,0), 5 CTAs running
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(84,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (81545,0), 4 CTAs running
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(71,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (82100,0), 5 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(67,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 16375377 (ipc=198.5) sim_rate=292417 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:42:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (82567,0), 5 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(87,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (82617,0), 5 CTAs running
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(78,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (83165,0), 4 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(65,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(117,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 16701831 (ipc=198.8) sim_rate=293014 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:42:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (84010,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (84012,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (84466,0), 4 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(98,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(125,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(62,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 17021631 (ipc=199.1) sim_rate=293476 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:42:24 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(79,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (85784,0), 4 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(86,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(66,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(71,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 17368030 (ipc=199.6) sim_rate=294373 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:42:25 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(125,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(63,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (87854,0), 3 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(87,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (88294,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 17730767 (ipc=200.3) sim_rate=295512 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:42:26 2016
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(92,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(70,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(61,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(109,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (89689,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (89876,0), 3 CTAs running
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(88,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 18149635 (ipc=201.7) sim_rate=297535 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:42:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (90128,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (90202,0), 4 CTAs running
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(85,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(91,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(79,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 18442560 (ipc=202.7) sim_rate=297460 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:42:28 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(84,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (91370,0), 3 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(74,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (91775,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (91799,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (91953,0), 4 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(89,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (92236,0), 4 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(86,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 18835218 (ipc=203.6) sim_rate=298971 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:42:29 2016
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(82,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(85,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (93442,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (93460,0), 3 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(112,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (93659,0), 3 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(117,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (93866,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 19233315 (ipc=204.6) sim_rate=300520 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:42:30 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(82,0,0) tid=(232,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(82,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(75,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (94958,0), 4 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(91,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 19633783 (ipc=205.6) sim_rate=302058 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:42:31 2016
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(117,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(101,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(82,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (96619,0), 2 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(124,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (96982,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 20012919 (ipc=206.3) sim_rate=303226 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:42:32 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(81,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(79,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (97836,0), 2 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(103,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (98346,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 20318332 (ipc=206.3) sim_rate=303258 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:42:33 2016
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(112,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(78,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(99,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (99689,0), 3 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(83,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 20693004 (ipc=206.9) sim_rate=304308 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:42:34 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(119,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (100105,0), 3 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(94,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (100338,0), 2 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(78,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(105,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(76,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (101225,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (101295,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 21162436 (ipc=208.5) sim_rate=306701 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:42:35 2016
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(120,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(102,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (101910,0), 3 CTAs running
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(100,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (102161,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (102297,0), 2 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(76,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 21473269 (ipc=209.5) sim_rate=306760 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:42:36 2016
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(96,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (103060,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (103111,0), 3 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(108,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (103421,0), 1 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(91,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (103899,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (103919,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 21827754 (ipc=209.9) sim_rate=307433 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:42:37 2016
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(119,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(94,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(106,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (105067,0), 3 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(112,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (105499,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (105545,0), 1 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(106,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(127,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 22330931 (ipc=210.7) sim_rate=310151 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:42:38 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(101,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (106404,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(116,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (106715,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(125,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (106990,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 22630843 (ipc=211.5) sim_rate=310011 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:42:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (107145,0), 2 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(98,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(124,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (107727,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (107742,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(123,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (108195,0), 2 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(110,0,0) tid=(194,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(97,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (108783,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (108957,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 23162375 (ipc=212.5) sim_rate=313005 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:42:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (109060,0), 2 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(119,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (109170,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (109360,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(115,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (109735,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(113,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(97,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (111116,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (111410,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(127,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 23565562 (ipc=211.4) sim_rate=314207 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:42:41 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(123,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(123,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (112988,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113033,0), 2 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(125,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (113472,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (113501,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (113751,0), 1 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(126,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 23960012 (ipc=210.2) sim_rate=315263 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:42:42 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (114000,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (114025,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (114291,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(126,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(120,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (116175,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(124,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (117293,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117318,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117572,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(108,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (118255,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118348,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 24360493 (ipc=205.6) sim_rate=316370 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:42:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (118756,0), 1 CTAs running
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(127,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (120741,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (121251,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 121252
gpu_sim_insn = 24441600
gpu_ipc =     201.5769
gpu_tot_sim_cycle = 121252
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     201.5769
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 526
gpu_stall_icnt2sh    = 211604
gpu_total_sim_rate=317423

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 1853
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6316
L1D_cache:
	L1D_cache_core[0]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90199
	L1D_cache_core[1]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86670
	L1D_cache_core[2]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99676
	L1D_cache_core[3]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84924
	L1D_cache_core[4]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88534
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93468
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92454
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95094
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86390
	L1D_cache_core[9]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94195
	L1D_cache_core[10]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99577
	L1D_cache_core[11]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90116
	L1D_cache_core[12]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95235
	L1D_cache_core[13]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84120
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85747
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1366399
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3264
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1355954
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10445
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461763
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1853
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6316
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 1369663
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3264
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3264
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1366399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2281348	W0_Idle:30452	W0_Scoreboard:267224	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 116 
maxdqlatency = 0 
maxmflatency = 541 
averagemflatency = 308 
max_icnt2mem_latency = 42 
max_icnt2sh_latency = 121251 
mrq_lat_table:54985 	955 	1442 	3130 	3970 	1001 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	252 	65546 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59602 	6235 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15769 	23542 	20972 	5242 	26 	0 	0 	0 	0 	0 	0 	16 	73 	167 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         5        14         8         5         4         5         6         6         6         5         4        24         7         7         5 
dram[1]:         5         8        14         6         4         5         4         5         6        10         8         8        12         6         7         6 
dram[2]:         7         5         7        10         5         6         5         5         7         9        10         5         8        21         6         8 
dram[3]:         8         5         5         7         4         4         5         5         5         9         6         8         7        14         8         6 
dram[4]:         7         5        12         6         4         5         6         5         6         6         8         8        24        10         6         6 
dram[5]:         6         8         6         5         4         4         4         4         9         7         6         8        12        12         8         7 
maximum service time to same row:
dram[0]:      1566      1947      3583      1916      1957      1921      1938      1913      1959      1969      1910      1979      7917      3440      1990      1929 
dram[1]:      1500      1951      3564      1921      1962      1925      1941      1916      1913      2709      1955      1982      4154      2943      2304      1932 
dram[2]:      1935      1907      1921      2477      1966      1926      1946      1909      2293      1922      2768      1951      3728      8000      1997      2463 
dram[3]:      1938      1910      1925      2338      1969      1929      1950      1915      1919      2176      1922      1954      3294      5732      2129      2091 
dram[4]:      2145      1915      2123      2328      1913      1932      1904      1919      1962      1931      1969      1957      8031      4954      1921      2167 
dram[5]:      1944      1919      2095      1976      1916      1937      1909      1922      2188      1935      1973      1962      4182      4838      1925      2241 
average row accesses per activate:
dram[0]:  1.259328  1.253731  1.391304  1.426752  1.329435  1.309021  1.366990  1.340952  1.430894  1.320825  1.359841  1.327553  1.442060  1.374233  1.388430  1.354839 
dram[1]:  1.291188  1.228519  1.365854  1.294798  1.272388  1.258303  1.364341  1.308550  1.405190  1.330813  1.297913  1.299242  1.438972  1.307393  1.354839  1.322835 
dram[2]:  1.286260  1.270321  1.333333  1.344000  1.274766  1.323017  1.325800  1.385827  1.318352  1.399602  1.341177  1.347826  1.423729  1.411765  1.357576  1.382716 
dram[3]:  1.239411  1.277567  1.320236  1.379877  1.262963  1.288136  1.301294  1.372320  1.380392  1.369650  1.266667  1.301527  1.379877  1.365854  1.360324  1.405858 
dram[4]:  1.315068  1.244444  1.360324  1.330693  1.372233  1.269017  1.425101  1.359073  1.340952  1.346080  1.316794  1.291667  1.408805  1.388430  1.400000  1.341317 
dram[5]:  1.304854  1.251397  1.394191  1.335984  1.272388  1.225806  1.364341  1.294118  1.369650  1.359073  1.306084  1.289225  1.360324  1.297297  1.397089  1.317647 
average row locality = 65568/49144 = 1.334202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65552
bank skew: 704/672 = 1.05
chip skew: 10927/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        313       312       306       308       305       311       307       308       305       309       307       321       306       309       307       308
dram[1]:        311       310       312       311       311       313       311       310       306       308       310       321       308       311       310       310
dram[2]:        311       308       309       306       311       307       310       307       311       302       309       308       306       306       308       309
dram[3]:        312       307       310       307       314       308       311       307       311       305       315       307       308       305       312       305
dram[4]:        308       309       305       310       309       310       307       310       307       306       318       310       304       308       307       310
dram[5]:        309       310       306       309       309       310       307       309       306       306       320       310       304       311       305       309
maximum mf latency per bank:
dram[0]:        443       440       421       463       435       462       439       452       449       506       425       428       452       411       446       442
dram[1]:        521       435       506       502       529       432       528       442       499       502       541       462       518       444       514       445
dram[2]:        471       450       433       459       447       500       453       438       438       468       435       464       427       461       417       515
dram[3]:        434       464       420       454       455       458       443       439       425       431       437       435       431       436       452       453
dram[4]:        448       427       466       432       502       431       440       468       450       436       458       456       473       453       428       479
dram[5]:        454       430       466       449       463       434       426       437       432       440       436       432       443       489       435       436

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160052 n_nop=122043 n_act=8082 n_pre=8066 n_req=10932 n_rd=21854 n_write=7 bw_util=0.2732
n_activity=137790 dram_eff=0.3173
bk0: 1350a 141073i bk1: 1344a 141207i bk2: 1344a 142494i bk3: 1344a 142823i bk4: 1364a 141730i bk5: 1364a 141382i bk6: 1408a 141538i bk7: 1408a 141123i bk8: 1408a 142364i bk9: 1408a 141342i bk10: 1368a 141865i bk11: 1368a 141587i bk12: 1344a 143006i bk13: 1344a 142520i bk14: 1344a 142427i bk15: 1344a 142430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.239853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160052 n_nop=121650 n_act=8282 n_pre=8266 n_req=10928 n_rd=21852 n_write=2 bw_util=0.2731
n_activity=137270 dram_eff=0.3184
bk0: 1348a 141530i bk1: 1344a 140980i bk2: 1344a 142140i bk3: 1344a 141698i bk4: 1364a 140842i bk5: 1364a 140667i bk6: 1408a 141428i bk7: 1408a 140551i bk8: 1408a 142323i bk9: 1408a 141293i bk10: 1368a 141449i bk11: 1368a 141196i bk12: 1344a 143072i bk13: 1344a 141242i bk14: 1344a 142222i bk15: 1344a 141496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.231287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160052 n_nop=121956 n_act=8130 n_pre=8114 n_req=10926 n_rd=21852 n_write=0 bw_util=0.2731
n_activity=138013 dram_eff=0.3167
bk0: 1348a 141384i bk1: 1344a 141213i bk2: 1344a 142204i bk3: 1344a 142016i bk4: 1364a 140902i bk5: 1368a 141503i bk6: 1408a 140659i bk7: 1408a 141575i bk8: 1408a 141061i bk9: 1408a 141777i bk10: 1368a 141711i bk11: 1364a 141824i bk12: 1344a 143078i bk13: 1344a 142939i bk14: 1344a 142100i bk15: 1344a 142217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.244421
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160052 n_nop=121760 n_act=8229 n_pre=8213 n_req=10925 n_rd=21850 n_write=0 bw_util=0.273
n_activity=137470 dram_eff=0.3179
bk0: 1346a 141087i bk1: 1344a 141568i bk2: 1344a 141769i bk3: 1344a 142650i bk4: 1364a 140911i bk5: 1368a 140948i bk6: 1408a 140383i bk7: 1408a 141104i bk8: 1408a 141739i bk9: 1408a 141594i bk10: 1368a 141073i bk11: 1364a 141558i bk12: 1344a 142404i bk13: 1344a 142413i bk14: 1344a 141908i bk15: 1344a 142703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.230994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160052 n_nop=121932 n_act=8140 n_pre=8124 n_req=10930 n_rd=21848 n_write=8 bw_util=0.2731
n_activity=137962 dram_eff=0.3168
bk0: 1344a 141724i bk1: 1344a 141237i bk2: 1344a 142168i bk3: 1344a 141737i bk4: 1364a 142053i bk5: 1368a 140723i bk6: 1408a 141910i bk7: 1408a 141149i bk8: 1408a 141299i bk9: 1408a 141514i bk10: 1368a 141319i bk11: 1364a 141146i bk12: 1344a 142727i bk13: 1344a 142404i bk14: 1344a 142271i bk15: 1344a 141731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.23508
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160052 n_nop=121654 n_act=8281 n_pre=8265 n_req=10927 n_rd=21848 n_write=4 bw_util=0.2731
n_activity=138286 dram_eff=0.316
bk0: 1344a 141830i bk1: 1344a 141281i bk2: 1344a 142907i bk3: 1344a 142178i bk4: 1364a 141042i bk5: 1368a 140295i bk6: 1408a 141453i bk7: 1408a 140477i bk8: 1408a 141811i bk9: 1408a 141744i bk10: 1368a 141169i bk11: 1364a 141034i bk12: 1344a 142263i bk13: 1344a 141214i bk14: 1344a 142497i bk15: 1344a 141736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.232025

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 414
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 325
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 48
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 50
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 61
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 35
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65552
L2_total_cache_miss_rate = 0.9945
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 998
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 458
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 439
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.180

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.9413
	minimum = 6
	maximum = 162
Network latency average = 16.4073
	minimum = 6
	maximum = 129
Slowest packet = 555
Flit latency average = 16.8485
	minimum = 6
	maximum = 125
Slowest flit = 70485
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0402663
	minimum = 0.0339788 (at node 1)
	maximum = 0.045558 (at node 16)
Accepted packet rate average = 0.0402663
	minimum = 0.0339788 (at node 1)
	maximum = 0.045558 (at node 16)
Injected flit rate average = 0.120555
	minimum = 0.0341108 (at node 1)
	maximum = 0.226842 (at node 15)
Accepted flit rate average= 0.120555
	minimum = 0.0450467 (at node 20)
	maximum = 0.190479 (at node 0)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9413 (1 samples)
	minimum = 6 (1 samples)
	maximum = 162 (1 samples)
Network latency average = 16.4073 (1 samples)
	minimum = 6 (1 samples)
	maximum = 129 (1 samples)
Flit latency average = 16.8485 (1 samples)
	minimum = 6 (1 samples)
	maximum = 125 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0402663 (1 samples)
	minimum = 0.0339788 (1 samples)
	maximum = 0.045558 (1 samples)
Accepted packet rate average = 0.0402663 (1 samples)
	minimum = 0.0339788 (1 samples)
	maximum = 0.045558 (1 samples)
Injected flit rate average = 0.120555 (1 samples)
	minimum = 0.0341108 (1 samples)
	maximum = 0.226842 (1 samples)
Accepted flit rate average = 0.120555 (1 samples)
	minimum = 0.0450467 (1 samples)
	maximum = 0.190479 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 17 sec (77 sec)
gpgpu_simulation_rate = 317423 (inst/sec)
gpgpu_simulation_rate = 1574 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 75146.984375 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
