#include "emulator.h"

#define MBASE 0x80000000

extern CPU_State state;
extern uint8_t pmem[];

#define R(i) state.gpr[i]
#define Mr1(addr) (*(uint8_t*)((void*)pmem + ((addr) - MBASE)))
#define Mr2(addr) (*(uint16_t*)((void*)pmem + ((addr) - MBASE)))
#define Mr4(addr) (*(uint32_t*)((void*)pmem + ((addr) - MBASE)))
#define Mw1(addr, val) (*(uint8_t*)((void*)pmem + ((addr) - MBASE)) = (uint8_t)val)
#define Mw2(addr, val) (*(uint16_t*)((void*)pmem + ((addr) - MBASE)) = (uint16_t)val)
#define Mw4(addr, val) (*(uint32_t*)((void*)pmem + ((addr) - MBASE)) = (uint32_t)val)

enum {
  TYPE_I, TYPE_U, TYPE_S, TYPE_R, TYPE_B, TYPE_J,
  TYPE_N, // none
};

#define BITS(i, h, l) (((i) >> (l)) & ((1 << ((h) - (l) + 1)) - 1))
#define SEXT(i, b) ((int32_t)((i) << (32 - (b))) >> (32 - (b)))

#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)
#define immI() do { *imm = SEXT(BITS(inst, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(inst, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(inst, 31, 25), 7) << 5) | BITS(inst, 11, 7); } while(0)
#define immB() do { *imm = SEXT(((BITS(inst, 31, 31)<<12) | (BITS(inst, 7, 7)<<11) | (BITS(inst, 30, 25)<<5) | (BITS(inst, 11, 8)<<1)), 13); } while(0)
#define immJ() do { *imm = SEXT(((BITS(inst, 31, 31)<<20) | (BITS(inst, 19, 12)<<12) | (BITS(inst, 20, 20)<<11) | (BITS(inst, 30, 21)<<1)), 21); } while(0)

static void decode_operand(uint32_t inst, uint32_t *rd, uint32_t *src1, uint32_t *src2, uint32_t *imm, int type) {
  int rs1 = BITS(inst, 19, 15);
  int rs2 = BITS(inst, 24, 20);
  *rd     = BITS(inst, 11, 7);
  switch (type) {
    case TYPE_I: src1R();          immI(); break;
    case TYPE_U:                   immU(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
    case TYPE_R: src1R(); src2R();         break;
    case TYPE_B: src1R(); src2R(); immB(); break;
    case TYPE_J:                   immJ(); break;
    case TYPE_N: break;
    // default: panic("unsupported type = %d", type);
  }
}

int inst_match(const char *str, uint32_t inst) {
    int j = 31;
    for(int i = 0; str[i]; i++) {
             if(str[i] == '1') {if(((inst>>j)&1)==1) j--; else return 0;}
        else if(str[i] == '0') {if(((inst>>j)&1)==0) j--; else return 0;}
        else if(str[i] == '?') j--;
        else continue;
    }
    return j == -1;
}

#define INSTPAT(str, name, type, ... /* execute body */ ) \
  if(match == 0 && inst_match(str, inst)) \
  { match = 1; \
    decode_operand(inst, &rd, &src1, &src2, &imm, type); \
    __VA_ARGS__ ; }

void inst_exec_once(uint32_t inst) {
  uint32_t rd = 0, src1 = 0, src2 = 0, imm = 0;
  int match = 0;
  uint32_t snpc = state.pc + 4;
  uint32_t dnpc = snpc;

  INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui    , TYPE_U, R(rd) = imm);
  INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc  , TYPE_U, R(rd) = state.pc + imm);

  INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi   , TYPE_I, R(rd) = src1 + imm);
  INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti   , TYPE_I, R(rd) = ((int32_t)src1) < ((int32_t)imm) ? 1: 0);
  INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu  , TYPE_I, R(rd) = src1 < imm ? 1: 0);
  INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori   , TYPE_I, R(rd) = src1 ^ imm);
  INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori    , TYPE_I, R(rd) = src1 | imm);
  INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi   , TYPE_I, R(rd) = src1 & imm);
  INSTPAT("0000000 ????? ????? 001 ????? 00100 11", slli   , TYPE_I, R(rd) = src1 << imm);
  INSTPAT("0000000 ????? ????? 101 ????? 00100 11", srli   , TYPE_I, R(rd) = src1 >> imm);
  INSTPAT("0100000 ????? ????? 101 ????? 00100 11", srai   , TYPE_I, R(rd) = ((int32_t)src1) >> (imm & 31));

  INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add    , TYPE_R, R(rd) = src1 + src2);
  INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub    , TYPE_R, R(rd) = src1 - src2);
  INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll    , TYPE_R, R(rd) = src1 << (src2 & 31));
  INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt    , TYPE_R, R(rd) = ((int32_t)src1) < ((int32_t)src2) ? 1: 0);
  INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu   , TYPE_R, R(rd) = src1 < src2 ? 1: 0);
  INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor    , TYPE_R, R(rd) = src1 ^ src2);
  INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl    , TYPE_R, R(rd) = src1 >> (src2 & 31));
  INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra    , TYPE_R, R(rd) = ((int32_t)src1) >> (src2 & 31));
  INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or     , TYPE_R, R(rd) = src1 | src2);
  INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and    , TYPE_R, R(rd) = src1 & src2);

  INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal    , TYPE_J, (R(rd) = snpc, dnpc = state.pc + imm));
  INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr   , TYPE_I, (R(rd) = snpc, dnpc = (src1 + imm) & 0xfffffffe));

  INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq    , TYPE_B, dnpc = src1 == src2 ? state.pc + imm : snpc);
  INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne    , TYPE_B, dnpc = src1 != src2 ? state.pc + imm : snpc);
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt    , TYPE_B, dnpc = ((int32_t)src1) < ((int32_t)src2) ? state.pc + imm : snpc);
  INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge    , TYPE_B, dnpc = ((int32_t)src1) >= ((int32_t)src2) ? state.pc + imm : snpc);
  INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu   , TYPE_B, dnpc = src1 < src2 ? state.pc + imm : snpc);
  INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu   , TYPE_B, dnpc = src1 >= src2 ? state.pc + imm : snpc);

  INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb     , TYPE_I, R(rd) = (int8_t)Mr1(src1 + imm));
  INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh     , TYPE_I, R(rd) = (int16_t)Mr2(src1 + imm));
  INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw     , TYPE_I, R(rd) = Mr4(src1 + imm));
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu    , TYPE_I, R(rd) = Mr1(src1 + imm));
  INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu    , TYPE_I, R(rd) = Mr2(src1 + imm));
  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb     , TYPE_S, Mw1(src1 + imm, src2));
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh     , TYPE_S, Mw2(src1 + imm, src2));
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw     , TYPE_S, Mw4(src1 + imm, src2));

  INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul    , TYPE_R, R(rd) = src1 * src2);
  INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh   , TYPE_R, R(rd) = ((int64_t)1 * (int32_t)src1 * (int32_t)src2) >> 32);
  INSTPAT("0000001 ????? ????? 010 ????? 01100 11", mulhu  , TYPE_R, R(rd) = ((uint64_t)1 * src1 * src2) >> 32);
  INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhsu , TYPE_R, R(rd) = ((int64_t)1 * (int32_t)src1 * (uint32_t)src2) >> 32);

  INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div    , TYPE_R, do{
    if(src2 == 0) R(rd) = -1;
    else if((int32_t)src1 == 1<<31 && (int32_t)src2 == -1) R(rd) = 1<<31;
    else R(rd) = (int32_t)src1 / (int32_t)src2;
    }while(0));
  INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu   , TYPE_R,do{
    if(src2 == 0) R(rd) = -1;
    else R(rd) = src1 / src2;
    }while(0));
  INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem    , TYPE_R, do{
    if(src2 == 0) R(rd) = src1;
    else if((int32_t)src1 == 1<<31 && (int32_t)src2 == -1) R(rd) = 0;
    else R(rd) = (int32_t)src1 % (int32_t)src2;
    }while(0));
  INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu   , TYPE_R, do{
    if(src2 == 0) R(rd) = src1;
    else R(rd) = src1 % src2;
    }while(0));
  INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall  , TYPE_I, (state.io = CPU_OUTPUT, state.val = R(10)));  // R(10) is $a0
  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , TYPE_N, (state.io = CPU_HALT, state.val = R(10)));
  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , TYPE_N, (state.io = CPU_HALT, state.val = -1));

  R(0) = 0; // reset $zero to 0
  state.pc = dnpc;

}
