
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035978                       # Number of seconds simulated
sim_ticks                                 35977928919                       # Number of ticks simulated
final_tick                               563894185578                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 274637                       # Simulator instruction rate (inst/s)
host_op_rate                                   355470                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3066807                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912888                       # Number of bytes of host memory used
host_seconds                                 11731.40                       # Real time elapsed on the host
sim_insts                                  3221874008                       # Number of instructions simulated
sim_ops                                    4170159515                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1131776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       526464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1835136                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3499008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1393024                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1393024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8842                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4113                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14337                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27336                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10883                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10883                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31457508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        56924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14632971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51007272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                97254292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        56924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             156540                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38718849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38718849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38718849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31457508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        56924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14632971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51007272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              135973141                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86278008                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31062671                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25263970                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075959                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13200684                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12244075                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3193221                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91737                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34366141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169654219                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31062671                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15437296                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35640688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10652355                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5726230                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16793606                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       823666                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84273818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48633130     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1911694      2.27%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2490749      2.96%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3786602      4.49%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3663748      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2795255      3.32%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653836      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2495930      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16842874     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84273818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360030                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966367                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35510134                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5610542                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34344636                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267981                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8540519                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5272712                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202950087                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8540519                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37379450                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1033608                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1843450                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32699174                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2777612                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197045739                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          930                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1199078                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873563                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           72                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274536822                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917663795                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917663795                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103787713                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41839                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23607                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7858820                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18263180                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9681429                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187236                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3207038                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183168660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39712                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147571577                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       275757                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59558495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181034662                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6376                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84273818                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751096                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896670                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29458099     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18464004     21.91%     56.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11939130     14.17%     71.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8121841      9.64%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7604999      9.02%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4058667      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2985356      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       895453      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       746269      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84273818                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         724840     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149617     14.28%     83.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173575     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122795844     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2085035      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14564903      9.87%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8109126      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147571577                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710419                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1048038                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380740759                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242767707                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143423878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148619615                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       501032                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6995246                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2305                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          884                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2458980                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          491                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8540519                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         610716                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97661                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183208372                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1189664                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18263180                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9681429                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23044                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          884                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169329                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2441212                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144736328                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13710522                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2835241                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21634959                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20273402                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7924437                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677558                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143462087                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143423878                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92141726                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258731297                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662346                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356129                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60304153                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110288                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75733299                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150298                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29361948     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21689022     28.64%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7987852     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4571194      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3816631      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1889474      2.49%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1862691      2.46%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799821      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3754666      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75733299                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3754666                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255187209                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374962134                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2004190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862780                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862780                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159044                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159044                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651319575                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198091450                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187468965                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86278008                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32344995                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26388850                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2153922                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13547636                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12749294                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3341003                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94787                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33482189                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175703503                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32344995                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16090297                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38092907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11246481                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5340499                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16299087                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       826017                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85990362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.526532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47897455     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3119666      3.63%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4685628      5.45%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3246630      3.78%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2279499      2.65%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2216375      2.58%     73.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1333706      1.55%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2866750      3.33%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18344653     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85990362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374893                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.036481                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34441346                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5572042                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36371173                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       531288                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9074511                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5449356                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          654                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210391751                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9074511                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36356530                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         502164                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2294518                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34948329                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2814305                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204140717                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1180200                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       955519                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286292274                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    950233500                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    950233500                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176433182                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109859035                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36842                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17587                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8358571                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18713510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9588509                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113802                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2722387                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190313728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35115                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152090630                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       303801                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63388472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193852365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85990362                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768694                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918311                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30956905     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17184919     19.98%     55.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12303931     14.31%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8210536      9.55%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8320256      9.68%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3987333      4.64%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3545493      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       672318      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       808671      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85990362                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         828415     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164340     14.07%     85.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175040     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127208953     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1920563      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17528      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14941224      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8002362      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152090630                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.762797                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1167795                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007678                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391643217                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    253737695                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147890194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153258425                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       478738                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7248837                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6348                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2297887                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9074511                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         259264                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49775                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190348849                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       653049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18713510                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9588509                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17587                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42278                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1308913                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2484840                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149300082                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13967656                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2790547                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21772169                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21229098                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7804513                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730454                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147953415                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147890194                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95805324                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272188146                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714112                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351982                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102583704                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126449252                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63899770                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2171296                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76915851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174163                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29595289     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21949988     28.54%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8295598     10.79%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4648487      6.04%     83.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3921984      5.10%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1753510      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1676232      2.18%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1148375      1.49%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3926388      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76915851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102583704                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126449252                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18755295                       # Number of memory references committed
system.switch_cpus1.commit.loads             11464673                       # Number of loads committed
system.switch_cpus1.commit.membars              17528                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18346513                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113836882                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2615378                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3926388                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263338485                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389778330                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 287646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102583704                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126449252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102583704                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841050                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841050                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188990                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188990                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       670534508                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205673177                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193443225                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35056                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86277741                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30731387                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26875183                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1944016                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15354604                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14774979                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2206944                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61267                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36228307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171012297                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30731387                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16981923                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35192330                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9545632                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4325467                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17859377                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       772226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83336666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.170254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48144336     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1740502      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3186666      3.82%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2990021      3.59%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4929557      5.92%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5134795      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1215413      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          912632      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15082744     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83336666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356191                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.982114                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37369334                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4186157                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34060299                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       135919                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7584953                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3338020                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5608                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191301659                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7584953                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38938607                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1561639                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       466020                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32612276                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2173161                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     186264582                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        742529                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       876422                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    247290725                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    847770294                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    847770294                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    161021422                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        86269176                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21937                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10731                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5825328                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28680352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6221722                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       102640                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2043347                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         176295568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21443                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148834004                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       198034                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     52797355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    145014571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83336666                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785937                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840632                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28902802     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15541202     18.65%     53.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13524833     16.23%     69.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8302262      9.96%     79.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8686764     10.42%     89.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5109884      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2255851      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       599776      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       413292      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83336666                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         584276     66.23%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        188874     21.41%     87.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       108977     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116715627     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1171953      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10712      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25644535     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5291177      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148834004                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.725057                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             882127                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005927                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    382084835                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229114821                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143993244                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149716131                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       364564                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8168742                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          971                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          456                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1517260                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7584953                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         931243                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62442                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    176317014                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       204802                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28680352                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6221722                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10731                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32626                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          250                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          456                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1036872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1144106                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2180978                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146062646                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24652253                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2771358                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29814911                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22080549                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5162658                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692935                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144153784                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143993244                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88466231                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215805289                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668950                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409935                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108199881                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122895992                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53421637                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1949173                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75751713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622353                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.319940                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34876492     46.04%     46.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16040640     21.18%     67.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8980762     11.86%     79.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3040488      4.01%     83.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2911443      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1212659      1.60%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3252632      4.29%     92.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       945271      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4491326      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75751713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108199881                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122895992                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25216040                       # Number of memory references committed
system.switch_cpus2.commit.loads             20511578                       # Number of loads committed
system.switch_cpus2.commit.membars              10712                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19246562                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107276628                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1659912                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4491326                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           247578016                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          360226687                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2941075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108199881                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122895992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108199881                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797392                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797392                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.254088                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.254088                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       675732315                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188698370                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197251083                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21424                       # number of misc regfile writes
system.l20.replacements                          8855                       # number of replacements
system.l20.tagsinuse                     10239.978149                       # Cycle average of tags in use
system.l20.total_refs                          554258                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19095                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.026342                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          563.320285                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.896988                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3789.589437                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5879.171439                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055012                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370077                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574138                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43407                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43407                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25373                       # number of Writeback hits
system.l20.Writeback_hits::total                25373                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43407                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43407                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43407                       # number of overall hits
system.l20.overall_hits::total                  43407                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8838                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8851                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8842                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8855                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8842                       # number of overall misses
system.l20.overall_misses::total                 8855                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1091537436                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1092672794                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       417008                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       417008                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1091954444                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1093089802                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1091954444                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1093089802                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52245                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52258                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25373                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25373                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52249                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52262                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52249                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52262                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169165                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169371                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169228                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169435                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169228                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169435                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 123505.027834                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 123451.903062                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       104252                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       104252                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 123496.318028                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 123443.230040                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 123496.318028                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 123443.230040                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5928                       # number of writebacks
system.l20.writebacks::total                     5928                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8838                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8851                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8842                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8855                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8842                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8855                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1008206526                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1009218801                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       379582                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       379582                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1008586108                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1009598383                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1008586108                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1009598383                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169165                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169371                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169228                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169435                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169228                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169435                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 114076.321113                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 114023.138741                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 94895.500000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 94895.500000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 114067.643972                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 114014.498363                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 114067.643972                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 114014.498363                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4129                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          317485                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14369                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.095135                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          479.830433                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.649506                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1912.153902                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.819395                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7829.546765                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046858                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001528                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.186734                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000275                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.764604                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29763                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29763                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9711                       # number of Writeback hits
system.l21.Writeback_hits::total                 9711                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29763                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29763                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29763                       # number of overall hits
system.l21.overall_hits::total                  29763                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4113                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4129                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4113                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4129                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4113                       # number of overall misses
system.l21.overall_misses::total                 4129                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1862514                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    527267734                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      529130248                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1862514                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    527267734                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       529130248                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1862514                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    527267734                       # number of overall miss cycles
system.l21.overall_miss_latency::total      529130248                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33876                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33892                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9711                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9711                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33876                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33892                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33876                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33892                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121413                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121828                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121413                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.121828                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121413                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.121828                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 116407.125000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128195.413080                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128149.733107                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 116407.125000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128195.413080                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128149.733107                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 116407.125000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128195.413080                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128149.733107                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2668                       # number of writebacks
system.l21.writebacks::total                     2668                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4113                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4129                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4113                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4129                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4113                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4129                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1712080                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    488509619                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    490221699                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1712080                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    488509619                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    490221699                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1712080                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    488509619                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    490221699                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121413                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121828                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121413                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.121828                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121413                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.121828                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       107005                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118772.093119                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 118726.495277                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       107005                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 118772.093119                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 118726.495277                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       107005                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 118772.093119                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 118726.495277                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14352                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          204463                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26640                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.675038                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          414.685786                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.270378                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6044.074123                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5820.969712                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033747                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000673                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.491868                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.473712                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        39170                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39170                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11009                       # number of Writeback hits
system.l22.Writeback_hits::total                11009                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        39170                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39170                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        39170                       # number of overall hits
system.l22.overall_hits::total                  39170                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14338                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14353                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14338                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14353                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14338                       # number of overall misses
system.l22.overall_misses::total                14353                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2616151                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1722474531                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1725090682                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2616151                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1722474531                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1725090682                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2616151                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1722474531                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1725090682                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53508                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53523                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11009                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11009                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53508                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53523                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53508                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53523                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.267960                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.268165                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.267960                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.268165                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.267960                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.268165                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 120133.528456                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 120190.251655                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 120133.528456                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 120190.251655                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 120133.528456                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 120190.251655                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2287                       # number of writebacks
system.l22.writebacks::total                     2287                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14338                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14353                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14338                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14353                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14338                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14353                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1587338729                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1589813818                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1587338729                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1589813818                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1587338729                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1589813818                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267960                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.268165                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.267960                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.268165                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.267960                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.268165                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110708.517855                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 110765.262872                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 110708.517855                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 110765.262872                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 110708.517855                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 110765.262872                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996539                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016801204                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2050002.427419                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996539                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16793587                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16793587                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16793587                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16793587                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16793587                       # number of overall hits
system.cpu0.icache.overall_hits::total       16793587                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16793606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16793606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16793606                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16793606                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16793606                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16793606                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52249                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173621616                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52505                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.763470                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.266146                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.733854                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911196                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088804                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10430763                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10430763                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183391                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183391                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17624                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17624                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17614154                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17614154                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17614154                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17614154                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131854                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131854                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4711                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4711                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136565                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136565                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136565                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136565                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6461826275                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6461826275                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    464012479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    464012479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6925838754                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6925838754                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6925838754                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6925838754                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10562617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10562617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17750719                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17750719                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17750719                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17750719                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012483                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012483                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000655                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000655                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007693                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007693                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007693                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007693                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49007.434549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49007.434549                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 98495.537890                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 98495.537890                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50714.595643                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50714.595643                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50714.595643                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50714.595643                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2183775                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             28                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 77991.964286                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25373                       # number of writebacks
system.cpu0.dcache.writebacks::total            25373                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79609                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79609                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4707                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4707                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84316                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84316                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84316                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84316                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52245                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52245                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52249                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52249                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52249                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52249                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1456049378                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1456049378                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       421008                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       421008                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1456470386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1456470386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1456470386                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1456470386                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002943                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002943                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27869.640693                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27869.640693                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       105252                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       105252                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27875.564815                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27875.564815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27875.564815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27875.564815                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.995599                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019443333                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206587.300866                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.995599                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025634                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16299067                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16299067                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16299067                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16299067                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16299067                       # number of overall hits
system.cpu1.icache.overall_hits::total       16299067                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2294248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2294248                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2294248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2294248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2294248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2294248                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16299087                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16299087                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16299087                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16299087                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16299087                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16299087                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 114712.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 114712.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 114712.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 114712.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 114712.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 114712.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1878514                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1878514                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1878514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1878514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1878514                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1878514                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 117407.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 117407.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33876                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164571654                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34132                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4821.623520                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.661081                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.338919                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901020                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098980                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10629759                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10629759                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7255566                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7255566                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17559                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17559                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17528                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17528                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17885325                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17885325                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17885325                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17885325                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68168                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68168                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68168                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68168                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68168                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68168                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2320922123                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2320922123                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2320922123                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2320922123                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2320922123                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2320922123                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10697927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10697927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7255566                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7255566                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17528                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17528                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17953493                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17953493                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17953493                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17953493                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006372                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006372                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003797                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003797                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003797                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003797                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34047.091348                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34047.091348                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34047.091348                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34047.091348                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34047.091348                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34047.091348                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9711                       # number of writebacks
system.cpu1.dcache.writebacks::total             9711                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34292                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34292                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34292                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34292                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33876                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33876                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33876                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33876                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33876                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33876                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    760909446                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    760909446                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    760909446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    760909446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    760909446                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    760909446                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22461.608395                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22461.608395                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22461.608395                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22461.608395                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22461.608395                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22461.608395                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996015                       # Cycle average of tags in use
system.cpu2.icache.total_refs               925845282                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708201.627306                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996015                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024032                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868583                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17859360                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17859360                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17859360                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17859360                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17859360                       # number of overall hits
system.cpu2.icache.overall_hits::total       17859360                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3204522                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3204522                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3204522                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3204522                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3204522                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3204522                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17859377                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17859377                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17859377                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17859377                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17859377                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17859377                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 188501.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 188501.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 188501.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2635579                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2635579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2635579                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 175705.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53507                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231395480                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53763                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4303.991221                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.155015                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.844985                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.836543                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.163457                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22388561                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22388561                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4683019                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4683019                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10735                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10735                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10712                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10712                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27071580                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27071580                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27071580                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27071580                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       167591                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       167591                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       167591                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        167591                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       167591                       # number of overall misses
system.cpu2.dcache.overall_misses::total       167591                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12223748621                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12223748621                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12223748621                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12223748621                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12223748621                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12223748621                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22556152                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22556152                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4683019                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4683019                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27239171                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27239171                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27239171                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27239171                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007430                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007430                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006153                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006153                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006153                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006153                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 72937.977702                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72937.977702                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 72937.977702                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72937.977702                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 72937.977702                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72937.977702                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11009                       # number of writebacks
system.cpu2.dcache.writebacks::total            11009                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       114083                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       114083                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114083                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114083                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114083                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114083                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53508                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53508                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53508                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53508                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53508                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53508                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2005182392                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2005182392                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2005182392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2005182392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2005182392                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2005182392                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001964                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001964                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37474.441056                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37474.441056                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37474.441056                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37474.441056                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37474.441056                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37474.441056                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
