$date
	Sun Mar 16 23:21:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_Q4_tb $end
$var wire 8 ! cntr [7:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ hold $end
$var reg 1 % rstn $end
$var reg 1 & up_down $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
b0 !
$end
#5000
1"
#10000
0"
1%
#15000
1"
#20000
0"
1&
1#
#25000
b1 !
1"
#30000
0"
#35000
b10 !
1"
#40000
0"
#45000
b11 !
1"
#50000
0"
#55000
b100 !
1"
#60000
0"
#65000
b101 !
1"
#70000
0"
1$
#75000
1"
#80000
0"
#85000
1"
#90000
0"
0$
#95000
b110 !
1"
#100000
0"
#105000
b111 !
1"
#110000
0"
0&
#115000
b110 !
1"
#120000
0"
#125000
b101 !
1"
#130000
0"
#135000
b100 !
1"
#140000
0"
#145000
b11 !
1"
#150000
0"
#155000
b10 !
1"
#160000
0"
