// Seed: 1766063976
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_4 = 32'd48,
    parameter id_5 = 32'd94,
    parameter id_6 = 32'd36
) (
    _id_1
);
  inout wire _id_1;
  logic [{  id_1  } : -1] id_2;
  ;
  wire id_3;
  wire _id_4;
  wire _id_5;
  assign id_3 = id_1;
  wire _id_6;
  wire [id_5 : id_4] id_7;
  wire [id_6 : -1] id_8;
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_3
  );
endmodule
